# Out log file
# Created: Wed Aug 24 15:31:15 2022

Created design: random_pulse_generator
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v 
Adding constraint file /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/random_pulse_generator.sdc
##################################################Synthesis for design: random_pulse_generator##################################################RS SynthesisKeep name: clock0
Synthesis command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s random_pulse_generator.ys -l random_pulse_generator_synth.logCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s random_pulse_generator.ys -l random_pulse_generator_synth.logPath: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.68
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `random_pulse_generator.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v'
VERIFIC-INFO [VERI-2561] /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:44: undeclared symbol 'clk', assumed default net type 'wire'
VERIFIC-WARNING [VERI-1362] /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:45: 'clk' is already implicitly declared on line 44

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
Adding Verilog module 'random_pulse_generator' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:36: compiling module 'random_pulse_generator'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:20: compiling module 'pseudo_random'
Importing module random_pulse_generator.
Importing module pseudo_random.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \random_pulse_generator
Used module:     \pseudo_random

6.2. Analyzing design hierarchy..
Top module:  \random_pulse_generator
Used module:     \pseudo_random
Removed 0 unused modules.

7. Executing synth_rs pass: v0.4.68

7.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

7.3. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

7.4. Executing HIERARCHY pass (managing design hierarchy).

7.4.1. Analyzing design hierarchy..
Top module:  \random_pulse_generator
Used module:     \pseudo_random

7.4.2. Analyzing design hierarchy..
Top module:  \random_pulse_generator
Used module:     \pseudo_random
Removed 0 unused modules.

7.5. Executing PROC pass (convert processes to netlists).

7.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.5.4. Executing PROC_INIT pass (extract init attributes).

7.5.5. Executing PROC_ARST pass (detect async resets in processes).

7.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pseudo_random.
<suppressed ~1 debug messages>
Optimizing module random_pulse_generator.
<suppressed ~1 debug messages>

7.6. Executing DEMUXMAP pass.

7.7. Executing FLATTEN pass (flatten design).
Deleting now unused module pseudo_random.
<suppressed ~1 debug messages>

7.8. Executing DEMUXMAP pass.

7.9. Executing TRIBUF pass.

7.10. Executing DEMINOUT pass (demote inout ports to input or output).

7.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..
Removed 0 unused cells and 45 unused wires.
<suppressed ~7 debug messages>

7.13. Executing CHECK pass (checking for obvious problems).
Checking module random_pulse_generator...
Found and reported 0 problems.

7.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $verific$i9$/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:51$52: \q -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

7.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.19. Executing OPT_SHARE pass.

7.20. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\pseudo_random_gen.$verific$q_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:32$98 ($aldff) from module random_pulse_generator.

7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
MAX OPT ITERATION = 1

7.23. Executing FSM pass (extract and optimize FSM).

7.23.1. Executing FSM_DETECT pass (finding FSMs in design).

7.23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

7.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.29. Executing OPT_SHARE pass.

7.30. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$q_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:53$56 ($dff) from module random_pulse_generator (D = $verific$n47$8, Q = \q).
Adding EN signal on $flatten\pseudo_random_gen.$verific$q_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:32$98 ($adff) from module random_pulse_generator (D = { \pseudo_random_gen.q [30:0] \pseudo_random_gen.feedback }, Q = \pseudo_random_gen.q).

7.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

7.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

7.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.36. Executing OPT_SHARE pass.

7.37. Executing OPT_DFF pass (perform DFF optimizations).

7.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
MAX OPT ITERATION = 2

7.40. Executing WREDUCE pass (reducing word size of cells).

7.41. Executing PEEPOPT pass (run peephole optimizers).

7.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.43. Executing DEMUXMAP pass.

7.44. Printing statistics.

=== random_pulse_generator ===

   Number of wires:                 29
   Number of wire bits:             94
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $adffe                          1
     $dffe                           1
     $logic_not                      1
     $mux                            2
     $xor                           15

7.45. Executing WREDUCE pass (reducing word size of cells).

7.46. Executing RS_DSP_MACC pass.

7.47. Executing TECHMAP pass (map to technology primitives).

7.47.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.47.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.48. Executing TECHMAP pass (map to technology primitives).

7.48.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.49. Executing TECHMAP pass (map to technology primitives).

7.49.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

7.49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.50. Executing RS_DSP_SIMD pass.

7.51. Executing TECHMAP pass (map to technology primitives).

7.51.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

7.51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

7.52. Executing RS_DSP_IO_REGS pass.

7.53. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module random_pulse_generator:
  created 0 $alu and 0 $macc cells.

7.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

7.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.59. Executing OPT_SHARE pass.

7.60. Executing OPT_DFF pass (perform DFF optimizations).

7.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
MAX OPT ITERATION = 1

7.63. Printing statistics.

=== random_pulse_generator ===

   Number of wires:                 29
   Number of wire bits:             94
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $adffe                          1
     $dffe                           1
     $logic_not                      1
     $mux                            2
     $xor                           15

7.64. Executing MEMORY pass.

7.64.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.64.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.64.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.64.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.64.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.64.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.64.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.64.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.64.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.64.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.65. Printing statistics.

=== random_pulse_generator ===

   Number of wires:                 29
   Number of wire bits:             94
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $adffe                          1
     $dffe                           1
     $logic_not                      1
     $mux                            2
     $xor                           15

7.66. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~2 debug messages>

7.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.68. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

7.69. Executing TECHMAP pass (map to technology primitives).

7.69.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

7.69.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

7.70. Executing PMUXTREE pass.

7.71. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~2 debug messages>

7.72. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.73. Printing statistics.

=== random_pulse_generator ===

   Number of wires:                 29
   Number of wire bits:             94
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $adffe                          1
     $dffe                           1
     $logic_not                      1
     $mux                            2
     $xor                           15

7.74. Executing TECHMAP pass (map to technology primitives).

7.74.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.74.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

7.74.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~91 debug messages>

7.75. Printing statistics.

=== random_pulse_generator ===

   Number of wires:                 31
   Number of wire bits:             97
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $_DFFE_PP0P_                   16
     $_DFFE_PP1P_                   16
     $_DFFE_PP_                      1
     $_MUX_                          2
     $_NOT_                          1
     $_OR_                           3
     $_XOR_                         15

7.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
<suppressed ~1 debug messages>

7.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

7.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.81. Executing OPT_SHARE pass.

7.82. Executing OPT_DFF pass (perform DFF optimizations).

7.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
MAX OPT ITERATION = 1

7.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.86. Executing TECHMAP pass (map to technology primitives).

7.86.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

7.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.90. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.92. Executing OPT_DFF pass (perform DFF optimizations).

7.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
MAX OPT ITERATION = 1

7.95. Executing ABC pass (technology mapping using ABC).

7.95.1. Summary of detected clock domains:
  4 cells in clk=\clock0, en=\ce, arst={ }, srst={ }
  49 cells in clk=\clock0, en=\ce, arst=\rst, srst={ }

7.95.2. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \ce
Extracted 4 gates and 7 wires to a netlist network with 2 inputs and 1 outputs.

7.95.2.1. Executing ABC.

7.95.3. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \ce, asynchronously reset by \rst
Extracted 49 gates and 49 wires to a netlist network with 0 inputs and 2 outputs.

7.95.3.1. Executing ABC.

7.96. Executing ABC pass (technology mapping using ABC).

7.96.1. Summary of detected clock domains:
  3 cells in clk=\clock0, en=\ce, arst={ }, srst={ }
  80 cells in clk=\clock0, en=\ce, arst=\rst, srst={ }

7.96.2. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \ce
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 1 outputs.

7.96.2.1. Executing ABC.

7.96.3. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \ce, asynchronously reset by \rst
Extracted 80 gates and 80 wires to a netlist network with 0 inputs and 2 outputs.

7.96.3.1. Executing ABC.

7.97. Executing ABC pass (technology mapping using ABC).

7.97.1. Summary of detected clock domains:
  3 cells in clk=\clock0, en=\ce, arst={ }, srst={ }
  80 cells in clk=\clock0, en=\ce, arst=\rst, srst={ }

7.97.2. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \ce
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 1 outputs.

7.97.2.1. Executing ABC.

7.97.3. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \ce, asynchronously reset by \rst
Extracted 80 gates and 80 wires to a netlist network with 0 inputs and 2 outputs.

7.97.3.1. Executing ABC.

7.98. Executing ABC pass (technology mapping using ABC).

7.98.1. Summary of detected clock domains:
  3 cells in clk=\clock0, en=\ce, arst={ }, srst={ }
  80 cells in clk=\clock0, en=\ce, arst=\rst, srst={ }

7.98.2. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \ce
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 1 outputs.

7.98.2.1. Executing ABC.

7.98.3. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \ce, asynchronously reset by \rst
Extracted 80 gates and 80 wires to a netlist network with 0 inputs and 2 outputs.

7.98.3.1. Executing ABC.

7.99. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 10 inverters.

7.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.105. Executing OPT_SHARE pass.

7.106. Executing OPT_DFF pass (perform DFF optimizations).

7.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..
Removed 10 unused cells and 308 unused wires.
<suppressed ~15 debug messages>

7.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.112. Executing OPT_SHARE pass.

7.113. Executing OPT_DFF pass (perform DFF optimizations).

7.114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
MAX OPT ITERATION = 2

7.116. Executing BMUXMAP pass.

7.117. Executing DEMUXMAP pass.

7.118. Executing ABC pass (technology mapping using ABC).

7.118.1. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 13 outputs.

7.118.1.1. Executing ABC.
DE:   #PIs =  21  #Luts =    16  Max Lvl =   2  Avg Lvl =   0.23  [   0.04 sec. at Pass 0]
DE:   #PIs =  21  #Luts =    16  Max Lvl =   2  Avg Lvl =   0.23  [   0.09 sec. at Pass 1]
DE:   #PIs =  21  #Luts =    16  Max Lvl =   2  Avg Lvl =   0.23  [   0.05 sec. at Pass 2]
DE:   #PIs =  21  #Luts =    15  Max Lvl =   2  Avg Lvl =   0.23  [   0.05 sec. at Pass 3]
DE:   #PIs =  21  #Luts =    15  Max Lvl =   2  Avg Lvl =   0.23  [   0.05 sec. at Pass 4]
DE:   #PIs =  21  #Luts =    15  Max Lvl =   2  Avg Lvl =   0.23  [   0.05 sec. at Pass 5]
DE:   #PIs =  21  #Luts =    15  Max Lvl =   2  Avg Lvl =   0.23  [   0.05 sec. at Pass 6]
DE:   #PIs =  21  #Luts =    15  Max Lvl =   2  Avg Lvl =   0.23  [   0.00 sec. at Pass 7]
DE:   #PIs =  21  #Luts =    15  Max Lvl =   2  Avg Lvl =   0.23  [   0.00 sec. at Pass 8]

7.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.122. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.124. Executing OPT_SHARE pass.

7.125. Executing OPT_DFF pass (perform DFF optimizations).

7.126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

7.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
MAX OPT ITERATION = 1

7.128. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

7.129. Printing statistics.

=== random_pulse_generator ===

   Number of wires:                 55
   Number of wire bits:             55
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $_DFFE_PP0P_                   19
     $_DFFE_PP1P_                   13
     $_DFFE_PP_                      1
     $lut                           12

7.130. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

7.131. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.132. Printing statistics.

=== random_pulse_generator ===

   Number of wires:                 55
   Number of wire bits:             55
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $_DFFE_PP0P_                   20
     $_DFFE_PP1P_                   13
     $lut                           12

7.133. Executing TECHMAP pass (map to technology primitives).

7.133.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.133.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

7.133.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~214 debug messages>

7.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
<suppressed ~75 debug messages>

7.135. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
<suppressed ~429 debug messages>
Removed a total of 143 cells.

7.138. Executing OPT_DFF pass (perform DFF optimizations).

7.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..
Removed 2 unused cells and 215 unused wires.
<suppressed ~3 debug messages>

7.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.142. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.143. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.145. Executing OPT_SHARE pass.

7.146. Executing OPT_DFF pass (perform DFF optimizations).

7.147. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..

7.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
MAX OPT ITERATION = 1

7.149. Executing ABC pass (technology mapping using ABC).

7.149.1. Extracting gate netlist of module `\random_pulse_generator' to `<abc-temp-dir>/input.blif'..
Extracted 41 gates and 63 wires to a netlist network with 21 inputs and 8 outputs.

7.149.1.1. Executing ABC.
DE:   #PIs =  21  #Luts =    10  Max Lvl =   2  Avg Lvl =   0.38  [   0.04 sec. at Pass 0]
DE:   #PIs =  21  #Luts =    10  Max Lvl =   2  Avg Lvl =   0.38  [   0.09 sec. at Pass 1]
DE:   #PIs =  21  #Luts =    10  Max Lvl =   2  Avg Lvl =   0.38  [   0.06 sec. at Pass 2]
DE:   #PIs =  21  #Luts =    10  Max Lvl =   2  Avg Lvl =   0.38  [   0.05 sec. at Pass 3]
DE:   #PIs =  21  #Luts =    10  Max Lvl =   2  Avg Lvl =   0.38  [   0.07 sec. at Pass 4]
DE:   #PIs =  21  #Luts =    10  Max Lvl =   2  Avg Lvl =   0.38  [   0.05 sec. at Pass 5]
DE:   #PIs =  21  #Luts =    10  Max Lvl =   2  Avg Lvl =   0.38  [   0.00 sec. at Pass 6]
DE:   #PIs =  21  #Luts =    10  Max Lvl =   2  Avg Lvl =   0.38  [   0.00 sec. at Pass 7]

7.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.

7.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \random_pulse_generator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \random_pulse_generator.
Performed a total of 0 changes.

7.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\random_pulse_generator'.
Removed a total of 0 cells.

7.155. Executing OPT_SHARE pass.

7.156. Executing OPT_DFF pass (perform DFF optimizations).

7.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..
Removed 0 unused cells and 50 unused wires.
<suppressed ~1 debug messages>

7.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module random_pulse_generator.
MAX OPT ITERATION = 1

7.159. Executing HIERARCHY pass (managing design hierarchy).

7.159.1. Analyzing design hierarchy..
Top module:  \random_pulse_generator

7.159.2. Analyzing design hierarchy..
Top module:  \random_pulse_generator
Removed 0 unused modules.

7.160. Printing statistics.

=== random_pulse_generator ===

   Number of wires:                 50
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $lut                           10
     dffsre                         33

7.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \random_pulse_generator..
Removed 0 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

8. Executing BLIF backend.

9. Executing Verilog backend.
Dumping module `\random_pulse_generator'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 61873f3cf5, CPU: user 0.35s system 0.04s, MEM: 23.49 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 84% 6x abc (1 sec), 5% 14x read_verilog (0 sec), ...
Design random_pulse_generator is synthesized!##################################################Packing for design: random_pulse_generator##################################################Constraint: create_clock -period 6.8 clock0 
Constraint: set_input_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_output_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_pin_loc clock0 Bank_H_1_12 
Constraint: set_pin_loc ce Bank_H_1_14 
Constraint: set_pin_loc rst Bank_H_1_15 
Constraint: set_pin_loc q Bank_H_1_16 
Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml random_pulse_generator_post_synth.blif --sdc_file random_pulse_generator_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report random_pulse_generator_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --packPath: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml random_pulse_generator_post_synth.blif --sdc_file random_pulse_generator_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report random_pulse_generator_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: random_pulse_generator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 48
    .input :       3
    .output:       1
    0-LUT  :       1
    6-LUT  :      10
    dffsre :      33
  Nets  : 47
    Avg Fanout:     4.1
    Max Fanout:    34.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 242
  Timing Graph Edges: 389
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 33 pins (13.6%), 33 blocks (68.8%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'q'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'ce'
Warning 144: set_output_delay command matched but was not applied to primary input 'rst'

Applied 3 SDC commands from 'random_pulse_generator_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: random_pulse_generator_post_synth.net
Circuit placement file: random_pulse_generator_post_synth.place
Circuit routing file: random_pulse_generator_post_synth.route
Circuit SDC file: random_pulse_generator_openfpga.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Warning 145: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 146: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 147: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Begin packing 'random_pulse_generator_post_synth.blif'.

After removing unused inputs...
	total blocks: 48, total nets: 47, total inputs: 3, total outputs: 1
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]


There is one chain in this architecture called "shiftchain" with the following starting points:
	clb[0]/fle[0]/shift_reg[0]/ff[0]/DFF[0].D[0]

Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 149: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 151: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 152: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Not enough resources expand FPGA size to (80 x 68)
Complex block 0: '$abc$1154$new_new_n33__' (clb) ......................
Complex block 1: '$abc$1154$abc$588$li0_li0' (clb) ................
Complex block 2: 'q' (clb) .
Complex block 3: '$abc$1154$abc$593$lo29' (clb) ....
Complex block 4: '$true' (clb) .
Complex block 5: 'out:q' (io) .
Complex block 6: 'clock0' (io) .
Complex block 7: 'ce' (io) .
Complex block 8: 'rst' (io) .

Pb types usage...
  outpad       : 1
  io_output    : 1
  io           : 4
  flut5        : 36
  lut5inter    : 19
  clb          : 5
  lut5         : 8
  ble5         : 36
  fle          : 22
  ff           : 33
  ble6         : 3
  inpad        : 3
  DFFSRE       : 33
  io_input     : 3
  lut6         : 3
  lut          : 11


Logic Element (fle) detailed count:
  Total number of Logic Elements used : 9
  LEs used for logic and registers    : 0
  LEs used for logic only             : 9
  LEs used for registers only         : 0

	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 4, average # input + clock pins used: 0.25, average # output pins used: 0.75
	clb: # blocks: 5, average # input + clock pins used: 10.8, average # output pins used: 6.6
	dsp: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	bram: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 11 out of 47 nets, 36 nets not absorbed.
Warning 153: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 154: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 155: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 156: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68 (78x66)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb


Netlist conversion complete.

# Packing took 0.11 seconds (max_rss 21.2 MiB, delta_rss +1.9 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'random_pulse_generator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.01 seconds).
# Load Packing took 0.02 seconds (max_rss 21.4 MiB, delta_rss +0.2 MiB)
Warning 157: Netlist contains 0 global net to non-global architecture pin connections
Warning 158: Logic block #4 ($true) has only 1 output pin '$true.O[19]'. It may be a constant generator.

Netlist num_nets: 36
Netlist num_blocks: 9
Netlist EMPTY blocks: 0.
Netlist io blocks: 4.
Netlist clb blocks: 5.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 159: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 160: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 161: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 162: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		4	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 21.4 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 163: Sized nonsensical R=0 transistor to minimum width
Warning 164: Sized nonsensical R=0 transistor to minimum width
Warning 165: Sized nonsensical R=0 transistor to minimum width
Warning 166: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 59.96 seconds (max_rss 796.6 MiB, delta_rss +775.1 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 60.13 seconds (max_rss 799.5 MiB, delta_rss +778.1 MiB)


Timing analysis took 0.000121061 seconds (0.000105959 STA, 1.5102e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 60.79 seconds (max_rss 799.5 MiB)
Design random_pulse_generator is packed!##################################################Placement for design: random_pulse_generator##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/pin_c --csv /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf random_pulse_generator_openfpga.pcf --blif random_pulse_generator_post_synth.blif --output random_pulse_generator_pin_loc.place --assign_unconstrained_pins in_define_orderPath: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml random_pulse_generator_post_synth.blif --sdc_file random_pulse_generator_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report random_pulse_generator_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins random_pulse_generator_pin_loc.placePath: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml random_pulse_generator_post_synth.blif --sdc_file random_pulse_generator_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report random_pulse_generator_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins random_pulse_generator_pin_loc.place


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: random_pulse_generator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 48
    .input :       3
    .output:       1
    0-LUT  :       1
    6-LUT  :      10
    dffsre :      33
  Nets  : 47
    Avg Fanout:     4.1
    Max Fanout:    34.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 242
  Timing Graph Edges: 389
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 33 pins (13.6%), 33 blocks (68.8%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'q'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'ce'
Warning 144: set_output_delay command matched but was not applied to primary input 'rst'

Applied 3 SDC commands from 'random_pulse_generator_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: random_pulse_generator_post_synth.net
Circuit placement file: random_pulse_generator_post_synth.place
Circuit routing file: random_pulse_generator_post_synth.route
Circuit SDC file: random_pulse_generator_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'random_pulse_generator_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'random_pulse_generator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.01 seconds).
# Load Packing took 0.02 seconds (max_rss 20.0 MiB, delta_rss +0.6 MiB)
Warning 145: Netlist contains 0 global net to non-global architecture pin connections
Warning 146: Logic block #4 ($true) has only 1 output pin '$true.O[19]'. It may be a constant generator.

Netlist num_nets: 36
Netlist num_blocks: 9
Netlist EMPTY blocks: 0.
Netlist io blocks: 4.
Netlist clb blocks: 5.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 147: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		4	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.2 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 151: Sized nonsensical R=0 transistor to minimum width
Warning 152: Sized nonsensical R=0 transistor to minimum width
Warning 153: Sized nonsensical R=0 transistor to minimum width
Warning 154: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 58.25 seconds (max_rss 796.2 MiB, delta_rss +776.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 58.44 seconds (max_rss 799.1 MiB, delta_rss +779.1 MiB)

# Placement
## Computing placement delta delay look-up
### Build routing resource graph
Warning 155: Sized nonsensical R=0 transistor to minimum width
Warning 156: Sized nonsensical R=0 transistor to minimum width
Warning 157: Sized nonsensical R=0 transistor to minimum width
Warning 158: Sized nonsensical R=0 transistor to minimum width
### Build routing resource graph took 54.88 seconds (max_rss 873.6 MiB, delta_rss +74.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 13181287
### Computing delta delays
### Computing delta delays took 9.94 seconds (max_rss 873.8 MiB, delta_rss +0.3 MiB)
## Computing placement delta delay look-up took 65.43 seconds (max_rss 873.8 MiB, delta_rss +74.7 MiB)

Reading locations of IO pads from 'random_pulse_generator_pin_loc.place'.
Successfully read random_pulse_generator_pin_loc.place.


There are 51 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1228

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 6.82287 td_cost: 2.6075e-08
Initial placement estimated Critical Path Delay (CPD): 5.54011 ns
Initial placement estimated setup Total Negative Slack (sTNS): 0 ns
Initial placement estimated setup Worst Negative Slack (sWNS): 0 ns

Initial placement estimated setup slack histogram:
[  1.3e-09:  1.8e-09)  1 ( 1.0%) |**
[  1.8e-09:  2.3e-09)  0 ( 0.0%) |
[  2.3e-09:  2.8e-09)  1 ( 1.0%) |**
[  2.8e-09:  3.3e-09)  1 ( 1.0%) |**
[  3.3e-09:  3.9e-09)  1 ( 1.0%) |**
[  3.9e-09:  4.4e-09) 21 (21.2%) |*************************************
[  4.4e-09:  4.9e-09)  5 ( 5.1%) |*********
[  4.9e-09:  5.4e-09) 21 (21.2%) |*************************************
[  5.4e-09:  5.9e-09) 21 (21.2%) |*************************************
[  5.9e-09:  6.4e-09) 27 (27.3%) |************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
      T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
4.8e+00   1.394       9.49 3.3918e-08   6.392          0    0.000   0.889  0.1577   79.0     1.00         18  0.900
4.3e+00   1.035       9.94 3.9327e-08   6.872    -0.0721   -0.072   1.000  0.2442   79.0     1.00         36  0.500
2.2e+00   0.771       9.33 4.036e-08    5.824          0    0.000   0.889  0.3602   79.0     1.00         54  0.900
1.9e+00   2.800       9.18 3.1109e-08   5.660          0    0.000   0.722  1.3431   79.0     1.00         72  0.950
1.8e+00   0.798       9.85 4.1122e-08   7.448     -0.648   -0.648   1.000  0.1221   79.0     1.00         90  0.500
9.2e-01   1.164      11.38 4.4677e-08   6.752          0    0.000   0.944  0.1181   79.0     1.00        108  0.900
8.3e-01   0.862      10.43 3.8195e-08   8.374      -1.57   -1.574   1.000  0.1694   79.0     1.00        126  0.500
4.1e-01   0.686       8.44 3.6532e-08   7.700       -0.9   -0.900   0.944  0.1728   79.0     1.00        144  0.900
3.7e-01   1.241       7.99 2.6853e-08   8.672      -1.87   -1.872   0.778  0.3802   79.0     1.00        162  0.950
3.5e-01   1.387       7.56 2.5274e-08   5.792          0    0.000   0.556  0.1512   79.0     1.00        180  0.950
3.4e-01   1.187       9.60 3.5607e-08   4.728          0    0.000   0.778  0.2084   79.0     1.00        198  0.950
3.2e-01   0.712       8.48 3.823e-08    6.718          0    0.000   0.833  0.2204   79.0     1.00        216  0.900
2.9e-01   0.722       7.69 3.3262e-08   5.734          0    0.000   0.833  0.1089   79.0     1.00        234  0.900
2.6e-01   1.051       6.85 2.4741e-08   4.580          0    0.000   0.500  0.1791   79.0     1.00        252  0.950
2.5e-01   1.161       6.34 2.1998e-08   5.312          0    0.000   0.556  0.1395   79.0     1.00        270  0.950
2.3e-01   0.944       7.31 2.8749e-08   5.792          0    0.000   0.778  0.1487   79.0     1.00        288  0.950
2.2e-01   1.085       6.28 2.3381e-08   5.792          0    0.000   0.500  0.1042   79.0     1.00        306  0.950
2.1e-01   0.942       5.91 2.5957e-08   6.980      -0.18   -0.180   0.667  0.0696   79.0     1.00        324  0.950
2.0e-01   1.013       6.87 2.7381e-08   5.912          0    0.000   0.611  0.0836   79.0     1.00        342  0.950
1.9e-01   0.820       5.51 2.3868e-08   6.260          0    0.000   0.611  0.1334   79.0     1.00        360  0.950
1.8e-01   0.819       4.20 1.9545e-08   6.500          0    0.000   0.500  0.0775   79.0     1.00        378  0.950
1.7e-01   1.167       4.94 2.1445e-08   6.694          0    0.000   0.444  0.1358   79.0     1.00        396  0.950
1.6e-01   1.131       7.29 2.7943e-08   6.260          0    0.000   0.778  0.2074   79.0     1.00        414  0.950
1.6e-01   0.900       6.91 2.8163e-08   6.392          0    0.000   0.611  0.1863   79.0     1.00        432  0.950
1.5e-01   0.941       7.00 2.6591e-08   6.488          0    0.000   0.667  0.0610   79.0     1.00        450  0.950
1.4e-01   0.834       4.76 1.8202e-08   4.940          0    0.000   0.333  0.1398   79.0     1.00        468  0.950
1.3e-01   0.847       3.49 8.4161e-09   5.300          0    0.000   0.500  0.1048   70.6     1.76        486  0.950
1.3e-01   1.095       3.42 9.9648e-09   5.192          0    0.000   0.389  0.0646   74.8     1.38        504  0.950
1.2e-01   1.171       4.50 9.773e-09    5.420          0    0.000   0.556  0.0750   71.0     1.72        522  0.950
1.1e-01   1.052       4.35 1.912e-08    5.734          0    0.000   0.278  0.1415   79.0     1.00        540  0.950
1.1e-01   0.818       4.28 9.555e-09    7.712     -0.912   -0.912   0.444  0.0933   66.2     2.15        558  0.950
1.0e-01   0.898       4.45 1.0273e-08   6.512          0    0.000   0.389  0.0760   66.5     2.12        576  0.950
9.8e-02   0.907       3.93 6.3924e-09   5.792          0    0.000   0.333  0.0683   63.1     2.43        594  0.950
9.3e-02   1.047       4.19 3.3156e-09   5.300          0    0.000   0.389  0.0877   56.4     3.03        612  0.950
8.8e-02   1.022       4.32 4.4226e-09   4.774          0    0.000   0.167  0.0350   53.5     3.29        630  0.950
8.4e-02   1.121       5.02 2.3826e-09   4.774          0    0.000   0.611  0.0334   38.9     4.60        648  0.950
8.0e-02   0.834       4.33 3.2388e-09   5.900          0    0.000   0.444  0.0747   45.5     4.01        666  0.950
7.6e-02   0.922       3.92 2.6403e-09   5.192          0    0.000   0.333  0.1008   45.7     3.99        684  0.950
7.2e-02   1.021       4.49 2.7024e-09   6.032          0    0.000   0.444  0.0378   40.8     4.43        702  0.950
6.8e-02   0.970       4.56 2.5016e-09   5.780          0    0.000   0.222  0.0484   41.0     4.41        720  0.950
6.5e-02   0.787       3.26 1.1322e-09   4.952          0    0.000   0.278  0.1242   32.1     5.21        738  0.950
6.2e-02   1.051       2.51 6.8679e-10   4.952          0    0.000   0.222  0.0352   26.9     5.68        756  0.950
5.9e-02   0.878       2.46 7.1622e-10   5.780          0    0.000   0.167  0.0274   21.0     6.20        774  0.950
5.6e-02   1.067       2.78 4.7605e-10   5.072          0    0.000   0.222  0.0330   15.3     6.72        792  0.950
5.3e-02   1.025       2.97 8.0532e-10   5.072          0    0.000   0.500  0.0376   12.0     7.02        810  0.950
5.0e-02   0.871       2.75 7.7446e-10   5.072          0    0.000   0.500  0.1409   12.7     6.95        828  0.950
4.8e-02   0.897       2.29 5.3985e-10   5.312          0    0.000   0.389  0.0683   13.4     6.88        846  0.950
4.5e-02   0.961       2.09 4.9707e-10   4.820          0    0.000   0.111  0.0092   12.7     6.95        864  0.950
4.3e-02   0.989       2.03 4.2346e-10   5.072          0    0.000   0.389  0.0129    8.6     7.32        882  0.950
4.1e-02   1.025       2.07 3.777e-10    5.192          0    0.000   0.278  0.0260    8.1     7.36        900  0.950
3.9e-02   1.003       2.14 4.8994e-10   4.832          0    0.000   0.389  0.0096    6.8     7.48        918  0.950
3.7e-02   0.952       1.98 4.6809e-10   5.300          0    0.000   0.611  0.0363    6.5     7.51        936  0.950
3.5e-02   1.011       1.78 4.5986e-10   5.312          0    0.000   0.333  0.0233    7.6     7.41        954  0.950
3.3e-02   0.958       1.80 4.9257e-10   5.540          0    0.000   0.333  0.0233    6.7     7.48        972  0.950
3.2e-02   0.977       1.78 4.1291e-10   5.312          0    0.000   0.222  0.0105    6.0     7.55        990  0.950
3.0e-02   0.999       1.82 3.3759e-10   5.312          0    0.000   0.333  0.0381    4.7     7.67       1008  0.950
2.9e-02   1.035       1.76 2.7729e-10   5.072          0    0.000   0.167  0.0068    4.2     7.71       1026  0.950
2.7e-02   1.037       1.79 3.001e-10    5.072          0    0.000   0.389  0.0175    3.1     7.82       1044  0.950
2.6e-02   1.001       1.73 3.6542e-10   5.300          0    0.000   0.722  0.0215    2.9     7.83       1062  0.950
2.4e-02   0.960       1.49 3.4697e-10   5.300          0    0.000   0.333  0.0081    3.7     7.76       1080  0.950
2.3e-02   1.005       1.48 3.4451e-10   5.300          0    0.000   0.278  0.0058    3.3     7.79       1098  0.950
2.2e-02   0.994       1.50 3.0148e-10   5.300          0    0.000   0.444  0.0051    2.8     7.84       1116  0.950
2.1e-02   1.016       1.50 3.1671e-10   5.180          0    0.000   0.444  0.0172    2.8     7.84       1134  0.950
2.0e-02   0.964       1.43 3.5416e-10   5.312          0    0.000   0.278  0.0285    2.8     7.84       1152  0.950
1.9e-02   0.985       1.42 2.5069e-10   5.192          0    0.000   0.333  0.0058    2.4     7.88       1170  0.950
1.8e-02   1.016       1.43 2.6356e-10   5.072          0    0.000   0.278  0.0078    2.1     7.90       1188  0.950
1.7e-02   0.989       1.42 3.3432e-10   5.300          0    0.000   0.500  0.0117    1.8     7.93       1206  0.950
1.6e-02   1.000       1.41 3.8542e-10   5.408          0    0.000   0.500  0.0098    1.9     7.92       1224  0.950
1.5e-02   0.993       1.45 3.2134e-10   5.300          0    0.000   0.444  0.0071    2.0     7.91       1242  0.950
1.5e-02   1.007       1.50 2.7775e-10   5.180          0    0.000   0.444  0.0160    2.0     7.91       1260  0.950
1.4e-02   1.027       1.59 2.2966e-10   5.072          0    0.000   0.389  0.0086    2.0     7.91       1278  0.950
1.3e-02   0.997       1.60 2.1091e-10   4.952          0    0.000   0.500  0.0136    1.9     7.92       1296  0.950
1.3e-02   1.004       1.66 2.3254e-10   4.952          0    0.000   0.222  0.0139    2.0     7.91       1314  0.950
1.2e-02   1.023       1.76 2.4369e-10   5.072          0    0.000   0.556  0.0135    1.6     7.95       1332  0.950
1.1e-02   0.974       1.70 2.6292e-10   5.072          0    0.000   0.611  0.0140    1.8     7.93       1350  0.950
1.1e-02   0.993       1.66 2.7436e-10   5.180          0    0.000   0.333  0.0086    2.1     7.91       1368  0.950
1.0e-02   0.942       1.51 2.3286e-10   4.952          0    0.000   0.722  0.0247    1.8     7.93       1386  0.950
9.7e-03   1.000       1.45 2.4559e-10   5.072          0    0.000   0.333  0.0023    2.4     7.88       1404  0.950
9.2e-03   1.000       1.44 2.415e-10    5.072          0    0.000   0.389  0.0037    2.1     7.90       1422  0.950
8.8e-03   1.015       1.45 2.5418e-10   5.072          0    0.000   0.611  0.0123    2.0     7.91       1440  0.950
8.3e-03   0.970       1.42 2.6181e-10   5.180          0    0.000   0.111  0.0029    2.3     7.88       1458  0.950
7.9e-03   0.999       1.40 2.2582e-10   5.072          0    0.000   0.278  0.0022    1.6     7.95       1476  0.950
7.5e-03   1.011       1.43 2.2288e-10   5.072          0    0.000   0.222  0.0183    1.3     7.97       1494  0.950
7.1e-03   0.982       1.45 2.1431e-10   5.072          0    0.000   0.389  0.0173    1.0     8.00       1512  0.950
6.8e-03   0.996       1.40 2.2242e-10   5.072          0    0.000   0.278  0.0022    1.0     8.00       1530  0.950
6.5e-03   1.018       1.41 2.4517e-10   5.072          0    0.000   0.389  0.0124    1.0     8.00       1548  0.950
6.1e-03   0.986       1.39 3.016e-10    5.300          0    0.000   0.444  0.0068    1.0     8.00       1566  0.950
5.8e-03   1.001       1.38 2.6843e-10   5.192          0    0.000   0.500  0.0037    1.0     8.00       1584  0.950
5.5e-03   1.008       1.40 2.6384e-10   5.192          0    0.000   0.278  0.0037    1.1     7.99       1602  0.950
5.3e-03   1.003       1.42 2.6346e-10   5.192          0    0.000   0.444  0.0024    1.0     8.00       1620  0.950
5.0e-03   0.997       1.41 2.6345e-10   5.192          0    0.000   0.500  0.0024    1.0     8.00       1638  0.950
4.7e-03   1.001       1.40 2.7873e-10   5.192          0    0.000   0.389  0.0035    1.1     7.99       1656  0.950
4.5e-03   0.992       1.37 3.2153e-10   5.312          0    0.000   0.222  0.0023    1.0     8.00       1674  0.950
4.3e-03   1.001       1.37 3.1843e-10   5.312          0    0.000   0.222  0.0014    1.0     8.00       1692  0.950
4.1e-03   1.002       1.37 3.1843e-10   5.312          0    0.000   0.167  0.0025    1.0     8.00       1710  0.950
3.9e-03   0.992       1.36 3.1927e-10   5.312          0    0.000   0.111  0.0035    1.0     8.00       1728  0.800
3.1e-03   0.995       1.34 3.1812e-10   5.312          0    0.000   0.111  0.0000    1.0     8.00       1746  0.800
2.5e-03   1.002       1.34 3.1812e-10   5.312          0    0.000   0.167  0.0029    1.0     8.00       1764  0.950
2.3e-03   0.999       1.35 3.1812e-10   5.312          0    0.000   0.278  0.0014    1.0     8.00       1782  0.950
2.2e-03   0.998       1.34 3.1842e-10   5.312          0    0.000   0.333  0.0041    1.0     8.00       1800  0.950
2.1e-03   0.995       1.34 3.2326e-10   5.312          0    0.000   0.333  0.0003    1.0     8.00       1818  0.950
2.0e-03   0.995       1.33 3.218e-10    5.312          0    0.000   0.222  0.0042    1.0     8.00       1836  0.950
1.9e-03   1.001       1.32 3.1798e-10   5.312          0    0.000   0.222  0.0026    1.0     8.00       1854  0.950
1.8e-03   0.997       1.33 3.1798e-10   5.312          0    0.000   0.167  0.0036    1.0     8.00       1872  0.950
1.7e-03   1.000       1.32 3.1798e-10   5.312          0    0.000   0.111  0.0000    1.0     8.00       1890  0.800
1.4e-03   1.000       1.32 3.1798e-10   5.312          0    0.000   0.278  0.0000    1.0     8.00       1908  0.950
1.3e-03   1.000       1.32 3.1802e-10   5.312          0    0.000   0.222  0.0000    1.0     8.00       1926  0.950
1.2e-03   1.001       1.32 3.1976e-10   5.312          0    0.000   0.056  0.0000    1.0     8.00       1944  0.800
1.0e-03   0.999       1.32 3.2173e-10   5.312          0    0.000   0.167  0.0006    1.0     8.00       1962  0.950
9.5e-04   1.001       1.32 3.1976e-10   5.312          0    0.000   0.111  0.0000    1.0     8.00       1980  0.800
7.6e-04   1.000       1.32 3.2314e-10   5.312          0    0.000   0.222  0.0000    1.0     8.00       1998  0.950
7.2e-04   0.999       1.32 3.2101e-10   5.312          0    0.000   0.278  0.0000    1.0     8.00       2016  0.950
6.8e-04   1.000       1.32 3.1894e-10   5.312          0    0.000   0.111  0.0006    1.0     8.00       2034  0.800
5.5e-04   1.000       1.32 3.2318e-10   5.312          0    0.000   0.278  0.0000    1.0     8.00       2052  0.950
5.2e-04   1.000       1.32 3.2303e-10   5.312          0    0.000   0.056  0.0000    1.0     8.00       2070  0.800
4.2e-04   0.996       1.31 3.2301e-10   5.312          0    0.000   0.278  0.0022    1.0     8.00       2088  0.950
4.0e-04   0.993       1.29 3.2209e-10   5.312          0    0.000   0.111  0.0098    1.0     8.00       2106  0.800
3.2e-04   1.000       1.27 3.1812e-10   5.312          0    0.000   0.111  0.0000    1.0     8.00       2124  0.800
2.5e-04   1.000       1.27 3.1812e-10   5.312          0    0.000   0.111  0.0000    1.0     8.00       2142  0.800
2.0e-04   1.000       1.27 3.1812e-10   5.312          0    0.000   0.000  0.0000    1.0     8.00       2160  0.800
1.6e-04   0.997       1.27 3.18e-10     5.312          0    0.000   0.167  0.0000    1.0     8.00       2178  0.950
1.5e-04   1.000       1.27 3.1798e-10   5.312          0    0.000   0.056  0.0000    1.0     8.00       2196  0.800
1.5e-04   1.000       1.27 3.1798e-10   5.312          0    0.000   0.000  0.0000    1.0     8.00       2214  0.000

BB estimate of min-dist (placement) wire length: 228

Completed placement consistency check successfully.

Swaps called: 2223

Placement estimated critical path delay: 5.31211 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns

Placement estimated setup slack histogram:
[  1.5e-09:    2e-09)  1 ( 1.0%) |*
[    2e-09:  2.5e-09)  0 ( 0.0%) |
[  2.5e-09:  2.9e-09)  0 ( 0.0%) |
[  2.9e-09:  3.4e-09)  0 ( 0.0%) |
[  3.4e-09:  3.9e-09)  0 ( 0.0%) |
[  3.9e-09:  4.4e-09)  2 ( 2.0%) |***
[  4.4e-09:  4.9e-09)  1 ( 1.0%) |*
[  4.9e-09:  5.4e-09) 26 (26.3%) |***********************************
[  5.4e-09:  5.8e-09) 36 (36.4%) |************************************************
[  5.8e-09:  6.3e-09) 33 (33.3%) |********************************************

Placement cost: 1, bb_cost: 1.26677, td_cost: 3.17978e-10, 

Placement resource usage:
  io  implemented as io_bottom: 4
  clb implemented as clb      : 5

Placement number of temperatures: 123
Placement total # of swap attempts: 2223
	Swaps accepted:  895 (40.3 %)
	Swaps rejected: 1328 (59.7 %)
	Swaps aborted :    0 ( 0.0 %)

Aborted Move Reasons:
# Placement took 65.51 seconds (max_rss 874.2 MiB, delta_rss +75.0 MiB)

Timing analysis took 0.0108105 seconds (0.00965411 STA, 0.0011564 slack) (125 full updates: 125 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 124.38 seconds (max_rss 874.2 MiB)
Design random_pulse_generator is placed!##################################################Routing for design: random_pulse_generator##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml random_pulse_generator_post_synth.blif --sdc_file random_pulse_generator_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report random_pulse_generator_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --routePath: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml random_pulse_generator_post_synth.blif --sdc_file random_pulse_generator_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report random_pulse_generator_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: random_pulse_generator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 48
    .input :       3
    .output:       1
    0-LUT  :       1
    6-LUT  :      10
    dffsre :      33
  Nets  : 47
    Avg Fanout:     4.1
    Max Fanout:    34.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 242
  Timing Graph Edges: 389
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 33 pins (13.6%), 33 blocks (68.8%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'q'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'ce'
Warning 144: set_output_delay command matched but was not applied to primary input 'rst'

Applied 3 SDC commands from 'random_pulse_generator_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: random_pulse_generator_post_synth.net
Circuit placement file: random_pulse_generator_post_synth.place
Circuit routing file: random_pulse_generator_post_synth.route
Circuit SDC file: random_pulse_generator_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'random_pulse_generator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.03 seconds).
# Load Packing took 0.02 seconds (max_rss 19.9 MiB, delta_rss +0.6 MiB)
Warning 145: Netlist contains 0 global net to non-global architecture pin connections
Warning 146: Logic block #4 ($true) has only 1 output pin '$true.O[19]'. It may be a constant generator.

Netlist num_nets: 36
Netlist num_blocks: 9
Netlist EMPTY blocks: 0.
Netlist io blocks: 4.
Netlist clb blocks: 5.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 147: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		4	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.2 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 151: Sized nonsensical R=0 transistor to minimum width
Warning 152: Sized nonsensical R=0 transistor to minimum width
Warning 153: Sized nonsensical R=0 transistor to minimum width
Warning 154: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 56.28 seconds (max_rss 796.2 MiB, delta_rss +776.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 56.45 seconds (max_rss 799.1 MiB, delta_rss +779.1 MiB)

# Load Placement
# Load Placement took 0.04 seconds (max_rss 799.1 MiB, delta_rss +0.0 MiB)

# Routing
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 155: Sized nonsensical R=0 transistor to minimum width
Warning 156: Sized nonsensical R=0 transistor to minimum width
Warning 157: Sized nonsensical R=0 transistor to minimum width
Warning 158: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 57.59 seconds (max_rss 799.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  223746      35      51      14 ( 0.001%)     557 ( 0.0%)    6.140      0.000      0.000      0.000      0.000      N/A
   2    0.0     0.5    1    5692      22      33      12 ( 0.001%)     536 ( 0.0%)    6.140      0.000      0.000      0.000      0.000      N/A
   3    0.0     0.6    0    6511      19      27      10 ( 0.001%)     539 ( 0.0%)    6.140      0.000      0.000      0.000      0.000      N/A
   4    0.0     0.8    0   14321      14      20       6 ( 0.000%)     544 ( 0.0%)    6.140      0.000      0.000      0.000      0.000      N/A
   5    0.0     1.1    0   15175       7       9       4 ( 0.000%)     547 ( 0.0%)    6.140      0.000      0.000      0.000      0.000      N/A
   6    0.0     1.4    0    2044       8      11       3 ( 0.000%)     549 ( 0.0%)    6.140      0.000      0.000      0.000      0.000      N/A
   7    0.0     1.9    0    2055       6      10       2 ( 0.000%)     558 ( 0.0%)    6.140      0.000      0.000      0.000      0.000      N/A
   8    0.0     2.4    1   27288       3       5       0 ( 0.000%)     554 ( 0.0%)    6.140      0.000      0.000      0.000      0.000      N/A
Restoring best routing
Critical path: 6.14011 ns
Successfully routed after 8 routing iterations.
Router Stats: total_nets_routed: 114 total_connections_routed: 166 total_heap_pushes: 296832 total_heap_pops: 37833
# Routing took 58.43 seconds (max_rss 844.7 MiB, delta_rss +45.6 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1468298
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 2.31429  Maximum # of bends: 12

Number of global nets: 1
Number of routed nets (nonglobal): 35
Wire length results (in units of 1 clb segments)...
	Total wirelength: 554, average net length: 15.8286
	Maximum net length: 148

Wire length results in terms of physical segments...
	Total wiring segments used: 174, average wire segments per net: 4.97143
	Maximum segments used by a net: 38
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)     0 ( 0.0%) |
[      0.1:      0.2)     4 ( 0.0%) |
[        0:      0.1) 10582 (100.0%) |*********************************************
Maximum routing channel utilization:      0.12 at (10,35)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       7   0.363      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       1   0.050      180
                         4       1   0.050      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       0   0.000      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       1   0.050      180
                        31       1   0.013      180
                        32       3   0.112      180
                        33       2   0.112      180
                        34       7   0.275      180
                        35      21   0.650      180
                        36      20   0.712      180
                        37       1   0.050      180
                        38       0   0.000      180
                        39       1   0.050      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       1   0.044      180
                         4       0   0.000      180
                         5       0   0.000      180
                         6       2   0.162      180
                         7       1   0.132      180
                         8       4   1.471      180
                         9       8   0.838      180
                        10      26   2.441      180
                        11       3   0.132      180
                        12       0   0.000      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 269470

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0    0.000122
                                  1    0.000327

Segment usage by length: length utilization
                         ------ -----------
                              1    0.000122
                              4    0.000327


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  8.4e-10:  1.3e-09) 25 (25.3%) |******************************
[  1.3e-09:  1.8e-09) 40 (40.4%) |************************************************
[  1.8e-09:  2.3e-09)  1 ( 1.0%) |*
[  2.3e-09:  2.8e-09) 32 (32.3%) |**************************************
[  2.8e-09:  3.3e-09)  0 ( 0.0%) |
[  3.3e-09:  3.8e-09)  0 ( 0.0%) |
[  3.8e-09:  4.3e-09)  0 ( 0.0%) |
[  4.3e-09:  4.8e-09)  0 ( 0.0%) |
[  4.8e-09:  5.3e-09)  0 ( 0.0%) |
[  5.3e-09:  5.8e-09)  1 ( 1.0%) |*

Final critical path: 6.14011 ns, Fmax: 162.864 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  6.6e-10:  1.1e-09)  1 ( 1.0%) |*
[  1.1e-09:  1.6e-09)  0 ( 0.0%) |
[  1.6e-09:  2.1e-09)  0 ( 0.0%) |
[  2.1e-09:  2.6e-09)  0 ( 0.0%) |
[  2.6e-09:  3.1e-09)  0 ( 0.0%) |
[  3.1e-09:  3.6e-09)  0 ( 0.0%) |
[  3.6e-09:    4e-09)  6 ( 6.1%) |*******
[    4e-09:  4.5e-09) 29 (29.3%) |************************************
[  4.5e-09:    5e-09) 24 (24.2%) |******************************
[    5e-09:  5.5e-09) 39 (39.4%) |************************************************

Timing analysis took 0.00751914 seconds (0.00730969 STA, 0.000209441 slack) (9 full updates: 0 setup, 0 hold, 9 combined).
VPR suceeded
The entire flow of VPR took 116.04 seconds (max_rss 844.8 MiB)
Design random_pulse_generator is routed!##################################################Timing Analysis for design: random_pulse_generator##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml random_pulse_generator_post_synth.blif --sdc_file random_pulse_generator_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report random_pulse_generator_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysisPath: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/random_pulse_generatorChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generatorVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml random_pulse_generator_post_synth.blif --sdc_file random_pulse_generator_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report random_pulse_generator_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: random_pulse_generator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 48
    .input :       3
    .output:       1
    0-LUT  :       1
    6-LUT  :      10
    dffsre :      33
  Nets  : 47
    Avg Fanout:     4.1
    Max Fanout:    34.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 242
  Timing Graph Edges: 389
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 33 pins (13.6%), 33 blocks (68.8%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'q'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'ce'
Warning 144: set_output_delay command matched but was not applied to primary input 'rst'

Applied 3 SDC commands from 'random_pulse_generator_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: random_pulse_generator_post_synth.net
Circuit placement file: random_pulse_generator_post_synth.place
Circuit routing file: random_pulse_generator_post_synth.route
Circuit SDC file: random_pulse_generator_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'random_pulse_generator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load Packing took 0.02 seconds (max_rss 20.0 MiB, delta_rss +0.6 MiB)
Warning 145: Netlist contains 0 global net to non-global architecture pin connections
Warning 146: Logic block #4 ($true) has only 1 output pin '$true.O[19]'. It may be a constant generator.

Netlist num_nets: 36
Netlist num_blocks: 9
Netlist EMPTY blocks: 0.
Netlist io blocks: 4.
Netlist clb blocks: 5.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 147: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		4	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.2 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 151: Sized nonsensical R=0 transistor to minimum width
Warning 152: Sized nonsensical R=0 transistor to minimum width
Warning 153: Sized nonsensical R=0 transistor to minimum width
Warning 154: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 60.96 seconds (max_rss 796.2 MiB, delta_rss +776.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 61.17 seconds (max_rss 799.1 MiB, delta_rss +779.1 MiB)

# Load Placement
# Load Placement took 0.04 seconds (max_rss 799.1 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.11 seconds (max_rss 838.8 MiB, delta_rss +39.7 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1468298
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 2.31429  Maximum # of bends: 12

Number of global nets: 1
Number of routed nets (nonglobal): 35
Wire length results (in units of 1 clb segments)...
	Total wirelength: 554, average net length: 15.8286
	Maximum net length: 148

Wire length results in terms of physical segments...
	Total wiring segments used: 174, average wire segments per net: 4.97143
	Maximum segments used by a net: 38
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)     0 ( 0.0%) |
[      0.1:      0.2)     4 ( 0.0%) |
[        0:      0.1) 10582 (100.0%) |*********************************************
Maximum routing channel utilization:      0.12 at (10,35)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       7   0.363      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       1   0.050      180
                         4       1   0.050      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       0   0.000      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       1   0.050      180
                        31       1   0.013      180
                        32       3   0.112      180
                        33       2   0.112      180
                        34       7   0.275      180
                        35      21   0.650      180
                        36      20   0.712      180
                        37       1   0.050      180
                        38       0   0.000      180
                        39       1   0.050      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       1   0.044      180
                         4       0   0.000      180
                         5       0   0.000      180
                         6       2   0.162      180
                         7       1   0.132      180
                         8       4   1.471      180
                         9       8   0.838      180
                        10      26   2.441      180
                        11       3   0.132      180
                        12       0   0.000      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 269470

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0    0.000122
                                  1    0.000327

Segment usage by length: length utilization
                         ------ -----------
                              1    0.000122
                              4    0.000327


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  8.4e-10:  1.3e-09) 25 (25.3%) |******************************
[  1.3e-09:  1.8e-09) 40 (40.4%) |************************************************
[  1.8e-09:  2.3e-09)  1 ( 1.0%) |*
[  2.3e-09:  2.8e-09) 32 (32.3%) |**************************************
[  2.8e-09:  3.3e-09)  0 ( 0.0%) |
[  3.3e-09:  3.8e-09)  0 ( 0.0%) |
[  3.8e-09:  4.3e-09)  0 ( 0.0%) |
[  4.3e-09:  4.8e-09)  0 ( 0.0%) |
[  4.8e-09:  5.3e-09)  0 ( 0.0%) |
[  5.3e-09:  5.8e-09)  1 ( 1.0%) |*

Final critical path: 6.14011 ns, Fmax: 162.864 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  6.6e-10:  1.1e-09)  1 ( 1.0%) |*
[  1.1e-09:  1.6e-09)  0 ( 0.0%) |
[  1.6e-09:  2.1e-09)  0 ( 0.0%) |
[  2.1e-09:  2.6e-09)  0 ( 0.0%) |
[  2.6e-09:  3.1e-09)  0 ( 0.0%) |
[  3.1e-09:  3.6e-09)  0 ( 0.0%) |
[  3.6e-09:    4e-09)  6 ( 6.1%) |*******
[    4e-09:  4.5e-09) 29 (29.3%) |************************************
[  4.5e-09:    5e-09) 24 (24.2%) |******************************
[    5e-09:  5.5e-09) 39 (39.4%) |************************************************

Timing analysis took 0.00425989 seconds (0.00421367 STA, 4.6223e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 62.34 seconds (max_rss 839.1 MiB)
Design random_pulse_generator is timing analysed!