================================================================================ 
Commit: e633d185d70d7837caa56b9f925dc66e723904a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 9 09:59:00 2019 -0700 
-------------------------------------------------------------------------------- 
Auto-Gen FSP header sync

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Include/FspsUpd.h
CannonLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 4df8bbd1371441c6c14d77c76d00c5232a9c9d1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 9 09:46:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Wed Apr 3 03:33:05 2019 -0700
Original commit date: Wed Apr 3 03:33:05 2019 -0700
Original commit hash: c921301435a28d69767dc2df0a29b5d1b5510e71

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e4480dc9b0d6d786808dbd46b910d39c3f7975b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 9 09:46:20 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Apr 2 22:30:35 2019 +0000
Original commit date: Tue Apr 2 22:30:35 2019 +0000
Original commit hash: 1351c8513e33aebf6243735d01d59e8b067a0e65

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4405d5574f7d9e918e70f671f34c1edcbf428672 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 9 09:46:19 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate CFL Rx Patch 0xB8, CFL Px Patch 0xAE, CFL Ux Patch 0xB4, CFL Bx Patch 0xB4, WHL Wx Patch 0xAE, WHL Vx Patch 0xB8

Update CFL Rx Patch 0xB8, CFL Px Patch 0xAE, CFL Ux Patch 0xB4, CFL Bx Patch 0xB4, WHL Wx Patch 0xAE, WHL Vx Patch 0xB8

Hsd-es-id: <HSD-ES Number>
Original commit date: Mon Apr 1 13:52:42 2019 -0700
Change-Id: Ic189de41dcb81de84786cdf4d431f8a10363550c
Original commit hash: acf75f71093ffeb1a8d3ebdc11dd208a36ec3b17

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: cfb9c8b4578df2c85e9eb97945dacf2bd0e615d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 9 09:46:17 2019 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [CFL][WHL] Unexpected Memory ECC Error occurs by using 32GB ECC DIMM

Issue:
After boot, ECC Error has been reported for 32GB ECC DIMM. The failure can be seen without any memory stress executed.
Root Cause:
MRC Memory Scrubbing was not covering all DRAM Row addresses. High order row bit (bit 16) was not programmed during CPGC test setup, so the last row was not being scrubbed.
Solution:
Adjust Memory Scrub test setup to allow for row addresses greater than UINT16.
Additionally change Memory Scrub test to execute per-bank rather than all banks at one. This change is needed due to limitations with CPGC address configuration registers.

Original commit date: Fri Mar 29 11:08:35 2019 -0700
Change-Id: I8b2f92d0fcad120039db6d5756847f480553947f
Original commit hash: 1c0de31cf9b8a6603959b9c561c8689dec299d5f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: fd59463140e0d70f344d46ba5f6cfd5163d5d885 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 9 09:46:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Apr 2 11:38:31 2019 -0700
Original commit date: Tue Apr 2 11:38:31 2019 -0700
Original commit hash: 54acdca8460f81dff58414f616b39328044acab9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e05730af9b844a9d2b162fbd72bb437094b18236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 9 09:46:14 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Mar 31 12:11:21 2019 -0700
Original commit date: Sun Mar 31 12:11:21 2019 -0700
Original commit hash: a9e8d7d3f1751c016ce3a7df325c0c4d4845981e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 589f5917a098a92cc4d180e594439dcae9a9ebbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 9 09:46:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Mar 31 11:36:53 2019 -0700
Original commit date: Sun Mar 31 11:36:53 2019 -0700
Original commit hash: c5410081b87e995c609529af605d7137ad60aa75

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7176c0644f62ffb5395fa78e61ffa1d3ccb20624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 9 09:46:11 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Mar 30 11:40:30 2019 -0700
Original commit date: Sat Mar 30 11:40:30 2019 -0700
Original commit hash: eb6cf15d7a381e390573ba43547796c9f0554b34

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7b24bafcaaa739f0d9fbfbf25b8fc60e79610ab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:50 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 28 22:04:42 2019 +0000
Original commit date: Thu Mar 28 22:04:42 2019 +0000
Original commit hash: 895c7588f1367b1af09c186a53f438d45344af61

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 523671a71b4d5bd77ee89b0f74512f1dc918209b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:49 2019 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [CFL][WHL][MRC] Training Failures seen during Round Trip Latency using LPDDR3 2133 Memory

Issue:
Failures are seen during Round Trip Latency training, with certain bytes reporting failing margin response.
Root Cause:
MRC was changing the CLK when CKE is ON, which is not allowed per LPDDR3 spec, and then issued a JEDEC reset to bring the DRAM back to working condition.
Solution:
New flow is changing CLK while CKE is OFF, which makes it robust and per spec.

Original commit date: Tue Mar 26 22:57:02 2019 -0700
Change-Id: I513ecfc44a96346457f8ee6b5898630522e5145d
Original commit hash: e8d620b41837d2427eef19bf31a61978594742cd

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 4b618064a5bcded463c68551638a29fe39dd2f4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Thu Mar 28 14:20:27 2019 -0700
Original commit date: Thu Mar 28 14:20:27 2019 -0700
Original commit hash: 50a0ef8d4af31a73c2ca58f1a2af44dba7ca456f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: fa9bc4286b0476d8ac939df0ee4e85999a47b933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:46 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "[WHL] TBT Prefetchable memory is not split the memory resource equally between downstream ports"

This reverts commit 645efbe70f2911ca7dfc8eb8862e0a0e2d77dc26.

Original commit date: Thu Mar 28 11:45:01 2019 -0800
Change-Id: I1fc46e45e5dedde3e2e6f14e2be78cf7faa18675
Original commit hash: dc28f83d147c1893cfbc80c14905648e4e2e90a3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.c

================================================================================ 
Commit: 0f7ef1969196162e79809dfaa733a02865f4d998 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Mar 28 11:38:28 2019 -0700
Original commit date: Thu Mar 28 11:38:28 2019 -0700
Original commit hash: 0191edc6b3c382d75784c39f7b7d2efeffeaa4b1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 66d7f561158b0719d3934eb0caf1418095bb9a71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:44 2019 -0700 
-------------------------------------------------------------------------------- 
Add power resource dependencies for RAID class storage

Since we don't describe dependency on the power resource in
PCIe enpoint device. OS turns off the power to the device when
root port enters D3Hot without taking into consideration if device
driver supports D3Cold. This is causing problems on Teton Glacier drives
with RAID class codes which are getting unexpected D3Cold transition even
though RST driver didn't indicate D3Cold support.

Hsd-es-id: 1806986988
Original commit date: Thu Mar 28 17:07:48 2019 +0100
Change-Id: Ia77cad21fe984577249c2a9229ff42108da506b2
Original commit hash: 3430f7b43bcd9994676f6d0ddb20d76cf1d704e2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl

================================================================================ 
Commit: aa578c9ffc560253fc437b4f16acafb393604747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:43 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] system event viewer show wake source unknown with hibernate - phase 2
Support GPE event handler _L6D to notify OS for XHCI and adding proper comments for _L6D event due to more chipset internal devices share same GPE event

Original commit date: Thu Mar 28 12:23:03 2019 +0530
Change-Id: Ie5d0e0e9eb5fe74aa75b47f5db81c6bb074ae935
Original commit hash: a575e02dd1cdb775b86face4533d82d3809addfc

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Cnvi.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: 194c73d169aa6025e099dbf4398e603a22a9cbb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:41 2019 -0700 
-------------------------------------------------------------------------------- 
[CFL] SGX EPC Map values are reporting incorrectly

Updated logic for EPC Size calculation.
-Updated fraction used from 191/256 to 3/4
-Updated C6DRAM accounting to relay only on support and not policy
-Updates to meet coding standards

Hsd-es-id: 1409118954
Original commit date: Tue Mar 12 12:47:18 2019 -0700
Change-Id: Id22c1d7f23f03282170833183377f8c6c4ba2a0c
Original commit hash: 3d1eda095097eda35ae8f4d3426bbef1329b9447

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c

================================================================================ 
Commit: c4c6cb80f71d5ccb3e522573d54cc36db53ac6ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP

Thu Mar 28 06:04:35 2019 -0700
Original commit date: Thu Mar 28 06:04:35 2019 -0700
Original commit hash: 34525227a56b238985c98da83cfc0ba3dd32a932

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: efed2108d3b2671593bd72295e0038156abf8f58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:37 2019 -0700 
-------------------------------------------------------------------------------- 
Upload RST PreOS 17.2.2.4054 unlocked (pre-PV) to CFL/WHL BIOS.

Resolution: Update unlocked RST to 17.2.2.4054.

Hsd-es-id: 1409201445, 1807327000
Original commit date: Thu Mar 28 11:08:44 2019 +0800
Change-Id: I87b9fa3f105e6d38c21592c85a6d392ac12a8287
Original commit hash: 9405d166d456c5fd299c507c8a2279584ade4eff

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 818eadea08bc5ccd05828ce4f7189ad568eecde8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:36 2019 -0700 
-------------------------------------------------------------------------------- 
[Title]: [WHL-U42-RS6] Implement BIOS ACPI WWAN _DSM method for ACPI D3Cold WWAN setting of D3/L2 or D0/L1.2

The _DSM method will return the ACPI D3 Cold Settings WWAN selection: D3/L2 (3),
D0/L1.2 (1), and Disabled (0)

Hsd-es-id: 1409198903, 1409198660
Original commit date: Wed Jan 23 11:31:20 2019 -0800
Change-Id: Idcacee1fe838d5594071b1d6d5e281be967e3857
Original commit hash: 0d5182483ccab0f6c42c8f04599ae37ae995c6f4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 566822f9dc580377c76596d2f9242a5854d1b8b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:34 2019 -0700 
-------------------------------------------------------------------------------- 
System hang with GP# Fault on logo slash screen at Post code: 0x7529 with MCU 0xAC but passes with 0xAA

- Correct proper coding as ProcessorReadMsr64 (CpuIndex, MSR_IA32_BIOS_SIGN_ID) instead of GetCpuUcodeRevision ()

Hsd-es-id: 1507128615
Original commit date: Mon Mar 25 10:54:55 2019 +0800
Change-Id: I9017f081f5eaa0ec9c8020f04e7eae312046cdb1
Original commit hash: 6bbdc0c05e82369126fa2b5931b5d2a84ad03bb4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MpServiceHelp.c
CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: c001d984e58b749d88f4924f9d43756004ddcaa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:33 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Implement PCH USB 3.1 Gen2 Tx tuning

Add BIOS policies for DWORD9 register USB 3.1 Gen2 Tx tuning

Hsd-es-id: 1409194060
Original commit date: Mon Mar 25 18:04:12 2019 -0700
Change-Id: Ibbaa330cdabac64e0ab83441577244dbf7ed10ae
Original commit hash: 7fcd9eeda2d6091957bf288b446b4de53257de4d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsHsio.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 3d68ce7cb7481c0aba745243deddd367522f235e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:30 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Duplicated GUID in CannonLake Silicon RC

Change guid for DxePchHdaLib because GUID should be unique

Hsd-es-id: 1507065806
Original commit date: Tue Mar 26 09:32:15 2019 +0100
Change-Id: I0d0eaf57f93a9ac6d75f2001d9256341f3640220
Original commit hash: 5a8ac36de29c24f341271227cfd1311a876500e1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/DxePchHdaLib.inf

================================================================================ 
Commit: a4cc28601058f5ec943e3d1854aa09ee74470dad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:29 2019 -0700 
-------------------------------------------------------------------------------- 
[WHL] TBT Prefetchable memory is not split the memory resource equally between downstream ports

Original commit date: Mon Mar 18 12:40:38 2019 -0700
Change-Id: I0bcc22bb74fec282c0e387bbdc48d6b96674df32
Original commit hash: 645efbe70f2911ca7dfc8eb8862e0a0e2d77dc26

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.c

================================================================================ 
Commit: b092309832740217eaed9646e3d45709d0d6b60c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:27 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Change in ACPI to enable DMIC connected to codec

Change ALC700 Verb Table.

Hsd-es-id: 1604928854
Original commit date: Fri Mar 8 14:55:23 2019 +0100
Change-Id: I4229723050c678b99957bd02ac569472ab3bb7fa
Original commit hash: 4d4cdfdfb4e277ee88bfa430994f9042018115b9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

================================================================================ 
Commit: 9164e20af8d0a9ecd8e9d70950ea526edb70c506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:25 2019 -0700 
--------------------------------------------------------------------------------

Description: Intel ACM.inf driver is not getting installed.
Solution: Call TxtNvsUpdate() to pass TXT enabled infromation to ASL code
Impacted Platform: WHL and CFL

Original commit date: Mon Mar 25 19:17:11 2019 -0700
Change-Id: I63ff51f063cf99e0396ba4af3d5a84b88cf63e2a
Original commit hash: 7d361926159fcbe9a96db16fbb7a8dc59ddb1da5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
CannonLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
CannonLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
CannonLakeSiliconPkg/Cpu/CpuInit/Dxe/TxtNvsUpdate.c

================================================================================ 
Commit: deddfaecbe6e9b54be15704a75046c68b55a9dc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:24 2019 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Fixed eMMC detect failed when IOMMU support set to Enable.

Remap the DMA Buffer before writing the SDMA system address to SDXC memory mapped register.

Hsd-es-id: 1606932864
Original commit date: Wed Mar 20 16:30:02 2019 +0800
Change-Id: Id093274dfb2f67b494aae656245b4bfcf44f9879
Original commit hash: 2d5f91364e54d389411ac987d81478362b1f5a4f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/SdMmc/SdControllerDxe/SdHostController.c

================================================================================ 
Commit: fe6b2f4aede2751dbe8e22b88e71e3622b8e2e91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:23 2019 -0700 
-------------------------------------------------------------------------------- 
CFL-S CNP[8+2][6+2][Type-C]: SUT is not resuming from S3/S4 with USB key board Mouse connected to Front panel Type-c port

Provide PDON/PDOF method in CflS82RvpRtd3.asl and CflSRvpRtd3.asl.

Hsd-es-id: 1607072299
Original commit date: Tue Mar 19 17:30:29 2019 +0800
Change-Id: Ifcfb17f2286bb833af139979e68cad533199d4fd
Original commit hash: 883eee3ba7a0d726b5c0365e3de679c1d1008dfa

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflS82RvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl

================================================================================ 
Commit: 6f3f04078403d2c75908ce9b828ff41f162ccb7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:21 2019 -0700 
-------------------------------------------------------------------------------- 
Descriptiontion: Correct SMBIOS type19 ExtendedEndingAddress.
Solution: It should multiply 1024 to transfer to bytes data, then stores into the variable "ExtendedEndingAddress".
Impacted Platform: CFL

Original commit date: Mon Mar 18 15:01:35 2019 +0800
Change-Id: I1272650d7314d50a29c1851eabd535fda485c821
Original commit hash: 60417e5d2dd9bfbce844a9793f4611322240e083

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmbiosMemoryLib/SmbiosType19.c

================================================================================ 
Commit: e09916e6b678f8d95d47df7f8f29f45715557bf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:20 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] system event viewer show wake source unknown with hibernate - phase 1
Support GPE event handler _L6D to notify OS for XHCI and adding proper comments for _L6D event due to more chipset internal devices share same GPE event

Original commit date: Tue Feb 19 18:16:20 2019 +0530
Change-Id: I556a8402240f4a21303c8a56a6d80d342099da32
Original commit hash: e5eac14d627de92377de004cc4279d053c948e0a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Cnvi.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: 911f6c347bd94fef877d0fe529dfa0727879d778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:18 2019 -0700 
-------------------------------------------------------------------------------- 
CFL : 64-bit PCI MMIO Read/Write does not work - adding a file missing in Change-Id: Iab4a5f46aed7ca7b6c4503277fe41ebebb798a10

64-bit MMIO Read/Write does not work for PCI devices.
This needs to be split into 2 DWORD Read/Writes.
- Updated for CPU RC

Hsd-es-id: 2206624665
Original commit date: Mon Mar 11 11:31:30 2019 +0530
Change-Id: I7925f3a20321284a08a7a61b3a2b7966c306cc67
Original commit hash: 9804c58416f5ef593b44401cdebfc5632d5b5584

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: ec0a96989ac83988fb01483c507ff8fd076f5124 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:17 2019 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/VariableSmi: Fix potential TOCTOU issues

Copy data to Smram before parsing it to avoid potential TOCTOU
issues.

Hsd-es-id: <HSD-ES bug id>
Original commit date: Tue Jan 22 09:56:23 2019 +0800
Change-Id: I758a293e62f784c36bf423a4b6a315f81a7997a2
Original commit hash: a4e892cdd448e2d25366afb295dad1e11fc34e4f

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/VariableSmi/VariableSmiSmm.c

================================================================================ 
Commit: 28f3aed5dbb7f74cec0d0fdeb1ab7d544a91ea0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Mar 27 11:37:36 2019 -0700
Original commit date: Wed Mar 27 11:37:36 2019 -0700
Original commit hash: 9cf548ee95e64906a60e92c099536f07b6c86aed

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 978702fb96c6e6f3c6f563ac4534e6d58bad3a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:14 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Mar 26 11:38:50 2019 -0700
Original commit date: Tue Mar 26 11:38:50 2019 -0700
Original commit hash: acb65d8967170553d481ce096c6ebe6e35d1433a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a163f5b1e8b4e0314fdeead883a8438ff564cc4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Mar 25 12:01:04 2019 -0700
Original commit date: Mon Mar 25 12:01:04 2019 -0700
Original commit hash: ecc9b5a6afcae43d20f9f0e6203bb5e051249453

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d1f11f392380aa2a69977720a3d6911257ab594e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:12 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Mar 24 12:07:04 2019 -0700
Original commit date: Sun Mar 24 12:07:04 2019 -0700
Original commit hash: 0f8c04c4b3abd2178e3cba7e50948603b3b659a2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 676c865f58a28016d2b1f2b0c7c6036764496ee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:11 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Mar 24 11:36:10 2019 -0700
Original commit date: Sun Mar 24 11:36:10 2019 -0700
Original commit hash: 4ea0ebb6aed9c270731fc83db3d8c3a18e06be0c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 916d9bfc9b4e4fb258838654c137da8c60eaf8dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Mar 23 11:39:22 2019 -0700
Original commit date: Sat Mar 23 11:39:22 2019 -0700
Original commit hash: 7865175d05958e9d03956d779c375549d83cc214

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8ae579797fb95899b3e7b943fb482aa5b348f415 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Mar 22 11:40:39 2019 -0700
Original commit date: Fri Mar 22 11:40:39 2019 -0700
Original commit hash: e3e1d03d0b5ededb2b5d5c48a5dbff6c1695b8cb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d99098ffe079140e8f62ed352684a61acd0cbf96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 8 11:06:07 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Mar 21 11:41:26 2019 -0700
Original commit date: Thu Mar 21 11:41:26 2019 -0700
Original commit hash: ed018bad69b14e283b661771c8660f062e80f374

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
