{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-554,-570",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 0 -x 0 -y 1260 -defaultsOSRD -left
preplace port MDIO -pg 1 -lvl 6 -x 1880 -y 1000 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_ETH_CRSDV -pg 1 -lvl 6 -x 1880 -y 1040 -defaultsOSRD -right
preplace port port-id_ETH_TXEN -pg 1 -lvl 6 -x 1880 -y 1080 -defaultsOSRD
preplace port port-id_ETH_RXERR -pg 1 -lvl 6 -x 1880 -y 1020 -defaultsOSRD -right
preplace port port-id_ETH_REFCLK -pg 1 -lvl 0 -x 0 -y 1000 -defaultsOSRD -left
preplace portBus ETH_TXD -pg 1 -lvl 6 -x 1880 -y 1100 -defaultsOSRD
preplace portBus ETH_RXD -pg 1 -lvl 6 -x 1880 -y 1060 -defaultsOSRD -right
preplace portBus ETH_RSTN -pg 1 -lvl 6 -x 1880 -y 1120 -defaultsOSRD
preplace inst source_100mhz -pg 1 -lvl 1 -x 140 -y 940 -swap {0 1 4 6 2 5 3} -defaultsOSRD -pinDir clk_in left -pinY clk_in 20L -pinDir resetn_in left -pinY resetn_in 40L -pinDir clk_100mhz right -pinY clk_100mhz 250R -pinBusDir sys_resetn right -pinBusY sys_resetn 270R -pinDir clk_50mhz right -pinY clk_50mhz 20R -pinDir phy_clk left -pinY phy_clk 60L -pinDir gtx_clk right -pinY gtx_clk 40R
preplace inst uart_axi_bridge -pg 1 -lvl 2 -x 400 -y 1240 -defaultsOSRD -pinDir UART left -pinY UART 20L -pinDir M_AXI right -pinY M_AXI 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst system_interconnect -pg 1 -lvl 3 -x 680 -y 1020 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 40 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 20 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 240L -pinDir M00_AXI right -pinY M00_AXI 210R -pinDir M01_AXI right -pinY M01_AXI 350R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir aclk left -pinY aclk 330L -pinDir aresetn left -pinY aresetn 350L
preplace inst axi_revision -pg 1 -lvl 4 -x 980 -y 1210 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir AXI_ACLK left -pinY AXI_ACLK 40L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 60L
preplace inst example_slave -pg 1 -lvl 4 -x 980 -y 1350 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L
preplace inst ethernet -pg 1 -lvl 4 -x 980 -y 620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 41 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 12 42 43 44 45 46 48 49 47 51 50 52 56 54 55 53} -defaultsOSRD -pinDir m_axis_rxd right -pinY m_axis_rxd 20R -pinDir m_axis_rxs right -pinY m_axis_rxs 40R -pinDir mdio right -pinY mdio 380R -pinDir s_axi left -pinY s_axi 420L -pinDir s_axis_txd right -pinY s_axis_txd 80R -pinDir s_axis_txc right -pinY s_axis_txc 60R -pinDir phy_crs_dv right -pinY phy_crs_dv 420R -pinBusDir phy_rxd right -pinBusY phy_rxd 440R -pinDir phy_rx_er right -pinY phy_rx_er 400R -pinBusDir rmii_txd right -pinBusY rmii_txd 480R -pinDir rmii_tx_en right -pinY rmii_tx_en 460R -pinDir clk_50 left -pinY clk_50 440L -pinDir reset_n left -pinY reset_n 500L -pinDir sys_clk left -pinY sys_clk 480L -pinBusDir phy_rst_n right -pinBusY phy_rst_n 500R -pinDir gtx_clk left -pinY gtx_clk 460L
preplace inst system_ila -pg 1 -lvl 5 -x 1380 -y 620 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 41 33 26 30 31 25 34 38 32 35 28 29 36 37 39 27 40 24} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 40L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 20L -pinDir SLOT_2_AXIS left -pinY SLOT_2_AXIS 60L -pinDir SLOT_3_AXIS left -pinY SLOT_3_AXIS 80L -pinDir clk left -pinY clk 320L -pinBusDir probe0 right -pinBusY probe0 180R -pinBusDir probe1 right -pinBusY probe1 40R -pinBusDir probe2 right -pinBusY probe2 120R -pinBusDir probe3 right -pinBusY probe3 140R -pinBusDir probe4 right -pinBusY probe4 20R -pinBusDir probe5 right -pinBusY probe5 200R -pinBusDir probe6 right -pinBusY probe6 280R -pinBusDir probe7 right -pinBusY probe7 160R -pinBusDir probe8 right -pinBusY probe8 220R -pinBusDir probe9 right -pinBusY probe9 80R -pinBusDir probe10 right -pinBusY probe10 100R -pinBusDir probe11 right -pinBusY probe11 240R -pinBusDir probe12 right -pinBusY probe12 260R -pinBusDir probe13 right -pinBusY probe13 300R -pinBusDir probe14 right -pinBusY probe14 60R -pinBusDir probe15 right -pinBusY probe15 320R -pinDir resetn left -pinY resetn 100L
preplace inst ethernet_reg -pg 1 -lvl 5 -x 1380 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22 40 43 47 42 24 25 26 27 28 29 30 31 32 39 35 41 38 45 44 46 33 37 36 34 48} -defaultsOSRD -pinDir rxd left -pinY rxd 400L -pinDir rxs left -pinY rxs 420L -pinDir txc left -pinY txc 440L -pinDir txd left -pinY txd 460L -pinDir clk left -pinY clk 500L -pinDir resetn left -pinY resetn 480L -pinBusDir dbg_rxs_status_word right -pinBusY dbg_rxs_status_word 340R -pinBusDir dbg_rx_eth_dst right -pinBusY dbg_rx_eth_dst 400R -pinBusDir dbg_rx_eth_src right -pinBusY dbg_rx_eth_src 480R -pinBusDir dbg_rx_eth_type right -pinBusY dbg_rx_eth_type 380R -pinBusDir dbg_arp_req_hw right -pinBusY dbg_arp_req_hw 20R -pinBusDir dbg_arp_req_prot right -pinBusY dbg_arp_req_prot 40R -pinBusDir dbg_arp_req_hw_len right -pinBusY dbg_arp_req_hw_len 60R -pinBusDir dbg_arp_req_prot_len right -pinBusY dbg_arp_req_prot_len 80R -pinBusDir dbg_arp_req_opcode right -pinBusY dbg_arp_req_opcode 100R -pinBusDir dbg_arp_req_sender_mac right -pinBusY dbg_arp_req_sender_mac 120R -pinBusDir dbg_arp_req_sender_ip right -pinBusY dbg_arp_req_sender_ip 140R -pinBusDir dbg_arp_req_target_mac right -pinBusY dbg_arp_req_target_mac 160R -pinBusDir dbg_arp_req_target_ip right -pinBusY dbg_arp_req_target_ip 180R -pinBusDir dbg_inc_ip4_ver_dsf right -pinBusY dbg_inc_ip4_ver_dsf 320R -pinBusDir dbg_inc_ip4_length right -pinBusY dbg_inc_ip4_length 240R -pinBusDir dbg_inc_ip4_id right -pinBusY dbg_inc_ip4_id 360R -pinBusDir dbg_inc_ip4_flags right -pinBusY dbg_inc_ip4_flags 300R -pinBusDir dbg_inc_ip4_ttl_prot right -pinBusY dbg_inc_ip4_ttl_prot 440R -pinBusDir dbg_inc_ip4_checksum right -pinBusY dbg_inc_ip4_checksum 420R -pinBusDir dbg_inc_ip4_src_ip right -pinBusY dbg_inc_ip4_src_ip 460R -pinBusDir dbg_inc_ip4_dst_ip right -pinBusY dbg_inc_ip4_dst_ip 200R -pinBusDir dbg_ping_req_type right -pinBusY dbg_ping_req_type 280R -pinBusDir dbg_ping_req_id right -pinBusY dbg_ping_req_id 260R -pinBusDir dbg_ping_req_seq right -pinBusY dbg_ping_req_seq 220R -pinDir dbg_is_icmp_ping right -pinY dbg_is_icmp_ping 500R
preplace netloc ETH_CRSDV_1 1 4 2 NJ 1040 NJ
preplace netloc ETH_RXD_1 1 4 2 NJ 1060 NJ
preplace netloc ETH_RXERR_1 1 4 2 NJ 1020 NJ
preplace netloc clk_in1_0_1 1 0 1 NJ 960
preplace netloc ethernet_phy_rst_n 1 4 2 NJ 1120 NJ
preplace netloc ethernet_reg_dbg_inc_ip4_checksum 1 5 1 1640 460n
preplace netloc ethernet_reg_dbg_inc_ip4_dst_ip 1 5 1 1860 240n
preplace netloc ethernet_reg_dbg_inc_ip4_flags 1 5 1 1760 340n
preplace netloc ethernet_reg_dbg_inc_ip4_id 1 5 1 1700 400n
preplace netloc ethernet_reg_dbg_inc_ip4_length 1 5 1 1820 280n
preplace netloc ethernet_reg_dbg_inc_ip4_src_ip 1 5 1 1600 500n
preplace netloc ethernet_reg_dbg_inc_ip4_ttl_prot 1 5 1 1620 480n
preplace netloc ethernet_reg_dbg_inc_ip4_ver_dsf 1 5 1 1740 360n
preplace netloc ethernet_reg_dbg_is_icmp_ping 1 5 1 1560 540n
preplace netloc ethernet_reg_dbg_ping_req_id 1 5 1 1800 300n
preplace netloc ethernet_reg_dbg_ping_req_seq 1 5 1 1840 260n
preplace netloc ethernet_reg_dbg_ping_req_type 1 5 1 1780 320n
preplace netloc ethernet_reg_dbg_rx_eth_dst 1 5 1 1660 440n
preplace netloc ethernet_reg_dbg_rx_eth_src 1 5 1 1580 520n
preplace netloc ethernet_reg_dbg_rx_eth_type 1 5 1 1680 420n
preplace netloc ethernet_reg_dbg_rxs_status_word 1 5 1 1720 380n
preplace netloc ethernet_rmii_tx_en 1 4 2 NJ 1080 NJ
preplace netloc ethernet_rmii_txd 1 4 2 NJ 1100 NJ
preplace netloc ext_reset_in_0_1 1 0 1 NJ 980
preplace netloc source_100mhz_clk_50mhz 1 1 3 NJ 960 NJ 960 860
preplace netloc source_100mhz_gtx_clk 1 1 3 NJ 980 NJ 980 820
preplace netloc source_100mhz_phy_clk_0 1 0 1 NJ 1000
preplace netloc source_100mhz_sys_clk 1 1 4 280 1350 540 1430 860 1170 1160
preplace netloc source_100mhz_sys_resetn 1 1 4 260 1370 520 1450 840 580 1200
preplace netloc axi_uartlite_UART 1 0 2 NJ 1260 NJ
preplace netloc ethernet_m_axis_rxd 1 4 1 1100 440n
preplace netloc ethernet_m_axis_rxs 1 4 1 1120 460n
preplace netloc ethernet_mdio 1 4 2 NJ 1000 NJ
preplace netloc s_axis_txc_1 1 4 1 1140J 480n
preplace netloc s_axis_txd_1 1 4 1 1180J 500n
preplace netloc system_interconnect_M00_AXI 1 3 1 N 1230
preplace netloc system_interconnect_M01_AXI 1 3 1 N 1370
preplace netloc system_interconnect_M02_AXI 1 3 1 N 1040
preplace netloc uart_axi_bridge_M_AXI 1 2 1 N 1260
levelinfo -pg 1 0 140 400 680 980 1380 1880
pagesize -pg 1 -db -bbox -sgen -150 0 2040 1470
",
   "No Loops_ScaleFactor":"0.403005",
   "No Loops_TopLeft":"-665,2",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -10 -y -200 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y -200 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -200
levelinfo -pg 1 -10 120 240
pagesize -pg 1 -db -bbox -sgen -150 -270 240 140
"
}
{
   "da_axi4_cnt":"2"
}
