#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002734cf0 .scope module, "loop_example" "loop_example" 2 1;
 .timescale 0 0;
v0000000002734e70_0 .var/i "fo", 31 0;
v000000000278d2e0_0 .var "r_Clock", 0 0;
E_00000000008c7970 .event edge, v000000000278d2e0_0;
    .scope S_0000000002734cf0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278d2e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000002734cf0;
T_1 ;
    %vpi_func 2 9 "$fopen" 32, "ramoutput.txt", "w" {0 0 0};
    %store/vec4 v0000000002734e70_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000002734cf0;
T_2 ;
    %pushi/vec4 10, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v000000000278d2e0_0;
    %nor/r;
    %store/vec4 v000000000278d2e0_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0000000002734cf0;
T_3 ;
    %wait E_00000000008c7970;
    %vpi_call 2 20 "$fdisplay", v0000000002734e70_0, "Simulation Complete" {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "loop_example.v";
