---
layout: default
title: semiconductor
--

# ğŸ§© 01_semiconductorï½œè¨˜äº‹ã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹

---

## ğŸ“˜ ãƒ‡ãƒã‚¤ã‚¹ç‰©ç†ãƒ»æ§‹é€ ç·¨ï¼ˆã€œPost-CFETï¼‰

- [01. Planar SCE Problemï½œãƒ—ãƒ¬ãƒ¼ãƒŠMOSã®çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœ](./01_planar_sce_problem.md)
- [02. FinFET Structureï½œFinFETæ§‹é€ ã¨é›»æ°—çš„ç‰¹å¾´](./02_finfet_structure.md)
- [03. Weff Conceptï½œæœ‰åŠ¹ãƒãƒ£ãƒãƒ«å¹… Weff ã®è€ƒãˆæ–¹](./03_weff_concept.md)
- [04. GAA Structureï½œGAAï¼ˆGate-All-Aroundï¼‰æ§‹é€ ](./04_gaa_structure.md)
- [05. CFET Challengeï½œCFETãŒæŠ±ãˆã‚‹æŠ€è¡“èª²é¡Œ](./05_cfet_challenge.md)
- [06. Post-CFETï½œPost-CFETæ™‚ä»£ã®æœ¬è³ªï¼ˆæ¬¡ã¯ãƒ‡ãƒã‚¤ã‚¹ã§ã¯ãªã„ï¼‰](./06_post_cfet.md)

---

## ğŸ›  è¨­è¨ˆæ–¹æ³•è«–ãƒ»æŠ½è±¡åŒ–

- [07. SystemDKï½œSystemDKãŒå‰æã¨ãªã‚‹è¨­è¨ˆä¸–ç•Œ](./07_systemdk.md)

---

## ğŸ›  è¨­è¨ˆãƒ»ãƒ¢ãƒ‡ãƒªãƒ³ã‚°ãƒ»EDAç·¨ 

- [08. SemiDevKitï½œåŠå°ä½“è¨­è¨ˆç”¨DevKitæ§‹æƒ³](./08_semidevkit.md)

---

## ğŸ” OpenLane / RTL â†’ GDS ãƒ•ãƒ­ãƒ¼

- [09. OpenLane Minimal Flowï½œæœ€å°RTLâ†’GDSãƒ•ãƒ­ãƒ¼](./09_openlane_minimal_rtl_predeclared_flow.md)
- [10. OpenLane Control ASICï½œåˆ¶å¾¡ASICã®RTLâ†’GDS](./10_openlane-control-asic-rtl-to-gds.md)
- [11. OpenLane2 SRAM Hard Macroï½œSRAMãƒãƒ¼ãƒ‰ãƒã‚¯ãƒ­çµ±åˆ](./11_openlane2_sram_hard_macro.md)
- [12. OpenLane1 Setupï½œOpenLane v1 ç’°å¢ƒæ§‹ç¯‰](./12_openlane1_setup.md)
- [13. OpenLane2 Setupï½œOpenLane v2 ç’°å¢ƒæ§‹ç¯‰](./13_openlane2_setup.md)
- [14. OpenLane PDKï½œPDKæ§‹é€ ã¨ä½¿ã„æ–¹](./14_openlane_pdk.md)

