<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1470" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1470{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1470{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1470{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1470{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_1470{left:151px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1470{left:69px;bottom:1033px;letter-spacing:-0.1px;}
#t7_1470{left:154px;bottom:1033px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t8_1470{left:69px;bottom:1011px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t9_1470{left:69px;bottom:994px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#ta_1470{left:69px;bottom:977px;letter-spacing:-0.17px;word-spacing:-0.65px;}
#tb_1470{left:69px;bottom:960px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_1470{left:69px;bottom:937px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_1470{left:69px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_1470{left:69px;bottom:870px;letter-spacing:-0.09px;}
#tf_1470{left:154px;bottom:870px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tg_1470{left:69px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_1470{left:69px;bottom:831px;letter-spacing:-0.28px;word-spacing:-0.28px;}
#ti_1470{left:69px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_1470{left:69px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tk_1470{left:69px;bottom:733px;letter-spacing:0.13px;}
#tl_1470{left:151px;bottom:733px;letter-spacing:0.16px;}
#tm_1470{left:69px;bottom:683px;letter-spacing:-0.1px;}
#tn_1470{left:154px;bottom:683px;letter-spacing:-0.11px;word-spacing:0.02px;}
#to_1470{left:69px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_1470{left:69px;bottom:644px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tq_1470{left:69px;bottom:617px;}
#tr_1470{left:95px;bottom:621px;letter-spacing:-0.17px;}
#ts_1470{left:69px;bottom:595px;}
#tt_1470{left:95px;bottom:598px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_1470{left:95px;bottom:574px;}
#tv_1470{left:121px;bottom:574px;letter-spacing:-0.2px;word-spacing:-0.45px;}
#tw_1470{left:95px;bottom:549px;}
#tx_1470{left:121px;bottom:549px;letter-spacing:-0.23px;word-spacing:-0.43px;}
#ty_1470{left:69px;bottom:526px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tz_1470{left:69px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_1470{left:69px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_1470{left:69px;bottom:466px;}
#t12_1470{left:95px;bottom:470px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t13_1470{left:69px;bottom:443px;}
#t14_1470{left:95px;bottom:447px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t15_1470{left:69px;bottom:420px;}
#t16_1470{left:95px;bottom:424px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_1470{left:69px;bottom:401px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t18_1470{left:69px;bottom:351px;letter-spacing:-0.1px;}
#t19_1470{left:154px;bottom:351px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1a_1470{left:69px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_1470{left:69px;bottom:312px;letter-spacing:-0.24px;}
#t1c_1470{left:69px;bottom:289px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1d_1470{left:69px;bottom:272px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1e_1470{left:69px;bottom:255px;letter-spacing:-0.16px;}
#t1f_1470{left:69px;bottom:232px;letter-spacing:-0.16px;word-spacing:-1.32px;}
#t1g_1470{left:69px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_1470{left:69px;bottom:157px;letter-spacing:0.13px;}
#t1i_1470{left:151px;bottom:157px;letter-spacing:0.16px;}
#t1j_1470{left:69px;bottom:134px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_1470{left:69px;bottom:118px;letter-spacing:-0.14px;word-spacing:-0.45px;}

.s1_1470{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1470{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1470{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1470{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1470{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_1470{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1470" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1470Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1470" style="-webkit-user-select: none;"><object width="935" height="1210" data="1470/1470.svg" type="image/svg+xml" id="pdf1470" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1470" class="t s1_1470">39-10 </span><span id="t2_1470" class="t s1_1470">Vol. 3D </span>
<span id="t3_1470" class="t s2_1470">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_1470" class="t s3_1470">39.7.5 </span><span id="t5_1470" class="t s3_1470">Processor Extended States and AEX </span>
<span id="t6_1470" class="t s4_1470">39.7.5.1 </span><span id="t7_1470" class="t s4_1470">State Saving </span>
<span id="t8_1470" class="t s5_1470">On an AEX, processor extended states are saved into the XSAVE area of the SSA frame in a compatible format with </span>
<span id="t9_1470" class="t s5_1470">XSAVE that was executed with EDX:EAX = SECS.ATTRIBUTES.XFRM, with the memory operand being the XSAVE </span>
<span id="ta_1470" class="t s5_1470">area, and (for 64-bit enclaves) as if REX.W=1. The XSTATE_BV part of the XSAVE header is saved with 0 for every </span>
<span id="tb_1470" class="t s5_1470">bit that is 0 in XFRM. Other bits may be saved as 0 if the state saved is initialized. </span>
<span id="tc_1470" class="t s5_1470">Note that enclave entry ensures that if CR4.OSXSAVE is set to 0, then SECS.ATTRIBUTES.XFRM is set to 3. It </span>
<span id="td_1470" class="t s5_1470">should also be noted that it is not possible to enter an enclave with FXSAVE disabled. </span>
<span id="te_1470" class="t s4_1470">39.7.5.2 </span><span id="tf_1470" class="t s4_1470">State Synthesis </span>
<span id="tg_1470" class="t s5_1470">After saving the extended state, the processor restores XCR0 to the value it held at the time of the most recent </span>
<span id="th_1470" class="t s5_1470">enclave entry. </span>
<span id="ti_1470" class="t s5_1470">The state of features corresponding to bits set in XFRM is synthesized. In general, these states are initialized. </span>
<span id="tj_1470" class="t s5_1470">Details of state synthesis on AEX are documented in Section 37.3.1. </span>
<span id="tk_1470" class="t s3_1470">39.7.6 </span><span id="tl_1470" class="t s3_1470">Processor Extended States and ENCLU[ERESUME] </span>
<span id="tm_1470" class="t s4_1470">39.7.6.1 </span><span id="tn_1470" class="t s4_1470">Fault Checking </span>
<span id="to_1470" class="t s5_1470">The ERESUME leaf function of the ENCLU instruction enforces a number of consistency requirements described </span>
<span id="tp_1470" class="t s5_1470">earlier. Specifically, the ENCLU[ERESUME] leaf function results in a #GP(0) in any of the following cases: </span>
<span id="tq_1470" class="t s6_1470">• </span><span id="tr_1470" class="t s5_1470">CR4.OSFXSR=0. </span>
<span id="ts_1470" class="t s6_1470">• </span><span id="tt_1470" class="t s5_1470">The processor supports XSAVE and either of the following is true: </span>
<span id="tu_1470" class="t s5_1470">— </span><span id="tv_1470" class="t s5_1470">CR4.OSXSAVE=0 and SECS.ATTRIBUTES.XFRM is not 3. </span>
<span id="tw_1470" class="t s5_1470">— </span><span id="tx_1470" class="t s5_1470">(SECS.ATTRIBUTES.XFRM &amp; XCR0) != SECS.ATTRIBUTES.XFRM. </span>
<span id="ty_1470" class="t s5_1470">A successful execution of ENCLU[ERESUME] loads state from the XSAVE area of the SSA frame in a fashion similar </span>
<span id="tz_1470" class="t s5_1470">to that used by the XRSTOR instruction. Data in the XSAVE area that would cause the XRSTOR instruction to fault </span>
<span id="t10_1470" class="t s5_1470">will cause the ENCLU[ERESUME] leaf function to fault. Examples include, but are not restricted to the following: </span>
<span id="t11_1470" class="t s6_1470">• </span><span id="t12_1470" class="t s5_1470">A bit is set in the XSTATE_BV field and clear in XFRM. </span>
<span id="t13_1470" class="t s6_1470">• </span><span id="t14_1470" class="t s5_1470">The required bytes in the header are not clear. </span>
<span id="t15_1470" class="t s6_1470">• </span><span id="t16_1470" class="t s5_1470">Loading data would set a reserved bit in MXCSR. </span>
<span id="t17_1470" class="t s5_1470">Any of these conditions will cause ERESUME to fault, even if CR4.OSXSAVE=0. </span>
<span id="t18_1470" class="t s4_1470">39.7.6.2 </span><span id="t19_1470" class="t s4_1470">State Loading </span>
<span id="t1a_1470" class="t s5_1470">If ENCLU[ERESUME] is successful, the current value of XCR0 is saved internally by the processor and replaced by </span>
<span id="t1b_1470" class="t s5_1470">SECS.ATTRIBUTES.XFRM. </span>
<span id="t1c_1470" class="t s5_1470">State is loaded from the XSAVE area of the SSA frame as if the XRSTOR instruction were executed with </span>
<span id="t1d_1470" class="t s5_1470">XCR0=XFRM, EDX:EAX = XFRM, with the memory operand being the XSAVE area, and (for 64-bit enclaves) as if </span>
<span id="t1e_1470" class="t s5_1470">REX.W=1. </span>
<span id="t1f_1470" class="t s5_1470">ENCLU[ERESUME] ensures that a subsequent execution of XSAVEOPT inside the enclave will operate properly (e.g., </span>
<span id="t1g_1470" class="t s5_1470">by marking all state as modified). </span>
<span id="t1h_1470" class="t s3_1470">39.7.7 </span><span id="t1i_1470" class="t s3_1470">Processor Extended States and ENCLU[EEXIT] </span>
<span id="t1j_1470" class="t s5_1470">The ENCLU[EEXIT] leaf function does not perform any X-feature specific consistency checks, nor performs any </span>
<span id="t1k_1470" class="t s5_1470">state synthesis. It is the responsibility of enclave software to clear any sensitive data from the registers before </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
