<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p667" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_667{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_667{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_667{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_667{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_667{left:96px;bottom:1040px;letter-spacing:-0.17px;word-spacing:0.07px;}
#t6_667{left:530px;bottom:1039px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t7_667{left:96px;bottom:1018px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t8_667{left:96px;bottom:997px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t9_667{left:96px;bottom:975px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_667{left:96px;bottom:954px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_667{left:96px;bottom:932px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tc_667{left:96px;bottom:911px;letter-spacing:0.08px;word-spacing:-0.53px;}
#td_667{left:96px;bottom:876px;letter-spacing:0.14px;word-spacing:-0.45px;}
#te_667{left:96px;bottom:845px;}
#tf_667{left:124px;bottom:845px;letter-spacing:0.17px;word-spacing:-0.45px;}
#tg_667{left:96px;bottom:818px;}
#th_667{left:124px;bottom:818px;letter-spacing:0.17px;word-spacing:-0.45px;}
#ti_667{left:96px;bottom:790px;}
#tj_667{left:124px;bottom:790px;letter-spacing:0.17px;word-spacing:-0.45px;}
#tk_667{left:96px;bottom:763px;}
#tl_667{left:124px;bottom:763px;letter-spacing:0.17px;word-spacing:-0.45px;}
#tm_667{left:96px;bottom:735px;}
#tn_667{left:124px;bottom:735px;letter-spacing:0.17px;word-spacing:-0.45px;}
#to_667{left:96px;bottom:700px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tp_667{left:96px;bottom:679px;letter-spacing:0.12px;word-spacing:-0.29px;}
#tq_667{left:96px;bottom:639px;letter-spacing:0.11px;}
#tr_667{left:147px;bottom:639px;letter-spacing:0.17px;word-spacing:-0.02px;}
#ts_667{left:96px;bottom:604px;letter-spacing:0.12px;word-spacing:-0.68px;}
#tt_667{left:96px;bottom:582px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tu_667{left:96px;bottom:561px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_667{left:96px;bottom:540px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tw_667{left:96px;bottom:518px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tx_667{left:96px;bottom:497px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ty_667{left:96px;bottom:475px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_667{left:96px;bottom:439px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_667{left:267px;bottom:438px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_667{left:96px;bottom:417px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t12_667{left:96px;bottom:381px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_667{left:368px;bottom:380px;letter-spacing:0.14px;word-spacing:-0.88px;}
#t14_667{left:96px;bottom:349px;}
#t15_667{left:124px;bottom:349px;letter-spacing:0.14px;word-spacing:-0.61px;}
#t16_667{left:96px;bottom:322px;}
#t17_667{left:124px;bottom:322px;letter-spacing:0.15px;word-spacing:-0.61px;}
#t18_667{left:96px;bottom:294px;}
#t19_667{left:124px;bottom:294px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t1a_667{left:96px;bottom:259px;letter-spacing:0.12px;word-spacing:-0.81px;}
#t1b_667{left:770px;bottom:259px;}
#t1c_667{left:785px;bottom:259px;letter-spacing:0.13px;}
#t1d_667{left:815px;bottom:259px;}
#t1e_667{left:830px;bottom:259px;}
#t1f_667{left:96px;bottom:238px;letter-spacing:0.14px;}
#t1g_667{left:96px;bottom:207px;}
#t1h_667{left:124px;bottom:207px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1i_667{left:96px;bottom:180px;}
#t1j_667{left:124px;bottom:180px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t1k_667{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_667{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_667{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_667{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_667{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_667{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_667{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_667{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_667{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s9_667{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts667" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg667Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg667" style="-webkit-user-select: none;"><object width="935" height="1210" data="667/667.svg" type="image/svg+xml" id="pdf667" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_667" class="t s1_667">Memory System </span><span id="t2_667" class="t s2_667">212 </span>
<span id="t3_667" class="t s3_667">24593—Rev. 3.41—June 2023 </span><span id="t4_667" class="t s3_667">AMD64 Technology </span>
<span id="t5_667" class="t s4_667">CPUID Function 8000_0026: Extended CPU Topology. </span><span id="t6_667" class="t s5_667">CPUID Fn8000_0026 reports extended </span>
<span id="t7_667" class="t s5_667">topology level information, including heterogenous topology, for the cores within the system. The </span>
<span id="t8_667" class="t s5_667">topology level is selected by the value passed to the instruction in ECX. To discover the topology of a </span>
<span id="t9_667" class="t s5_667">system, software should execute the CPUID instruction with an EAX value of 80000026h and </span>
<span id="ta_667" class="t s5_667">increasing values of ECX, starting with a value of zero, until CPUID </span>
<span id="tb_667" class="t s5_667">Fn8000_0026_ECX[LevelType](bits 15:8) returns zero. More information about CPUID </span>
<span id="tc_667" class="t s5_667">Fn8000_0026 can be found in Appendix E of Volume 3. </span>
<span id="td_667" class="t s5_667">The following CPUID functions provide processor topology information: </span>
<span id="te_667" class="t s6_667">• </span><span id="tf_667" class="t s5_667">CPUID Fn8000_0001_ECX </span>
<span id="tg_667" class="t s6_667">• </span><span id="th_667" class="t s5_667">CPUID Fn8000_0008_ECX </span>
<span id="ti_667" class="t s6_667">• </span><span id="tj_667" class="t s5_667">CPUID Fn8000_001D_EAX, EBX, ECX, EDX </span>
<span id="tk_667" class="t s6_667">• </span><span id="tl_667" class="t s5_667">CPUID Fn8000_001E_EAX, EBX, ECX </span>
<span id="tm_667" class="t s6_667">• </span><span id="tn_667" class="t s5_667">CPUID Fn8000_0026_EAX, EBX, ECX, EDX </span>
<span id="to_667" class="t s5_667">For more information using the CPUID instruction, see Section 3.3, “Processor Feature </span>
<span id="tp_667" class="t s5_667">Identification,” on page 71. </span>
<span id="tq_667" class="t s7_667">7.6.6 </span><span id="tr_667" class="t s7_667">L3 Cache Range Reservation </span>
<span id="ts_667" class="t s5_667">The L3 Cache Range Reservation feature allows a portion of the L3 cache to be reserved for a specific </span>
<span id="tt_667" class="t s5_667">system physical address range. This capability is intended to reduce access latency for a specified </span>
<span id="tu_667" class="t s5_667">range of memory by keeping it in the L3 cache as much as possible, which may be useful in some </span>
<span id="tv_667" class="t s5_667">latency-sensitive applications. However, it does not provide a guaranteed level of performance. Since </span>
<span id="tw_667" class="t s5_667">many factors can affect the performance of a particular process, performance evaluation of specific </span>
<span id="tx_667" class="t s5_667">configurations is critical to determining whether to enable the L3 Range Reservation feature. Further </span>
<span id="ty_667" class="t s5_667">details are provided in the following subsections. </span>
<span id="tz_667" class="t s4_667">CPUID Feature Flag. </span><span id="t10_667" class="t s5_667">Support for the L3 Cache Range Reservation feature is indicated by CPUID </span>
<span id="t11_667" class="t s5_667">Fn8000_0020_EBX[L3RR] (bit 4) = 1. </span>
<span id="t12_667" class="t s4_667">L3 Range Reservation Registers. </span><span id="t13_667" class="t s5_667">The following MSRs are used to program L3 Range Reservation: </span>
<span id="t14_667" class="t s6_667">• </span><span id="t15_667" class="t s5_667">L3 Range Reserve Base Address Register (C001_1095h) </span>
<span id="t16_667" class="t s6_667">• </span><span id="t17_667" class="t s5_667">L3 Range Reserve Maximum Address Register (C001_1096h) </span>
<span id="t18_667" class="t s6_667">• </span><span id="t19_667" class="t s5_667">L3 Range Reserve Way Mask (C001_109Ah) </span>
<span id="t1a_667" class="t s5_667">L3 Range Reservation MSR layouts are shown below. The MSR bit position numbering uses </span><span id="t1b_667" class="t s8_667">P </span><span id="t1c_667" class="t s5_667">and </span><span id="t1d_667" class="t s8_667">W</span><span id="t1e_667" class="t s5_667">, </span>
<span id="t1f_667" class="t s5_667">where: </span>
<span id="t1g_667" class="t s6_667">• </span><span id="t1h_667" class="t s5_667">P is equal to the value of CPUID Fn8000_0008_EAX[PhysAddrSize]. </span>
<span id="t1i_667" class="t s6_667">• </span><span id="t1j_667" class="t s5_667">W is equal to the value of CPUID Fn8000_001D_EBX_x03[CacheNumWays]. </span>
<span id="t1k_667" class="t s9_667">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
