Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 20 20:26:50 2022
| Host         : LAPTOP-P5G6NA7F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    92 |
|    Minimum number of control sets                        |    92 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    92 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    67 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             389 |          127 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             129 |           49 |
| Yes          | No                    | No                     |            1667 |          494 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              61 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                                       Set/Reset Signal                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                              |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                          |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/icmp_ln15_1_reg_8410                                                                                        |                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1] |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_columnIndex/p_0_in0_out__1[24]                                                                                      |                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/aw_hs                                                                                                                   |                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_columnIndex/p_0_in0_out__1[16]                                                                                      |                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_columnIndex/p_0_in0_out__1[8]                                                                                       |                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_columnIndex/p_0_in0_out__1[0]                                                                                       |                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_x/p_0_in0_out__3[24]                                                                                                |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_x/p_0_in0_out__3[16]                                                                                                |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_x/p_0_in0_out__3[8]                                                                                                 |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_x/p_0_in0_out__3[0]                                                                                                 |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_rowPtr/p_0_in0_out__0[8]                                                                                            |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_rowPtr/p_0_in0_out__0[0]                                                                                            |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_rowPtr/p_0_in0_out__0[16]                                                                                           |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_rowPtr/p_0_in0_out__0[24]                                                                                           |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_values/p_0_in0_out__2[24]                                                                                           |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_values/p_0_in0_out__2[8]                                                                                            |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_values/p_0_in0_out__2[16]                                                                                           |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_values/p_0_in0_out__2[0]                                                                                            |                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                                              |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0] |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_reg[4]_3[0]                                                                                       |                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/mul_2_reg_10350                                                                                             |                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_state1                                                                                            |                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_x/int_x_ce1                                                                                                         |                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_columnIndex/int_columnIndex_ce1                                                                                     |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_rowPtr/int_rowPtr_ce1                                                                                               |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_rowPtr/rowPtr_ce0                                                                                                   |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_y/ar_hs                                                                                                             |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/ap_CS_fsm_state4                                                                                                                        |                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/ap_CS_fsm_state3                                                                                                                        |                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/control_s_axi_U/int_values/int_values_ce1                                                                                               |                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/reg_4410                                                                                                    |                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/mul_1_reg_10050                                                                                             |                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/mul_4_reg_10700                                                                                             |                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/mul_3_reg_10550                                                                                             |                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/y0_0_fu_1041                                                              | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_NS_fsm1                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/mul_6_reg_10850                                                                                             |                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/mul_7_reg_10900                                                                                             |                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/reg_4370                                                                                                    |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/reg_4540                                                                                                    |                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/reg_4490                                                                                                    |                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/y0_1_3_reg_11070                                                                                            |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/y0_1_6_reg_11250                                                                                            |                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/y0_1_1_reg_10950                                                                                            |                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/E[0]                                                                                                        |                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/y0_0_load_reg_9990                                                                                          |                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/y0_1_5_reg_11190                                                                                            |                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/y0_1_4_reg_11130                                                                                            |                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/reg_4450                                                                                                    |                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/y0_1_2_reg_11010                                                                                            |                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_reg[4]_2[0]                                                                                       |                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_reg[4]_0[0]                                                                                       |                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_reg[4]_1[0]                                                                                       |                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_reg[4]_4[0]                                                                                       |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_reg[9]_0[0]                                                                                       |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_reg[4]_5[0]                                                                                       |                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_reg[4]_6[0]                                                                                       |                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_reg[1]_0[0]                                                                                       |                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                              |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                              |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/ap_CS_fsm_state6                                                                                                                        |                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/k_1_0_fu_108[30]_i_1_n_0                                                                                    |                                                                                                                                                                                              |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_CS_fsm_pp0_stage0                                                                                        |                                                                                                                                                                                              |               20 |             73 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/spmv_0/inst/grp_spmv_Pipeline_L2_fu_158/ap_rst_n_inv                                                                                                                              |               27 |             77 |         2.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                                                              |              128 |            394 |         3.08 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


