#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Jan 10 22:01:30 2019
# Process ID: 9300
# Log file: C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/planAhead_run_2/planAhead.log
# Journal file: C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/pa.fromHdl.tcl
# create_project -name basic_uart -dir "C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/planAhead_run_2" -part xc7z020clg484-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "constraints.ucf" [current_fileset -constrset]
Adding file 'C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {basic_uart.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {t_serial.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top t_serial $srcset
# add_files [list {constraints.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7z020clg484-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/basic_uart.vhd" into library work
Parsing VHDL file "C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/t_serial.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
Parsing UCF File [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf]
Finished Parsing UCF File [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 35042b11
open_rtl_design: Time (s): elapsed = 00:00:24 . Memory (MB): peak = 778.457 ; gain = 373.391
update_compile_order -fileset sim_1
set_property iostandard LVCMOS15 [get_ports [list button]]
set_property iostandard LVCMOS33 [get_ports [list button]]
startgroup
set_property package_pin T18 [get_ports button]
endgroup
startgroup
set_property package_pin T18 [get_ports button]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart\planAhead_pid9300.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Jan 10 22:03:09 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
