INFO: [VRFC 10-2263] Analyzing Verilog file "G:/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
