#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec 29 22:54:48 2021
# Process ID: 25780
# Current directory: C:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.runs/design_1_Cipher_Stream_0_0_synth_1
# Command line: vivado.exe -log design_1_Cipher_Stream_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Cipher_Stream_0_0.tcl
# Log file: C:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.runs/design_1_Cipher_Stream_0_0_synth_1/design_1_Cipher_Stream_0_0.vds
# Journal file: C:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.runs/design_1_Cipher_Stream_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Cipher_Stream_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Morris/Desktop/HighLevelSynthesis_AES/project/aes'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_Cipher_Stream_0_0 -part xc7z020iclg400-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020i'
INFO: [Device 21-403] Loading part xc7z020iclg400-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26280
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1007.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Cipher_Stream_0_0' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ip/design_1_Cipher_Stream_0_0/synth/design_1_Cipher_Stream_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream.v:12]
	Parameter ap_ST_fsm_state1 bound to: 35'b00000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 35'b00000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 35'b00000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 35'b00000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 35'b00000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 35'b00000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 35'b00000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 35'b00000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 35'b00000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 35'b00000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 35'b00000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 35'b00000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 35'b00000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 35'b00000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 35'b00000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 35'b00000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 35'b00000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 35'b00000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 35'b00000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 35'b00000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 35'b00000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 35'b00000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 35'b00000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 35'b00000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 35'b00000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 35'b00000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 35'b00000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 35'b00000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 35'b00000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 35'b00000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 35'b00001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 35'b00010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 35'b00100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 35'b01000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 35'b10000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_control_s_axi' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_LENGTH_R_DATA_0 bound to: 8'b11000000 
	Parameter ADDR_LENGTH_R_DATA_1 bound to: 8'b11000100 
	Parameter ADDR_LENGTH_R_CTRL bound to: 8'b11001000 
	Parameter ADDR_W_0_BASE bound to: 8'b00010000 
	Parameter ADDR_W_0_HIGH bound to: 8'b00011111 
	Parameter ADDR_W_1_BASE bound to: 8'b00100000 
	Parameter ADDR_W_1_HIGH bound to: 8'b00101111 
	Parameter ADDR_W_2_BASE bound to: 8'b00110000 
	Parameter ADDR_W_2_HIGH bound to: 8'b00111111 
	Parameter ADDR_W_3_BASE bound to: 8'b01000000 
	Parameter ADDR_W_3_HIGH bound to: 8'b01001111 
	Parameter ADDR_W_4_BASE bound to: 8'b01010000 
	Parameter ADDR_W_4_HIGH bound to: 8'b01011111 
	Parameter ADDR_W_5_BASE bound to: 8'b01100000 
	Parameter ADDR_W_5_HIGH bound to: 8'b01101111 
	Parameter ADDR_W_6_BASE bound to: 8'b01110000 
	Parameter ADDR_W_6_HIGH bound to: 8'b01111111 
	Parameter ADDR_W_7_BASE bound to: 8'b10000000 
	Parameter ADDR_W_7_HIGH bound to: 8'b10001111 
	Parameter ADDR_W_8_BASE bound to: 8'b10010000 
	Parameter ADDR_W_8_HIGH bound to: 8'b10011111 
	Parameter ADDR_W_9_BASE bound to: 8'b10100000 
	Parameter ADDR_W_9_HIGH bound to: 8'b10101111 
	Parameter ADDR_W_10_BASE bound to: 8'b10110000 
	Parameter ADDR_W_10_HIGH bound to: 8'b10111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_control_s_axi_ram' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_control_s_axi.v:1376]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_control_s_axi_ram' (1#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_control_s_axi.v:1376]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_control_s_axi.v:702]
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_control_s_axi' (2#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_Cipher' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_Cipher.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_Cipher_Block_split16_proc' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_Cipher_Block_split16_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_Cipher_Block_split16_proc' (3#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_Cipher_Block_split16_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey384' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey384.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey384' (4#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey384.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes385' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes385_S_Box429' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:248]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes385_S_Box429_rom' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Cipher_Stream_SubBytes385_S_Box429_rom.dat' is read successfully [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:73]
INFO: [Synth 8-3876] $readmem data file './Cipher_Stream_SubBytes385_S_Box429_rom.dat' is read successfully [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:74]
INFO: [Synth 8-3876] $readmem data file './Cipher_Stream_SubBytes385_S_Box429_rom.dat' is read successfully [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:75]
INFO: [Synth 8-3876] $readmem data file './Cipher_Stream_SubBytes385_S_Box429_rom.dat' is read successfully [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:76]
INFO: [Synth 8-3876] $readmem data file './Cipher_Stream_SubBytes385_S_Box429_rom.dat' is read successfully [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:77]
INFO: [Synth 8-3876] $readmem data file './Cipher_Stream_SubBytes385_S_Box429_rom.dat' is read successfully [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:78]
INFO: [Synth 8-3876] $readmem data file './Cipher_Stream_SubBytes385_S_Box429_rom.dat' is read successfully [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:79]
INFO: [Synth 8-3876] $readmem data file './Cipher_Stream_SubBytes385_S_Box429_rom.dat' is read successfully [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes385_S_Box429_rom' (5#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes385_S_Box429' (6#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385_S_Box429.v:248]
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes385' (7#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes385.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows386' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows386.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows386' (8#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows386.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_MixColumns387' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns387.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_Four_Term_Multiplication' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_Four_Term_Multiplication.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_Four_Term_Multiplication' (9#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_Four_Term_Multiplication.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_MixColumns387' (10#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns387.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey388' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey388.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey388' (11#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey388.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes389' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes389.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes389' (12#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes389.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows390' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows390.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows390' (13#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows390.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_MixColumns391' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns391.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_MixColumns391' (14#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns391.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey392' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey392.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey392' (15#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey392.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes393' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes393.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes393' (16#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes393.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows394' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows394.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows394' (17#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows394.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_MixColumns395' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns395.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_MixColumns395' (18#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns395.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey396' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey396.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey396' (19#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey396.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes397' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes397.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes397' (20#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes397.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows398' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows398.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows398' (21#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows398.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_MixColumns399' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns399.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_MixColumns399' (22#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns399.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey400' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey400.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey400' (23#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey400.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes401' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes401.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes401' (24#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes401.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows402' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows402.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows402' (25#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows402.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_MixColumns403' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns403.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_MixColumns403' (26#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns403.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey404' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey404.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey404' (27#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey404.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes405' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes405.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes405' (28#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes405.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows406' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows406.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows406' (29#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows406.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_MixColumns407' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns407.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_MixColumns407' (30#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns407.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey408' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey408.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey408' (31#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey408.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes409' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes409.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes409' (32#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes409.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows410' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows410.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows410' (33#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows410.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_MixColumns411' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns411.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_MixColumns411' (34#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns411.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey412' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey412.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey412' (35#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey412.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes413' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes413.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes413' (36#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes413.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows414' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows414.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows414' (37#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows414.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_MixColumns415' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns415.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_MixColumns415' (38#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns415.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey416' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey416.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey416' (39#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey416.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes417' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes417.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes417' (40#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes417.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows418' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows418.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows418' (41#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows418.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_MixColumns' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_MixColumns' (42#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_MixColumns.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey419' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey419.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey419' (43#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey419.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_SubBytes' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_SubBytes' (44#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_SubBytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_ShiftRows' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_ShiftRows' (45#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_ShiftRows.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_AddRoundKey' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_AddRoundKey' (46#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_AddRoundKey.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_Cipher_Block_split1657_proc' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_Cipher_Block_split1657_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_Cipher_Block_split1657_proc' (47#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_Cipher_Block_split1657_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_fifo_w8_d2_S' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_fifo_w8_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_fifo_w8_d2_S_shiftReg' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_fifo_w8_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_fifo_w8_d2_S_shiftReg' (48#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_fifo_w8_d2_S' (49#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_Cipher' (50#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_Cipher.v:10]
INFO: [Synth 8-6157] synthesizing module 'Cipher_Stream_regslice_both' [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_regslice_both.v:8]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream_regslice_both' (51#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Cipher_Stream' (52#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ipshared/9f6f/hdl/verilog/Cipher_Stream.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Cipher_Stream_0_0' (53#1) [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ip/design_1_Cipher_Stream_0_0/synth/design_1_Cipher_Stream_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.512 ; gain = 209.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.512 ; gain = 209.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.512 ; gain = 209.703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1217.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ip/design_1_Cipher_Stream_0_0/constraints/Cipher_Stream_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.gen/sources_1/bd/design_1/ip/design_1_Cipher_Stream_0_0/constraints/Cipher_Stream_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.runs/design_1_Cipher_Stream_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.runs/design_1_Cipher_Stream_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1355.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 1375.008 ; gain = 19.082
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1375.008 ; gain = 367.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020iclg400-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1375.008 ; gain = 367.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.runs/design_1_Cipher_Stream_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1375.008 ; gain = 367.199
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "Cipher_Stream_control_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1375.008 ; gain = 367.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 656   
+---XORs : 
	   2 Input      8 Bit         XORs := 428   
	   4 Input      8 Bit         XORs := 72    
	   3 Input      8 Bit         XORs := 72    
	   2 Input      1 Bit         XORs := 1326  
+---Registers : 
	               64 Bit    Registers := 3     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 25    
	               17 Bit    Registers := 11    
	                8 Bit    Registers := 2042  
	                2 Bit    Registers := 671   
	                1 Bit    Registers := 2080  
+---RAMs : 
	              128 Bit	(4 X 32 bit)          RAMs := 11    
+---ROMs : 
	                    ROMs := 160   
+---Muxes : 
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 133   
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	  18 Input   17 Bit        Muxes := 11    
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1561  
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 11    
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 12    
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2768  
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_0/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_1/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_2/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_3/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_4/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_5/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_6/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_7/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_8/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_9/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/control_s_axi_U/int_w_10/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:03 . Memory (MB): peak = 1375.008 ; gain = 367.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+----------------------------------------------------------------------------+---------------+----------------+
|Module Name   | RTL Object                                                                 | Depth x Width | Implemented As | 
+--------------+----------------------------------------------------------------------------+---------------+----------------+
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes393_U0/S_Box427_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes397_U0/S_Box426_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes401_U0/S_Box425_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes405_U0/S_Box424_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes409_U0/S_Box423_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes413_U0/S_Box422_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes389_U0/S_Box428_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg  | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes385_U0/S_Box429_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes_U0/S_Box430_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q0_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q1_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q2_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q3_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q4_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q5_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q6_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q7_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q8_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q9_reg     | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q10_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q11_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q12_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q13_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q14_reg    | 256x8         | Block RAM      | 
|Cipher_Stream | SubBytes417_U0/S_Box_U/Cipher_Stream_SubBytes385_S_Box429_rom_U/q15_reg    | 256x8         | Block RAM      | 
+--------------+----------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_0/control_s_axi_U/int_w_0  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_1  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_2  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_3  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_4  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_5  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_6  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_7  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_8  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_9  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_10 | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:10 . Memory (MB): peak = 1402.645 ; gain = 394.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:02:46 . Memory (MB): peak = 1532.621 ; gain = 524.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_0/control_s_axi_U/int_w_0  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_1  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_2  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_3  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_4  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_5  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_6  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_7  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_8  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_9  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/i_0/control_s_axi_U/int_w_10 | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_0/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_0/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_1/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_1/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_2/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_2/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_3/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_3/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_4/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_4/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_5/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_5/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_6/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_6/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_7/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_7/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_8/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_8/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_9/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_9/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_10/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w_10/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:55 ; elapsed = 00:03:02 . Memory (MB): peak = 1676.895 ; gain = 669.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:03:08 . Memory (MB): peak = 1680.781 ; gain = 672.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:03:08 . Memory (MB): peak = 1680.781 ; gain = 672.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:06 ; elapsed = 00:03:13 . Memory (MB): peak = 1680.781 ; gain = 672.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:06 ; elapsed = 00:03:13 . Memory (MB): peak = 1680.781 ; gain = 672.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:07 ; elapsed = 00:03:14 . Memory (MB): peak = 1682.371 ; gain = 674.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:08 ; elapsed = 00:03:15 . Memory (MB): peak = 1682.371 ; gain = 674.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    22|
|2     |LUT1     |     4|
|3     |LUT2     |  1660|
|4     |LUT3     |   915|
|5     |LUT4     |  3569|
|6     |LUT5     |  2652|
|7     |LUT6     |  7636|
|8     |MUXF7    |    88|
|9     |RAMB18E1 |    81|
|11    |RAMB36E1 |    11|
|12    |FDRE     | 17094|
|13    |FDSE     |  1348|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:08 ; elapsed = 00:03:15 . Memory (MB): peak = 1682.371 ; gain = 674.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:41 ; elapsed = 00:03:02 . Memory (MB): peak = 1682.371 ; gain = 517.066
Synthesis Optimization Complete : Time (s): cpu = 00:03:08 ; elapsed = 00:03:15 . Memory (MB): peak = 1682.371 ; gain = 674.562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 1689.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1689.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
199 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:28 . Memory (MB): peak = 1689.762 ; gain = 681.953
INFO: [Common 17-1381] The checkpoint 'C:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.runs/design_1_Cipher_Stream_0_0_synth_1/design_1_Cipher_Stream_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Cipher_Stream_0_0, cache-ID = acdb0c8ef22efb33
INFO: [Coretcl 2-1174] Renamed 1390 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Morris/Desktop/HighLevelSynthesis_AES/vivado/aes/aes.runs/design_1_Cipher_Stream_0_0_synth_1/design_1_Cipher_Stream_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Cipher_Stream_0_0_utilization_synth.rpt -pb design_1_Cipher_Stream_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 29 22:58:44 2021...
