

================================================================
== Vitis HLS Report for 'ms_mergesort'
================================================================
* Date:           Thu Sep  1 11:41:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        merge_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.366 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_merge_1_fu_78  |merge_1  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mergesort_label1   |        ?|        ?|         ?|          -|          -|    11|        no|
        | + mergesort_label2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    186|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    -|     656|    839|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     87|    -|
|Register         |        -|    -|     167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     823|   1112|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+-------------+---------+----+-----+-----+-----+
    |      Instance     |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------+-------------+---------+----+-----+-----+-----+
    |BUS_A_s_axi_U      |BUS_A_s_axi  |        4|   0|  116|  110|    0|
    |grp_merge_1_fu_78  |merge_1      |        4|   0|  540|  729|    0|
    +-------------------+-------------+---------+----+-----+-----+-----+
    |Total              |             |        8|   0|  656|  839|    0|
    +-------------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_127_p2               |         +|   0|  0|  32|          32|          32|
    |i_fu_161_p2                      |         +|   0|  0|  39|          32|          32|
    |mid_fu_133_p2                    |         +|   0|  0|  32|          32|           2|
    |to_fu_139_p2                     |         +|   0|  0|  39|          32|          32|
    |icmp_ln43_fu_99_p2               |      icmp|   0|  0|  14|          21|           1|
    |icmp_ln44_fu_121_p2              |      icmp|   0|  0|  14|          21|           1|
    |icmp_ln48_fu_155_p2              |      icmp|   0|  0|  14|          21|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 186|         192|         102|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |a_ce0                   |   9|          2|    1|          2|
    |a_we0                   |   9|          2|    1|          2|
    |ap_NS_fsm               |  37|          7|    1|          7|
    |grp_merge_1_fu_78_stop  |  14|          3|   32|         96|
    |i_2_reg_66              |   9|          2|   32|         64|
    |m_reg_54                |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  87|         18|   99|        235|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |grp_merge_1_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_66                      |  32|   0|   32|          0|
    |icmp_ln48_reg_188               |   1|   0|    1|          0|
    |m_1_reg_169                     |  31|   0|   32|          1|
    |m_reg_54                        |  32|   0|   32|          0|
    |mid_reg_178                     |  32|   0|   32|          0|
    |to_reg_183                      |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 167|   0|  168|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   14|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   14|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

