#ifndef __ABTIMEOUT_HWIO_H__
#define __ABTIMEOUT_HWIO_H__
/*
===========================================================================
*/
/**
  @file ABTimeout_HWIO.h
  @brief Auto-generated HWIO interface include file.

  This file contains HWIO register definitions for the following modules:
    CNOC_0_BUS_TIMEOUT
    CNOC_1_BUS_TIMEOUT
    CNOC_2_BUS_TIMEOUT
    CNOC_3_BUS_TIMEOUT
    CNOC_4_BUS_TIMEOUT
    CNOC_5_BUS_TIMEOUT
    CNOC_6_BUS_TIMEOUT
    CNOC_7_BUS_TIMEOUT
    CNOC_8_BUS_TIMEOUT
    CNOC_9_BUS_TIMEOUT
    PERIPH_SS_BUS_TIMEOUT_0_BUS_TIMEOUT
    PERIPH_SS_BUS_TIMEOUT_1_BUS_TIMEOUT
    PERIPH_SS_BUS_TIMEOUT_2_BUS_TIMEOUT
    PERIPH_SS_BUS_TIMEOUT_3_BUS_TIMEOUT
    PERIPH_SS_BUS_TIMEOUT_4_BUS_TIMEOUT
    SNOC_1_BUS_TIMEOUT
    SNOC_2_BUS_TIMEOUT
    MMAGIC_QHS_MMSS_U_AHB_BUS_TIMEOUT0
    MMAGIC_QHS_MMSS1_U_AHB_BUS_TIMEOUT1
    MMAGIC_QHS_MMSS2_U_AHB_BUS_TIMEOUT2
    MMAGIC_QHS_MMSS3_U_AHB_BUS_TIMEOUT3
    MMAGIC_QHS_MMSS4_U_AHB_BUS_TIMEOUT4
    TCSR_TCSR_REGS

  'Include' filters applied: BASE[CNOC_0_BUS_TIMEOUT] BASE[PERIPH_SS_BUS_TIMEOUT_0_BUS_TIMEOUT] BASE[PERIPH_SS_BUS_TIMEOUT_3_BUS_TIMEOUT] BASE[CNOC_8_BUS_TIMEOUT] BASE[CNOC_3_BUS_TIMEOUT] BASE[MMAGIC_QHS_MMSS3_U_AHB_BUS_TIMEOUT3] BASE[CNOC_2_BUS_TIMEOUT] BASE[CNOC_7_BUS_TIMEOUT] BASE[CNOC_6_BUS_TIMEOUT] BASE[CNOC_1_BUS_TIMEOUT] BASE[SNOC_2_BUS_TIMEOUT] BASE[MMAGIC_QHS_MMSS2_U_AHB_BUS_TIMEOUT2] BASE[PERIPH_SS_BUS_TIMEOUT_4_BUS_TIMEOUT] BASE[CNOC_5_BUS_TIMEOUT] BASE[PERIPH_SS_BUS_TIMEOUT_2_BUS_TIMEOUT] BASE[CNOC_9_BUS_TIMEOUT] BASE[SNOC_1_BUS_TIMEOUT] BASE[PERIPH_SS_BUS_TIMEOUT_1_BUS_TIMEOUT] BASE[CNOC_4_BUS_TIMEOUT] BASE[MMAGIC_QHS_MMSS4_U_AHB_BUS_TIMEOUT4] BASE[MMAGIC_QHS_MMSS_U_AHB_BUS_TIMEOUT0] BASE[MMAGIC_QHS_MMSS1_U_AHB_BUS_TIMEOUT1] 
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================

  Copyright (c) 2014 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/core.tz/1.0.3.c1/buses/icb/src/8996/ABTimeout_HWIO.h#1 $
  $DateTime: 2016/12/02 01:46:26 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: SSC_CFG_AHBE_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SSC_CFG_AHBE_BUS_TIMEOUT_REG_BASE                          (SSC_BASE      + 0x006c5000)


/*----------------------------------------------------------------------------
 * MODULE: CNOC_0_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_0_BUS_TIMEOUT_REG_BASE                          (CNOC_0_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: CNOC_1_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_1_BUS_TIMEOUT_REG_BASE                          (CNOC_1_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: CNOC_2_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_2_BUS_TIMEOUT_REG_BASE                          (CNOC_2_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: CNOC_3_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_3_BUS_TIMEOUT_REG_BASE                          (CNOC_3_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: CNOC_4_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_4_BUS_TIMEOUT_REG_BASE                          (CNOC_4_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: CNOC_5_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_5_BUS_TIMEOUT_REG_BASE                          (CNOC_5_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: CNOC_6_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_6_BUS_TIMEOUT_REG_BASE                          (CNOC_6_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: CNOC_7_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_7_BUS_TIMEOUT_REG_BASE                          (CNOC_7_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: CNOC_8_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_8_BUS_TIMEOUT_REG_BASE                          (CNOC_8_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: CNOC_9_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_9_BUS_TIMEOUT_REG_BASE                          (CNOC_9_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: PERIPH_SS_BUS_TIMEOUT_0_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_BUS_TIMEOUT_0_BUS_TIMEOUT_REG_BASE                          (PERIPH_SS_BASE      + 0x00004000)

/*----------------------------------------------------------------------------
 * MODULE: PERIPH_SS_BUS_TIMEOUT_1_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_BUS_TIMEOUT_1_BUS_TIMEOUT_REG_BASE                          (PERIPH_SS_BASE      + 0x00005000)

/*----------------------------------------------------------------------------
 * MODULE: PERIPH_SS_BUS_TIMEOUT_2_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_BUS_TIMEOUT_2_BUS_TIMEOUT_REG_BASE                          (PERIPH_SS_BASE      + 0x00006000)

/*----------------------------------------------------------------------------
 * MODULE: PERIPH_SS_BUS_TIMEOUT_3_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_BUS_TIMEOUT_3_BUS_TIMEOUT_REG_BASE                          (PERIPH_SS_BASE      + 0x00007000)

/*----------------------------------------------------------------------------
 * MODULE: PERIPH_SS_BUS_TIMEOUT_4_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_BUS_TIMEOUT_4_BUS_TIMEOUT_REG_BASE                          (PERIPH_SS_BASE      + 0x00008000)

/*----------------------------------------------------------------------------
 * MODULE: SNOC_1_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_1_BUS_TIMEOUT_REG_BASE                          (SNOC_1_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: SNOC_2_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_2_BUS_TIMEOUT_REG_BASE                          (SNOC_2_BUS_TIMEOUT_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: MMAGIC_QHS_MMSS_U_AHB_BUS_TIMEOUT0
 *--------------------------------------------------------------------------*/

#define MMAGIC_QHS_MMSS_U_AHB_BUS_TIMEOUT0_REG_BASE                   (MMSS_BASE      + 0x00000000)

/*----------------------------------------------------------------------------
 * MODULE: MMAGIC_QHS_MMSS1_U_AHB_BUS_TIMEOUT1
 *--------------------------------------------------------------------------*/

#define MMAGIC_QHS_MMSS1_U_AHB_BUS_TIMEOUT1_REG_BASE                   (MMSS_BASE      + 0x00001000)

/*----------------------------------------------------------------------------
 * MODULE: MMAGIC_QHS_MMSS2_U_AHB_BUS_TIMEOUT2
 *--------------------------------------------------------------------------*/

#define MMAGIC_QHS_MMSS2_U_AHB_BUS_TIMEOUT2_REG_BASE                   (MMSS_BASE      + 0x00002000)

/*----------------------------------------------------------------------------
 * MODULE: MMAGIC_QHS_MMSS3_U_AHB_BUS_TIMEOUT3
 *--------------------------------------------------------------------------*/

#define MMAGIC_QHS_MMSS3_U_AHB_BUS_TIMEOUT3_REG_BASE                   (MMSS_BASE      + 0x00003000)

/*----------------------------------------------------------------------------
 * MODULE: MMAGIC_QHS_MMSS4_U_AHB_BUS_TIMEOUT4
 *--------------------------------------------------------------------------*/

#define MMAGIC_QHS_MMSS4_U_AHB_BUS_TIMEOUT4_REG_BASE                   (MMSS_BASE      + 0x00004000)

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                                                                       (CORE_TOP_CSR_BASE      + 0x000a0000)

#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR                                                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00000800)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK                                                                                                                  0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_BMSK                                                                                             0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_SHFT                                                                                             0x0

#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR                                                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00000804)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_RMSK                                                                                                                   0x1
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR, HWIO_TCSR_TIMEOUT_INTERNAL_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTERNAL_EN_IN)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_TIMEOUT_INTERNAL_EN_BMSK                                                                                               0x1
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_TIMEOUT_INTERNAL_EN_SHFT                                                                                               0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR                                                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00008020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK                                                                                                            0x1f6ffbff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S9_IRQ_BMSK                                                                                    0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S9_IRQ_SHFT                                                                                          0x1c
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S8_IRQ_BMSK                                                                                     0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S8_IRQ_SHFT                                                                                          0x1b
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_S1_IRQ_BMSK                                                                                     0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_S1_IRQ_SHFT                                                                                          0x1a
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS3_BUS_TIMEOUT_IRQ_BMSK                                                                                   0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS3_BUS_TIMEOUT_IRQ_SHFT                                                                                        0x19
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS4_BUS_TIMEOUT_IRQ_BMSK                                                                                   0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS4_BUS_TIMEOUT_IRQ_SHFT                                                                                        0x18
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT1_BMSK                                                                                   0x400000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT1_SHFT                                                                                       0x16
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT0_BMSK                                                                                   0x200000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT0_SHFT                                                                                       0x15
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS2_BUS_TIMEOUT_IRQ_BMSK                                                                                     0x80000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS2_BUS_TIMEOUT_IRQ_SHFT                                                                                        0x13
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS1_BUS_TIMEOUT_IRQ_BMSK                                                                                     0x40000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS1_BUS_TIMEOUT_IRQ_SHFT                                                                                        0x12
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS_BUS_TIMEOUT_IRQ_BMSK                                                                                      0x20000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS_BUS_TIMEOUT_IRQ_SHFT                                                                                         0x11
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S7_IRQ_BMSK                                                                                       0x10000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S7_IRQ_SHFT                                                                                          0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_4_IRQ_BMSK                                                                                        0x8000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_4_IRQ_SHFT                                                                                           0xf
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_3_IRQ_BMSK                                                                                        0x4000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_3_IRQ_SHFT                                                                                           0xe
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_2_IRQ_BMSK                                                                                        0x2000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_2_IRQ_SHFT                                                                                           0xd
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_1_IRQ_BMSK                                                                                        0x1000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_1_IRQ_SHFT                                                                                           0xc
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_0_IRQ_BMSK                                                                                         0x800
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_COPSS_BUS_TIMEOUT_0_IRQ_SHFT                                                                                           0xb
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SSC_IRQ_OUT_AHB_TIMEOUT_0_BMSK                                                                                       0x200
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SSC_IRQ_OUT_AHB_TIMEOUT_0_SHFT                                                                                         0x9
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_S2_IRQ_BMSK                                                                                         0x100
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_S2_IRQ_SHFT                                                                                           0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SSC_IRQ_OUT_AHB_TIMEOUT_1_BMSK                                                                                        0x80
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SSC_IRQ_OUT_AHB_TIMEOUT_1_SHFT                                                                                         0x7
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S6_IRQ_BMSK                                                                                          0x40
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S6_IRQ_SHFT                                                                                           0x6
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S5_IRQ_BMSK                                                                                          0x20
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S5_IRQ_SHFT                                                                                           0x5
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S4_IRQ_BMSK                                                                                          0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S4_IRQ_SHFT                                                                                           0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S3_IRQ_BMSK                                                                                           0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S3_IRQ_SHFT                                                                                           0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S2_IRQ_BMSK                                                                                           0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S2_IRQ_SHFT                                                                                           0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S1_IRQ_BMSK                                                                                           0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S1_IRQ_SHFT                                                                                           0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S0_IRQ_BMSK                                                                                           0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_S0_IRQ_SHFT                                                                                           0x0

#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR                                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00008040)

#define HWIO_TCSR_TCSR_CLK_EN_ADDR                                                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000907c)
#define HWIO_TCSR_TCSR_CLK_EN_RMSK                                                                                                                           0x1
#define HWIO_TCSR_TCSR_CLK_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, HWIO_TCSR_TCSR_CLK_EN_RMSK)
#define HWIO_TCSR_TCSR_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, m)
#define HWIO_TCSR_TCSR_CLK_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR,v)
#define HWIO_TCSR_TCSR_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_CLK_EN_ADDR,m,v,HWIO_TCSR_TCSR_CLK_EN_IN)
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_BMSK                                                                                                               0x1
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_SHFT                                                                                                               0x0


#endif /* __ABTIMEOUT_HWIO_H__ */

