// Seed: 1422488071
module module_0 (
    output wire  id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wor   id_5,
    output tri   id_6
);
  assign id_0 = 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1
    , id_8,
    input supply0 id_2,
    output wire id_3,
    input wire id_4,
    input uwire id_5
    , id_9,
    output supply0 id_6
);
  wor id_10 = 1;
  always_ff @(posedge (1) & (id_5) or 1) begin : LABEL_0$display
    ;
  end
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_4,
      id_5,
      id_4,
      id_3
  );
  wire id_13;
endmodule
