// Seed: 4177566695
module module_0 (
    input  uwire   id_0,
    output supply0 id_1,
    output uwire   id_2
);
  assign id_2 = id_0;
  wire id_4;
  assign id_2 = 1 == 1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input logic id_4,
    output wand id_5,
    output tri1 id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9,
    input tri0 id_10,
    input supply0 id_11,
    input tri id_12,
    input tri0 id_13,
    output logic id_14
);
  assign id_5 = 1 + 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5
  );
  assign modCall_1.type_5 = 0;
  always @(posedge id_12) begin : LABEL_0
    id_5 = 1;
    id_14 <= id_4;
  end
endmodule
