$date
	Thu Aug 22 15:14:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! ss $end
$var wire 1 " cy $end
$var reg 1 # aa $end
$var reg 1 $ bb $end
$var reg 1 % cc $end
$scope module add1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 5 & t [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#5
1!
1%
#15
1!
b1 &
0%
1$
#20
1"
0!
b1001 &
1%
#25
0"
1!
b1 &
0%
0$
1#
#30
1"
0!
b10101 &
1%
#35
0!
b10010 &
0%
1$
#40
1!
b11110 &
1%
