INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lscho/OneDrive/Documents/GitHub/mo6-digitaal-scherm/WhiteScreenGen/WhiteScreenGen.sim/sim_1/synth/func/xsim/design_2_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2_Universal_signal_del_0_1_Universal_signal_delay'
INFO: [VRFC 10-3107] analyzing entity 'design_2_VGA_0_0_VGA'
INFO: [VRFC 10-3107] analyzing entity 'design_2_clk_wiz_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'design_2_Universal_signal_del_0_1'
INFO: [VRFC 10-3107] analyzing entity 'design_2_VGA_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_2_clk_wiz_0'
INFO: [VRFC 10-3107] analyzing entity 'design_2'
INFO: [VRFC 10-3107] analyzing entity 'design_2_wrapper'
