// Seed: 3558540007
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wand id_8
);
  tri1 id_10;
  supply0 id_11;
  id_12 :
  assert property (@(posedge 1'd0) id_7 == id_11)
  else $display(id_4 - id_2);
  wire id_13;
  wire id_14 = 1'b0;
  assign id_3 = id_7;
  wire id_15;
endmodule
module module_0 (
    output tri0 id_0,
    output wire id_1
);
  wire id_3;
  always @(posedge 1 + id_3 or id_3 - ~(id_3)) id_0 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
  assign id_1 = 1;
  wire module_1 = id_3;
endmodule
