m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/simulation
<<<<<<< HEAD
Z1 w1692971709
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
Z6 =======
Z7 w1692977152
R2
R3
R4
Z8 dC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
<<<<<<< HEAD
!s110 1692972097
!i10b 1
!s108 1692972097.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R6
Z9 !s110 1692979058
!i10b 1
Z10 !s108 1692979058.000000
Z11 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
Z12 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R0
<<<<<<< HEAD
DEx4 work 10 spi_master 0 22 ]ONe<EIlkR@8J8[1ZLYO`3
l68
L51
Vg6fdo;K@N5[1gK:Bha<::1
!s100 bQPV75oRBNhWOT<FK6jbU2
R6
Z13 DEx4 work 10 spi_master 0 22 kd:07Yo9WF_hK1WKJNSSl0
l69
L52
VId[2TX7NnRRgbN`L^0LkG1
!s100 ?@Y^aSFh9oDR<Q5OcX5`@1
R0
<<<<<<< HEAD
R7
R6
w1692972633
R0
<<<<<<< HEAD
8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R6
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R0
<<<<<<< HEAD
Z14 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R6
Z15 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
Z16 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R0
<<<<<<< HEAD
R14
R6
R0
<<<<<<< HEAD
R7
R6
w1692979028
R0
<<<<<<< HEAD
Z17 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R6
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R0
<<<<<<< HEAD
Z18 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R6
Z19 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
Z20 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R0
<<<<<<< HEAD
Z21 DEx4 work 16 spi_master_cs_tb 0 22 NoQmJM;]NL9^aPUB<Sd:W1
l73
L36
VJOH64dlNz_IV6iE[@MAkm0
!s100 Yc4fA;Kd2fZlF`h<0j4We1
Z22 OW;C;10.5c;63
33
R9
!i10b 1
R10
R18
R19
R6
R21
l73
L36
VENNJ:T^Jd_YBTXJQ7RHem0
!s100 KmjOEnOD0<hPnh07]6G_K2
R22
33
!s110 1692978893
!i10b 1
!s108 1692978893.000000
R19
R20
R0
<<<<<<< HEAD
w1692910126
R2
R3
R4
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
R6
w1692978271
R2
R3
R4
R8
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
<<<<<<< HEAD
!s110 1692912444
!i10b 1
Z23 !s108 1692912444.000000
Z24 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
Z25 !s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
R6
Z26 !s110 1692978321
!i10b 1
Z27 !s108 1692978321.000000
Z28 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
Z29 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
R0
<<<<<<< HEAD
R29
!i10b 1
R23
R24
R25
R6
R26
!i10b 1
R27
R28
R29
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L23
Vkd:07Yo9WF_hK1WKJNSSl0
!s100 2X1NAAgV;e]BhH7g5Gh?42
R22
33
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
Z30 o-2008 -explicit -work presynth -O0
Z31 tCvgOpt 0
R0
Artl
R2
R3
R4
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R22
33
R9
!i10b 1
R10
R11
R12
!i113 1
R30
R31
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R2
R3
R4
R8
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L45
V=]m`<BMdz_b<h5[oi6SoR2
!s100 X`A5KFc_dG<VAO`z1>Sk>1
R22
33
R9
!i10b 1
R10
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R30
R31
R0
Artl
R13
R2
R3
R4
DEx4 work 13 spi_master_cs 0 22 =]m`<BMdz_b<h5[oi6SoR2
l87
L77
V=dZ9aHDMZhd_E@0B3L<DE0
!s100 GD]g]?45[46aPn:G<SRDn3
R22
33
R9
!i10b 1
R10
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R15
R16
!i113 1
R30
R31
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R2
R3
R4
R8
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
VNoQmJM;]NL9^aPUB<Sd:W1
!s100 nz=WAG_8jPJQ7=F<gL@U73
R22
33
R9
!i10b 1
R10
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R30
R31
R0
Atb
R17
R2
R3
R4
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R30
R31
w1692978861
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
VC8_3JE?YTjdD`TFhjKR`J2
!s100 P;IGG0oj9>n6@k4f2h^EV1
R22
33
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R30
R31
R0
Atb
R13
R2
R3
R4
DEx4 work 13 spi_master_tb 0 22 C8_3JE?YTjdD`TFhjKR`J2
l71
L36
Vn>5N:8^m;9^WOG8k[?Yja0
!s100 KKUC<=KSz1o2TR=60HLhR2
R22
33
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R30
R31
R0
Efifo
R1
R3
R4
R5
Z32 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
Z33 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
l0
L8
VCYz=fc7P;;J]cEOeI2dOK0
!s100 l@`iM8=5_ggA`<Bae>dzl0
R22
33
Z34 !s110 1693003813
!i10b 1
Z35 !s108 1693003813.000000
Z36 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
Z37 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
!i113 1
R30
R31
Adef_arch
R3
R4
DEx4 work 4 fifo 0 22 CYz=fc7P;;J]cEOeI2dOK0
l161
L25
VgaF_WdZgUUZiL4MIQA4QF0
!s100 21jClPcoZ3Sm=_d<[m8m@3
R22
33
R34
!i10b 1
R35
R36
R37
!i113 1
R30
R31
Efifo_tb
Z38 w1693003787
R2
R3
R4
R5
Z39 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
Z40 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
l0
L33
VfSnX`[[H;We89Vdi?Y28l3
!s100 lb;ECVfFf>[X9Q:F;K5bE2
R22
33
R34
!i10b 1
R35
Z41 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
Z42 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
!i113 1
R30
R31
Abehave
R2
R3
R4
Z43 DEx4 work 7 fifo_tb 0 22 fSnX`[[H;We89Vdi?Y28l3
l67
L36
VF5C9IYYz3M5Gb[d@HhfOS0
!s100 eDd`UW4GMbn3n>4Y?M8?22
R22
33
R34
!i10b 1
R35
R41
R42
!i113 1
R30
R31
Espi_master
R0
Espi_master_cs
R0
Espi_master_cs_tb
R0
Espi_master_tb
R0
Espi_master_with_single_cs_tb
w1692888430
R2
R3
R4
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
l0
L33
VTKne5oMePMHfT_]`U_Ue:3
!s100 91@hK5_ah4Sm0nW:Ic;GH1
R22
33
!s110 1692888943
!i10b 1
!s108 1692888943.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!i113 1
R30
R31
