Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Fri May  2 16:23:33 2014
| Host         : raghu-office running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_utilization -file dma3_wrapper_utilization_synth.rpt -pb dma3_wrapper_utilization_synth.pb
| Design       : dma3_wrapper
| Device       : xc7z045
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 24339 |     0 |    218600 | 11.13 |
|   LUT as Logic             | 22120 |     0 |    218600 | 10.11 |
|   LUT as Memory            |  2219 |     0 |     70400 |  3.15 |
|     LUT as Distributed RAM |    20 |     0 |           |       |
|     LUT as Shift Register  |  2199 |     0 |           |       |
| Slice Registers            | 20498 |     0 |    437200 |  4.68 |
|   Register as Flip Flop    | 20498 |     0 |    437200 |  4.68 |
|   Register as Latch        |     0 |     0 |    437200 |  0.00 |
| F7 Muxes                   |  1018 |     0 |    109300 |  0.93 |
| F8 Muxes                   |   270 |     0 |     54650 |  0.49 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  522 |     0 |       545 | 95.77 |
|   RAMB36/FIFO*    |  522 |     0 |       545 | 95.77 |
|     RAMB36E1 only |  522 |       |           |       |
|   RAMB18          |    0 |     0 |      1090 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Loced | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   64 |     0 |       900 |  7.11 |
|   DSP48E1 only |   64 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       362 |  0.00 |
| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         4 |  0.00 |
| IBUFGDS                     |    0 |     0 |       348 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
| ILOGIC                      |    0 |     0 |       362 |  0.00 |
| OLOGIC                      |    0 |     0 |       362 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.12 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       168 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+
| Ref Name |  Used |
+----------+-------+
| FDRE     | 20032 |
| LUT6     |  8812 |
| LUT3     |  4963 |
| LUT4     |  3694 |
| LUT5     |  3551 |
| LUT2     |  3267 |
| LUT1     |  1895 |
| SRLC32E  |  1571 |
| CARRY4   |  1391 |
| MUXF7    |  1018 |
| SRL16E   |   628 |
| RAMB36E1 |   522 |
| MUXF8    |   270 |
| FDSE     |   268 |
| FDCE     |   132 |
| BIBUF    |   130 |
| FDPE     |    66 |
| DSP48E1  |    64 |
| RAMD32   |    28 |
| RAMS32   |     8 |
| PS7      |     1 |
| BUFG     |     1 |
+----------+-------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


