<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: C:/Jenkins/jobs/Firmware Docs/workspace/firmware/openos/bsp/boards/eldorado/MC13192_regs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_m_c13192__regs_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">MC13192_regs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Defines the MC13192 registers.  
<a href="#details">More...</a></p>

<p><a href="_m_c13192__regs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab702106cf3b3e96750b6845ded4e0299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ab702106cf3b3e96750b6845ded4e0299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2efda7b9f48938d41bd3a5dc88780513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a2efda7b9f48938d41bd3a5dc88780513">RX_PKT</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a2efda7b9f48938d41bd3a5dc88780513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256251bc3834420b9a167a56dac7febb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a256251bc3834420b9a167a56dac7febb">RX_PKT_LEN</a>&#160;&#160;&#160;0x2D</td></tr>
<tr class="separator:a256251bc3834420b9a167a56dac7febb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1288f846120c236f482e2b49657f6d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a1288f846120c236f482e2b49657f6d09">TX_PKT</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a1288f846120c236f482e2b49657f6d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf8db9d1f3be05a6617209c1542d4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#adcf8db9d1f3be05a6617209c1542d4a4">TX_PKT_LEN</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:adcf8db9d1f3be05a6617209c1542d4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806d9532b2138bd818e71a3e91e0b07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a806d9532b2138bd818e71a3e91e0b07e">TX_PKT_LEN_MASK</a>&#160;&#160;&#160;0x007F</td></tr>
<tr class="separator:a806d9532b2138bd818e71a3e91e0b07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300b7e28a313b19099713ea04f09fdaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a300b7e28a313b19099713ea04f09fdaa">IRQ_MASK</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="separator:a300b7e28a313b19099713ea04f09fdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117d55643ed1138ff52f6cefd72cb876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a117d55643ed1138ff52f6cefd72cb876">STATUS_ADDR</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:a117d55643ed1138ff52f6cefd72cb876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f87c6c8a8304507627c8a5a5e90e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#ab1f87c6c8a8304507627c8a5a5e90e8e">RESIND_ADDR</a>&#160;&#160;&#160;0x25</td></tr>
<tr class="separator:ab1f87c6c8a8304507627c8a5a5e90e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf053e59e8bc8739abddff8a03845726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#abf053e59e8bc8739abddff8a03845726">TIMER1_IRQMASK_BIT</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="separator:abf053e59e8bc8739abddff8a03845726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada82cc01028b3cf544df76278e76835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#aada82cc01028b3cf544df76278e76835">MODE_ADDR</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:aada82cc01028b3cf544df76278e76835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1198fe5ed9091c1595b11a6d379a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a9f1198fe5ed9091c1595b11a6d379a80">MODE2_ADDR</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="separator:a9f1198fe5ed9091c1595b11a6d379a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297647eceac4c70ac5c08d39196997b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a297647eceac4c70ac5c08d39196997b9">LO1_COURSE_TUNE</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:a297647eceac4c70ac5c08d39196997b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a832db47ea196e728fdd8d474a5a236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a9a832db47ea196e728fdd8d474a5a236">TIMER_PRESCALE</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:a9a832db47ea196e728fdd8d474a5a236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf69572c07dd7ed52a707c36d566835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#afcf69572c07dd7ed52a707c36d566835">TIMESTAMP_HI_ADDR</a>&#160;&#160;&#160;0x26</td></tr>
<tr class="separator:afcf69572c07dd7ed52a707c36d566835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b93d57329980d6b3f9dff5cb81b6344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a9b93d57329980d6b3f9dff5cb81b6344">TIMESTAMP_LO_ADDR</a>&#160;&#160;&#160;0x27</td></tr>
<tr class="separator:a9b93d57329980d6b3f9dff5cb81b6344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae086ec3b916e8f6d373eb9d084d479ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#ae086ec3b916e8f6d373eb9d084d479ff">TIMESTAMP_HI_MASK</a>&#160;&#160;&#160;0x00FF</td></tr>
<tr class="separator:ae086ec3b916e8f6d373eb9d084d479ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f1ce26c68895bc2b08bad7860ccbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#aa8f1ce26c68895bc2b08bad7860ccbb0">XTAL_ADJ_ADDR</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:aa8f1ce26c68895bc2b08bad7860ccbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2030fbd09089898d527d8070c1c981b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#ac2030fbd09089898d527d8070c1c981b">CLKS_ADDR</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:ac2030fbd09089898d527d8070c1c981b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976eae0ac184797700d60c4dce3f0377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a976eae0ac184797700d60c4dce3f0377">LO1_IDIV_ADDR</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:a976eae0ac184797700d60c4dce3f0377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885bd044105568d8fcd6b11daecb6d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a885bd044105568d8fcd6b11daecb6d6b">LO1_NUM_ADDR</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a885bd044105568d8fcd6b11daecb6d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf8fbca9f4d8c1eee9cbfa41c70dd19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#aecf8fbca9f4d8c1eee9cbfa41c70dd19">PRESCALE_ADDR</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:aecf8fbca9f4d8c1eee9cbfa41c70dd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c00fadf65f853c99c5c79125a215a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a0c00fadf65f853c99c5c79125a215a0a">T1_HI_ADDR</a>&#160;&#160;&#160;0x1B</td></tr>
<tr class="separator:a0c00fadf65f853c99c5c79125a215a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61afd41204e8f22fc327b99c12601df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a61afd41204e8f22fc327b99c12601df2">T1_LO_ADDR</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="separator:a61afd41204e8f22fc327b99c12601df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565e4e8628eb7643a78faa1f875a6bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a565e4e8628eb7643a78faa1f875a6bbb">T2_HI_ADDR</a>&#160;&#160;&#160;0x1D</td></tr>
<tr class="separator:a565e4e8628eb7643a78faa1f875a6bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14ae21d5162e7682a67f99278ea7ca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#ae14ae21d5162e7682a67f99278ea7ca2">T2_LO_ADDR</a>&#160;&#160;&#160;0x1E</td></tr>
<tr class="separator:ae14ae21d5162e7682a67f99278ea7ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6091ec96903b3129b2fb248f28db03a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a6091ec96903b3129b2fb248f28db03a5">CCA_THRESHOLD</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a6091ec96903b3129b2fb248f28db03a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e2faaec5caed2f74f9ff29f3b76cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a91e2faaec5caed2f74f9ff29f3b76cb1">CCA_RESULT_ADDR</a>&#160;&#160;&#160;0x2D</td></tr>
<tr class="separator:a91e2faaec5caed2f74f9ff29f3b76cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b577556de7961909fdeb8fd338cf0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#aa2b577556de7961909fdeb8fd338cf0f">FEGAIN_ADDR</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:aa2b577556de7961909fdeb8fd338cf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8dd4814d383a73781c3169a74f021b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a8a8dd4814d383a73781c3169a74f021b">PA_ADJUST_ADDR</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="separator:a8a8dd4814d383a73781c3169a74f021b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730ab51e759bd898846f152f4a2a4745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a730ab51e759bd898846f152f4a2a4745">GPIO_CONFIG</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="separator:a730ab51e759bd898846f152f4a2a4745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e2917a417b0798050e59bc556c0bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a07e2917a417b0798050e59bc556c0bc4">GPIO_DATA</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:a07e2917a417b0798050e59bc556c0bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb68f2cb63a2785439931abb74c82a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#acb68f2cb63a2785439931abb74c82a66">GPIO_DATA_MASK</a>&#160;&#160;&#160;0x003F</td></tr>
<tr class="separator:acb68f2cb63a2785439931abb74c82a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1fa54aa467465cf242a749dab186e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#aae1fa54aa467465cf242a749dab186e7">VERSION_REG</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="separator:aae1fa54aa467465cf242a749dab186e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d391204b13eedba9566bf69943fdf9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a0d391204b13eedba9566bf69943fdf9e">VERSION_MASK</a>&#160;&#160;&#160;0x1C00</td></tr>
<tr class="separator:a0d391204b13eedba9566bf69943fdf9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e67e6c7fcea508410c893ca6dc6a9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a7e67e6c7fcea508410c893ca6dc6a9e1">BER_REG</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:a7e67e6c7fcea508410c893ca6dc6a9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc91a4333079bb01c4804f476e6ca8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#aacc91a4333079bb01c4804f476e6ca8c">BER_MASK</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:aacc91a4333079bb01c4804f476e6ca8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1cc60e56a4de54175519f4fb30365b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#ac1cc60e56a4de54175519f4fb30365b3">PSM_REG</a>&#160;&#160;&#160;0x31</td></tr>
<tr class="separator:ac1cc60e56a4de54175519f4fb30365b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b645a650600e228df5b6baf0378b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a74b645a650600e228df5b6baf0378b1a">PSM_MASK</a>&#160;&#160;&#160;0x0008</td></tr>
<tr class="separator:a74b645a650600e228df5b6baf0378b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00457d5dc37adb4e1b7ce12fa13b8ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a00457d5dc37adb4e1b7ce12fa13b8ec9">PAEN_REG</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:a00457d5dc37adb4e1b7ce12fa13b8ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53732d6ae966992953e355fa79e28682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_c13192__regs_8h.html#a53732d6ae966992953e355fa79e28682">PAEN_MASK</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:a53732d6ae966992953e355fa79e28682"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Defines the MC13192 registers. </p>
<p>Copyright (c) 2005, Freescale Semiconductor</p>
<p>Freescale Confidential Proprietary</p>
<dl class="section author"><dt>Author</dt><dd>a19259 </dd></dl>
<dl class="section version"><dt>Version</dt><dd>4.1a </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2005/07/29 02:27:50</dd></dl>
<p><b>Department:</b> Freescale Radio Products Division</p>
<p><b>Project:</b> SMAC (Simple Media Access Controller)</p>
<p><b>History:</b> </p>
<ul>
<li>16/11/2005 Doc. update to Doxygen compliant by Mario Rodriguez r12369c </li>
</ul>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="aacc91a4333079bb01c4804f476e6ca8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BER_MASK&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit error rate mask </p>

</div>
</div>
<a class="anchor" id="a7e67e6c7fcea508410c893ca6dc6a9e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BER_REG&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit error rate register </p>

</div>
</div>
<a class="anchor" id="a91e2faaec5caed2f74f9ff29f3b76cb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_RESULT_ADDR&#160;&#160;&#160;0x2D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bits 15-8 cca_final [7:0] Average CCA energy </p>

</div>
</div>
<a class="anchor" id="a6091ec96903b3129b2fb248f28db03a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_THRESHOLD&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Threshold value for Clear Channel Assessment in dB-linear format </p>

</div>
</div>
<a class="anchor" id="ac2030fbd09089898d527d8070c1c981b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKS_ADDR&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Xtal trim and clock rate </p>

</div>
</div>
<a class="anchor" id="aa2b577556de7961909fdeb8fd338cf0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FEGAIN_ADDR&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>added to the measured value of the CCA operation </p>

</div>
</div>
<a class="anchor" id="a730ab51e759bd898846f152f4a2a4745"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CONFIG&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>config. data direction + sets output drive strength of GPIO1 through GPIO4 </p>

</div>
</div>
<a class="anchor" id="a07e2917a417b0798050e59bc556c0bc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DATA&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>sets output value if GPIO configured as output + set the output drive strength of GPIO5 through GPIO7 </p>

</div>
</div>
<a class="anchor" id="acb68f2cb63a2785439931abb74c82a66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DATA_MASK&#160;&#160;&#160;0x003F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO data mask </p>

</div>
</div>
<a class="anchor" id="a300b7e28a313b19099713ea04f09fdaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MASK&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ Mask </p>

</div>
</div>
<a class="anchor" id="a297647eceac4c70ac5c08d39196997b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LO1_COURSE_TUNE&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LO1 course tune </p>

</div>
</div>
<a class="anchor" id="a976eae0ac184797700d60c4dce3f0377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LO1_IDIV_ADDR&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LO1 fractional-N synthesizer that sets transceiver channel freq </p>

</div>
</div>
<a class="anchor" id="a885bd044105568d8fcd6b11daecb6d6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LO1_NUM_ADDR&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets transceiver channel frequency </p>

</div>
</div>
<a class="anchor" id="a9f1198fe5ed9091c1595b11a6d379a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODE2_ADDR&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control fields for the MC13192/93 </p>

</div>
</div>
<a class="anchor" id="aada82cc01028b3cf544df76278e76835"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODE_ADDR&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control fields for the MC13192/93 </p>

</div>
</div>
<a class="anchor" id="a8a8dd4814d383a73781c3169a74f021b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_ADJUST_ADDR&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>sets the power level and drive level of the transmitter power amplifier. </p>

</div>
</div>
<a class="anchor" id="a53732d6ae966992953e355fa79e28682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAEN_MASK&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA enable mask </p>

</div>
</div>
<a class="anchor" id="a00457d5dc37adb4e1b7ce12fa13b8ec9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAEN_REG&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA enable register </p>

</div>
</div>
<a class="anchor" id="aecf8fbca9f4d8c1eee9cbfa41c70dd19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRESCALE_ADDR&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>tmr_prescale[2:0] select the frequency of the base clock for the Event Timer </p>

</div>
</div>
<a class="anchor" id="a74b645a650600e228df5b6baf0378b1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PSM_MASK&#160;&#160;&#160;0x0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSM mask </p>

</div>
</div>
<a class="anchor" id="ac1cc60e56a4de54175519f4fb30365b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PSM_REG&#160;&#160;&#160;0x31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSM register </p>

</div>
</div>
<a class="anchor" id="ab702106cf3b3e96750b6845ded4e0299"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MC13192 soft reset Reset </p>

</div>
</div>
<a class="anchor" id="ab1f87c6c8a8304507627c8a5a5e90e8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESIND_ADDR&#160;&#160;&#160;0x25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset indicator bit </p>

</div>
</div>
<a class="anchor" id="a2efda7b9f48938d41bd3a5dc88780513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PKT&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Packet RAM </p>

</div>
</div>
<a class="anchor" id="a256251bc3834420b9a167a56dac7febb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PKT_LEN&#160;&#160;&#160;0x2D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Packet RAM Length [6:0] </p>

</div>
</div>
<a class="anchor" id="a117d55643ed1138ff52f6cefd72cb876"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STATUS_ADDR&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status bits that can cause an interrupt request when enabled </p>

</div>
</div>
<a class="anchor" id="a0c00fadf65f853c99c5c79125a215a0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1_HI_ADDR&#160;&#160;&#160;0x1B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer1 comparator most significant 8 bits of the 24-bit compare </p>

</div>
</div>
<a class="anchor" id="a61afd41204e8f22fc327b99c12601df2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1_LO_ADDR&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer1 comparator least significant 16 bits </p>

</div>
</div>
<a class="anchor" id="a565e4e8628eb7643a78faa1f875a6bbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2_HI_ADDR&#160;&#160;&#160;0x1D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable bit for Timer Comparator 2 and stores the most significant 8 bits </p>

</div>
</div>
<a class="anchor" id="ae14ae21d5162e7682a67f99278ea7ca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2_LO_ADDR&#160;&#160;&#160;0x1E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>least significant 16 bits of the 24-bit compare value. </p>

</div>
</div>
<a class="anchor" id="abf053e59e8bc8739abddff8a03845726"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_IRQMASK_BIT&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer1 IRQ mask bit </p>

</div>
</div>
<a class="anchor" id="a9a832db47ea196e728fdd8d474a5a236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_PRESCALE&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Prescale </p>

</div>
</div>
<a class="anchor" id="afcf69572c07dd7ed52a707c36d566835"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMESTAMP_HI_ADDR&#160;&#160;&#160;0x26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timestamp hi address </p>

</div>
</div>
<a class="anchor" id="ae086ec3b916e8f6d373eb9d084d479ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMESTAMP_HI_MASK&#160;&#160;&#160;0x00FF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timestamp hi mask </p>

</div>
</div>
<a class="anchor" id="a9b93d57329980d6b3f9dff5cb81b6344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMESTAMP_LO_ADDR&#160;&#160;&#160;0x27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timestamp lo address </p>

</div>
</div>
<a class="anchor" id="a1288f846120c236f482e2b49657f6d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_PKT&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Packet RAM </p>

</div>
</div>
<a class="anchor" id="adcf8db9d1f3be05a6617209c1542d4a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_PKT_LEN&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Packet RAM Length </p>

</div>
</div>
<a class="anchor" id="a806d9532b2138bd818e71a3e91e0b07e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_PKT_LEN_MASK&#160;&#160;&#160;0x007F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Packet RAM Length Mask </p>

</div>
</div>
<a class="anchor" id="a0d391204b13eedba9566bf69943fdf9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VERSION_MASK&#160;&#160;&#160;0x1C00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Version mask </p>

</div>
</div>
<a class="anchor" id="aae1fa54aa467465cf242a749dab186e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VERSION_REG&#160;&#160;&#160;0x2C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>9-bit chip version code </p>

</div>
</div>
<a class="anchor" id="aa8f1ce26c68895bc2b08bad7860ccbb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTAL_ADJ_ADDR&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Xtal trim and clock rate </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4916502eeeee2174d69d9d347bc18007.html">firmware</a></li><li class="navelem"><a class="el" href="dir_f8f7d70f6415baf543d11d3df711609b.html">openos</a></li><li class="navelem"><a class="el" href="dir_fba537fa10109a2d53db2e436cca2a6d.html">bsp</a></li><li class="navelem"><a class="el" href="dir_864a9ed3651b201e1aa10451e7ef593c.html">boards</a></li><li class="navelem"><a class="el" href="dir_c781dd1b08ebef843e36ceff1bf61800.html">eldorado</a></li><li class="navelem"><a class="el" href="_m_c13192__regs_8h.html">MC13192_regs.h</a></li>
    <li class="footer">Generated on Tue Sep 10 2013 04:38:51 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
