

================================================================
== Vitis HLS Report for 'bit_reverse'
================================================================
* Date:           Thu Oct 20 22:23:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_bitReverse
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Reverse  |     2048|     2048|         2|          2|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln40 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln50 = store i1024 0, i1024 %p_Val2_s" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 12 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln50 = store i11 0, i11 %i" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 13 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.body" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 14 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 15 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.88ns)   --->   "%icmp_ln50 = icmp_eq  i11 %i_2, i11 1024" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 17 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.63ns)   --->   "%add_ln50 = add i11 %i_2, i11 1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 19 'add' 'add_ln50' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.body.split, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 20 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_load = load i1024 %p_Val2_s"   --->   Operation 21 'load' 'p_Val2_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i11 %i_2" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 22 'zext' 'i_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln1088 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 23 'specloopname' 'specloopname_ln1088' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln825 = zext i11 %i_2"   --->   Operation 24 'zext' 'zext_ln825' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln825 = shl i1024 1, i1024 %zext_ln825"   --->   Operation 25 'shl' 'shl_ln825' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln825 = and i1024 %shl_ln825, i1024 %p_Val2_load"   --->   Operation 26 'and' 'and_ln825' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (3.90ns) (out node of the LUT)   --->   "%p_Result_s = icmp_eq  i1024 %and_ln825, i1024 0"   --->   Operation 27 'icmp' 'p_Result_s' <Predicate = (!icmp_ln50)> <Delay = 3.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %p_Result_s, void %for.inc, void %if.then" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51]   --->   Operation 28 'br' 'br_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln34_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i_2, i32 9, i32 0" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:34]   --->   Operation 29 'partselect' 'or_ln34_8' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln850 = zext i10 %or_ln34_8"   --->   Operation 30 'zext' 'zext_ln850' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_2 = bitset i1024 @_ssdm_op_BitSet.i1024.i1024.i32.i1, i1024 %p_Val2_load, i32 %zext_ln850, i1 1"   --->   Operation 31 'bitset' 'p_Result_2' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %i_cast" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56]   --->   Operation 32 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%X_R_temp = load i10 %X_R_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56]   --->   Operation 33 'load' 'X_R_temp' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %i_cast" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57]   --->   Operation 34 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%X_I_temp = load i10 %X_I_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57]   --->   Operation 35 'load' 'X_I_temp' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i10 %or_ln34_8"   --->   Operation 36 'zext' 'zext_ln587' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %zext_ln587" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58]   --->   Operation 37 'getelementptr' 'X_R_addr_1' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58]   --->   Operation 38 'load' 'X_R_load' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %zext_ln587" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59]   --->   Operation 39 'getelementptr' 'X_I_addr_1' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59]   --->   Operation 40 'load' 'X_I_load' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln62 = store i1024 %p_Result_2, i1024 %p_Val2_s" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:62]   --->   Operation 41 'store' 'store_ln62' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:64]   --->   Operation 53 'ret' 'ret_ln64' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%X_R_temp = load i10 %X_R_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56]   --->   Operation 42 'load' 'X_R_temp' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%X_I_temp = load i10 %X_I_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57]   --->   Operation 43 'load' 'X_I_temp' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58]   --->   Operation 44 'load' 'X_R_load' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln58 = store i32 %X_R_load, i10 %X_R_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58]   --->   Operation 45 'store' 'store_ln58' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59]   --->   Operation 46 'load' 'X_I_load' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %X_I_load, i10 %X_I_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59]   --->   Operation 47 'store' 'store_ln59' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %X_R_temp, i10 %X_R_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:60]   --->   Operation 48 'store' 'store_ln60' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 %X_I_temp, i10 %X_I_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:61]   --->   Operation 49 'store' 'store_ln61' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:62]   --->   Operation 50 'br' 'br_ln62' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln50 = store i11 %add_ln50, i11 %i" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 51 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.body" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 52 'br' 'br_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.47ns
The critical path consists of the following:
	'alloca' operation ('input') [3]  (0 ns)
	'load' operation ('i', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50) on local variable 'input' [14]  (0 ns)
	'shl' operation ('shl_ln825') [25]  (0 ns)
	'and' operation ('and_ln825') [26]  (0 ns)
	'icmp' operation ('__Result__') [27]  (3.9 ns)
	blocking operation 2.57 ns on control path)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('X_R_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) on array 'X_R' [39]  (3.25 ns)
	'store' operation ('store_ln58', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) of variable 'X_R_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58 on array 'X_R' [40]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
