{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543179072461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543179072466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 15:51:12 2018 " "Processing started: Sun Nov 25 15:51:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543179072466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543179072466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week2test -c week2test " "Command: quartus_map --read_settings_files=on --write_settings_files=off week2test -c week2test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543179072466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543179073299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543179073299 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../eraseOldBox.v " "Can't analyze file -- file ../eraseOldBox.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179089930 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../maze1Ram.v " "Can't analyze file -- file ../maze1Ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179089942 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../maze_position_counter.v " "Can't analyze file -- file ../maze_position_counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179089951 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vga_pll.v " "Can't analyze file -- file ../vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179089960 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vga_controller.v " "Can't analyze file -- file ../vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179089970 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vga_address_translator.v " "Can't analyze file -- file ../vga_address_translator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179089980 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vga_adapter.v " "Can't analyze file -- file ../vga_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179089988 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../user1Ram.v " "Can't analyze file -- file ../user1Ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179089997 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../exitTileRam.v " "Can't analyze file -- file ../exitTileRam.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179090005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andrewlaptop/documents/github/escape the maze/week 3/ps2keyboardstuff/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/andrewlaptop/documents/github/escape the maze/week 3/ps2keyboardstuff/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "../PS2KeyboardStuff/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/PS2KeyboardStuff/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543179090025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543179090025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andrewlaptop/documents/github/escape the maze/week 3/ps2keyboardstuff/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/andrewlaptop/documents/github/escape the maze/week 3/ps2keyboardstuff/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "../PS2KeyboardStuff/PS2_Controller.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/PS2KeyboardStuff/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543179090046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543179090046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andrewlaptop/documents/github/escape the maze/week 3/ps2keyboardstuff/hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/andrewlaptop/documents/github/escape the maze/week 3/ps2keyboardstuff/hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "../PS2KeyboardStuff/Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/PS2KeyboardStuff/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543179090062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543179090062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andrewlaptop/documents/github/escape the maze/week 3/ps2keyboardstuff/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/andrewlaptop/documents/github/escape the maze/week 3/ps2keyboardstuff/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "../PS2KeyboardStuff/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/PS2KeyboardStuff/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543179090084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543179090084 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" week2test.v(438) " "Verilog HDL syntax error at week2test.v(438) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "week2test.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/topLevel/week2test.v" 438 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543179090092 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "handshake week2test.v(331) " "Ignored design unit \"handshake\" at week2test.v(331) due to previous errors" {  } { { "week2test.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/topLevel/week2test.v" 331 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543179090093 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "positionControl week2test.v(453) " "Ignored design unit \"positionControl\" at week2test.v(453) due to previous errors" {  } { { "week2test.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/topLevel/week2test.v" 453 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543179090094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" week2test.v(742) " "Verilog HDL syntax error at week2test.v(742) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "week2test.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/topLevel/week2test.v" 742 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543179090094 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "positionDatapath week2test.v(591) " "Ignored design unit \"positionDatapath\" at week2test.v(591) due to previous errors" {  } { { "week2test.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/topLevel/week2test.v" 591 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543179090094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" week2test.v(808) " "Verilog HDL syntax error at week2test.v(808) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "week2test.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/topLevel/week2test.v" 808 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543179090094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" week2test.v(823) " "Verilog HDL syntax error at week2test.v(823) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "week2test.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/topLevel/week2test.v" 823 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543179090094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "week2test.v(871) " "Verilog HDL information at week2test.v(871): always construct contains both blocking and non-blocking assignments" {  } { { "week2test.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/topLevel/week2test.v" 871 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543179090095 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "legalControl week2test.v(787) " "Ignored design unit \"legalControl\" at week2test.v(787) due to previous errors" {  } { { "week2test.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Week 3/topLevel/week2test.v" 787 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543179090095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week2test.v 0 0 " "Found 0 design units, including 0 entities, in source file week2test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543179090096 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../maze2Ram.v " "Can't analyze file -- file ../maze2Ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179090104 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../maze3Ram.v " "Can't analyze file -- file ../maze3Ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543179090115 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543179090347 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 25 15:51:30 2018 " "Processing ended: Sun Nov 25 15:51:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543179090347 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543179090347 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543179090347 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543179090347 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543179091130 ""}
