|CPU
clk => pipo_register:T1.clk
clk => pipo_register:T2.clk
clk => pipo_register:PC.clk
clk => pipo_register:IR.clk
clk => register_file:RF.clk
clk => Controller:Controller_Unit.clk
reset => pipo_register:T1.rst
reset => pipo_register:T2.rst
reset => pipo_register:PC.rst
reset => pipo_register:IR.rst
reset => register_file:RF.rst
reset => Controller:Controller_Unit.reset
Mem_add_read[0] << Steering_logic:SL.Mem_Add_Read[0]
Mem_add_read[1] << Steering_logic:SL.Mem_Add_Read[1]
Mem_add_read[2] << Steering_logic:SL.Mem_Add_Read[2]
Mem_add_read[3] << Steering_logic:SL.Mem_Add_Read[3]
Mem_add_read[4] << Steering_logic:SL.Mem_Add_Read[4]
Mem_add_read[5] << Steering_logic:SL.Mem_Add_Read[5]
Mem_add_read[6] << Steering_logic:SL.Mem_Add_Read[6]
Mem_add_read[7] << Steering_logic:SL.Mem_Add_Read[7]
Mem_add_read[8] << Steering_logic:SL.Mem_Add_Read[8]
Mem_add_read[9] << Steering_logic:SL.Mem_Add_Read[9]
Mem_add_read[10] << Steering_logic:SL.Mem_Add_Read[10]
Mem_add_read[11] << Steering_logic:SL.Mem_Add_Read[11]
Mem_add_read[12] << Steering_logic:SL.Mem_Add_Read[12]
Mem_add_read[13] << Steering_logic:SL.Mem_Add_Read[13]
Mem_add_read[14] << Steering_logic:SL.Mem_Add_Read[14]
Mem_add_read[15] << Steering_logic:SL.Mem_Add_Read[15]
Mem_add_write[0] << Steering_logic:SL.Mem_Add_Write[0]
Mem_add_write[1] << Steering_logic:SL.Mem_Add_Write[1]
Mem_add_write[2] << Steering_logic:SL.Mem_Add_Write[2]
Mem_add_write[3] << Steering_logic:SL.Mem_Add_Write[3]
Mem_add_write[4] << Steering_logic:SL.Mem_Add_Write[4]
Mem_add_write[5] << Steering_logic:SL.Mem_Add_Write[5]
Mem_add_write[6] << Steering_logic:SL.Mem_Add_Write[6]
Mem_add_write[7] << Steering_logic:SL.Mem_Add_Write[7]
Mem_add_write[8] << Steering_logic:SL.Mem_Add_Write[8]
Mem_add_write[9] << Steering_logic:SL.Mem_Add_Write[9]
Mem_add_write[10] << Steering_logic:SL.Mem_Add_Write[10]
Mem_add_write[11] << Steering_logic:SL.Mem_Add_Write[11]
Mem_add_write[12] << Steering_logic:SL.Mem_Add_Write[12]
Mem_add_write[13] << Steering_logic:SL.Mem_Add_Write[13]
Mem_add_write[14] << Steering_logic:SL.Mem_Add_Write[14]
Mem_add_write[15] << Steering_logic:SL.Mem_Add_Write[15]
Mem_data_write[0] << Steering_logic:SL.Mem_Data_Write[0]
Mem_data_write[1] << Steering_logic:SL.Mem_Data_Write[1]
Mem_data_write[2] << Steering_logic:SL.Mem_Data_Write[2]
Mem_data_write[3] << Steering_logic:SL.Mem_Data_Write[3]
Mem_data_write[4] << Steering_logic:SL.Mem_Data_Write[4]
Mem_data_write[5] << Steering_logic:SL.Mem_Data_Write[5]
Mem_data_write[6] << Steering_logic:SL.Mem_Data_Write[6]
Mem_data_write[7] << Steering_logic:SL.Mem_Data_Write[7]
Mem_data_write[8] << Steering_logic:SL.Mem_Data_Write[8]
Mem_data_write[9] << Steering_logic:SL.Mem_Data_Write[9]
Mem_data_write[10] << Steering_logic:SL.Mem_Data_Write[10]
Mem_data_write[11] << Steering_logic:SL.Mem_Data_Write[11]
Mem_data_write[12] << Steering_logic:SL.Mem_Data_Write[12]
Mem_data_write[13] << Steering_logic:SL.Mem_Data_Write[13]
Mem_data_write[14] << Steering_logic:SL.Mem_Data_Write[14]
Mem_data_write[15] << Steering_logic:SL.Mem_Data_Write[15]
PCout[0] << pipo_register:PC.dout[0]
PCout[1] << pipo_register:PC.dout[1]
PCout[2] << pipo_register:PC.dout[2]
PCout[3] << pipo_register:PC.dout[3]
PCout[4] << pipo_register:PC.dout[4]
PCout[5] << pipo_register:PC.dout[5]
PCout[6] << pipo_register:PC.dout[6]
PCout[7] << pipo_register:PC.dout[7]
PCout[8] << pipo_register:PC.dout[8]
PCout[9] << pipo_register:PC.dout[9]
PCout[10] << pipo_register:PC.dout[10]
PCout[11] << pipo_register:PC.dout[11]
PCout[12] << pipo_register:PC.dout[12]
PCout[13] << pipo_register:PC.dout[13]
PCout[14] << pipo_register:PC.dout[14]
PCout[15] << pipo_register:PC.dout[15]
IRout[0] << pipo_register:IR.dout[0]
IRout[1] << pipo_register:IR.dout[1]
IRout[2] << pipo_register:IR.dout[2]
IRout[3] << pipo_register:IR.dout[3]
IRout[4] << pipo_register:IR.dout[4]
IRout[5] << pipo_register:IR.dout[5]
IRout[6] << pipo_register:IR.dout[6]
IRout[7] << pipo_register:IR.dout[7]
IRout[8] << pipo_register:IR.dout[8]
IRout[9] << pipo_register:IR.dout[9]
IRout[10] << pipo_register:IR.dout[10]
IRout[11] << pipo_register:IR.dout[11]
IRout[12] << pipo_register:IR.dout[12]
IRout[13] << pipo_register:IR.dout[13]
IRout[14] << pipo_register:IR.dout[14]
IRout[15] << pipo_register:IR.dout[15]
IRoutcontroller[0] << Controller:Controller_Unit.IR_data_controller[0]
IRoutcontroller[1] << Controller:Controller_Unit.IR_data_controller[1]
IRoutcontroller[2] << Controller:Controller_Unit.IR_data_controller[2]
IRoutcontroller[3] << Controller:Controller_Unit.IR_data_controller[3]
IRoutcontroller[4] << Controller:Controller_Unit.IR_data_controller[4]
IRoutcontroller[5] << Controller:Controller_Unit.IR_data_controller[5]
IRoutcontroller[6] << Controller:Controller_Unit.IR_data_controller[6]
IRoutcontroller[7] << Controller:Controller_Unit.IR_data_controller[7]
IRoutcontroller[8] << Controller:Controller_Unit.IR_data_controller[8]
IRoutcontroller[9] << Controller:Controller_Unit.IR_data_controller[9]
IRoutcontroller[10] << Controller:Controller_Unit.IR_data_controller[10]
IRoutcontroller[11] << Controller:Controller_Unit.IR_data_controller[11]
IRoutcontroller[12] << Controller:Controller_Unit.IR_data_controller[12]
IRoutcontroller[13] << Controller:Controller_Unit.IR_data_controller[13]
IRoutcontroller[14] << Controller:Controller_Unit.IR_data_controller[14]
IRoutcontroller[15] << Controller:Controller_Unit.IR_data_controller[15]
Mem_data_read[0] => Controller:Controller_Unit.Mem_data_read[0]
Mem_data_read[0] => Steering_logic:SL.Mem_Data_Read[0]
Mem_data_read[1] => Controller:Controller_Unit.Mem_data_read[1]
Mem_data_read[1] => Steering_logic:SL.Mem_Data_Read[1]
Mem_data_read[2] => Controller:Controller_Unit.Mem_data_read[2]
Mem_data_read[2] => Steering_logic:SL.Mem_Data_Read[2]
Mem_data_read[3] => Controller:Controller_Unit.Mem_data_read[3]
Mem_data_read[3] => Steering_logic:SL.Mem_Data_Read[3]
Mem_data_read[4] => Controller:Controller_Unit.Mem_data_read[4]
Mem_data_read[4] => Steering_logic:SL.Mem_Data_Read[4]
Mem_data_read[5] => Controller:Controller_Unit.Mem_data_read[5]
Mem_data_read[5] => Steering_logic:SL.Mem_Data_Read[5]
Mem_data_read[6] => Controller:Controller_Unit.Mem_data_read[6]
Mem_data_read[6] => Steering_logic:SL.Mem_Data_Read[6]
Mem_data_read[7] => Controller:Controller_Unit.Mem_data_read[7]
Mem_data_read[7] => Steering_logic:SL.Mem_Data_Read[7]
Mem_data_read[8] => Controller:Controller_Unit.Mem_data_read[8]
Mem_data_read[8] => Steering_logic:SL.Mem_Data_Read[8]
Mem_data_read[9] => Controller:Controller_Unit.Mem_data_read[9]
Mem_data_read[9] => Steering_logic:SL.Mem_Data_Read[9]
Mem_data_read[10] => Controller:Controller_Unit.Mem_data_read[10]
Mem_data_read[10] => Steering_logic:SL.Mem_Data_Read[10]
Mem_data_read[11] => Controller:Controller_Unit.Mem_data_read[11]
Mem_data_read[11] => Steering_logic:SL.Mem_Data_Read[11]
Mem_data_read[12] => Controller:Controller_Unit.Mem_data_read[12]
Mem_data_read[12] => Steering_logic:SL.Mem_Data_Read[12]
Mem_data_read[13] => Controller:Controller_Unit.Mem_data_read[13]
Mem_data_read[13] => Steering_logic:SL.Mem_Data_Read[13]
Mem_data_read[14] => Controller:Controller_Unit.Mem_data_read[14]
Mem_data_read[14] => Steering_logic:SL.Mem_Data_Read[14]
Mem_data_read[15] => Controller:Controller_Unit.Mem_data_read[15]
Mem_data_read[15] => Steering_logic:SL.Mem_Data_Read[15]
Mem_r << Steering_logic:SL.Mem_r
Mem_w << Steering_logic:SL.Mem_w
ostate[0] << Controller:Controller_Unit.ostate[0]
ostate[1] << Controller:Controller_Unit.ostate[1]
ostate[2] << Controller:Controller_Unit.ostate[2]
ostate[3] << Controller:Controller_Unit.ostate[3]
ostate[4] << Controller:Controller_Unit.ostate[4]
RF_A1o[0] << Steering_logic:SL.RF_A1[0]
RF_A1o[1] << Steering_logic:SL.RF_A1[1]
RF_A1o[2] << Steering_logic:SL.RF_A1[2]
RF_A2o[0] << Steering_logic:SL.RF_A2[0]
RF_A2o[1] << Steering_logic:SL.RF_A2[1]
RF_A2o[2] << Steering_logic:SL.RF_A2[2]
RF_A3o[0] << Steering_logic:SL.RF_A3[0]
RF_A3o[1] << Steering_logic:SL.RF_A3[1]
RF_A3o[2] << Steering_logic:SL.RF_A3[2]
RF_D1o[0] << register_file:RF.d1[0]
RF_D1o[1] << register_file:RF.d1[1]
RF_D1o[2] << register_file:RF.d1[2]
RF_D1o[3] << register_file:RF.d1[3]
RF_D1o[4] << register_file:RF.d1[4]
RF_D1o[5] << register_file:RF.d1[5]
RF_D1o[6] << register_file:RF.d1[6]
RF_D1o[7] << register_file:RF.d1[7]
RF_D1o[8] << register_file:RF.d1[8]
RF_D1o[9] << register_file:RF.d1[9]
RF_D1o[10] << register_file:RF.d1[10]
RF_D1o[11] << register_file:RF.d1[11]
RF_D1o[12] << register_file:RF.d1[12]
RF_D1o[13] << register_file:RF.d1[13]
RF_D1o[14] << register_file:RF.d1[14]
RF_D1o[15] << register_file:RF.d1[15]
RF_D2o[0] << register_file:RF.d2[0]
RF_D2o[1] << register_file:RF.d2[1]
RF_D2o[2] << register_file:RF.d2[2]
RF_D2o[3] << register_file:RF.d2[3]
RF_D2o[4] << register_file:RF.d2[4]
RF_D2o[5] << register_file:RF.d2[5]
RF_D2o[6] << register_file:RF.d2[6]
RF_D2o[7] << register_file:RF.d2[7]
RF_D2o[8] << register_file:RF.d2[8]
RF_D2o[9] << register_file:RF.d2[9]
RF_D2o[10] << register_file:RF.d2[10]
RF_D2o[11] << register_file:RF.d2[11]
RF_D2o[12] << register_file:RF.d2[12]
RF_D2o[13] << register_file:RF.d2[13]
RF_D2o[14] << register_file:RF.d2[14]
RF_D2o[15] << register_file:RF.d2[15]
RF_D3o[0] << Steering_logic:SL.RF_D3[0]
RF_D3o[1] << Steering_logic:SL.RF_D3[1]
RF_D3o[2] << Steering_logic:SL.RF_D3[2]
RF_D3o[3] << Steering_logic:SL.RF_D3[3]
RF_D3o[4] << Steering_logic:SL.RF_D3[4]
RF_D3o[5] << Steering_logic:SL.RF_D3[5]
RF_D3o[6] << Steering_logic:SL.RF_D3[6]
RF_D3o[7] << Steering_logic:SL.RF_D3[7]
RF_D3o[8] << Steering_logic:SL.RF_D3[8]
RF_D3o[9] << Steering_logic:SL.RF_D3[9]
RF_D3o[10] << Steering_logic:SL.RF_D3[10]
RF_D3o[11] << Steering_logic:SL.RF_D3[11]
RF_D3o[12] << Steering_logic:SL.RF_D3[12]
RF_D3o[13] << Steering_logic:SL.RF_D3[13]
RF_D3o[14] << Steering_logic:SL.RF_D3[14]
RF_D3o[15] << Steering_logic:SL.RF_D3[15]
T1o[0] << pipo_register:T1.dout[0]
T1o[1] << pipo_register:T1.dout[1]
T1o[2] << pipo_register:T1.dout[2]
T1o[3] << pipo_register:T1.dout[3]
T1o[4] << pipo_register:T1.dout[4]
T1o[5] << pipo_register:T1.dout[5]
T1o[6] << pipo_register:T1.dout[6]
T1o[7] << pipo_register:T1.dout[7]
T1o[8] << pipo_register:T1.dout[8]
T1o[9] << pipo_register:T1.dout[9]
T1o[10] << pipo_register:T1.dout[10]
T1o[11] << pipo_register:T1.dout[11]
T1o[12] << pipo_register:T1.dout[12]
T1o[13] << pipo_register:T1.dout[13]
T1o[14] << pipo_register:T1.dout[14]
T1o[15] << pipo_register:T1.dout[15]
T1w[0] << Steering_logic:SL.T1_Data_Write[0]
T1w[1] << Steering_logic:SL.T1_Data_Write[1]
T1w[2] << Steering_logic:SL.T1_Data_Write[2]
T1w[3] << Steering_logic:SL.T1_Data_Write[3]
T1w[4] << Steering_logic:SL.T1_Data_Write[4]
T1w[5] << Steering_logic:SL.T1_Data_Write[5]
T1w[6] << Steering_logic:SL.T1_Data_Write[6]
T1w[7] << Steering_logic:SL.T1_Data_Write[7]
T1w[8] << Steering_logic:SL.T1_Data_Write[8]
T1w[9] << Steering_logic:SL.T1_Data_Write[9]
T1w[10] << Steering_logic:SL.T1_Data_Write[10]
T1w[11] << Steering_logic:SL.T1_Data_Write[11]
T1w[12] << Steering_logic:SL.T1_Data_Write[12]
T1w[13] << Steering_logic:SL.T1_Data_Write[13]
T1w[14] << Steering_logic:SL.T1_Data_Write[14]
T1w[15] << Steering_logic:SL.T1_Data_Write[15]
T2o[0] << pipo_register:T2.dout[0]
T2o[1] << pipo_register:T2.dout[1]
T2o[2] << pipo_register:T2.dout[2]
T2o[3] << pipo_register:T2.dout[3]
T2o[4] << pipo_register:T2.dout[4]
T2o[5] << pipo_register:T2.dout[5]
T2o[6] << pipo_register:T2.dout[6]
T2o[7] << pipo_register:T2.dout[7]
T2o[8] << pipo_register:T2.dout[8]
T2o[9] << pipo_register:T2.dout[9]
T2o[10] << pipo_register:T2.dout[10]
T2o[11] << pipo_register:T2.dout[11]
T2o[12] << pipo_register:T2.dout[12]
T2o[13] << pipo_register:T2.dout[13]
T2o[14] << pipo_register:T2.dout[14]
T2o[15] << pipo_register:T2.dout[15]
T2w[0] << Steering_logic:SL.T2_Data_Write[0]
T2w[1] << Steering_logic:SL.T2_Data_Write[1]
T2w[2] << Steering_logic:SL.T2_Data_Write[2]
T2w[3] << Steering_logic:SL.T2_Data_Write[3]
T2w[4] << Steering_logic:SL.T2_Data_Write[4]
T2w[5] << Steering_logic:SL.T2_Data_Write[5]
T2w[6] << Steering_logic:SL.T2_Data_Write[6]
T2w[7] << Steering_logic:SL.T2_Data_Write[7]
T2w[8] << Steering_logic:SL.T2_Data_Write[8]
T2w[9] << Steering_logic:SL.T2_Data_Write[9]
T2w[10] << Steering_logic:SL.T2_Data_Write[10]
T2w[11] << Steering_logic:SL.T2_Data_Write[11]
T2w[12] << Steering_logic:SL.T2_Data_Write[12]
T2w[13] << Steering_logic:SL.T2_Data_Write[13]
T2w[14] << Steering_logic:SL.T2_Data_Write[14]
T2w[15] << Steering_logic:SL.T2_Data_Write[15]
T1e << Steering_logic:SL.T1_en
T2e << Steering_logic:SL.T2_en
RFe << Steering_logic:SL.RF_en
reg0[0] << register_file:RF.reg0[0]
reg0[1] << register_file:RF.reg0[1]
reg0[2] << register_file:RF.reg0[2]
reg0[3] << register_file:RF.reg0[3]
reg0[4] << register_file:RF.reg0[4]
reg0[5] << register_file:RF.reg0[5]
reg0[6] << register_file:RF.reg0[6]
reg0[7] << register_file:RF.reg0[7]
reg0[8] << register_file:RF.reg0[8]
reg0[9] << register_file:RF.reg0[9]
reg0[10] << register_file:RF.reg0[10]
reg0[11] << register_file:RF.reg0[11]
reg0[12] << register_file:RF.reg0[12]
reg0[13] << register_file:RF.reg0[13]
reg0[14] << register_file:RF.reg0[14]
reg0[15] << register_file:RF.reg0[15]
reg1[0] << register_file:RF.reg1[0]
reg1[1] << register_file:RF.reg1[1]
reg1[2] << register_file:RF.reg1[2]
reg1[3] << register_file:RF.reg1[3]
reg1[4] << register_file:RF.reg1[4]
reg1[5] << register_file:RF.reg1[5]
reg1[6] << register_file:RF.reg1[6]
reg1[7] << register_file:RF.reg1[7]
reg1[8] << register_file:RF.reg1[8]
reg1[9] << register_file:RF.reg1[9]
reg1[10] << register_file:RF.reg1[10]
reg1[11] << register_file:RF.reg1[11]
reg1[12] << register_file:RF.reg1[12]
reg1[13] << register_file:RF.reg1[13]
reg1[14] << register_file:RF.reg1[14]
reg1[15] << register_file:RF.reg1[15]
reg2[0] << register_file:RF.reg2[0]
reg2[1] << register_file:RF.reg2[1]
reg2[2] << register_file:RF.reg2[2]
reg2[3] << register_file:RF.reg2[3]
reg2[4] << register_file:RF.reg2[4]
reg2[5] << register_file:RF.reg2[5]
reg2[6] << register_file:RF.reg2[6]
reg2[7] << register_file:RF.reg2[7]
reg2[8] << register_file:RF.reg2[8]
reg2[9] << register_file:RF.reg2[9]
reg2[10] << register_file:RF.reg2[10]
reg2[11] << register_file:RF.reg2[11]
reg2[12] << register_file:RF.reg2[12]
reg2[13] << register_file:RF.reg2[13]
reg2[14] << register_file:RF.reg2[14]
reg2[15] << register_file:RF.reg2[15]


|CPU|pipo_register:T1
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|pipo_register:T1|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T1|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|pipo_register:T2|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:T2|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|pipo_register:PC|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:PC|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|pipo_register:IR|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|pipo_register:IR|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SE_6_To_16:SE6to16
a[0] => b[0].DATAIN
a[1] => b[1].DATAIN
a[2] => b[2].DATAIN
a[3] => b[3].DATAIN
a[4] => b[4].DATAIN
a[5] => b[15].DATAIN
a[5] => b[5].DATAIN
a[5] => b[6].DATAIN
a[5] => b[7].DATAIN
a[5] => b[8].DATAIN
a[5] => b[9].DATAIN
a[5] => b[10].DATAIN
a[5] => b[11].DATAIN
a[5] => b[12].DATAIN
a[5] => b[13].DATAIN
a[5] => b[14].DATAIN
b[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
b[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
b[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
b[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
b[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
b[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[6] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[7] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[8] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[9] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[10] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[11] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[12] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[13] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[14] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[15] <= a[5].DB_MAX_OUTPUT_PORT_TYPE


|CPU|SE_9_To_16:SE9to16
a[0] => b[0].DATAIN
a[1] => b[1].DATAIN
a[2] => b[2].DATAIN
a[3] => b[3].DATAIN
a[4] => b[4].DATAIN
a[5] => b[5].DATAIN
a[6] => b[6].DATAIN
a[7] => b[7].DATAIN
a[8] => b[15].DATAIN
a[8] => b[8].DATAIN
a[8] => b[9].DATAIN
a[8] => b[10].DATAIN
a[8] => b[11].DATAIN
a[8] => b[12].DATAIN
a[8] => b[13].DATAIN
a[8] => b[14].DATAIN
b[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
b[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
b[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
b[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
b[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
b[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
b[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
b[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[9] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[10] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[11] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[12] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[13] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[14] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[15] <= a[8].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Eight_Bit_Left_Shifter:s8
a[0] => b[8].DATAIN
a[1] => b[9].DATAIN
a[2] => b[10].DATAIN
a[3] => b[11].DATAIN
a[4] => b[12].DATAIN
a[5] => b[13].DATAIN
a[6] => b[14].DATAIN
a[7] => b[15].DATAIN
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
b[0] <= <GND>
b[1] <= <GND>
b[2] <= <GND>
b[3] <= <GND>
b[4] <= <GND>
b[5] <= <GND>
b[6] <= <GND>
b[7] <= <GND>
b[8] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
b[9] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
b[10] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
b[11] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
b[12] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
b[13] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[14] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
b[15] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF
a1[0] => mux_8x1_16bit:mux1.S[0]
a1[1] => mux_8x1_16bit:mux1.S[1]
a1[2] => mux_8x1_16bit:mux1.S[2]
a2[0] => mux_8x1_16bit:mux2.S[0]
a2[1] => mux_8x1_16bit:mux2.S[1]
a2[2] => mux_8x1_16bit:mux2.S[2]
a3[0] => demux_8x1_16bit:demux3.S[0]
a3[0] => demux_8x1_1bit:demux4.S[0]
a3[1] => demux_8x1_16bit:demux3.S[1]
a3[1] => demux_8x1_1bit:demux4.S[1]
a3[2] => demux_8x1_16bit:demux3.S[2]
a3[2] => demux_8x1_1bit:demux4.S[2]
d3[0] => demux_8x1_16bit:demux3.I[0]
d3[1] => demux_8x1_16bit:demux3.I[1]
d3[2] => demux_8x1_16bit:demux3.I[2]
d3[3] => demux_8x1_16bit:demux3.I[3]
d3[4] => demux_8x1_16bit:demux3.I[4]
d3[5] => demux_8x1_16bit:demux3.I[5]
d3[6] => demux_8x1_16bit:demux3.I[6]
d3[7] => demux_8x1_16bit:demux3.I[7]
d3[8] => demux_8x1_16bit:demux3.I[8]
d3[9] => demux_8x1_16bit:demux3.I[9]
d3[10] => demux_8x1_16bit:demux3.I[10]
d3[11] => demux_8x1_16bit:demux3.I[11]
d3[12] => demux_8x1_16bit:demux3.I[12]
d3[13] => demux_8x1_16bit:demux3.I[13]
d3[14] => demux_8x1_16bit:demux3.I[14]
d3[15] => demux_8x1_16bit:demux3.I[15]
rst => pipo_register:gen_reg:7:regi.rst
rst => pipo_register:gen_reg:6:regi.rst
rst => pipo_register:gen_reg:5:regi.rst
rst => pipo_register:gen_reg:4:regi.rst
rst => pipo_register:gen_reg:3:regi.rst
rst => pipo_register:gen_reg:2:regi.rst
rst => pipo_register:gen_reg:1:regi.rst
rst => pipo_register:gen_reg:0:regi.rst
clk => pipo_register:gen_reg:7:regi.clk
clk => pipo_register:gen_reg:6:regi.clk
clk => pipo_register:gen_reg:5:regi.clk
clk => pipo_register:gen_reg:4:regi.clk
clk => pipo_register:gen_reg:3:regi.clk
clk => pipo_register:gen_reg:2:regi.clk
clk => pipo_register:gen_reg:1:regi.clk
clk => pipo_register:gen_reg:0:regi.clk
en => demux_8x1_1bit:demux4.I
d1[0] <= mux_8x1_16bit:mux1.Y[0]
d1[1] <= mux_8x1_16bit:mux1.Y[1]
d1[2] <= mux_8x1_16bit:mux1.Y[2]
d1[3] <= mux_8x1_16bit:mux1.Y[3]
d1[4] <= mux_8x1_16bit:mux1.Y[4]
d1[5] <= mux_8x1_16bit:mux1.Y[5]
d1[6] <= mux_8x1_16bit:mux1.Y[6]
d1[7] <= mux_8x1_16bit:mux1.Y[7]
d1[8] <= mux_8x1_16bit:mux1.Y[8]
d1[9] <= mux_8x1_16bit:mux1.Y[9]
d1[10] <= mux_8x1_16bit:mux1.Y[10]
d1[11] <= mux_8x1_16bit:mux1.Y[11]
d1[12] <= mux_8x1_16bit:mux1.Y[12]
d1[13] <= mux_8x1_16bit:mux1.Y[13]
d1[14] <= mux_8x1_16bit:mux1.Y[14]
d1[15] <= mux_8x1_16bit:mux1.Y[15]
d2[0] <= mux_8x1_16bit:mux2.Y[0]
d2[1] <= mux_8x1_16bit:mux2.Y[1]
d2[2] <= mux_8x1_16bit:mux2.Y[2]
d2[3] <= mux_8x1_16bit:mux2.Y[3]
d2[4] <= mux_8x1_16bit:mux2.Y[4]
d2[5] <= mux_8x1_16bit:mux2.Y[5]
d2[6] <= mux_8x1_16bit:mux2.Y[6]
d2[7] <= mux_8x1_16bit:mux2.Y[7]
d2[8] <= mux_8x1_16bit:mux2.Y[8]
d2[9] <= mux_8x1_16bit:mux2.Y[9]
d2[10] <= mux_8x1_16bit:mux2.Y[10]
d2[11] <= mux_8x1_16bit:mux2.Y[11]
d2[12] <= mux_8x1_16bit:mux2.Y[12]
d2[13] <= mux_8x1_16bit:mux2.Y[13]
d2[14] <= mux_8x1_16bit:mux2.Y[14]
d2[15] <= mux_8x1_16bit:mux2.Y[15]
reg0[0] <= pipo_register:gen_reg:0:regi.dout[0]
reg0[1] <= pipo_register:gen_reg:0:regi.dout[1]
reg0[2] <= pipo_register:gen_reg:0:regi.dout[2]
reg0[3] <= pipo_register:gen_reg:0:regi.dout[3]
reg0[4] <= pipo_register:gen_reg:0:regi.dout[4]
reg0[5] <= pipo_register:gen_reg:0:regi.dout[5]
reg0[6] <= pipo_register:gen_reg:0:regi.dout[6]
reg0[7] <= pipo_register:gen_reg:0:regi.dout[7]
reg0[8] <= pipo_register:gen_reg:0:regi.dout[8]
reg0[9] <= pipo_register:gen_reg:0:regi.dout[9]
reg0[10] <= pipo_register:gen_reg:0:regi.dout[10]
reg0[11] <= pipo_register:gen_reg:0:regi.dout[11]
reg0[12] <= pipo_register:gen_reg:0:regi.dout[12]
reg0[13] <= pipo_register:gen_reg:0:regi.dout[13]
reg0[14] <= pipo_register:gen_reg:0:regi.dout[14]
reg0[15] <= pipo_register:gen_reg:0:regi.dout[15]
reg1[0] <= pipo_register:gen_reg:1:regi.dout[0]
reg1[1] <= pipo_register:gen_reg:1:regi.dout[1]
reg1[2] <= pipo_register:gen_reg:1:regi.dout[2]
reg1[3] <= pipo_register:gen_reg:1:regi.dout[3]
reg1[4] <= pipo_register:gen_reg:1:regi.dout[4]
reg1[5] <= pipo_register:gen_reg:1:regi.dout[5]
reg1[6] <= pipo_register:gen_reg:1:regi.dout[6]
reg1[7] <= pipo_register:gen_reg:1:regi.dout[7]
reg1[8] <= pipo_register:gen_reg:1:regi.dout[8]
reg1[9] <= pipo_register:gen_reg:1:regi.dout[9]
reg1[10] <= pipo_register:gen_reg:1:regi.dout[10]
reg1[11] <= pipo_register:gen_reg:1:regi.dout[11]
reg1[12] <= pipo_register:gen_reg:1:regi.dout[12]
reg1[13] <= pipo_register:gen_reg:1:regi.dout[13]
reg1[14] <= pipo_register:gen_reg:1:regi.dout[14]
reg1[15] <= pipo_register:gen_reg:1:regi.dout[15]
reg2[0] <= pipo_register:gen_reg:2:regi.dout[0]
reg2[1] <= pipo_register:gen_reg:2:regi.dout[1]
reg2[2] <= pipo_register:gen_reg:2:regi.dout[2]
reg2[3] <= pipo_register:gen_reg:2:regi.dout[3]
reg2[4] <= pipo_register:gen_reg:2:regi.dout[4]
reg2[5] <= pipo_register:gen_reg:2:regi.dout[5]
reg2[6] <= pipo_register:gen_reg:2:regi.dout[6]
reg2[7] <= pipo_register:gen_reg:2:regi.dout[7]
reg2[8] <= pipo_register:gen_reg:2:regi.dout[8]
reg2[9] <= pipo_register:gen_reg:2:regi.dout[9]
reg2[10] <= pipo_register:gen_reg:2:regi.dout[10]
reg2[11] <= pipo_register:gen_reg:2:regi.dout[11]
reg2[12] <= pipo_register:gen_reg:2:regi.dout[12]
reg2[13] <= pipo_register:gen_reg:2:regi.dout[13]
reg2[14] <= pipo_register:gen_reg:2:regi.dout[14]
reg2[15] <= pipo_register:gen_reg:2:regi.dout[15]


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:7:regi|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:6:regi|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:5:regi|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:4:regi|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:3:regi|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:2:regi|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:1:regi|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi
din[0] => mux_2x1:gen_mux:0:muxi.I1
din[1] => mux_2x1:gen_mux:1:muxi.I1
din[2] => mux_2x1:gen_mux:2:muxi.I1
din[3] => mux_2x1:gen_mux:3:muxi.I1
din[4] => mux_2x1:gen_mux:4:muxi.I1
din[5] => mux_2x1:gen_mux:5:muxi.I1
din[6] => mux_2x1:gen_mux:6:muxi.I1
din[7] => mux_2x1:gen_mux:7:muxi.I1
din[8] => mux_2x1:gen_mux:8:muxi.I1
din[9] => mux_2x1:gen_mux:9:muxi.I1
din[10] => mux_2x1:gen_mux:10:muxi.I1
din[11] => mux_2x1:gen_mux:11:muxi.I1
din[12] => mux_2x1:gen_mux:12:muxi.I1
din[13] => mux_2x1:gen_mux:13:muxi.I1
din[14] => mux_2x1:gen_mux:14:muxi.I1
din[15] => mux_2x1:gen_mux:15:muxi.I1
en => mux_2x1:gen_mux:15:muxi.S
en => mux_2x1:gen_mux:14:muxi.S
en => mux_2x1:gen_mux:13:muxi.S
en => mux_2x1:gen_mux:12:muxi.S
en => mux_2x1:gen_mux:11:muxi.S
en => mux_2x1:gen_mux:10:muxi.S
en => mux_2x1:gen_mux:9:muxi.S
en => mux_2x1:gen_mux:8:muxi.S
en => mux_2x1:gen_mux:7:muxi.S
en => mux_2x1:gen_mux:6:muxi.S
en => mux_2x1:gen_mux:5:muxi.S
en => mux_2x1:gen_mux:4:muxi.S
en => mux_2x1:gen_mux:3:muxi.S
en => mux_2x1:gen_mux:2:muxi.S
en => mux_2x1:gen_mux:1:muxi.S
en => mux_2x1:gen_mux:0:muxi.S
rst => d_ff:gen_dff:15:dffi.rst
rst => d_ff:gen_dff:14:dffi.rst
rst => d_ff:gen_dff:13:dffi.rst
rst => d_ff:gen_dff:12:dffi.rst
rst => d_ff:gen_dff:11:dffi.rst
rst => d_ff:gen_dff:10:dffi.rst
rst => d_ff:gen_dff:9:dffi.rst
rst => d_ff:gen_dff:8:dffi.rst
rst => d_ff:gen_dff:7:dffi.rst
rst => d_ff:gen_dff:6:dffi.rst
rst => d_ff:gen_dff:5:dffi.rst
rst => d_ff:gen_dff:4:dffi.rst
rst => d_ff:gen_dff:3:dffi.rst
rst => d_ff:gen_dff:2:dffi.rst
rst => d_ff:gen_dff:1:dffi.rst
rst => d_ff:gen_dff:0:dffi.rst
clk => d_ff:gen_dff:15:dffi.clk
clk => d_ff:gen_dff:14:dffi.clk
clk => d_ff:gen_dff:13:dffi.clk
clk => d_ff:gen_dff:12:dffi.clk
clk => d_ff:gen_dff:11:dffi.clk
clk => d_ff:gen_dff:10:dffi.clk
clk => d_ff:gen_dff:9:dffi.clk
clk => d_ff:gen_dff:8:dffi.clk
clk => d_ff:gen_dff:7:dffi.clk
clk => d_ff:gen_dff:6:dffi.clk
clk => d_ff:gen_dff:5:dffi.clk
clk => d_ff:gen_dff:4:dffi.clk
clk => d_ff:gen_dff:3:dffi.clk
clk => d_ff:gen_dff:2:dffi.clk
clk => d_ff:gen_dff:1:dffi.clk
clk => d_ff:gen_dff:0:dffi.clk
dout[0] <= d_ff:gen_dff:0:dffi.q
dout[1] <= d_ff:gen_dff:1:dffi.q
dout[2] <= d_ff:gen_dff:2:dffi.q
dout[3] <= d_ff:gen_dff:3:dffi.q
dout[4] <= d_ff:gen_dff:4:dffi.q
dout[5] <= d_ff:gen_dff:5:dffi.q
dout[6] <= d_ff:gen_dff:6:dffi.q
dout[7] <= d_ff:gen_dff:7:dffi.q
dout[8] <= d_ff:gen_dff:8:dffi.q
dout[9] <= d_ff:gen_dff:9:dffi.q
dout[10] <= d_ff:gen_dff:10:dffi.q
dout[11] <= d_ff:gen_dff:11:dffi.q
dout[12] <= d_ff:gen_dff:12:dffi.q
dout[13] <= d_ff:gen_dff:13:dffi.q
dout[14] <= d_ff:gen_dff:14:dffi.q
dout[15] <= d_ff:gen_dff:15:dffi.q


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:15:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:14:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:13:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:12:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:11:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:10:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:9:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:8:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:7:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:6:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:5:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:4:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:3:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:2:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:1:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|d_ff:\gen_dff:0:dffi
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:15:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:14:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:13:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:12:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:11:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:10:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:9:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:8:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:7:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:6:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:5:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:4:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:3:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:2:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:1:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|pipo_register:\gen_reg:0:regi|mux_2x1:\gen_mux:0:muxi
I1 => Y.DATAA
I0 => Y.DATAB
S => Y.OUTPUTSELECT
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|mux_8x1_16bit:mux1
I7[0] => Mux15.IN0
I7[1] => Mux14.IN0
I7[2] => Mux13.IN0
I7[3] => Mux12.IN0
I7[4] => Mux11.IN0
I7[5] => Mux10.IN0
I7[6] => Mux9.IN0
I7[7] => Mux8.IN0
I7[8] => Mux7.IN0
I7[9] => Mux6.IN0
I7[10] => Mux5.IN0
I7[11] => Mux4.IN0
I7[12] => Mux3.IN0
I7[13] => Mux2.IN0
I7[14] => Mux1.IN0
I7[15] => Mux0.IN0
I6[0] => Mux15.IN1
I6[1] => Mux14.IN1
I6[2] => Mux13.IN1
I6[3] => Mux12.IN1
I6[4] => Mux11.IN1
I6[5] => Mux10.IN1
I6[6] => Mux9.IN1
I6[7] => Mux8.IN1
I6[8] => Mux7.IN1
I6[9] => Mux6.IN1
I6[10] => Mux5.IN1
I6[11] => Mux4.IN1
I6[12] => Mux3.IN1
I6[13] => Mux2.IN1
I6[14] => Mux1.IN1
I6[15] => Mux0.IN1
I5[0] => Mux15.IN2
I5[1] => Mux14.IN2
I5[2] => Mux13.IN2
I5[3] => Mux12.IN2
I5[4] => Mux11.IN2
I5[5] => Mux10.IN2
I5[6] => Mux9.IN2
I5[7] => Mux8.IN2
I5[8] => Mux7.IN2
I5[9] => Mux6.IN2
I5[10] => Mux5.IN2
I5[11] => Mux4.IN2
I5[12] => Mux3.IN2
I5[13] => Mux2.IN2
I5[14] => Mux1.IN2
I5[15] => Mux0.IN2
I4[0] => Mux15.IN3
I4[1] => Mux14.IN3
I4[2] => Mux13.IN3
I4[3] => Mux12.IN3
I4[4] => Mux11.IN3
I4[5] => Mux10.IN3
I4[6] => Mux9.IN3
I4[7] => Mux8.IN3
I4[8] => Mux7.IN3
I4[9] => Mux6.IN3
I4[10] => Mux5.IN3
I4[11] => Mux4.IN3
I4[12] => Mux3.IN3
I4[13] => Mux2.IN3
I4[14] => Mux1.IN3
I4[15] => Mux0.IN3
I3[0] => Mux15.IN4
I3[1] => Mux14.IN4
I3[2] => Mux13.IN4
I3[3] => Mux12.IN4
I3[4] => Mux11.IN4
I3[5] => Mux10.IN4
I3[6] => Mux9.IN4
I3[7] => Mux8.IN4
I3[8] => Mux7.IN4
I3[9] => Mux6.IN4
I3[10] => Mux5.IN4
I3[11] => Mux4.IN4
I3[12] => Mux3.IN4
I3[13] => Mux2.IN4
I3[14] => Mux1.IN4
I3[15] => Mux0.IN4
I2[0] => Mux15.IN5
I2[1] => Mux14.IN5
I2[2] => Mux13.IN5
I2[3] => Mux12.IN5
I2[4] => Mux11.IN5
I2[5] => Mux10.IN5
I2[6] => Mux9.IN5
I2[7] => Mux8.IN5
I2[8] => Mux7.IN5
I2[9] => Mux6.IN5
I2[10] => Mux5.IN5
I2[11] => Mux4.IN5
I2[12] => Mux3.IN5
I2[13] => Mux2.IN5
I2[14] => Mux1.IN5
I2[15] => Mux0.IN5
I1[0] => Mux15.IN6
I1[1] => Mux14.IN6
I1[2] => Mux13.IN6
I1[3] => Mux12.IN6
I1[4] => Mux11.IN6
I1[5] => Mux10.IN6
I1[6] => Mux9.IN6
I1[7] => Mux8.IN6
I1[8] => Mux7.IN6
I1[9] => Mux6.IN6
I1[10] => Mux5.IN6
I1[11] => Mux4.IN6
I1[12] => Mux3.IN6
I1[13] => Mux2.IN6
I1[14] => Mux1.IN6
I1[15] => Mux0.IN6
I0[0] => Mux15.IN7
I0[1] => Mux14.IN7
I0[2] => Mux13.IN7
I0[3] => Mux12.IN7
I0[4] => Mux11.IN7
I0[5] => Mux10.IN7
I0[6] => Mux9.IN7
I0[7] => Mux8.IN7
I0[8] => Mux7.IN7
I0[9] => Mux6.IN7
I0[10] => Mux5.IN7
I0[11] => Mux4.IN7
I0[12] => Mux3.IN7
I0[13] => Mux2.IN7
I0[14] => Mux1.IN7
I0[15] => Mux0.IN7
S[0] => Mux0.IN10
S[0] => Mux1.IN10
S[0] => Mux2.IN10
S[0] => Mux3.IN10
S[0] => Mux4.IN10
S[0] => Mux5.IN10
S[0] => Mux6.IN10
S[0] => Mux7.IN10
S[0] => Mux8.IN10
S[0] => Mux9.IN10
S[0] => Mux10.IN10
S[0] => Mux11.IN10
S[0] => Mux12.IN10
S[0] => Mux13.IN10
S[0] => Mux14.IN10
S[0] => Mux15.IN10
S[1] => Mux0.IN9
S[1] => Mux1.IN9
S[1] => Mux2.IN9
S[1] => Mux3.IN9
S[1] => Mux4.IN9
S[1] => Mux5.IN9
S[1] => Mux6.IN9
S[1] => Mux7.IN9
S[1] => Mux8.IN9
S[1] => Mux9.IN9
S[1] => Mux10.IN9
S[1] => Mux11.IN9
S[1] => Mux12.IN9
S[1] => Mux13.IN9
S[1] => Mux14.IN9
S[1] => Mux15.IN9
S[2] => Mux0.IN8
S[2] => Mux1.IN8
S[2] => Mux2.IN8
S[2] => Mux3.IN8
S[2] => Mux4.IN8
S[2] => Mux5.IN8
S[2] => Mux6.IN8
S[2] => Mux7.IN8
S[2] => Mux8.IN8
S[2] => Mux9.IN8
S[2] => Mux10.IN8
S[2] => Mux11.IN8
S[2] => Mux12.IN8
S[2] => Mux13.IN8
S[2] => Mux14.IN8
S[2] => Mux15.IN8
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|mux_8x1_16bit:mux2
I7[0] => Mux15.IN0
I7[1] => Mux14.IN0
I7[2] => Mux13.IN0
I7[3] => Mux12.IN0
I7[4] => Mux11.IN0
I7[5] => Mux10.IN0
I7[6] => Mux9.IN0
I7[7] => Mux8.IN0
I7[8] => Mux7.IN0
I7[9] => Mux6.IN0
I7[10] => Mux5.IN0
I7[11] => Mux4.IN0
I7[12] => Mux3.IN0
I7[13] => Mux2.IN0
I7[14] => Mux1.IN0
I7[15] => Mux0.IN0
I6[0] => Mux15.IN1
I6[1] => Mux14.IN1
I6[2] => Mux13.IN1
I6[3] => Mux12.IN1
I6[4] => Mux11.IN1
I6[5] => Mux10.IN1
I6[6] => Mux9.IN1
I6[7] => Mux8.IN1
I6[8] => Mux7.IN1
I6[9] => Mux6.IN1
I6[10] => Mux5.IN1
I6[11] => Mux4.IN1
I6[12] => Mux3.IN1
I6[13] => Mux2.IN1
I6[14] => Mux1.IN1
I6[15] => Mux0.IN1
I5[0] => Mux15.IN2
I5[1] => Mux14.IN2
I5[2] => Mux13.IN2
I5[3] => Mux12.IN2
I5[4] => Mux11.IN2
I5[5] => Mux10.IN2
I5[6] => Mux9.IN2
I5[7] => Mux8.IN2
I5[8] => Mux7.IN2
I5[9] => Mux6.IN2
I5[10] => Mux5.IN2
I5[11] => Mux4.IN2
I5[12] => Mux3.IN2
I5[13] => Mux2.IN2
I5[14] => Mux1.IN2
I5[15] => Mux0.IN2
I4[0] => Mux15.IN3
I4[1] => Mux14.IN3
I4[2] => Mux13.IN3
I4[3] => Mux12.IN3
I4[4] => Mux11.IN3
I4[5] => Mux10.IN3
I4[6] => Mux9.IN3
I4[7] => Mux8.IN3
I4[8] => Mux7.IN3
I4[9] => Mux6.IN3
I4[10] => Mux5.IN3
I4[11] => Mux4.IN3
I4[12] => Mux3.IN3
I4[13] => Mux2.IN3
I4[14] => Mux1.IN3
I4[15] => Mux0.IN3
I3[0] => Mux15.IN4
I3[1] => Mux14.IN4
I3[2] => Mux13.IN4
I3[3] => Mux12.IN4
I3[4] => Mux11.IN4
I3[5] => Mux10.IN4
I3[6] => Mux9.IN4
I3[7] => Mux8.IN4
I3[8] => Mux7.IN4
I3[9] => Mux6.IN4
I3[10] => Mux5.IN4
I3[11] => Mux4.IN4
I3[12] => Mux3.IN4
I3[13] => Mux2.IN4
I3[14] => Mux1.IN4
I3[15] => Mux0.IN4
I2[0] => Mux15.IN5
I2[1] => Mux14.IN5
I2[2] => Mux13.IN5
I2[3] => Mux12.IN5
I2[4] => Mux11.IN5
I2[5] => Mux10.IN5
I2[6] => Mux9.IN5
I2[7] => Mux8.IN5
I2[8] => Mux7.IN5
I2[9] => Mux6.IN5
I2[10] => Mux5.IN5
I2[11] => Mux4.IN5
I2[12] => Mux3.IN5
I2[13] => Mux2.IN5
I2[14] => Mux1.IN5
I2[15] => Mux0.IN5
I1[0] => Mux15.IN6
I1[1] => Mux14.IN6
I1[2] => Mux13.IN6
I1[3] => Mux12.IN6
I1[4] => Mux11.IN6
I1[5] => Mux10.IN6
I1[6] => Mux9.IN6
I1[7] => Mux8.IN6
I1[8] => Mux7.IN6
I1[9] => Mux6.IN6
I1[10] => Mux5.IN6
I1[11] => Mux4.IN6
I1[12] => Mux3.IN6
I1[13] => Mux2.IN6
I1[14] => Mux1.IN6
I1[15] => Mux0.IN6
I0[0] => Mux15.IN7
I0[1] => Mux14.IN7
I0[2] => Mux13.IN7
I0[3] => Mux12.IN7
I0[4] => Mux11.IN7
I0[5] => Mux10.IN7
I0[6] => Mux9.IN7
I0[7] => Mux8.IN7
I0[8] => Mux7.IN7
I0[9] => Mux6.IN7
I0[10] => Mux5.IN7
I0[11] => Mux4.IN7
I0[12] => Mux3.IN7
I0[13] => Mux2.IN7
I0[14] => Mux1.IN7
I0[15] => Mux0.IN7
S[0] => Mux0.IN10
S[0] => Mux1.IN10
S[0] => Mux2.IN10
S[0] => Mux3.IN10
S[0] => Mux4.IN10
S[0] => Mux5.IN10
S[0] => Mux6.IN10
S[0] => Mux7.IN10
S[0] => Mux8.IN10
S[0] => Mux9.IN10
S[0] => Mux10.IN10
S[0] => Mux11.IN10
S[0] => Mux12.IN10
S[0] => Mux13.IN10
S[0] => Mux14.IN10
S[0] => Mux15.IN10
S[1] => Mux0.IN9
S[1] => Mux1.IN9
S[1] => Mux2.IN9
S[1] => Mux3.IN9
S[1] => Mux4.IN9
S[1] => Mux5.IN9
S[1] => Mux6.IN9
S[1] => Mux7.IN9
S[1] => Mux8.IN9
S[1] => Mux9.IN9
S[1] => Mux10.IN9
S[1] => Mux11.IN9
S[1] => Mux12.IN9
S[1] => Mux13.IN9
S[1] => Mux14.IN9
S[1] => Mux15.IN9
S[2] => Mux0.IN8
S[2] => Mux1.IN8
S[2] => Mux2.IN8
S[2] => Mux3.IN8
S[2] => Mux4.IN8
S[2] => Mux5.IN8
S[2] => Mux6.IN8
S[2] => Mux7.IN8
S[2] => Mux8.IN8
S[2] => Mux9.IN8
S[2] => Mux10.IN8
S[2] => Mux11.IN8
S[2] => Mux12.IN8
S[2] => Mux13.IN8
S[2] => Mux14.IN8
S[2] => Mux15.IN8
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_file:RF|demux_8x1_16bit:demux3
Y7[0] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
Y7[1] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
Y7[2] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
Y7[3] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
Y7[4] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
Y7[5] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
Y7[6] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
Y7[7] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
Y7[8] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
Y7[9] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
Y7[10] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
Y7[11] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
Y7[12] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
Y7[13] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
Y7[14] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
Y7[15] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
Y6[0] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
Y6[1] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
Y6[2] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
Y6[3] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
Y6[4] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
Y6[5] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
Y6[6] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
Y6[7] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
Y6[8] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
Y6[9] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
Y6[10] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
Y6[11] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
Y6[12] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
Y6[13] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
Y6[14] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
Y6[15] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
Y5[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
Y5[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
Y5[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
Y5[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
Y5[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
Y5[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
Y5[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
Y5[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
Y5[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
Y5[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
Y5[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
Y5[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
Y5[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
Y5[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
Y5[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
Y5[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
Y4[0] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
Y4[1] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
Y4[2] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
Y4[3] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
Y4[4] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
Y4[5] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
Y4[6] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
Y4[7] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
Y4[8] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
Y4[9] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
Y4[10] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
Y4[11] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
Y4[12] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
Y4[13] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
Y4[14] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
Y4[15] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
Y3[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
Y3[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
Y3[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
Y3[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
Y3[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
Y3[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
Y3[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
Y3[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
Y3[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
Y3[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
Y3[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
Y3[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
Y3[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
Y3[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
Y3[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
Y3[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
Y2[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
Y2[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
Y2[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
Y2[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
Y2[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
Y2[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
Y2[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
Y2[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
Y2[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
Y2[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Y2[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Y2[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Y2[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Y2[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Y2[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Y2[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Y1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Y1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Y1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Y1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Y1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Y1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Y1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Y1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Y1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Y1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Y1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Y1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Y1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Y1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Y1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Y1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Y0[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y0[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y0[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y0[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y0[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y0[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y0[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y0[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y0[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y0[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y0[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y0[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y0[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y0[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y0[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y0[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[0] => Mux0.IN9
S[0] => Mux1.IN9
S[0] => Mux2.IN9
S[0] => Mux3.IN9
S[0] => Mux4.IN9
S[0] => Mux5.IN9
S[0] => Mux6.IN9
S[0] => Mux7.IN9
S[0] => Mux8.IN9
S[0] => Mux9.IN9
S[0] => Mux10.IN9
S[0] => Mux11.IN9
S[0] => Mux12.IN9
S[0] => Mux13.IN9
S[0] => Mux14.IN9
S[0] => Mux15.IN9
S[0] => Mux16.IN9
S[0] => Mux17.IN9
S[0] => Mux18.IN9
S[0] => Mux19.IN9
S[0] => Mux20.IN9
S[0] => Mux21.IN9
S[0] => Mux22.IN9
S[0] => Mux23.IN9
S[0] => Mux24.IN9
S[0] => Mux25.IN9
S[0] => Mux26.IN9
S[0] => Mux27.IN9
S[0] => Mux28.IN9
S[0] => Mux29.IN9
S[0] => Mux30.IN9
S[0] => Mux31.IN9
S[0] => Mux32.IN9
S[0] => Mux33.IN9
S[0] => Mux34.IN9
S[0] => Mux35.IN9
S[0] => Mux36.IN9
S[0] => Mux37.IN9
S[0] => Mux38.IN9
S[0] => Mux39.IN9
S[0] => Mux40.IN9
S[0] => Mux41.IN9
S[0] => Mux42.IN9
S[0] => Mux43.IN9
S[0] => Mux44.IN9
S[0] => Mux45.IN9
S[0] => Mux46.IN9
S[0] => Mux47.IN9
S[0] => Mux48.IN9
S[0] => Mux49.IN9
S[0] => Mux50.IN9
S[0] => Mux51.IN9
S[0] => Mux52.IN9
S[0] => Mux53.IN9
S[0] => Mux54.IN9
S[0] => Mux55.IN9
S[0] => Mux56.IN9
S[0] => Mux57.IN9
S[0] => Mux58.IN9
S[0] => Mux59.IN9
S[0] => Mux60.IN9
S[0] => Mux61.IN9
S[0] => Mux62.IN9
S[0] => Mux63.IN9
S[0] => Mux64.IN9
S[0] => Mux65.IN9
S[0] => Mux66.IN9
S[0] => Mux67.IN9
S[0] => Mux68.IN9
S[0] => Mux69.IN9
S[0] => Mux70.IN9
S[0] => Mux71.IN9
S[0] => Mux72.IN9
S[0] => Mux73.IN9
S[0] => Mux74.IN9
S[0] => Mux75.IN9
S[0] => Mux76.IN9
S[0] => Mux77.IN9
S[0] => Mux78.IN9
S[0] => Mux79.IN9
S[0] => Mux80.IN9
S[0] => Mux81.IN9
S[0] => Mux82.IN9
S[0] => Mux83.IN9
S[0] => Mux84.IN9
S[0] => Mux85.IN9
S[0] => Mux86.IN9
S[0] => Mux87.IN9
S[0] => Mux88.IN9
S[0] => Mux89.IN9
S[0] => Mux90.IN9
S[0] => Mux91.IN9
S[0] => Mux92.IN9
S[0] => Mux93.IN9
S[0] => Mux94.IN9
S[0] => Mux95.IN9
S[0] => Mux96.IN9
S[0] => Mux97.IN9
S[0] => Mux98.IN9
S[0] => Mux99.IN9
S[0] => Mux100.IN9
S[0] => Mux101.IN9
S[0] => Mux102.IN9
S[0] => Mux103.IN9
S[0] => Mux104.IN9
S[0] => Mux105.IN9
S[0] => Mux106.IN9
S[0] => Mux107.IN9
S[0] => Mux108.IN9
S[0] => Mux109.IN9
S[0] => Mux110.IN9
S[0] => Mux111.IN9
S[0] => Mux112.IN9
S[0] => Mux113.IN9
S[0] => Mux114.IN9
S[0] => Mux115.IN9
S[0] => Mux116.IN9
S[0] => Mux117.IN9
S[0] => Mux118.IN9
S[0] => Mux119.IN9
S[0] => Mux120.IN9
S[0] => Mux121.IN9
S[0] => Mux122.IN9
S[0] => Mux123.IN9
S[0] => Mux124.IN9
S[0] => Mux125.IN9
S[0] => Mux126.IN9
S[0] => Mux127.IN9
S[1] => Mux0.IN8
S[1] => Mux1.IN8
S[1] => Mux2.IN8
S[1] => Mux3.IN8
S[1] => Mux4.IN8
S[1] => Mux5.IN8
S[1] => Mux6.IN8
S[1] => Mux7.IN8
S[1] => Mux8.IN8
S[1] => Mux9.IN8
S[1] => Mux10.IN8
S[1] => Mux11.IN8
S[1] => Mux12.IN8
S[1] => Mux13.IN8
S[1] => Mux14.IN8
S[1] => Mux15.IN8
S[1] => Mux16.IN8
S[1] => Mux17.IN8
S[1] => Mux18.IN8
S[1] => Mux19.IN8
S[1] => Mux20.IN8
S[1] => Mux21.IN8
S[1] => Mux22.IN8
S[1] => Mux23.IN8
S[1] => Mux24.IN8
S[1] => Mux25.IN8
S[1] => Mux26.IN8
S[1] => Mux27.IN8
S[1] => Mux28.IN8
S[1] => Mux29.IN8
S[1] => Mux30.IN8
S[1] => Mux31.IN8
S[1] => Mux32.IN8
S[1] => Mux33.IN8
S[1] => Mux34.IN8
S[1] => Mux35.IN8
S[1] => Mux36.IN8
S[1] => Mux37.IN8
S[1] => Mux38.IN8
S[1] => Mux39.IN8
S[1] => Mux40.IN8
S[1] => Mux41.IN8
S[1] => Mux42.IN8
S[1] => Mux43.IN8
S[1] => Mux44.IN8
S[1] => Mux45.IN8
S[1] => Mux46.IN8
S[1] => Mux47.IN8
S[1] => Mux48.IN8
S[1] => Mux49.IN8
S[1] => Mux50.IN8
S[1] => Mux51.IN8
S[1] => Mux52.IN8
S[1] => Mux53.IN8
S[1] => Mux54.IN8
S[1] => Mux55.IN8
S[1] => Mux56.IN8
S[1] => Mux57.IN8
S[1] => Mux58.IN8
S[1] => Mux59.IN8
S[1] => Mux60.IN8
S[1] => Mux61.IN8
S[1] => Mux62.IN8
S[1] => Mux63.IN8
S[1] => Mux64.IN8
S[1] => Mux65.IN8
S[1] => Mux66.IN8
S[1] => Mux67.IN8
S[1] => Mux68.IN8
S[1] => Mux69.IN8
S[1] => Mux70.IN8
S[1] => Mux71.IN8
S[1] => Mux72.IN8
S[1] => Mux73.IN8
S[1] => Mux74.IN8
S[1] => Mux75.IN8
S[1] => Mux76.IN8
S[1] => Mux77.IN8
S[1] => Mux78.IN8
S[1] => Mux79.IN8
S[1] => Mux80.IN8
S[1] => Mux81.IN8
S[1] => Mux82.IN8
S[1] => Mux83.IN8
S[1] => Mux84.IN8
S[1] => Mux85.IN8
S[1] => Mux86.IN8
S[1] => Mux87.IN8
S[1] => Mux88.IN8
S[1] => Mux89.IN8
S[1] => Mux90.IN8
S[1] => Mux91.IN8
S[1] => Mux92.IN8
S[1] => Mux93.IN8
S[1] => Mux94.IN8
S[1] => Mux95.IN8
S[1] => Mux96.IN8
S[1] => Mux97.IN8
S[1] => Mux98.IN8
S[1] => Mux99.IN8
S[1] => Mux100.IN8
S[1] => Mux101.IN8
S[1] => Mux102.IN8
S[1] => Mux103.IN8
S[1] => Mux104.IN8
S[1] => Mux105.IN8
S[1] => Mux106.IN8
S[1] => Mux107.IN8
S[1] => Mux108.IN8
S[1] => Mux109.IN8
S[1] => Mux110.IN8
S[1] => Mux111.IN8
S[1] => Mux112.IN8
S[1] => Mux113.IN8
S[1] => Mux114.IN8
S[1] => Mux115.IN8
S[1] => Mux116.IN8
S[1] => Mux117.IN8
S[1] => Mux118.IN8
S[1] => Mux119.IN8
S[1] => Mux120.IN8
S[1] => Mux121.IN8
S[1] => Mux122.IN8
S[1] => Mux123.IN8
S[1] => Mux124.IN8
S[1] => Mux125.IN8
S[1] => Mux126.IN8
S[1] => Mux127.IN8
S[2] => Mux0.IN7
S[2] => Mux1.IN7
S[2] => Mux2.IN7
S[2] => Mux3.IN7
S[2] => Mux4.IN7
S[2] => Mux5.IN7
S[2] => Mux6.IN7
S[2] => Mux7.IN7
S[2] => Mux8.IN7
S[2] => Mux9.IN7
S[2] => Mux10.IN7
S[2] => Mux11.IN7
S[2] => Mux12.IN7
S[2] => Mux13.IN7
S[2] => Mux14.IN7
S[2] => Mux15.IN7
S[2] => Mux16.IN7
S[2] => Mux17.IN7
S[2] => Mux18.IN7
S[2] => Mux19.IN7
S[2] => Mux20.IN7
S[2] => Mux21.IN7
S[2] => Mux22.IN7
S[2] => Mux23.IN7
S[2] => Mux24.IN7
S[2] => Mux25.IN7
S[2] => Mux26.IN7
S[2] => Mux27.IN7
S[2] => Mux28.IN7
S[2] => Mux29.IN7
S[2] => Mux30.IN7
S[2] => Mux31.IN7
S[2] => Mux32.IN7
S[2] => Mux33.IN7
S[2] => Mux34.IN7
S[2] => Mux35.IN7
S[2] => Mux36.IN7
S[2] => Mux37.IN7
S[2] => Mux38.IN7
S[2] => Mux39.IN7
S[2] => Mux40.IN7
S[2] => Mux41.IN7
S[2] => Mux42.IN7
S[2] => Mux43.IN7
S[2] => Mux44.IN7
S[2] => Mux45.IN7
S[2] => Mux46.IN7
S[2] => Mux47.IN7
S[2] => Mux48.IN7
S[2] => Mux49.IN7
S[2] => Mux50.IN7
S[2] => Mux51.IN7
S[2] => Mux52.IN7
S[2] => Mux53.IN7
S[2] => Mux54.IN7
S[2] => Mux55.IN7
S[2] => Mux56.IN7
S[2] => Mux57.IN7
S[2] => Mux58.IN7
S[2] => Mux59.IN7
S[2] => Mux60.IN7
S[2] => Mux61.IN7
S[2] => Mux62.IN7
S[2] => Mux63.IN7
S[2] => Mux64.IN7
S[2] => Mux65.IN7
S[2] => Mux66.IN7
S[2] => Mux67.IN7
S[2] => Mux68.IN7
S[2] => Mux69.IN7
S[2] => Mux70.IN7
S[2] => Mux71.IN7
S[2] => Mux72.IN7
S[2] => Mux73.IN7
S[2] => Mux74.IN7
S[2] => Mux75.IN7
S[2] => Mux76.IN7
S[2] => Mux77.IN7
S[2] => Mux78.IN7
S[2] => Mux79.IN7
S[2] => Mux80.IN7
S[2] => Mux81.IN7
S[2] => Mux82.IN7
S[2] => Mux83.IN7
S[2] => Mux84.IN7
S[2] => Mux85.IN7
S[2] => Mux86.IN7
S[2] => Mux87.IN7
S[2] => Mux88.IN7
S[2] => Mux89.IN7
S[2] => Mux90.IN7
S[2] => Mux91.IN7
S[2] => Mux92.IN7
S[2] => Mux93.IN7
S[2] => Mux94.IN7
S[2] => Mux95.IN7
S[2] => Mux96.IN7
S[2] => Mux97.IN7
S[2] => Mux98.IN7
S[2] => Mux99.IN7
S[2] => Mux100.IN7
S[2] => Mux101.IN7
S[2] => Mux102.IN7
S[2] => Mux103.IN7
S[2] => Mux104.IN7
S[2] => Mux105.IN7
S[2] => Mux106.IN7
S[2] => Mux107.IN7
S[2] => Mux108.IN7
S[2] => Mux109.IN7
S[2] => Mux110.IN7
S[2] => Mux111.IN7
S[2] => Mux112.IN7
S[2] => Mux113.IN7
S[2] => Mux114.IN7
S[2] => Mux115.IN7
S[2] => Mux116.IN7
S[2] => Mux117.IN7
S[2] => Mux118.IN7
S[2] => Mux119.IN7
S[2] => Mux120.IN7
S[2] => Mux121.IN7
S[2] => Mux122.IN7
S[2] => Mux123.IN7
S[2] => Mux124.IN7
S[2] => Mux125.IN7
S[2] => Mux126.IN7
S[2] => Mux127.IN7
I[0] => Mux15.IN10
I[0] => Mux31.IN10
I[0] => Mux47.IN10
I[0] => Mux63.IN10
I[0] => Mux79.IN10
I[0] => Mux95.IN10
I[0] => Mux111.IN10
I[0] => Mux127.IN10
I[1] => Mux14.IN10
I[1] => Mux30.IN10
I[1] => Mux46.IN10
I[1] => Mux62.IN10
I[1] => Mux78.IN10
I[1] => Mux94.IN10
I[1] => Mux110.IN10
I[1] => Mux126.IN10
I[2] => Mux13.IN10
I[2] => Mux29.IN10
I[2] => Mux45.IN10
I[2] => Mux61.IN10
I[2] => Mux77.IN10
I[2] => Mux93.IN10
I[2] => Mux109.IN10
I[2] => Mux125.IN10
I[3] => Mux12.IN10
I[3] => Mux28.IN10
I[3] => Mux44.IN10
I[3] => Mux60.IN10
I[3] => Mux76.IN10
I[3] => Mux92.IN10
I[3] => Mux108.IN10
I[3] => Mux124.IN10
I[4] => Mux11.IN10
I[4] => Mux27.IN10
I[4] => Mux43.IN10
I[4] => Mux59.IN10
I[4] => Mux75.IN10
I[4] => Mux91.IN10
I[4] => Mux107.IN10
I[4] => Mux123.IN10
I[5] => Mux10.IN10
I[5] => Mux26.IN10
I[5] => Mux42.IN10
I[5] => Mux58.IN10
I[5] => Mux74.IN10
I[5] => Mux90.IN10
I[5] => Mux106.IN10
I[5] => Mux122.IN10
I[6] => Mux9.IN10
I[6] => Mux25.IN10
I[6] => Mux41.IN10
I[6] => Mux57.IN10
I[6] => Mux73.IN10
I[6] => Mux89.IN10
I[6] => Mux105.IN10
I[6] => Mux121.IN10
I[7] => Mux8.IN10
I[7] => Mux24.IN10
I[7] => Mux40.IN10
I[7] => Mux56.IN10
I[7] => Mux72.IN10
I[7] => Mux88.IN10
I[7] => Mux104.IN10
I[7] => Mux120.IN10
I[8] => Mux7.IN10
I[8] => Mux23.IN10
I[8] => Mux39.IN10
I[8] => Mux55.IN10
I[8] => Mux71.IN10
I[8] => Mux87.IN10
I[8] => Mux103.IN10
I[8] => Mux119.IN10
I[9] => Mux6.IN10
I[9] => Mux22.IN10
I[9] => Mux38.IN10
I[9] => Mux54.IN10
I[9] => Mux70.IN10
I[9] => Mux86.IN10
I[9] => Mux102.IN10
I[9] => Mux118.IN10
I[10] => Mux5.IN10
I[10] => Mux21.IN10
I[10] => Mux37.IN10
I[10] => Mux53.IN10
I[10] => Mux69.IN10
I[10] => Mux85.IN10
I[10] => Mux101.IN10
I[10] => Mux117.IN10
I[11] => Mux4.IN10
I[11] => Mux20.IN10
I[11] => Mux36.IN10
I[11] => Mux52.IN10
I[11] => Mux68.IN10
I[11] => Mux84.IN10
I[11] => Mux100.IN10
I[11] => Mux116.IN10
I[12] => Mux3.IN10
I[12] => Mux19.IN10
I[12] => Mux35.IN10
I[12] => Mux51.IN10
I[12] => Mux67.IN10
I[12] => Mux83.IN10
I[12] => Mux99.IN10
I[12] => Mux115.IN10
I[13] => Mux2.IN10
I[13] => Mux18.IN10
I[13] => Mux34.IN10
I[13] => Mux50.IN10
I[13] => Mux66.IN10
I[13] => Mux82.IN10
I[13] => Mux98.IN10
I[13] => Mux114.IN10
I[14] => Mux1.IN10
I[14] => Mux17.IN10
I[14] => Mux33.IN10
I[14] => Mux49.IN10
I[14] => Mux65.IN10
I[14] => Mux81.IN10
I[14] => Mux97.IN10
I[14] => Mux113.IN10
I[15] => Mux0.IN10
I[15] => Mux16.IN10
I[15] => Mux32.IN10
I[15] => Mux48.IN10
I[15] => Mux64.IN10
I[15] => Mux80.IN10
I[15] => Mux96.IN10
I[15] => Mux112.IN10


|CPU|register_file:RF|demux_8x1_1bit:demux4
Y7 <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y0 <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[0] => Mux0.IN9
S[0] => Mux1.IN9
S[0] => Mux2.IN9
S[0] => Mux3.IN9
S[0] => Mux4.IN9
S[0] => Mux5.IN9
S[0] => Mux6.IN9
S[0] => Mux7.IN9
S[1] => Mux0.IN8
S[1] => Mux1.IN8
S[1] => Mux2.IN8
S[1] => Mux3.IN8
S[1] => Mux4.IN8
S[1] => Mux5.IN8
S[1] => Mux6.IN8
S[1] => Mux7.IN8
S[2] => Mux0.IN7
S[2] => Mux1.IN7
S[2] => Mux2.IN7
S[2] => Mux3.IN7
S[2] => Mux4.IN7
S[2] => Mux5.IN7
S[2] => Mux6.IN7
S[2] => Mux7.IN7
I => Mux0.IN10
I => Mux1.IN10
I => Mux2.IN10
I => Mux3.IN10
I => Mux4.IN10
I => Mux5.IN10
I => Mux6.IN10
I => Mux7.IN10


|CPU|ALU:Arith_Unit
a[0] => kogge_stone_adder_subtractor:adder.A[0]
a[0] => Array_Multiplier:multiplier.x[0]
a[0] => OR_16:or16.a[0]
a[0] => AND_16:and16.a[0]
a[0] => IMP_16:imp16.a[0]
a[1] => kogge_stone_adder_subtractor:adder.A[1]
a[1] => Array_Multiplier:multiplier.x[1]
a[1] => OR_16:or16.a[1]
a[1] => AND_16:and16.a[1]
a[1] => IMP_16:imp16.a[1]
a[2] => kogge_stone_adder_subtractor:adder.A[2]
a[2] => Array_Multiplier:multiplier.x[2]
a[2] => OR_16:or16.a[2]
a[2] => AND_16:and16.a[2]
a[2] => IMP_16:imp16.a[2]
a[3] => kogge_stone_adder_subtractor:adder.A[3]
a[3] => Array_Multiplier:multiplier.x[3]
a[3] => OR_16:or16.a[3]
a[3] => AND_16:and16.a[3]
a[3] => IMP_16:imp16.a[3]
a[4] => kogge_stone_adder_subtractor:adder.A[4]
a[4] => Array_Multiplier:multiplier.x[4]
a[4] => OR_16:or16.a[4]
a[4] => AND_16:and16.a[4]
a[4] => IMP_16:imp16.a[4]
a[5] => kogge_stone_adder_subtractor:adder.A[5]
a[5] => Array_Multiplier:multiplier.x[5]
a[5] => OR_16:or16.a[5]
a[5] => AND_16:and16.a[5]
a[5] => IMP_16:imp16.a[5]
a[6] => kogge_stone_adder_subtractor:adder.A[6]
a[6] => Array_Multiplier:multiplier.x[6]
a[6] => OR_16:or16.a[6]
a[6] => AND_16:and16.a[6]
a[6] => IMP_16:imp16.a[6]
a[7] => kogge_stone_adder_subtractor:adder.A[7]
a[7] => Array_Multiplier:multiplier.x[7]
a[7] => OR_16:or16.a[7]
a[7] => AND_16:and16.a[7]
a[7] => IMP_16:imp16.a[7]
a[8] => kogge_stone_adder_subtractor:adder.A[8]
a[8] => Array_Multiplier:multiplier.x[8]
a[8] => OR_16:or16.a[8]
a[8] => AND_16:and16.a[8]
a[8] => IMP_16:imp16.a[8]
a[9] => kogge_stone_adder_subtractor:adder.A[9]
a[9] => Array_Multiplier:multiplier.x[9]
a[9] => OR_16:or16.a[9]
a[9] => AND_16:and16.a[9]
a[9] => IMP_16:imp16.a[9]
a[10] => kogge_stone_adder_subtractor:adder.A[10]
a[10] => Array_Multiplier:multiplier.x[10]
a[10] => OR_16:or16.a[10]
a[10] => AND_16:and16.a[10]
a[10] => IMP_16:imp16.a[10]
a[11] => kogge_stone_adder_subtractor:adder.A[11]
a[11] => Array_Multiplier:multiplier.x[11]
a[11] => OR_16:or16.a[11]
a[11] => AND_16:and16.a[11]
a[11] => IMP_16:imp16.a[11]
a[12] => kogge_stone_adder_subtractor:adder.A[12]
a[12] => Array_Multiplier:multiplier.x[12]
a[12] => OR_16:or16.a[12]
a[12] => AND_16:and16.a[12]
a[12] => IMP_16:imp16.a[12]
a[13] => kogge_stone_adder_subtractor:adder.A[13]
a[13] => Array_Multiplier:multiplier.x[13]
a[13] => OR_16:or16.a[13]
a[13] => AND_16:and16.a[13]
a[13] => IMP_16:imp16.a[13]
a[14] => kogge_stone_adder_subtractor:adder.A[14]
a[14] => Array_Multiplier:multiplier.x[14]
a[14] => OR_16:or16.a[14]
a[14] => AND_16:and16.a[14]
a[14] => IMP_16:imp16.a[14]
a[15] => kogge_stone_adder_subtractor:adder.A[15]
a[15] => Array_Multiplier:multiplier.x[15]
a[15] => OR_16:or16.a[15]
a[15] => AND_16:and16.a[15]
a[15] => IMP_16:imp16.a[15]
b[0] => kogge_stone_adder_subtractor:adder.B[0]
b[0] => Array_Multiplier:multiplier.y[0]
b[0] => OR_16:or16.b[0]
b[0] => AND_16:and16.b[0]
b[0] => IMP_16:imp16.b[0]
b[1] => kogge_stone_adder_subtractor:adder.B[1]
b[1] => Array_Multiplier:multiplier.y[1]
b[1] => OR_16:or16.b[1]
b[1] => AND_16:and16.b[1]
b[1] => IMP_16:imp16.b[1]
b[2] => kogge_stone_adder_subtractor:adder.B[2]
b[2] => Array_Multiplier:multiplier.y[2]
b[2] => OR_16:or16.b[2]
b[2] => AND_16:and16.b[2]
b[2] => IMP_16:imp16.b[2]
b[3] => kogge_stone_adder_subtractor:adder.B[3]
b[3] => Array_Multiplier:multiplier.y[3]
b[3] => OR_16:or16.b[3]
b[3] => AND_16:and16.b[3]
b[3] => IMP_16:imp16.b[3]
b[4] => kogge_stone_adder_subtractor:adder.B[4]
b[4] => Array_Multiplier:multiplier.y[4]
b[4] => OR_16:or16.b[4]
b[4] => AND_16:and16.b[4]
b[4] => IMP_16:imp16.b[4]
b[5] => kogge_stone_adder_subtractor:adder.B[5]
b[5] => Array_Multiplier:multiplier.y[5]
b[5] => OR_16:or16.b[5]
b[5] => AND_16:and16.b[5]
b[5] => IMP_16:imp16.b[5]
b[6] => kogge_stone_adder_subtractor:adder.B[6]
b[6] => Array_Multiplier:multiplier.y[6]
b[6] => OR_16:or16.b[6]
b[6] => AND_16:and16.b[6]
b[6] => IMP_16:imp16.b[6]
b[7] => kogge_stone_adder_subtractor:adder.B[7]
b[7] => Array_Multiplier:multiplier.y[7]
b[7] => OR_16:or16.b[7]
b[7] => AND_16:and16.b[7]
b[7] => IMP_16:imp16.b[7]
b[8] => kogge_stone_adder_subtractor:adder.B[8]
b[8] => Array_Multiplier:multiplier.y[8]
b[8] => OR_16:or16.b[8]
b[8] => AND_16:and16.b[8]
b[8] => IMP_16:imp16.b[8]
b[9] => kogge_stone_adder_subtractor:adder.B[9]
b[9] => Array_Multiplier:multiplier.y[9]
b[9] => OR_16:or16.b[9]
b[9] => AND_16:and16.b[9]
b[9] => IMP_16:imp16.b[9]
b[10] => kogge_stone_adder_subtractor:adder.B[10]
b[10] => Array_Multiplier:multiplier.y[10]
b[10] => OR_16:or16.b[10]
b[10] => AND_16:and16.b[10]
b[10] => IMP_16:imp16.b[10]
b[11] => kogge_stone_adder_subtractor:adder.B[11]
b[11] => Array_Multiplier:multiplier.y[11]
b[11] => OR_16:or16.b[11]
b[11] => AND_16:and16.b[11]
b[11] => IMP_16:imp16.b[11]
b[12] => kogge_stone_adder_subtractor:adder.B[12]
b[12] => Array_Multiplier:multiplier.y[12]
b[12] => OR_16:or16.b[12]
b[12] => AND_16:and16.b[12]
b[12] => IMP_16:imp16.b[12]
b[13] => kogge_stone_adder_subtractor:adder.B[13]
b[13] => Array_Multiplier:multiplier.y[13]
b[13] => OR_16:or16.b[13]
b[13] => AND_16:and16.b[13]
b[13] => IMP_16:imp16.b[13]
b[14] => kogge_stone_adder_subtractor:adder.B[14]
b[14] => Array_Multiplier:multiplier.y[14]
b[14] => OR_16:or16.b[14]
b[14] => AND_16:and16.b[14]
b[14] => IMP_16:imp16.b[14]
b[15] => kogge_stone_adder_subtractor:adder.B[15]
b[15] => Array_Multiplier:multiplier.y[15]
b[15] => OR_16:or16.b[15]
b[15] => AND_16:and16.b[15]
b[15] => IMP_16:imp16.b[15]
s0 => mux_8x1_16bit:mux.S[0]
s0 => m.IN0
s1 => m.IN1
s1 => mux_8x1_16bit:mux.S[1]
s2 => mux_8x1_16bit:mux.S[2]
s2 => m.IN1
c[0] <= mux_8x1_16bit:mux.Y[0]
c[1] <= mux_8x1_16bit:mux.Y[1]
c[2] <= mux_8x1_16bit:mux.Y[2]
c[3] <= mux_8x1_16bit:mux.Y[3]
c[4] <= mux_8x1_16bit:mux.Y[4]
c[5] <= mux_8x1_16bit:mux.Y[5]
c[6] <= mux_8x1_16bit:mux.Y[6]
c[7] <= mux_8x1_16bit:mux.Y[7]
c[8] <= mux_8x1_16bit:mux.Y[8]
c[9] <= mux_8x1_16bit:mux.Y[9]
c[10] <= mux_8x1_16bit:mux.Y[10]
c[11] <= mux_8x1_16bit:mux.Y[11]
c[12] <= mux_8x1_16bit:mux.Y[12]
c[13] <= mux_8x1_16bit:mux.Y[13]
c[14] <= mux_8x1_16bit:mux.Y[14]
c[15] <= mux_8x1_16bit:mux.Y[15]
Cout <= kogge_stone_adder_subtractor:adder.Cout
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder
A[0] => kogge_stone:kogge.A[0]
A[1] => kogge_stone:kogge.A[1]
A[2] => kogge_stone:kogge.A[2]
A[3] => kogge_stone:kogge.A[3]
A[4] => kogge_stone:kogge.A[4]
A[5] => kogge_stone:kogge.A[5]
A[6] => kogge_stone:kogge.A[6]
A[7] => kogge_stone:kogge.A[7]
A[8] => kogge_stone:kogge.A[8]
A[9] => kogge_stone:kogge.A[9]
A[10] => kogge_stone:kogge.A[10]
A[11] => kogge_stone:kogge.A[11]
A[12] => kogge_stone:kogge.A[12]
A[13] => kogge_stone:kogge.A[13]
A[14] => kogge_stone:kogge.A[14]
A[15] => kogge_stone:kogge.A[15]
B[0] => B_sig[0].IN0
B[1] => B_sig[1].IN0
B[2] => B_sig[2].IN0
B[3] => B_sig[3].IN0
B[4] => B_sig[4].IN0
B[5] => B_sig[5].IN0
B[6] => B_sig[6].IN0
B[7] => B_sig[7].IN0
B[8] => B_sig[8].IN0
B[9] => B_sig[9].IN0
B[10] => B_sig[10].IN0
B[11] => B_sig[11].IN0
B[12] => B_sig[12].IN0
B[13] => B_sig[13].IN0
B[14] => B_sig[14].IN0
B[15] => B_sig[15].IN0
M => B_sig[0].IN1
M => B_sig[1].IN1
M => B_sig[2].IN1
M => B_sig[3].IN1
M => B_sig[4].IN1
M => B_sig[5].IN1
M => B_sig[6].IN1
M => B_sig[7].IN1
M => B_sig[8].IN1
M => B_sig[9].IN1
M => B_sig[10].IN1
M => B_sig[11].IN1
M => B_sig[12].IN1
M => B_sig[13].IN1
M => B_sig[14].IN1
M => B_sig[15].IN1
M => kogge_stone:kogge.Cin
S[0] <= kogge_stone:kogge.S[0]
S[1] <= kogge_stone:kogge.S[1]
S[2] <= kogge_stone:kogge.S[2]
S[3] <= kogge_stone:kogge.S[3]
S[4] <= kogge_stone:kogge.S[4]
S[5] <= kogge_stone:kogge.S[5]
S[6] <= kogge_stone:kogge.S[6]
S[7] <= kogge_stone:kogge.S[7]
S[8] <= kogge_stone:kogge.S[8]
S[9] <= kogge_stone:kogge.S[9]
S[10] <= kogge_stone:kogge.S[10]
S[11] <= kogge_stone:kogge.S[11]
S[12] <= kogge_stone:kogge.S[12]
S[13] <= kogge_stone:kogge.S[13]
S[14] <= kogge_stone:kogge.S[14]
S[15] <= kogge_stone:kogge.S[15]
Cout <= kogge_stone:kogge.Cout


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge
A[0] => preprocessing:inst1.A[0]
A[1] => preprocessing:inst1.A[1]
A[2] => preprocessing:inst1.A[2]
A[3] => preprocessing:inst1.A[3]
A[4] => preprocessing:inst1.A[4]
A[5] => preprocessing:inst1.A[5]
A[6] => preprocessing:inst1.A[6]
A[7] => preprocessing:inst1.A[7]
A[8] => preprocessing:inst1.A[8]
A[9] => preprocessing:inst1.A[9]
A[10] => preprocessing:inst1.A[10]
A[11] => preprocessing:inst1.A[11]
A[12] => preprocessing:inst1.A[12]
A[13] => preprocessing:inst1.A[13]
A[14] => preprocessing:inst1.A[14]
A[15] => preprocessing:inst1.A[15]
B[0] => preprocessing:inst1.B[0]
B[1] => preprocessing:inst1.B[1]
B[2] => preprocessing:inst1.B[2]
B[3] => preprocessing:inst1.B[3]
B[4] => preprocessing:inst1.B[4]
B[5] => preprocessing:inst1.B[5]
B[6] => preprocessing:inst1.B[6]
B[7] => preprocessing:inst1.B[7]
B[8] => preprocessing:inst1.B[8]
B[9] => preprocessing:inst1.B[9]
B[10] => preprocessing:inst1.B[10]
B[11] => preprocessing:inst1.B[11]
B[12] => preprocessing:inst1.B[12]
B[13] => preprocessing:inst1.B[13]
B[14] => preprocessing:inst1.B[14]
B[15] => preprocessing:inst1.B[15]
S[0] <= postprocessing:inst8.S[0]
S[1] <= postprocessing:inst8.S[1]
S[2] <= postprocessing:inst8.S[2]
S[3] <= postprocessing:inst8.S[3]
S[4] <= postprocessing:inst8.S[4]
S[5] <= postprocessing:inst8.S[5]
S[6] <= postprocessing:inst8.S[6]
S[7] <= postprocessing:inst8.S[7]
S[8] <= postprocessing:inst8.S[8]
S[9] <= postprocessing:inst8.S[9]
S[10] <= postprocessing:inst8.S[10]
S[11] <= postprocessing:inst8.S[11]
S[12] <= postprocessing:inst8.S[12]
S[13] <= postprocessing:inst8.S[13]
S[14] <= postprocessing:inst8.S[14]
S[15] <= postprocessing:inst8.S[15]
Cout <= postprocessing:inst8.C[16]
Cin => postprocessing:inst8.Cin


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|preprocessing:inst1
A[0] => G.IN0
A[0] => P.IN0
A[1] => G.IN0
A[1] => P.IN0
A[2] => G.IN0
A[2] => P.IN0
A[3] => G.IN0
A[3] => P.IN0
A[4] => G.IN0
A[4] => P.IN0
A[5] => G.IN0
A[5] => P.IN0
A[6] => G.IN0
A[6] => P.IN0
A[7] => G.IN0
A[7] => P.IN0
A[8] => G.IN0
A[8] => P.IN0
A[9] => G.IN0
A[9] => P.IN0
A[10] => G.IN0
A[10] => P.IN0
A[11] => G.IN0
A[11] => P.IN0
A[12] => G.IN0
A[12] => P.IN0
A[13] => G.IN0
A[13] => P.IN0
A[14] => G.IN0
A[14] => P.IN0
A[15] => G.IN0
A[15] => P.IN0
B[0] => G.IN1
B[0] => P.IN1
B[1] => G.IN1
B[1] => P.IN1
B[2] => G.IN1
B[2] => P.IN1
B[3] => G.IN1
B[3] => P.IN1
B[4] => G.IN1
B[4] => P.IN1
B[5] => G.IN1
B[5] => P.IN1
B[6] => G.IN1
B[6] => P.IN1
B[7] => G.IN1
B[7] => P.IN1
B[8] => G.IN1
B[8] => P.IN1
B[9] => G.IN1
B[9] => P.IN1
B[10] => G.IN1
B[10] => P.IN1
B[11] => G.IN1
B[11] => P.IN1
B[12] => G.IN1
B[12] => P.IN1
B[13] => G.IN1
B[13] => P.IN1
B[14] => G.IN1
B[14] => P.IN1
B[15] => G.IN1
B[15] => P.IN1
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[8] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[9] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[10] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[11] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[12] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[13] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[14] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[15] <= G.DB_MAX_OUTPUT_PORT_TYPE
P[0] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[1] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[2] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[3] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[4] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[5] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[6] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[7] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[8] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[9] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[10] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[11] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[12] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[13] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[14] <= P.DB_MAX_OUTPUT_PORT_TYPE
P[15] <= P.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:1:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:2:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:3:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:4:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:5:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:6:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:7:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:8:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:9:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:10:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:11:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:12:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:13:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:14:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst4:15:inst4a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:2:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:3:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:4:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:5:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:6:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:7:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:8:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:9:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:10:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:11:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:12:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:13:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:14:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst5:15:inst5a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:4:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:5:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:6:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:7:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:8:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:9:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:10:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:11:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:12:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:13:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:14:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst6:15:inst6a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst7:8:inst7a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst7:9:inst7a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst7:10:inst7a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst7:11:inst7a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst7:12:inst7a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst7:13:inst7a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst7:14:inst7a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|kogge_stone_node:\inst7:15:inst7a
g_in1 => g_out.IN0
g_in2 => g_out.IN1
p_in1 => p_out.IN0
p_in2 => g_out.IN1
p_in2 => p_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|kogge_stone_adder_subtractor:adder|kogge_stone:kogge|postprocessing:inst8
G[0] => C_buff.IN1
G[1] => C_buff.IN1
G[2] => C_buff.IN1
G[3] => C_buff.IN1
G[4] => C_buff.IN1
G[5] => C_buff.IN1
G[6] => C_buff.IN1
G[7] => C_buff.IN1
G[8] => C_buff.IN1
G[9] => C_buff.IN1
G[10] => C_buff.IN1
G[11] => C_buff.IN1
G[12] => C_buff.IN1
G[13] => C_buff.IN1
G[14] => C_buff.IN1
G[15] => C_buff.IN1
P[0] => S.IN0
P[0] => C_buff.IN0
P[1] => C_buff.IN1
P[2] => C_buff.IN1
P[3] => C_buff.IN1
P[4] => C_buff.IN1
P[5] => C_buff.IN1
P[6] => C_buff.IN1
P[7] => C_buff.IN1
P[8] => C_buff.IN1
P[9] => C_buff.IN1
P[10] => C_buff.IN1
P[11] => C_buff.IN1
P[12] => C_buff.IN1
P[13] => C_buff.IN1
P[14] => C_buff.IN1
P[15] => C_buff.IN1
P_or[0] => ~NO_FANOUT~
P_or[1] => S.IN1
P_or[2] => S.IN1
P_or[3] => S.IN1
P_or[4] => S.IN1
P_or[5] => S.IN1
P_or[6] => S.IN1
P_or[7] => S.IN1
P_or[8] => S.IN1
P_or[9] => S.IN1
P_or[10] => S.IN1
P_or[11] => S.IN1
P_or[12] => S.IN1
P_or[13] => S.IN1
P_or[14] => S.IN1
P_or[15] => S.IN1
Cin => S.IN1
Cin => C_buff.IN1
C[1] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= C_buff.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier
x[0] => p.IN0
x[0] => ppk1_1.IN0
x[0] => ppk1_2.IN0
x[0] => ppk1_3.IN0
x[1] => Array_Multiplier_Node:Node1_1.xi
x[1] => Array_Multiplier_Node:Node1_2.xi
x[1] => Array_Multiplier_Node:Node1_3.xi
x[1] => Array_Multiplier_Node:Node1_4.xi
x[2] => Array_Multiplier_Node:Node2_1.xi
x[2] => Array_Multiplier_Node:Node2_2.xi
x[2] => Array_Multiplier_Node:Node2_3.xi
x[2] => Array_Multiplier_Node:Node2_4.xi
x[3] => Array_Multiplier_Node:Node3_1.xi
x[3] => Array_Multiplier_Node:Node3_2.xi
x[3] => Array_Multiplier_Node:Node3_3.xi
x[3] => Array_Multiplier_Node:Node3_4.xi
x[4] => ~NO_FANOUT~
x[5] => ~NO_FANOUT~
x[6] => ~NO_FANOUT~
x[7] => ~NO_FANOUT~
x[8] => ~NO_FANOUT~
x[9] => ~NO_FANOUT~
x[10] => ~NO_FANOUT~
x[11] => ~NO_FANOUT~
x[12] => ~NO_FANOUT~
x[13] => ~NO_FANOUT~
x[14] => ~NO_FANOUT~
x[15] => ~NO_FANOUT~
y[0] => p.IN1
y[0] => Array_Multiplier_Node:Node1_1.yj
y[0] => Array_Multiplier_Node:Node2_1.yj
y[0] => Array_Multiplier_Node:Node3_1.yj
y[1] => ppk1_1.IN1
y[1] => Array_Multiplier_Node:Node1_2.yj
y[1] => Array_Multiplier_Node:Node2_2.yj
y[1] => Array_Multiplier_Node:Node3_2.yj
y[2] => ppk1_2.IN1
y[2] => Array_Multiplier_Node:Node1_3.yj
y[2] => Array_Multiplier_Node:Node2_3.yj
y[2] => Array_Multiplier_Node:Node3_3.yj
y[3] => ppk1_3.IN1
y[3] => Array_Multiplier_Node:Node1_4.yj
y[3] => Array_Multiplier_Node:Node2_4.yj
y[3] => Array_Multiplier_Node:Node3_4.yj
y[4] => ~NO_FANOUT~
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~
y[7] => ~NO_FANOUT~
y[8] => ~NO_FANOUT~
y[9] => ~NO_FANOUT~
y[10] => ~NO_FANOUT~
y[11] => ~NO_FANOUT~
y[12] => ~NO_FANOUT~
y[13] => ~NO_FANOUT~
y[14] => ~NO_FANOUT~
y[15] => ~NO_FANOUT~
p[0] <= p.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= Array_Multiplier_Node:Node1_1.Ppk_1
p[2] <= Array_Multiplier_Node:Node2_1.Ppk_1
p[3] <= Array_Multiplier_Node:Node3_1.Ppk_1
p[4] <= Full_Adder:FA4_1.s
p[5] <= Full_Adder:FA4_2.s
p[6] <= Full_Adder:FA4_3.s
p[7] <= Full_Adder:FA4_4.s


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node1_1
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node1_1|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node1_2
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node1_2|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node1_3
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node1_3|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node1_4
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node1_4|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node2_1
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node2_1|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node2_2
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node2_2|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node2_3
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node2_3|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node2_4
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node2_4|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node3_1
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node3_1|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node3_2
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node3_2|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node3_3
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node3_3|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node3_4
Ppk => Full_Adder:instFA.a
yj => s1.IN0
xi => s1.IN1
ci => Full_Adder:instFA.c
Ppk_1 <= Full_Adder:instFA.s
co <= Full_Adder:instFA.cout


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Array_Multiplier_Node:Node3_4|Full_Adder:instFA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Full_Adder:FA4_1
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Full_Adder:FA4_2
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Full_Adder:FA4_3
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|Array_Multiplier:multiplier|Full_Adder:FA4_4
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
c => s.IN1
c => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|OR_16:or16
a[0] => c.IN0
a[1] => c.IN0
a[2] => c.IN0
a[3] => c.IN0
a[4] => c.IN0
a[5] => c.IN0
a[6] => c.IN0
a[7] => c.IN0
a[8] => c.IN0
a[9] => c.IN0
a[10] => c.IN0
a[11] => c.IN0
a[12] => c.IN0
a[13] => c.IN0
a[14] => c.IN0
a[15] => c.IN0
b[0] => c.IN1
b[1] => c.IN1
b[2] => c.IN1
b[3] => c.IN1
b[4] => c.IN1
b[5] => c.IN1
b[6] => c.IN1
b[7] => c.IN1
b[8] => c.IN1
b[9] => c.IN1
b[10] => c.IN1
b[11] => c.IN1
b[12] => c.IN1
b[13] => c.IN1
b[14] => c.IN1
b[15] => c.IN1
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|AND_16:and16
a[0] => c.IN0
a[1] => c.IN0
a[2] => c.IN0
a[3] => c.IN0
a[4] => c.IN0
a[5] => c.IN0
a[6] => c.IN0
a[7] => c.IN0
a[8] => c.IN0
a[9] => c.IN0
a[10] => c.IN0
a[11] => c.IN0
a[12] => c.IN0
a[13] => c.IN0
a[14] => c.IN0
a[15] => c.IN0
b[0] => c.IN1
b[1] => c.IN1
b[2] => c.IN1
b[3] => c.IN1
b[4] => c.IN1
b[5] => c.IN1
b[6] => c.IN1
b[7] => c.IN1
b[8] => c.IN1
b[9] => c.IN1
b[10] => c.IN1
b[11] => c.IN1
b[12] => c.IN1
b[13] => c.IN1
b[14] => c.IN1
b[15] => c.IN1
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|IMP_16:imp16
a[0] => c.IN0
a[1] => c.IN0
a[2] => c.IN0
a[3] => c.IN0
a[4] => c.IN0
a[5] => c.IN0
a[6] => c.IN0
a[7] => c.IN0
a[8] => c.IN0
a[9] => c.IN0
a[10] => c.IN0
a[11] => c.IN0
a[12] => c.IN0
a[13] => c.IN0
a[14] => c.IN0
a[15] => c.IN0
b[0] => c.IN1
b[1] => c.IN1
b[2] => c.IN1
b[3] => c.IN1
b[4] => c.IN1
b[5] => c.IN1
b[6] => c.IN1
b[7] => c.IN1
b[8] => c.IN1
b[9] => c.IN1
b[10] => c.IN1
b[11] => c.IN1
b[12] => c.IN1
b[13] => c.IN1
b[14] => c.IN1
b[15] => c.IN1
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:Arith_Unit|mux_8x1_16bit:mux
I7[0] => Mux15.IN0
I7[1] => Mux14.IN0
I7[2] => Mux13.IN0
I7[3] => Mux12.IN0
I7[4] => Mux11.IN0
I7[5] => Mux10.IN0
I7[6] => Mux9.IN0
I7[7] => Mux8.IN0
I7[8] => Mux7.IN0
I7[9] => Mux6.IN0
I7[10] => Mux5.IN0
I7[11] => Mux4.IN0
I7[12] => Mux3.IN0
I7[13] => Mux2.IN0
I7[14] => Mux1.IN0
I7[15] => Mux0.IN0
I6[0] => Mux15.IN1
I6[1] => Mux14.IN1
I6[2] => Mux13.IN1
I6[3] => Mux12.IN1
I6[4] => Mux11.IN1
I6[5] => Mux10.IN1
I6[6] => Mux9.IN1
I6[7] => Mux8.IN1
I6[8] => Mux7.IN1
I6[9] => Mux6.IN1
I6[10] => Mux5.IN1
I6[11] => Mux4.IN1
I6[12] => Mux3.IN1
I6[13] => Mux2.IN1
I6[14] => Mux1.IN1
I6[15] => Mux0.IN1
I5[0] => Mux15.IN2
I5[1] => Mux14.IN2
I5[2] => Mux13.IN2
I5[3] => Mux12.IN2
I5[4] => Mux11.IN2
I5[5] => Mux10.IN2
I5[6] => Mux9.IN2
I5[7] => Mux8.IN2
I5[8] => Mux7.IN2
I5[9] => Mux6.IN2
I5[10] => Mux5.IN2
I5[11] => Mux4.IN2
I5[12] => Mux3.IN2
I5[13] => Mux2.IN2
I5[14] => Mux1.IN2
I5[15] => Mux0.IN2
I4[0] => Mux15.IN3
I4[1] => Mux14.IN3
I4[2] => Mux13.IN3
I4[3] => Mux12.IN3
I4[4] => Mux11.IN3
I4[5] => Mux10.IN3
I4[6] => Mux9.IN3
I4[7] => Mux8.IN3
I4[8] => Mux7.IN3
I4[9] => Mux6.IN3
I4[10] => Mux5.IN3
I4[11] => Mux4.IN3
I4[12] => Mux3.IN3
I4[13] => Mux2.IN3
I4[14] => Mux1.IN3
I4[15] => Mux0.IN3
I3[0] => Mux15.IN4
I3[1] => Mux14.IN4
I3[2] => Mux13.IN4
I3[3] => Mux12.IN4
I3[4] => Mux11.IN4
I3[5] => Mux10.IN4
I3[6] => Mux9.IN4
I3[7] => Mux8.IN4
I3[8] => Mux7.IN4
I3[9] => Mux6.IN4
I3[10] => Mux5.IN4
I3[11] => Mux4.IN4
I3[12] => Mux3.IN4
I3[13] => Mux2.IN4
I3[14] => Mux1.IN4
I3[15] => Mux0.IN4
I2[0] => Mux15.IN5
I2[1] => Mux14.IN5
I2[2] => Mux13.IN5
I2[3] => Mux12.IN5
I2[4] => Mux11.IN5
I2[5] => Mux10.IN5
I2[6] => Mux9.IN5
I2[7] => Mux8.IN5
I2[8] => Mux7.IN5
I2[9] => Mux6.IN5
I2[10] => Mux5.IN5
I2[11] => Mux4.IN5
I2[12] => Mux3.IN5
I2[13] => Mux2.IN5
I2[14] => Mux1.IN5
I2[15] => Mux0.IN5
I1[0] => Mux15.IN6
I1[1] => Mux14.IN6
I1[2] => Mux13.IN6
I1[3] => Mux12.IN6
I1[4] => Mux11.IN6
I1[5] => Mux10.IN6
I1[6] => Mux9.IN6
I1[7] => Mux8.IN6
I1[8] => Mux7.IN6
I1[9] => Mux6.IN6
I1[10] => Mux5.IN6
I1[11] => Mux4.IN6
I1[12] => Mux3.IN6
I1[13] => Mux2.IN6
I1[14] => Mux1.IN6
I1[15] => Mux0.IN6
I0[0] => Mux15.IN7
I0[1] => Mux14.IN7
I0[2] => Mux13.IN7
I0[3] => Mux12.IN7
I0[4] => Mux11.IN7
I0[5] => Mux10.IN7
I0[6] => Mux9.IN7
I0[7] => Mux8.IN7
I0[8] => Mux7.IN7
I0[9] => Mux6.IN7
I0[10] => Mux5.IN7
I0[11] => Mux4.IN7
I0[12] => Mux3.IN7
I0[13] => Mux2.IN7
I0[14] => Mux1.IN7
I0[15] => Mux0.IN7
S[0] => Mux0.IN10
S[0] => Mux1.IN10
S[0] => Mux2.IN10
S[0] => Mux3.IN10
S[0] => Mux4.IN10
S[0] => Mux5.IN10
S[0] => Mux6.IN10
S[0] => Mux7.IN10
S[0] => Mux8.IN10
S[0] => Mux9.IN10
S[0] => Mux10.IN10
S[0] => Mux11.IN10
S[0] => Mux12.IN10
S[0] => Mux13.IN10
S[0] => Mux14.IN10
S[0] => Mux15.IN10
S[1] => Mux0.IN9
S[1] => Mux1.IN9
S[1] => Mux2.IN9
S[1] => Mux3.IN9
S[1] => Mux4.IN9
S[1] => Mux5.IN9
S[1] => Mux6.IN9
S[1] => Mux7.IN9
S[1] => Mux8.IN9
S[1] => Mux9.IN9
S[1] => Mux10.IN9
S[1] => Mux11.IN9
S[1] => Mux12.IN9
S[1] => Mux13.IN9
S[1] => Mux14.IN9
S[1] => Mux15.IN9
S[2] => Mux0.IN8
S[2] => Mux1.IN8
S[2] => Mux2.IN8
S[2] => Mux3.IN8
S[2] => Mux4.IN8
S[2] => Mux5.IN8
S[2] => Mux6.IN8
S[2] => Mux7.IN8
S[2] => Mux8.IN8
S[2] => Mux9.IN8
S[2] => Mux10.IN8
S[2] => Mux11.IN8
S[2] => Mux12.IN8
S[2] => Mux13.IN8
S[2] => Mux14.IN8
S[2] => Mux15.IN8
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Controller:Controller_Unit
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => ostate[0]~reg0.CLK
clk => ostate[1]~reg0.CLK
clk => ostate[2]~reg0.CLK
clk => ostate[3]~reg0.CLK
clk => ostate[4]~reg0.CLK
clk => y_next~1.DATAIN
reset => y_present.init.OUTPUTSELECT
reset => y_present.s0.OUTPUTSELECT
reset => y_present.s1.OUTPUTSELECT
reset => y_present.s2.OUTPUTSELECT
reset => y_present.s3.OUTPUTSELECT
reset => y_present.s5.OUTPUTSELECT
reset => y_present.s6.OUTPUTSELECT
reset => y_present.s7.OUTPUTSELECT
reset => y_present.s8.OUTPUTSELECT
reset => y_present.s9.OUTPUTSELECT
reset => y_present.s10.OUTPUTSELECT
reset => y_present.s11.OUTPUTSELECT
reset => y_present.s12.OUTPUTSELECT
reset => y_present.s15.OUTPUTSELECT
reset => y_present.s16.OUTPUTSELECT
reset => y_present.s17.OUTPUTSELECT
reset => y_present.s19.OUTPUTSELECT
reset => y_present.s20.OUTPUTSELECT
reset => y_present.s22.OUTPUTSELECT
reset => y_present.s23.OUTPUTSELECT
reset => y_present.s24.OUTPUTSELECT
reset => ostate[0]~reg0.PRESET
reset => ostate[1]~reg0.PRESET
reset => ostate[2]~reg0.PRESET
reset => ostate[3]~reg0.PRESET
reset => ostate[4]~reg0.PRESET
reset => y_next~3.DATAIN
reset => counter[0].ENA
reset => counter[31].ENA
reset => counter[30].ENA
reset => counter[29].ENA
reset => counter[28].ENA
reset => counter[27].ENA
reset => counter[26].ENA
reset => counter[25].ENA
reset => counter[24].ENA
reset => counter[23].ENA
reset => counter[22].ENA
reset => counter[21].ENA
reset => counter[20].ENA
reset => counter[19].ENA
reset => counter[18].ENA
reset => counter[17].ENA
reset => counter[16].ENA
reset => counter[15].ENA
reset => counter[14].ENA
reset => counter[13].ENA
reset => counter[12].ENA
reset => counter[11].ENA
reset => counter[10].ENA
reset => counter[9].ENA
reset => counter[8].ENA
reset => counter[7].ENA
reset => counter[6].ENA
reset => counter[5].ENA
reset => counter[4].ENA
reset => counter[3].ENA
reset => counter[2].ENA
reset => counter[1].ENA
ALU_Z => ~NO_FANOUT~
Mem_data_read[0] => ~NO_FANOUT~
Mem_data_read[1] => ~NO_FANOUT~
Mem_data_read[2] => ~NO_FANOUT~
Mem_data_read[3] => ~NO_FANOUT~
Mem_data_read[4] => ~NO_FANOUT~
Mem_data_read[5] => ~NO_FANOUT~
Mem_data_read[6] => ~NO_FANOUT~
Mem_data_read[7] => ~NO_FANOUT~
Mem_data_read[8] => ~NO_FANOUT~
Mem_data_read[9] => ~NO_FANOUT~
Mem_data_read[10] => ~NO_FANOUT~
Mem_data_read[11] => ~NO_FANOUT~
Mem_data_read[12] => Mux0.IN18
Mem_data_read[12] => Mux1.IN18
Mem_data_read[12] => Mux2.IN18
Mem_data_read[12] => Mux3.IN18
Mem_data_read[12] => Mux4.IN18
Mem_data_read[12] => Mux5.IN18
Mem_data_read[12] => Mux6.IN18
Mem_data_read[12] => Mux7.IN18
Mem_data_read[12] => Mux8.IN18
Mem_data_read[12] => Mux9.IN18
Mem_data_read[12] => Mux10.IN18
Mem_data_read[12] => Mux11.IN18
Mem_data_read[12] => Mux12.IN18
Mem_data_read[12] => Mux13.IN18
Mem_data_read[12] => Mux14.IN18
Mem_data_read[12] => Mux15.IN18
Mem_data_read[12] => Mux16.IN18
Mem_data_read[12] => Mux17.IN18
Mem_data_read[12] => Mux18.IN18
Mem_data_read[12] => Mux19.IN18
Mem_data_read[12] => Mux20.IN18
Mem_data_read[13] => Mux0.IN17
Mem_data_read[13] => Mux1.IN17
Mem_data_read[13] => Mux2.IN17
Mem_data_read[13] => Mux3.IN17
Mem_data_read[13] => Mux4.IN17
Mem_data_read[13] => Mux5.IN17
Mem_data_read[13] => Mux6.IN17
Mem_data_read[13] => Mux7.IN17
Mem_data_read[13] => Mux8.IN17
Mem_data_read[13] => Mux9.IN17
Mem_data_read[13] => Mux10.IN17
Mem_data_read[13] => Mux11.IN17
Mem_data_read[13] => Mux12.IN17
Mem_data_read[13] => Mux13.IN17
Mem_data_read[13] => Mux14.IN17
Mem_data_read[13] => Mux15.IN17
Mem_data_read[13] => Mux16.IN17
Mem_data_read[13] => Mux17.IN17
Mem_data_read[13] => Mux18.IN17
Mem_data_read[13] => Mux19.IN17
Mem_data_read[13] => Mux20.IN17
Mem_data_read[14] => Mux0.IN16
Mem_data_read[14] => Mux1.IN16
Mem_data_read[14] => Mux2.IN16
Mem_data_read[14] => Mux3.IN16
Mem_data_read[14] => Mux4.IN16
Mem_data_read[14] => Mux5.IN16
Mem_data_read[14] => Mux6.IN16
Mem_data_read[14] => Mux7.IN16
Mem_data_read[14] => Mux8.IN16
Mem_data_read[14] => Mux9.IN16
Mem_data_read[14] => Mux10.IN16
Mem_data_read[14] => Mux11.IN16
Mem_data_read[14] => Mux12.IN16
Mem_data_read[14] => Mux13.IN16
Mem_data_read[14] => Mux14.IN16
Mem_data_read[14] => Mux15.IN16
Mem_data_read[14] => Mux16.IN16
Mem_data_read[14] => Mux17.IN16
Mem_data_read[14] => Mux18.IN16
Mem_data_read[14] => Mux19.IN16
Mem_data_read[14] => Mux20.IN16
Mem_data_read[15] => Mux0.IN15
Mem_data_read[15] => Mux1.IN15
Mem_data_read[15] => Mux2.IN15
Mem_data_read[15] => Mux3.IN15
Mem_data_read[15] => Mux4.IN15
Mem_data_read[15] => Mux5.IN15
Mem_data_read[15] => Mux6.IN15
Mem_data_read[15] => Mux7.IN15
Mem_data_read[15] => Mux8.IN15
Mem_data_read[15] => Mux9.IN15
Mem_data_read[15] => Mux10.IN15
Mem_data_read[15] => Mux11.IN15
Mem_data_read[15] => Mux12.IN15
Mem_data_read[15] => Mux13.IN15
Mem_data_read[15] => Mux14.IN15
Mem_data_read[15] => Mux15.IN15
Mem_data_read[15] => Mux16.IN15
Mem_data_read[15] => Mux17.IN15
Mem_data_read[15] => Mux18.IN15
Mem_data_read[15] => Mux19.IN15
Mem_data_read[15] => Mux20.IN15
IR_data_read[0] => IR_data_controller[0].DATAIN
IR_data_read[1] => IR_data_controller[1].DATAIN
IR_data_read[2] => IR_data_controller[2].DATAIN
IR_data_read[3] => IR_data_controller[3].DATAIN
IR_data_read[4] => IR_data_controller[4].DATAIN
IR_data_read[5] => IR_data_controller[5].DATAIN
IR_data_read[6] => IR_data_controller[6].DATAIN
IR_data_read[7] => IR_data_controller[7].DATAIN
IR_data_read[8] => IR_data_controller[8].DATAIN
IR_data_read[9] => IR_data_controller[9].DATAIN
IR_data_read[10] => IR_data_controller[10].DATAIN
IR_data_read[11] => IR_data_controller[11].DATAIN
IR_data_read[12] => Mux21.IN11
IR_data_read[12] => Mux22.IN11
IR_data_read[12] => Mux23.IN11
IR_data_read[12] => Mux24.IN11
IR_data_read[12] => Mux25.IN11
IR_data_read[12] => Mux26.IN11
IR_data_read[12] => Mux27.IN11
IR_data_read[12] => Mux28.IN11
IR_data_read[12] => Mux29.IN11
IR_data_read[12] => Mux30.IN11
IR_data_read[12] => Mux31.IN11
IR_data_read[12] => Mux32.IN11
IR_data_read[12] => Mux33.IN11
IR_data_read[12] => Mux34.IN11
IR_data_read[12] => Mux35.IN11
IR_data_read[12] => Mux36.IN11
IR_data_read[12] => Mux37.IN11
IR_data_read[12] => Mux38.IN11
IR_data_read[12] => Mux39.IN11
IR_data_read[12] => Mux40.IN11
IR_data_read[12] => Mux41.IN11
IR_data_read[12] => Mux42.IN6
IR_data_read[12] => Mux43.IN6
IR_data_read[12] => Mux44.IN6
IR_data_read[12] => Mux45.IN6
IR_data_read[12] => Mux46.IN6
IR_data_read[12] => Mux47.IN6
IR_data_read[12] => Mux48.IN6
IR_data_read[12] => Mux49.IN6
IR_data_read[12] => Mux50.IN6
IR_data_read[12] => Mux51.IN6
IR_data_read[12] => Mux52.IN6
IR_data_read[12] => Mux53.IN6
IR_data_read[12] => Mux54.IN6
IR_data_read[12] => Mux55.IN6
IR_data_read[12] => Mux56.IN6
IR_data_read[12] => Mux57.IN6
IR_data_read[12] => Mux58.IN6
IR_data_read[12] => Mux59.IN6
IR_data_read[12] => Mux60.IN6
IR_data_read[12] => Mux61.IN6
IR_data_read[12] => Mux62.IN6
IR_data_read[12] => IR_data_controller[12].DATAIN
IR_data_read[13] => Mux21.IN10
IR_data_read[13] => Mux22.IN10
IR_data_read[13] => Mux23.IN10
IR_data_read[13] => Mux24.IN10
IR_data_read[13] => Mux25.IN10
IR_data_read[13] => Mux26.IN10
IR_data_read[13] => Mux27.IN10
IR_data_read[13] => Mux28.IN10
IR_data_read[13] => Mux29.IN10
IR_data_read[13] => Mux30.IN10
IR_data_read[13] => Mux31.IN10
IR_data_read[13] => Mux32.IN10
IR_data_read[13] => Mux33.IN10
IR_data_read[13] => Mux34.IN10
IR_data_read[13] => Mux35.IN10
IR_data_read[13] => Mux36.IN10
IR_data_read[13] => Mux37.IN10
IR_data_read[13] => Mux38.IN10
IR_data_read[13] => Mux39.IN10
IR_data_read[13] => Mux40.IN10
IR_data_read[13] => Mux41.IN10
IR_data_read[13] => Mux42.IN5
IR_data_read[13] => Mux43.IN5
IR_data_read[13] => Mux44.IN5
IR_data_read[13] => Mux45.IN5
IR_data_read[13] => Mux46.IN5
IR_data_read[13] => Mux47.IN5
IR_data_read[13] => Mux48.IN5
IR_data_read[13] => Mux49.IN5
IR_data_read[13] => Mux50.IN5
IR_data_read[13] => Mux51.IN5
IR_data_read[13] => Mux52.IN5
IR_data_read[13] => Mux53.IN5
IR_data_read[13] => Mux54.IN5
IR_data_read[13] => Mux55.IN5
IR_data_read[13] => Mux56.IN5
IR_data_read[13] => Mux57.IN5
IR_data_read[13] => Mux58.IN5
IR_data_read[13] => Mux59.IN5
IR_data_read[13] => Mux60.IN5
IR_data_read[13] => Mux61.IN5
IR_data_read[13] => Mux62.IN5
IR_data_read[13] => IR_data_controller[13].DATAIN
IR_data_read[14] => Mux21.IN9
IR_data_read[14] => Mux22.IN9
IR_data_read[14] => Mux23.IN9
IR_data_read[14] => Mux24.IN9
IR_data_read[14] => Mux25.IN9
IR_data_read[14] => Mux26.IN9
IR_data_read[14] => Mux27.IN9
IR_data_read[14] => Mux28.IN9
IR_data_read[14] => Mux29.IN9
IR_data_read[14] => Mux30.IN9
IR_data_read[14] => Mux31.IN9
IR_data_read[14] => Mux32.IN9
IR_data_read[14] => Mux33.IN9
IR_data_read[14] => Mux34.IN9
IR_data_read[14] => Mux35.IN9
IR_data_read[14] => Mux36.IN9
IR_data_read[14] => Mux37.IN9
IR_data_read[14] => Mux38.IN9
IR_data_read[14] => Mux39.IN9
IR_data_read[14] => Mux40.IN9
IR_data_read[14] => Mux41.IN9
IR_data_read[14] => Mux42.IN4
IR_data_read[14] => Mux43.IN4
IR_data_read[14] => Mux44.IN4
IR_data_read[14] => Mux45.IN4
IR_data_read[14] => Mux46.IN4
IR_data_read[14] => Mux47.IN4
IR_data_read[14] => Mux48.IN4
IR_data_read[14] => Mux49.IN4
IR_data_read[14] => Mux50.IN4
IR_data_read[14] => Mux51.IN4
IR_data_read[14] => Mux52.IN4
IR_data_read[14] => Mux53.IN4
IR_data_read[14] => Mux54.IN4
IR_data_read[14] => Mux55.IN4
IR_data_read[14] => Mux56.IN4
IR_data_read[14] => Mux57.IN4
IR_data_read[14] => Mux58.IN4
IR_data_read[14] => Mux59.IN4
IR_data_read[14] => Mux60.IN4
IR_data_read[14] => Mux61.IN4
IR_data_read[14] => Mux62.IN4
IR_data_read[14] => IR_data_controller[14].DATAIN
IR_data_read[15] => Mux21.IN8
IR_data_read[15] => Mux22.IN8
IR_data_read[15] => Mux23.IN8
IR_data_read[15] => Mux24.IN8
IR_data_read[15] => Mux25.IN8
IR_data_read[15] => Mux26.IN8
IR_data_read[15] => Mux27.IN8
IR_data_read[15] => Mux28.IN8
IR_data_read[15] => Mux29.IN8
IR_data_read[15] => Mux30.IN8
IR_data_read[15] => Mux31.IN8
IR_data_read[15] => Mux32.IN8
IR_data_read[15] => Mux33.IN8
IR_data_read[15] => Mux34.IN8
IR_data_read[15] => Mux35.IN8
IR_data_read[15] => Mux36.IN8
IR_data_read[15] => Mux37.IN8
IR_data_read[15] => Mux38.IN8
IR_data_read[15] => Mux39.IN8
IR_data_read[15] => Mux40.IN8
IR_data_read[15] => Mux41.IN8
IR_data_read[15] => Mux42.IN3
IR_data_read[15] => Mux43.IN3
IR_data_read[15] => Mux44.IN3
IR_data_read[15] => Mux45.IN3
IR_data_read[15] => Mux46.IN3
IR_data_read[15] => Mux47.IN3
IR_data_read[15] => Mux48.IN3
IR_data_read[15] => Mux49.IN3
IR_data_read[15] => Mux50.IN3
IR_data_read[15] => Mux51.IN3
IR_data_read[15] => Mux52.IN3
IR_data_read[15] => Mux53.IN3
IR_data_read[15] => Mux54.IN3
IR_data_read[15] => Mux55.IN3
IR_data_read[15] => Mux56.IN3
IR_data_read[15] => Mux57.IN3
IR_data_read[15] => Mux58.IN3
IR_data_read[15] => Mux59.IN3
IR_data_read[15] => Mux60.IN3
IR_data_read[15] => Mux61.IN3
IR_data_read[15] => Mux62.IN3
IR_data_read[15] => IR_data_controller[15].DATAIN
ostate[0] <= ostate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ostate[1] <= ostate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ostate[2] <= ostate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ostate[3] <= ostate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ostate[4] <= ostate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[0] <= IR_data_read[0].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[1] <= IR_data_read[1].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[2] <= IR_data_read[2].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[3] <= IR_data_read[3].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[4] <= IR_data_read[4].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[5] <= IR_data_read[5].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[6] <= IR_data_read[6].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[7] <= IR_data_read[7].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[8] <= IR_data_read[8].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[9] <= IR_data_read[9].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[10] <= IR_data_read[10].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[11] <= IR_data_read[11].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[12] <= IR_data_read[12].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[13] <= IR_data_read[13].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[14] <= IR_data_read[14].DB_MAX_OUTPUT_PORT_TYPE
IR_data_controller[15] <= IR_data_read[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL
State_in[0] => mux_32x1_3bit:RF_A1_path.S[0]
State_in[0] => mux_32x1_3bit:RF_A2_path.S[0]
State_in[0] => mux_32x1_3bit:RF_A3_path.S[0]
State_in[0] => mux_32x1_16bit:RF_D3_path.S[0]
State_in[0] => mux_32x1_16bit:T1_data_write_path.S[0]
State_in[0] => mux_32x1_16bit:T2_data_write_path.S[0]
State_in[0] => mux_32x1_16bit:PC_data_write_path.S[0]
State_in[0] => mux_32x1_1bit:IR_en_path.S[0]
State_in[0] => mux_32x1_16bit:IR_data_write_path.S[0]
State_in[0] => mux_32x1_16bit:ALU_A_path.S[0]
State_in[0] => mux_32x1_16bit:ALU_B_path.S[0]
State_in[0] => mux_32x1_6bit:to_SE6_path.S[0]
State_in[0] => mux_32x1_9bit:to_SE9_path.S[0]
State_in[0] => mux_32x1_16bit:to_8s_path.S[0]
State_in[0] => mux_32x1_3bit:ALU_control_path.S[0]
State_in[0] => mux_32x1_16bit:Mem_add_read_path.S[0]
State_in[0] => mux_32x1_16bit:Mem_add_write_path.S[0]
State_in[0] => mux_32x1_16bit:Mem_data_write_path.S[0]
State_in[0] => mux_32x1_1bit:Mem_w_path.S[0]
State_in[0] => mux_32x1_1bit:Mem_r_path.S[0]
State_in[0] => mux_32x1_1bit:RF_en_path.S[0]
State_in[0] => mux_32x1_1bit:T1_en_path.S[0]
State_in[0] => mux_32x1_1bit:T2_en_path.S[0]
State_in[0] => mux_32x1_1bit:PC_en_path.S[0]
State_in[1] => mux_32x1_3bit:RF_A1_path.S[1]
State_in[1] => mux_32x1_3bit:RF_A2_path.S[1]
State_in[1] => mux_32x1_3bit:RF_A3_path.S[1]
State_in[1] => mux_32x1_16bit:RF_D3_path.S[1]
State_in[1] => mux_32x1_16bit:T1_data_write_path.S[1]
State_in[1] => mux_32x1_16bit:T2_data_write_path.S[1]
State_in[1] => mux_32x1_16bit:PC_data_write_path.S[1]
State_in[1] => mux_32x1_1bit:IR_en_path.S[1]
State_in[1] => mux_32x1_16bit:IR_data_write_path.S[1]
State_in[1] => mux_32x1_16bit:ALU_A_path.S[1]
State_in[1] => mux_32x1_16bit:ALU_B_path.S[1]
State_in[1] => mux_32x1_6bit:to_SE6_path.S[1]
State_in[1] => mux_32x1_9bit:to_SE9_path.S[1]
State_in[1] => mux_32x1_16bit:to_8s_path.S[1]
State_in[1] => mux_32x1_3bit:ALU_control_path.S[1]
State_in[1] => mux_32x1_16bit:Mem_add_read_path.S[1]
State_in[1] => mux_32x1_16bit:Mem_add_write_path.S[1]
State_in[1] => mux_32x1_16bit:Mem_data_write_path.S[1]
State_in[1] => mux_32x1_1bit:Mem_w_path.S[1]
State_in[1] => mux_32x1_1bit:Mem_r_path.S[1]
State_in[1] => mux_32x1_1bit:RF_en_path.S[1]
State_in[1] => mux_32x1_1bit:T1_en_path.S[1]
State_in[1] => mux_32x1_1bit:T2_en_path.S[1]
State_in[1] => mux_32x1_1bit:PC_en_path.S[1]
State_in[2] => mux_32x1_3bit:RF_A1_path.S[2]
State_in[2] => mux_32x1_3bit:RF_A2_path.S[2]
State_in[2] => mux_32x1_3bit:RF_A3_path.S[2]
State_in[2] => mux_32x1_16bit:RF_D3_path.S[2]
State_in[2] => mux_32x1_16bit:T1_data_write_path.S[2]
State_in[2] => mux_32x1_16bit:T2_data_write_path.S[2]
State_in[2] => mux_32x1_16bit:PC_data_write_path.S[2]
State_in[2] => mux_32x1_1bit:IR_en_path.S[2]
State_in[2] => mux_32x1_16bit:IR_data_write_path.S[2]
State_in[2] => mux_32x1_16bit:ALU_A_path.S[2]
State_in[2] => mux_32x1_16bit:ALU_B_path.S[2]
State_in[2] => mux_32x1_6bit:to_SE6_path.S[2]
State_in[2] => mux_32x1_9bit:to_SE9_path.S[2]
State_in[2] => mux_32x1_16bit:to_8s_path.S[2]
State_in[2] => mux_32x1_3bit:ALU_control_path.S[2]
State_in[2] => mux_32x1_16bit:Mem_add_read_path.S[2]
State_in[2] => mux_32x1_16bit:Mem_add_write_path.S[2]
State_in[2] => mux_32x1_16bit:Mem_data_write_path.S[2]
State_in[2] => mux_32x1_1bit:Mem_w_path.S[2]
State_in[2] => mux_32x1_1bit:Mem_r_path.S[2]
State_in[2] => mux_32x1_1bit:RF_en_path.S[2]
State_in[2] => mux_32x1_1bit:T1_en_path.S[2]
State_in[2] => mux_32x1_1bit:T2_en_path.S[2]
State_in[2] => mux_32x1_1bit:PC_en_path.S[2]
State_in[3] => mux_32x1_3bit:RF_A1_path.S[3]
State_in[3] => mux_32x1_3bit:RF_A2_path.S[3]
State_in[3] => mux_32x1_3bit:RF_A3_path.S[3]
State_in[3] => mux_32x1_16bit:RF_D3_path.S[3]
State_in[3] => mux_32x1_16bit:T1_data_write_path.S[3]
State_in[3] => mux_32x1_16bit:T2_data_write_path.S[3]
State_in[3] => mux_32x1_16bit:PC_data_write_path.S[3]
State_in[3] => mux_32x1_1bit:IR_en_path.S[3]
State_in[3] => mux_32x1_16bit:IR_data_write_path.S[3]
State_in[3] => mux_32x1_16bit:ALU_A_path.S[3]
State_in[3] => mux_32x1_16bit:ALU_B_path.S[3]
State_in[3] => mux_32x1_6bit:to_SE6_path.S[3]
State_in[3] => mux_32x1_9bit:to_SE9_path.S[3]
State_in[3] => mux_32x1_16bit:to_8s_path.S[3]
State_in[3] => mux_32x1_3bit:ALU_control_path.S[3]
State_in[3] => mux_32x1_16bit:Mem_add_read_path.S[3]
State_in[3] => mux_32x1_16bit:Mem_add_write_path.S[3]
State_in[3] => mux_32x1_16bit:Mem_data_write_path.S[3]
State_in[3] => mux_32x1_1bit:Mem_w_path.S[3]
State_in[3] => mux_32x1_1bit:Mem_r_path.S[3]
State_in[3] => mux_32x1_1bit:RF_en_path.S[3]
State_in[3] => mux_32x1_1bit:T1_en_path.S[3]
State_in[3] => mux_32x1_1bit:T2_en_path.S[3]
State_in[3] => mux_32x1_1bit:PC_en_path.S[3]
State_in[4] => mux_32x1_3bit:RF_A1_path.S[4]
State_in[4] => mux_32x1_3bit:RF_A2_path.S[4]
State_in[4] => mux_32x1_3bit:RF_A3_path.S[4]
State_in[4] => mux_32x1_16bit:RF_D3_path.S[4]
State_in[4] => mux_32x1_16bit:T1_data_write_path.S[4]
State_in[4] => mux_32x1_16bit:T2_data_write_path.S[4]
State_in[4] => mux_32x1_16bit:PC_data_write_path.S[4]
State_in[4] => mux_32x1_1bit:IR_en_path.S[4]
State_in[4] => mux_32x1_16bit:IR_data_write_path.S[4]
State_in[4] => mux_32x1_16bit:ALU_A_path.S[4]
State_in[4] => mux_32x1_16bit:ALU_B_path.S[4]
State_in[4] => mux_32x1_6bit:to_SE6_path.S[4]
State_in[4] => mux_32x1_9bit:to_SE9_path.S[4]
State_in[4] => mux_32x1_16bit:to_8s_path.S[4]
State_in[4] => mux_32x1_3bit:ALU_control_path.S[4]
State_in[4] => mux_32x1_16bit:Mem_add_read_path.S[4]
State_in[4] => mux_32x1_16bit:Mem_add_write_path.S[4]
State_in[4] => mux_32x1_16bit:Mem_data_write_path.S[4]
State_in[4] => mux_32x1_1bit:Mem_w_path.S[4]
State_in[4] => mux_32x1_1bit:Mem_r_path.S[4]
State_in[4] => mux_32x1_1bit:RF_en_path.S[4]
State_in[4] => mux_32x1_1bit:T1_en_path.S[4]
State_in[4] => mux_32x1_1bit:T2_en_path.S[4]
State_in[4] => mux_32x1_1bit:PC_en_path.S[4]
T1_en <= mux_32x1_1bit:T1_en_path.Y
T2_en <= mux_32x1_1bit:T2_en_path.Y
IR_en <= mux_32x1_1bit:IR_en_path.Y
PC_en <= mux_32x1_1bit:PC_en_path.Y
RF_en <= mux_32x1_1bit:RF_en_path.Y
Mem_r <= mux_32x1_1bit:Mem_r_path.Y
Mem_w <= mux_32x1_1bit:Mem_w_path.Y
RF_A1[0] <= mux_32x1_3bit:RF_A1_path.Y[0]
RF_A1[1] <= mux_32x1_3bit:RF_A1_path.Y[1]
RF_A1[2] <= mux_32x1_3bit:RF_A1_path.Y[2]
RF_A2[0] <= mux_32x1_3bit:RF_A2_path.Y[0]
RF_A2[1] <= mux_32x1_3bit:RF_A2_path.Y[1]
RF_A2[2] <= mux_32x1_3bit:RF_A2_path.Y[2]
RF_A3[0] <= mux_32x1_3bit:RF_A3_path.Y[0]
RF_A3[1] <= mux_32x1_3bit:RF_A3_path.Y[1]
RF_A3[2] <= mux_32x1_3bit:RF_A3_path.Y[2]
RF_D3[0] <= mux_32x1_16bit:RF_D3_path.Y[0]
RF_D3[1] <= mux_32x1_16bit:RF_D3_path.Y[1]
RF_D3[2] <= mux_32x1_16bit:RF_D3_path.Y[2]
RF_D3[3] <= mux_32x1_16bit:RF_D3_path.Y[3]
RF_D3[4] <= mux_32x1_16bit:RF_D3_path.Y[4]
RF_D3[5] <= mux_32x1_16bit:RF_D3_path.Y[5]
RF_D3[6] <= mux_32x1_16bit:RF_D3_path.Y[6]
RF_D3[7] <= mux_32x1_16bit:RF_D3_path.Y[7]
RF_D3[8] <= mux_32x1_16bit:RF_D3_path.Y[8]
RF_D3[9] <= mux_32x1_16bit:RF_D3_path.Y[9]
RF_D3[10] <= mux_32x1_16bit:RF_D3_path.Y[10]
RF_D3[11] <= mux_32x1_16bit:RF_D3_path.Y[11]
RF_D3[12] <= mux_32x1_16bit:RF_D3_path.Y[12]
RF_D3[13] <= mux_32x1_16bit:RF_D3_path.Y[13]
RF_D3[14] <= mux_32x1_16bit:RF_D3_path.Y[14]
RF_D3[15] <= mux_32x1_16bit:RF_D3_path.Y[15]
RF_D1[0] => mux_32x1_16bit:T1_data_write_path.I10[0]
RF_D1[0] => mux_32x1_16bit:T1_data_write_path.I4[0]
RF_D1[0] => mux_32x1_16bit:T1_data_write_path.I1[0]
RF_D1[0] => mux_32x1_16bit:PC_data_write_path.I24[0]
RF_D1[1] => mux_32x1_16bit:T1_data_write_path.I10[1]
RF_D1[1] => mux_32x1_16bit:T1_data_write_path.I4[1]
RF_D1[1] => mux_32x1_16bit:T1_data_write_path.I1[1]
RF_D1[1] => mux_32x1_16bit:PC_data_write_path.I24[1]
RF_D1[2] => mux_32x1_16bit:T1_data_write_path.I10[2]
RF_D1[2] => mux_32x1_16bit:T1_data_write_path.I4[2]
RF_D1[2] => mux_32x1_16bit:T1_data_write_path.I1[2]
RF_D1[2] => mux_32x1_16bit:PC_data_write_path.I24[2]
RF_D1[3] => mux_32x1_16bit:T1_data_write_path.I10[3]
RF_D1[3] => mux_32x1_16bit:T1_data_write_path.I4[3]
RF_D1[3] => mux_32x1_16bit:T1_data_write_path.I1[3]
RF_D1[3] => mux_32x1_16bit:PC_data_write_path.I24[3]
RF_D1[4] => mux_32x1_16bit:T1_data_write_path.I10[4]
RF_D1[4] => mux_32x1_16bit:T1_data_write_path.I4[4]
RF_D1[4] => mux_32x1_16bit:T1_data_write_path.I1[4]
RF_D1[4] => mux_32x1_16bit:PC_data_write_path.I24[4]
RF_D1[5] => mux_32x1_16bit:T1_data_write_path.I10[5]
RF_D1[5] => mux_32x1_16bit:T1_data_write_path.I4[5]
RF_D1[5] => mux_32x1_16bit:T1_data_write_path.I1[5]
RF_D1[5] => mux_32x1_16bit:PC_data_write_path.I24[5]
RF_D1[6] => mux_32x1_16bit:T1_data_write_path.I10[6]
RF_D1[6] => mux_32x1_16bit:T1_data_write_path.I4[6]
RF_D1[6] => mux_32x1_16bit:T1_data_write_path.I1[6]
RF_D1[6] => mux_32x1_16bit:PC_data_write_path.I24[6]
RF_D1[7] => mux_32x1_16bit:T1_data_write_path.I10[7]
RF_D1[7] => mux_32x1_16bit:T1_data_write_path.I4[7]
RF_D1[7] => mux_32x1_16bit:T1_data_write_path.I1[7]
RF_D1[7] => mux_32x1_16bit:PC_data_write_path.I24[7]
RF_D1[8] => mux_32x1_16bit:T1_data_write_path.I10[8]
RF_D1[8] => mux_32x1_16bit:T1_data_write_path.I4[8]
RF_D1[8] => mux_32x1_16bit:T1_data_write_path.I1[8]
RF_D1[8] => mux_32x1_16bit:PC_data_write_path.I24[8]
RF_D1[9] => mux_32x1_16bit:T1_data_write_path.I10[9]
RF_D1[9] => mux_32x1_16bit:T1_data_write_path.I4[9]
RF_D1[9] => mux_32x1_16bit:T1_data_write_path.I1[9]
RF_D1[9] => mux_32x1_16bit:PC_data_write_path.I24[9]
RF_D1[10] => mux_32x1_16bit:T1_data_write_path.I10[10]
RF_D1[10] => mux_32x1_16bit:T1_data_write_path.I4[10]
RF_D1[10] => mux_32x1_16bit:T1_data_write_path.I1[10]
RF_D1[10] => mux_32x1_16bit:PC_data_write_path.I24[10]
RF_D1[11] => mux_32x1_16bit:T1_data_write_path.I10[11]
RF_D1[11] => mux_32x1_16bit:T1_data_write_path.I4[11]
RF_D1[11] => mux_32x1_16bit:T1_data_write_path.I1[11]
RF_D1[11] => mux_32x1_16bit:PC_data_write_path.I24[11]
RF_D1[12] => mux_32x1_16bit:T1_data_write_path.I10[12]
RF_D1[12] => mux_32x1_16bit:T1_data_write_path.I4[12]
RF_D1[12] => mux_32x1_16bit:T1_data_write_path.I1[12]
RF_D1[12] => mux_32x1_16bit:PC_data_write_path.I24[12]
RF_D1[13] => mux_32x1_16bit:T1_data_write_path.I10[13]
RF_D1[13] => mux_32x1_16bit:T1_data_write_path.I4[13]
RF_D1[13] => mux_32x1_16bit:T1_data_write_path.I1[13]
RF_D1[13] => mux_32x1_16bit:PC_data_write_path.I24[13]
RF_D1[14] => mux_32x1_16bit:T1_data_write_path.I10[14]
RF_D1[14] => mux_32x1_16bit:T1_data_write_path.I4[14]
RF_D1[14] => mux_32x1_16bit:T1_data_write_path.I1[14]
RF_D1[14] => mux_32x1_16bit:PC_data_write_path.I24[14]
RF_D1[15] => mux_32x1_16bit:T1_data_write_path.I10[15]
RF_D1[15] => mux_32x1_16bit:T1_data_write_path.I4[15]
RF_D1[15] => mux_32x1_16bit:T1_data_write_path.I1[15]
RF_D1[15] => mux_32x1_16bit:PC_data_write_path.I24[15]
RF_D2[0] => mux_32x1_16bit:T2_data_write_path.I1[0]
RF_D2[1] => mux_32x1_16bit:T2_data_write_path.I1[1]
RF_D2[2] => mux_32x1_16bit:T2_data_write_path.I1[2]
RF_D2[3] => mux_32x1_16bit:T2_data_write_path.I1[3]
RF_D2[4] => mux_32x1_16bit:T2_data_write_path.I1[4]
RF_D2[5] => mux_32x1_16bit:T2_data_write_path.I1[5]
RF_D2[6] => mux_32x1_16bit:T2_data_write_path.I1[6]
RF_D2[7] => mux_32x1_16bit:T2_data_write_path.I1[7]
RF_D2[8] => mux_32x1_16bit:T2_data_write_path.I1[8]
RF_D2[9] => mux_32x1_16bit:T2_data_write_path.I1[9]
RF_D2[10] => mux_32x1_16bit:T2_data_write_path.I1[10]
RF_D2[11] => mux_32x1_16bit:T2_data_write_path.I1[11]
RF_D2[12] => mux_32x1_16bit:T2_data_write_path.I1[12]
RF_D2[13] => mux_32x1_16bit:T2_data_write_path.I1[13]
RF_D2[14] => mux_32x1_16bit:T2_data_write_path.I1[14]
RF_D2[15] => mux_32x1_16bit:T2_data_write_path.I1[15]
T1_Data_Read[0] => mux_32x1_16bit:RF_D3_path.I6[0]
T1_Data_Read[0] => mux_32x1_16bit:RF_D3_path.I3[0]
T1_Data_Read[0] => mux_32x1_16bit:ALU_A_path.I19[0]
T1_Data_Read[0] => mux_32x1_16bit:ALU_A_path.I11[0]
T1_Data_Read[0] => mux_32x1_16bit:ALU_A_path.I5[0]
T1_Data_Read[0] => mux_32x1_16bit:ALU_A_path.I2[0]
T1_Data_Read[0] => mux_32x1_16bit:Mem_add_read_path.I12[0]
T1_Data_Read[0] => mux_32x1_16bit:Mem_data_write_path.I16[0]
T1_Data_Read[1] => mux_32x1_16bit:RF_D3_path.I6[1]
T1_Data_Read[1] => mux_32x1_16bit:RF_D3_path.I3[1]
T1_Data_Read[1] => mux_32x1_16bit:ALU_A_path.I19[1]
T1_Data_Read[1] => mux_32x1_16bit:ALU_A_path.I11[1]
T1_Data_Read[1] => mux_32x1_16bit:ALU_A_path.I5[1]
T1_Data_Read[1] => mux_32x1_16bit:ALU_A_path.I2[1]
T1_Data_Read[1] => mux_32x1_16bit:Mem_add_read_path.I12[1]
T1_Data_Read[1] => mux_32x1_16bit:Mem_data_write_path.I16[1]
T1_Data_Read[2] => mux_32x1_16bit:RF_D3_path.I6[2]
T1_Data_Read[2] => mux_32x1_16bit:RF_D3_path.I3[2]
T1_Data_Read[2] => mux_32x1_16bit:ALU_A_path.I19[2]
T1_Data_Read[2] => mux_32x1_16bit:ALU_A_path.I11[2]
T1_Data_Read[2] => mux_32x1_16bit:ALU_A_path.I5[2]
T1_Data_Read[2] => mux_32x1_16bit:ALU_A_path.I2[2]
T1_Data_Read[2] => mux_32x1_16bit:Mem_add_read_path.I12[2]
T1_Data_Read[2] => mux_32x1_16bit:Mem_data_write_path.I16[2]
T1_Data_Read[3] => mux_32x1_16bit:RF_D3_path.I6[3]
T1_Data_Read[3] => mux_32x1_16bit:RF_D3_path.I3[3]
T1_Data_Read[3] => mux_32x1_16bit:ALU_A_path.I19[3]
T1_Data_Read[3] => mux_32x1_16bit:ALU_A_path.I11[3]
T1_Data_Read[3] => mux_32x1_16bit:ALU_A_path.I5[3]
T1_Data_Read[3] => mux_32x1_16bit:ALU_A_path.I2[3]
T1_Data_Read[3] => mux_32x1_16bit:Mem_add_read_path.I12[3]
T1_Data_Read[3] => mux_32x1_16bit:Mem_data_write_path.I16[3]
T1_Data_Read[4] => mux_32x1_16bit:RF_D3_path.I6[4]
T1_Data_Read[4] => mux_32x1_16bit:RF_D3_path.I3[4]
T1_Data_Read[4] => mux_32x1_16bit:ALU_A_path.I19[4]
T1_Data_Read[4] => mux_32x1_16bit:ALU_A_path.I11[4]
T1_Data_Read[4] => mux_32x1_16bit:ALU_A_path.I5[4]
T1_Data_Read[4] => mux_32x1_16bit:ALU_A_path.I2[4]
T1_Data_Read[4] => mux_32x1_16bit:Mem_add_read_path.I12[4]
T1_Data_Read[4] => mux_32x1_16bit:Mem_data_write_path.I16[4]
T1_Data_Read[5] => mux_32x1_16bit:RF_D3_path.I6[5]
T1_Data_Read[5] => mux_32x1_16bit:RF_D3_path.I3[5]
T1_Data_Read[5] => mux_32x1_16bit:ALU_A_path.I19[5]
T1_Data_Read[5] => mux_32x1_16bit:ALU_A_path.I11[5]
T1_Data_Read[5] => mux_32x1_16bit:ALU_A_path.I5[5]
T1_Data_Read[5] => mux_32x1_16bit:ALU_A_path.I2[5]
T1_Data_Read[5] => mux_32x1_16bit:Mem_add_read_path.I12[5]
T1_Data_Read[5] => mux_32x1_16bit:Mem_data_write_path.I16[5]
T1_Data_Read[6] => mux_32x1_16bit:RF_D3_path.I6[6]
T1_Data_Read[6] => mux_32x1_16bit:RF_D3_path.I3[6]
T1_Data_Read[6] => mux_32x1_16bit:ALU_A_path.I19[6]
T1_Data_Read[6] => mux_32x1_16bit:ALU_A_path.I11[6]
T1_Data_Read[6] => mux_32x1_16bit:ALU_A_path.I5[6]
T1_Data_Read[6] => mux_32x1_16bit:ALU_A_path.I2[6]
T1_Data_Read[6] => mux_32x1_16bit:Mem_add_read_path.I12[6]
T1_Data_Read[6] => mux_32x1_16bit:Mem_data_write_path.I16[6]
T1_Data_Read[7] => mux_32x1_16bit:RF_D3_path.I6[7]
T1_Data_Read[7] => mux_32x1_16bit:RF_D3_path.I3[7]
T1_Data_Read[7] => mux_32x1_16bit:ALU_A_path.I19[7]
T1_Data_Read[7] => mux_32x1_16bit:ALU_A_path.I11[7]
T1_Data_Read[7] => mux_32x1_16bit:ALU_A_path.I5[7]
T1_Data_Read[7] => mux_32x1_16bit:ALU_A_path.I2[7]
T1_Data_Read[7] => mux_32x1_16bit:Mem_add_read_path.I12[7]
T1_Data_Read[7] => mux_32x1_16bit:Mem_data_write_path.I16[7]
T1_Data_Read[8] => mux_32x1_16bit:RF_D3_path.I6[8]
T1_Data_Read[8] => mux_32x1_16bit:RF_D3_path.I3[8]
T1_Data_Read[8] => mux_32x1_16bit:ALU_A_path.I19[8]
T1_Data_Read[8] => mux_32x1_16bit:ALU_A_path.I11[8]
T1_Data_Read[8] => mux_32x1_16bit:ALU_A_path.I5[8]
T1_Data_Read[8] => mux_32x1_16bit:ALU_A_path.I2[8]
T1_Data_Read[8] => mux_32x1_16bit:Mem_add_read_path.I12[8]
T1_Data_Read[8] => mux_32x1_16bit:Mem_data_write_path.I16[8]
T1_Data_Read[9] => mux_32x1_16bit:RF_D3_path.I6[9]
T1_Data_Read[9] => mux_32x1_16bit:RF_D3_path.I3[9]
T1_Data_Read[9] => mux_32x1_16bit:ALU_A_path.I19[9]
T1_Data_Read[9] => mux_32x1_16bit:ALU_A_path.I11[9]
T1_Data_Read[9] => mux_32x1_16bit:ALU_A_path.I5[9]
T1_Data_Read[9] => mux_32x1_16bit:ALU_A_path.I2[9]
T1_Data_Read[9] => mux_32x1_16bit:Mem_add_read_path.I12[9]
T1_Data_Read[9] => mux_32x1_16bit:Mem_data_write_path.I16[9]
T1_Data_Read[10] => mux_32x1_16bit:RF_D3_path.I6[10]
T1_Data_Read[10] => mux_32x1_16bit:RF_D3_path.I3[10]
T1_Data_Read[10] => mux_32x1_16bit:ALU_A_path.I19[10]
T1_Data_Read[10] => mux_32x1_16bit:ALU_A_path.I11[10]
T1_Data_Read[10] => mux_32x1_16bit:ALU_A_path.I5[10]
T1_Data_Read[10] => mux_32x1_16bit:ALU_A_path.I2[10]
T1_Data_Read[10] => mux_32x1_16bit:Mem_add_read_path.I12[10]
T1_Data_Read[10] => mux_32x1_16bit:Mem_data_write_path.I16[10]
T1_Data_Read[11] => mux_32x1_16bit:RF_D3_path.I6[11]
T1_Data_Read[11] => mux_32x1_16bit:RF_D3_path.I3[11]
T1_Data_Read[11] => mux_32x1_16bit:ALU_A_path.I19[11]
T1_Data_Read[11] => mux_32x1_16bit:ALU_A_path.I11[11]
T1_Data_Read[11] => mux_32x1_16bit:ALU_A_path.I5[11]
T1_Data_Read[11] => mux_32x1_16bit:ALU_A_path.I2[11]
T1_Data_Read[11] => mux_32x1_16bit:Mem_add_read_path.I12[11]
T1_Data_Read[11] => mux_32x1_16bit:Mem_data_write_path.I16[11]
T1_Data_Read[12] => mux_32x1_16bit:RF_D3_path.I6[12]
T1_Data_Read[12] => mux_32x1_16bit:RF_D3_path.I3[12]
T1_Data_Read[12] => mux_32x1_16bit:ALU_A_path.I19[12]
T1_Data_Read[12] => mux_32x1_16bit:ALU_A_path.I11[12]
T1_Data_Read[12] => mux_32x1_16bit:ALU_A_path.I5[12]
T1_Data_Read[12] => mux_32x1_16bit:ALU_A_path.I2[12]
T1_Data_Read[12] => mux_32x1_16bit:Mem_add_read_path.I12[12]
T1_Data_Read[12] => mux_32x1_16bit:Mem_data_write_path.I16[12]
T1_Data_Read[13] => mux_32x1_16bit:RF_D3_path.I6[13]
T1_Data_Read[13] => mux_32x1_16bit:RF_D3_path.I3[13]
T1_Data_Read[13] => mux_32x1_16bit:ALU_A_path.I19[13]
T1_Data_Read[13] => mux_32x1_16bit:ALU_A_path.I11[13]
T1_Data_Read[13] => mux_32x1_16bit:ALU_A_path.I5[13]
T1_Data_Read[13] => mux_32x1_16bit:ALU_A_path.I2[13]
T1_Data_Read[13] => mux_32x1_16bit:Mem_add_read_path.I12[13]
T1_Data_Read[13] => mux_32x1_16bit:Mem_data_write_path.I16[13]
T1_Data_Read[14] => mux_32x1_16bit:RF_D3_path.I6[14]
T1_Data_Read[14] => mux_32x1_16bit:RF_D3_path.I3[14]
T1_Data_Read[14] => mux_32x1_16bit:ALU_A_path.I19[14]
T1_Data_Read[14] => mux_32x1_16bit:ALU_A_path.I11[14]
T1_Data_Read[14] => mux_32x1_16bit:ALU_A_path.I5[14]
T1_Data_Read[14] => mux_32x1_16bit:ALU_A_path.I2[14]
T1_Data_Read[14] => mux_32x1_16bit:Mem_add_read_path.I12[14]
T1_Data_Read[14] => mux_32x1_16bit:Mem_data_write_path.I16[14]
T1_Data_Read[15] => mux_32x1_16bit:RF_D3_path.I6[15]
T1_Data_Read[15] => mux_32x1_16bit:RF_D3_path.I3[15]
T1_Data_Read[15] => mux_32x1_16bit:ALU_A_path.I19[15]
T1_Data_Read[15] => mux_32x1_16bit:ALU_A_path.I11[15]
T1_Data_Read[15] => mux_32x1_16bit:ALU_A_path.I5[15]
T1_Data_Read[15] => mux_32x1_16bit:ALU_A_path.I2[15]
T1_Data_Read[15] => mux_32x1_16bit:Mem_add_read_path.I12[15]
T1_Data_Read[15] => mux_32x1_16bit:Mem_data_write_path.I16[15]
T2_Data_Read[0] => mux_32x1_16bit:ALU_A_path.I15[0]
T2_Data_Read[0] => mux_32x1_16bit:ALU_B_path.I19[0]
T2_Data_Read[0] => mux_32x1_16bit:ALU_B_path.I2[0]
T2_Data_Read[0] => mux_32x1_16bit:Mem_add_write_path.I16[0]
T2_Data_Read[1] => mux_32x1_16bit:ALU_A_path.I15[1]
T2_Data_Read[1] => mux_32x1_16bit:ALU_B_path.I19[1]
T2_Data_Read[1] => mux_32x1_16bit:ALU_B_path.I2[1]
T2_Data_Read[1] => mux_32x1_16bit:Mem_add_write_path.I16[1]
T2_Data_Read[2] => mux_32x1_16bit:ALU_A_path.I15[2]
T2_Data_Read[2] => mux_32x1_16bit:ALU_B_path.I19[2]
T2_Data_Read[2] => mux_32x1_16bit:ALU_B_path.I2[2]
T2_Data_Read[2] => mux_32x1_16bit:Mem_add_write_path.I16[2]
T2_Data_Read[3] => mux_32x1_16bit:ALU_A_path.I15[3]
T2_Data_Read[3] => mux_32x1_16bit:ALU_B_path.I19[3]
T2_Data_Read[3] => mux_32x1_16bit:ALU_B_path.I2[3]
T2_Data_Read[3] => mux_32x1_16bit:Mem_add_write_path.I16[3]
T2_Data_Read[4] => mux_32x1_16bit:ALU_A_path.I15[4]
T2_Data_Read[4] => mux_32x1_16bit:ALU_B_path.I19[4]
T2_Data_Read[4] => mux_32x1_16bit:ALU_B_path.I2[4]
T2_Data_Read[4] => mux_32x1_16bit:Mem_add_write_path.I16[4]
T2_Data_Read[5] => mux_32x1_16bit:ALU_A_path.I15[5]
T2_Data_Read[5] => mux_32x1_16bit:ALU_B_path.I19[5]
T2_Data_Read[5] => mux_32x1_16bit:ALU_B_path.I2[5]
T2_Data_Read[5] => mux_32x1_16bit:Mem_add_write_path.I16[5]
T2_Data_Read[6] => mux_32x1_16bit:ALU_A_path.I15[6]
T2_Data_Read[6] => mux_32x1_16bit:ALU_B_path.I19[6]
T2_Data_Read[6] => mux_32x1_16bit:ALU_B_path.I2[6]
T2_Data_Read[6] => mux_32x1_16bit:Mem_add_write_path.I16[6]
T2_Data_Read[7] => mux_32x1_16bit:ALU_A_path.I15[7]
T2_Data_Read[7] => mux_32x1_16bit:ALU_B_path.I19[7]
T2_Data_Read[7] => mux_32x1_16bit:ALU_B_path.I2[7]
T2_Data_Read[7] => mux_32x1_16bit:Mem_add_write_path.I16[7]
T2_Data_Read[8] => mux_32x1_16bit:ALU_A_path.I15[8]
T2_Data_Read[8] => mux_32x1_16bit:ALU_B_path.I19[8]
T2_Data_Read[8] => mux_32x1_16bit:ALU_B_path.I2[8]
T2_Data_Read[8] => mux_32x1_16bit:Mem_add_write_path.I16[8]
T2_Data_Read[9] => mux_32x1_16bit:ALU_A_path.I15[9]
T2_Data_Read[9] => mux_32x1_16bit:ALU_B_path.I19[9]
T2_Data_Read[9] => mux_32x1_16bit:ALU_B_path.I2[9]
T2_Data_Read[9] => mux_32x1_16bit:Mem_add_write_path.I16[9]
T2_Data_Read[10] => mux_32x1_16bit:ALU_A_path.I15[10]
T2_Data_Read[10] => mux_32x1_16bit:ALU_B_path.I19[10]
T2_Data_Read[10] => mux_32x1_16bit:ALU_B_path.I2[10]
T2_Data_Read[10] => mux_32x1_16bit:Mem_add_write_path.I16[10]
T2_Data_Read[11] => mux_32x1_16bit:ALU_A_path.I15[11]
T2_Data_Read[11] => mux_32x1_16bit:ALU_B_path.I19[11]
T2_Data_Read[11] => mux_32x1_16bit:ALU_B_path.I2[11]
T2_Data_Read[11] => mux_32x1_16bit:Mem_add_write_path.I16[11]
T2_Data_Read[12] => mux_32x1_16bit:ALU_A_path.I15[12]
T2_Data_Read[12] => mux_32x1_16bit:ALU_B_path.I19[12]
T2_Data_Read[12] => mux_32x1_16bit:ALU_B_path.I2[12]
T2_Data_Read[12] => mux_32x1_16bit:Mem_add_write_path.I16[12]
T2_Data_Read[13] => mux_32x1_16bit:ALU_A_path.I15[13]
T2_Data_Read[13] => mux_32x1_16bit:ALU_B_path.I19[13]
T2_Data_Read[13] => mux_32x1_16bit:ALU_B_path.I2[13]
T2_Data_Read[13] => mux_32x1_16bit:Mem_add_write_path.I16[13]
T2_Data_Read[14] => mux_32x1_16bit:ALU_A_path.I15[14]
T2_Data_Read[14] => mux_32x1_16bit:ALU_B_path.I19[14]
T2_Data_Read[14] => mux_32x1_16bit:ALU_B_path.I2[14]
T2_Data_Read[14] => mux_32x1_16bit:Mem_add_write_path.I16[14]
T2_Data_Read[15] => mux_32x1_16bit:ALU_A_path.I15[15]
T2_Data_Read[15] => mux_32x1_16bit:ALU_B_path.I19[15]
T2_Data_Read[15] => mux_32x1_16bit:ALU_B_path.I2[15]
T2_Data_Read[15] => mux_32x1_16bit:Mem_add_write_path.I16[15]
T1_Data_Write[0] <= mux_32x1_16bit:T1_data_write_path.Y[0]
T1_Data_Write[1] <= mux_32x1_16bit:T1_data_write_path.Y[1]
T1_Data_Write[2] <= mux_32x1_16bit:T1_data_write_path.Y[2]
T1_Data_Write[3] <= mux_32x1_16bit:T1_data_write_path.Y[3]
T1_Data_Write[4] <= mux_32x1_16bit:T1_data_write_path.Y[4]
T1_Data_Write[5] <= mux_32x1_16bit:T1_data_write_path.Y[5]
T1_Data_Write[6] <= mux_32x1_16bit:T1_data_write_path.Y[6]
T1_Data_Write[7] <= mux_32x1_16bit:T1_data_write_path.Y[7]
T1_Data_Write[8] <= mux_32x1_16bit:T1_data_write_path.Y[8]
T1_Data_Write[9] <= mux_32x1_16bit:T1_data_write_path.Y[9]
T1_Data_Write[10] <= mux_32x1_16bit:T1_data_write_path.Y[10]
T1_Data_Write[11] <= mux_32x1_16bit:T1_data_write_path.Y[11]
T1_Data_Write[12] <= mux_32x1_16bit:T1_data_write_path.Y[12]
T1_Data_Write[13] <= mux_32x1_16bit:T1_data_write_path.Y[13]
T1_Data_Write[14] <= mux_32x1_16bit:T1_data_write_path.Y[14]
T1_Data_Write[15] <= mux_32x1_16bit:T1_data_write_path.Y[15]
T2_Data_Write[0] <= mux_32x1_16bit:T2_data_write_path.Y[0]
T2_Data_Write[1] <= mux_32x1_16bit:T2_data_write_path.Y[1]
T2_Data_Write[2] <= mux_32x1_16bit:T2_data_write_path.Y[2]
T2_Data_Write[3] <= mux_32x1_16bit:T2_data_write_path.Y[3]
T2_Data_Write[4] <= mux_32x1_16bit:T2_data_write_path.Y[4]
T2_Data_Write[5] <= mux_32x1_16bit:T2_data_write_path.Y[5]
T2_Data_Write[6] <= mux_32x1_16bit:T2_data_write_path.Y[6]
T2_Data_Write[7] <= mux_32x1_16bit:T2_data_write_path.Y[7]
T2_Data_Write[8] <= mux_32x1_16bit:T2_data_write_path.Y[8]
T2_Data_Write[9] <= mux_32x1_16bit:T2_data_write_path.Y[9]
T2_Data_Write[10] <= mux_32x1_16bit:T2_data_write_path.Y[10]
T2_Data_Write[11] <= mux_32x1_16bit:T2_data_write_path.Y[11]
T2_Data_Write[12] <= mux_32x1_16bit:T2_data_write_path.Y[12]
T2_Data_Write[13] <= mux_32x1_16bit:T2_data_write_path.Y[13]
T2_Data_Write[14] <= mux_32x1_16bit:T2_data_write_path.Y[14]
T2_Data_Write[15] <= mux_32x1_16bit:T2_data_write_path.Y[15]
ALU_A[0] <= mux_32x1_16bit:ALU_A_path.Y[0]
ALU_A[1] <= mux_32x1_16bit:ALU_A_path.Y[1]
ALU_A[2] <= mux_32x1_16bit:ALU_A_path.Y[2]
ALU_A[3] <= mux_32x1_16bit:ALU_A_path.Y[3]
ALU_A[4] <= mux_32x1_16bit:ALU_A_path.Y[4]
ALU_A[5] <= mux_32x1_16bit:ALU_A_path.Y[5]
ALU_A[6] <= mux_32x1_16bit:ALU_A_path.Y[6]
ALU_A[7] <= mux_32x1_16bit:ALU_A_path.Y[7]
ALU_A[8] <= mux_32x1_16bit:ALU_A_path.Y[8]
ALU_A[9] <= mux_32x1_16bit:ALU_A_path.Y[9]
ALU_A[10] <= mux_32x1_16bit:ALU_A_path.Y[10]
ALU_A[11] <= mux_32x1_16bit:ALU_A_path.Y[11]
ALU_A[12] <= mux_32x1_16bit:ALU_A_path.Y[12]
ALU_A[13] <= mux_32x1_16bit:ALU_A_path.Y[13]
ALU_A[14] <= mux_32x1_16bit:ALU_A_path.Y[14]
ALU_A[15] <= mux_32x1_16bit:ALU_A_path.Y[15]
ALU_B[0] <= mux_32x1_16bit:ALU_B_path.Y[0]
ALU_B[1] <= mux_32x1_16bit:ALU_B_path.Y[1]
ALU_B[2] <= mux_32x1_16bit:ALU_B_path.Y[2]
ALU_B[3] <= mux_32x1_16bit:ALU_B_path.Y[3]
ALU_B[4] <= mux_32x1_16bit:ALU_B_path.Y[4]
ALU_B[5] <= mux_32x1_16bit:ALU_B_path.Y[5]
ALU_B[6] <= mux_32x1_16bit:ALU_B_path.Y[6]
ALU_B[7] <= mux_32x1_16bit:ALU_B_path.Y[7]
ALU_B[8] <= mux_32x1_16bit:ALU_B_path.Y[8]
ALU_B[9] <= mux_32x1_16bit:ALU_B_path.Y[9]
ALU_B[10] <= mux_32x1_16bit:ALU_B_path.Y[10]
ALU_B[11] <= mux_32x1_16bit:ALU_B_path.Y[11]
ALU_B[12] <= mux_32x1_16bit:ALU_B_path.Y[12]
ALU_B[13] <= mux_32x1_16bit:ALU_B_path.Y[13]
ALU_B[14] <= mux_32x1_16bit:ALU_B_path.Y[14]
ALU_B[15] <= mux_32x1_16bit:ALU_B_path.Y[15]
ALU_Control[0] <= mux_32x1_3bit:ALU_control_path.Y[0]
ALU_Control[1] <= mux_32x1_3bit:ALU_control_path.Y[1]
ALU_Control[2] <= mux_32x1_3bit:ALU_control_path.Y[2]
ALU_C[0] => mux_32x1_16bit:T1_data_write_path.I19[0]
ALU_C[0] => mux_32x1_16bit:T1_data_write_path.I11[0]
ALU_C[0] => mux_32x1_16bit:T1_data_write_path.I5[0]
ALU_C[0] => mux_32x1_16bit:T1_data_write_path.I2[0]
ALU_C[0] => mux_32x1_16bit:T2_data_write_path.I15[0]
ALU_C[0] => mux_32x1_16bit:PC_data_write_path.I22[0]
ALU_C[0] => mux_32x1_16bit:PC_data_write_path.I20[0]
ALU_C[0] => mux_32x1_16bit:PC_data_write_path.I17[0]
ALU_C[0] => mux_32x1_16bit:PC_data_write_path.I0[0]
ALU_C[1] => mux_32x1_16bit:T1_data_write_path.I19[1]
ALU_C[1] => mux_32x1_16bit:T1_data_write_path.I11[1]
ALU_C[1] => mux_32x1_16bit:T1_data_write_path.I5[1]
ALU_C[1] => mux_32x1_16bit:T1_data_write_path.I2[1]
ALU_C[1] => mux_32x1_16bit:T2_data_write_path.I15[1]
ALU_C[1] => mux_32x1_16bit:PC_data_write_path.I22[1]
ALU_C[1] => mux_32x1_16bit:PC_data_write_path.I20[1]
ALU_C[1] => mux_32x1_16bit:PC_data_write_path.I17[1]
ALU_C[1] => mux_32x1_16bit:PC_data_write_path.I0[1]
ALU_C[2] => mux_32x1_16bit:T1_data_write_path.I19[2]
ALU_C[2] => mux_32x1_16bit:T1_data_write_path.I11[2]
ALU_C[2] => mux_32x1_16bit:T1_data_write_path.I5[2]
ALU_C[2] => mux_32x1_16bit:T1_data_write_path.I2[2]
ALU_C[2] => mux_32x1_16bit:T2_data_write_path.I15[2]
ALU_C[2] => mux_32x1_16bit:PC_data_write_path.I22[2]
ALU_C[2] => mux_32x1_16bit:PC_data_write_path.I20[2]
ALU_C[2] => mux_32x1_16bit:PC_data_write_path.I17[2]
ALU_C[2] => mux_32x1_16bit:PC_data_write_path.I0[2]
ALU_C[3] => mux_32x1_16bit:T1_data_write_path.I19[3]
ALU_C[3] => mux_32x1_16bit:T1_data_write_path.I11[3]
ALU_C[3] => mux_32x1_16bit:T1_data_write_path.I5[3]
ALU_C[3] => mux_32x1_16bit:T1_data_write_path.I2[3]
ALU_C[3] => mux_32x1_16bit:T2_data_write_path.I15[3]
ALU_C[3] => mux_32x1_16bit:PC_data_write_path.I22[3]
ALU_C[3] => mux_32x1_16bit:PC_data_write_path.I20[3]
ALU_C[3] => mux_32x1_16bit:PC_data_write_path.I17[3]
ALU_C[3] => mux_32x1_16bit:PC_data_write_path.I0[3]
ALU_C[4] => mux_32x1_16bit:T1_data_write_path.I19[4]
ALU_C[4] => mux_32x1_16bit:T1_data_write_path.I11[4]
ALU_C[4] => mux_32x1_16bit:T1_data_write_path.I5[4]
ALU_C[4] => mux_32x1_16bit:T1_data_write_path.I2[4]
ALU_C[4] => mux_32x1_16bit:T2_data_write_path.I15[4]
ALU_C[4] => mux_32x1_16bit:PC_data_write_path.I22[4]
ALU_C[4] => mux_32x1_16bit:PC_data_write_path.I20[4]
ALU_C[4] => mux_32x1_16bit:PC_data_write_path.I17[4]
ALU_C[4] => mux_32x1_16bit:PC_data_write_path.I0[4]
ALU_C[5] => mux_32x1_16bit:T1_data_write_path.I19[5]
ALU_C[5] => mux_32x1_16bit:T1_data_write_path.I11[5]
ALU_C[5] => mux_32x1_16bit:T1_data_write_path.I5[5]
ALU_C[5] => mux_32x1_16bit:T1_data_write_path.I2[5]
ALU_C[5] => mux_32x1_16bit:T2_data_write_path.I15[5]
ALU_C[5] => mux_32x1_16bit:PC_data_write_path.I22[5]
ALU_C[5] => mux_32x1_16bit:PC_data_write_path.I20[5]
ALU_C[5] => mux_32x1_16bit:PC_data_write_path.I17[5]
ALU_C[5] => mux_32x1_16bit:PC_data_write_path.I0[5]
ALU_C[6] => mux_32x1_16bit:T1_data_write_path.I19[6]
ALU_C[6] => mux_32x1_16bit:T1_data_write_path.I11[6]
ALU_C[6] => mux_32x1_16bit:T1_data_write_path.I5[6]
ALU_C[6] => mux_32x1_16bit:T1_data_write_path.I2[6]
ALU_C[6] => mux_32x1_16bit:T2_data_write_path.I15[6]
ALU_C[6] => mux_32x1_16bit:PC_data_write_path.I22[6]
ALU_C[6] => mux_32x1_16bit:PC_data_write_path.I20[6]
ALU_C[6] => mux_32x1_16bit:PC_data_write_path.I17[6]
ALU_C[6] => mux_32x1_16bit:PC_data_write_path.I0[6]
ALU_C[7] => mux_32x1_16bit:T1_data_write_path.I19[7]
ALU_C[7] => mux_32x1_16bit:T1_data_write_path.I11[7]
ALU_C[7] => mux_32x1_16bit:T1_data_write_path.I5[7]
ALU_C[7] => mux_32x1_16bit:T1_data_write_path.I2[7]
ALU_C[7] => mux_32x1_16bit:T2_data_write_path.I15[7]
ALU_C[7] => mux_32x1_16bit:PC_data_write_path.I22[7]
ALU_C[7] => mux_32x1_16bit:PC_data_write_path.I20[7]
ALU_C[7] => mux_32x1_16bit:PC_data_write_path.I17[7]
ALU_C[7] => mux_32x1_16bit:PC_data_write_path.I0[7]
ALU_C[8] => mux_32x1_16bit:T1_data_write_path.I19[8]
ALU_C[8] => mux_32x1_16bit:T1_data_write_path.I11[8]
ALU_C[8] => mux_32x1_16bit:T1_data_write_path.I5[8]
ALU_C[8] => mux_32x1_16bit:T1_data_write_path.I2[8]
ALU_C[8] => mux_32x1_16bit:T2_data_write_path.I15[8]
ALU_C[8] => mux_32x1_16bit:PC_data_write_path.I22[8]
ALU_C[8] => mux_32x1_16bit:PC_data_write_path.I20[8]
ALU_C[8] => mux_32x1_16bit:PC_data_write_path.I17[8]
ALU_C[8] => mux_32x1_16bit:PC_data_write_path.I0[8]
ALU_C[9] => mux_32x1_16bit:T1_data_write_path.I19[9]
ALU_C[9] => mux_32x1_16bit:T1_data_write_path.I11[9]
ALU_C[9] => mux_32x1_16bit:T1_data_write_path.I5[9]
ALU_C[9] => mux_32x1_16bit:T1_data_write_path.I2[9]
ALU_C[9] => mux_32x1_16bit:T2_data_write_path.I15[9]
ALU_C[9] => mux_32x1_16bit:PC_data_write_path.I22[9]
ALU_C[9] => mux_32x1_16bit:PC_data_write_path.I20[9]
ALU_C[9] => mux_32x1_16bit:PC_data_write_path.I17[9]
ALU_C[9] => mux_32x1_16bit:PC_data_write_path.I0[9]
ALU_C[10] => mux_32x1_16bit:T1_data_write_path.I19[10]
ALU_C[10] => mux_32x1_16bit:T1_data_write_path.I11[10]
ALU_C[10] => mux_32x1_16bit:T1_data_write_path.I5[10]
ALU_C[10] => mux_32x1_16bit:T1_data_write_path.I2[10]
ALU_C[10] => mux_32x1_16bit:T2_data_write_path.I15[10]
ALU_C[10] => mux_32x1_16bit:PC_data_write_path.I22[10]
ALU_C[10] => mux_32x1_16bit:PC_data_write_path.I20[10]
ALU_C[10] => mux_32x1_16bit:PC_data_write_path.I17[10]
ALU_C[10] => mux_32x1_16bit:PC_data_write_path.I0[10]
ALU_C[11] => mux_32x1_16bit:T1_data_write_path.I19[11]
ALU_C[11] => mux_32x1_16bit:T1_data_write_path.I11[11]
ALU_C[11] => mux_32x1_16bit:T1_data_write_path.I5[11]
ALU_C[11] => mux_32x1_16bit:T1_data_write_path.I2[11]
ALU_C[11] => mux_32x1_16bit:T2_data_write_path.I15[11]
ALU_C[11] => mux_32x1_16bit:PC_data_write_path.I22[11]
ALU_C[11] => mux_32x1_16bit:PC_data_write_path.I20[11]
ALU_C[11] => mux_32x1_16bit:PC_data_write_path.I17[11]
ALU_C[11] => mux_32x1_16bit:PC_data_write_path.I0[11]
ALU_C[12] => mux_32x1_16bit:T1_data_write_path.I19[12]
ALU_C[12] => mux_32x1_16bit:T1_data_write_path.I11[12]
ALU_C[12] => mux_32x1_16bit:T1_data_write_path.I5[12]
ALU_C[12] => mux_32x1_16bit:T1_data_write_path.I2[12]
ALU_C[12] => mux_32x1_16bit:T2_data_write_path.I15[12]
ALU_C[12] => mux_32x1_16bit:PC_data_write_path.I22[12]
ALU_C[12] => mux_32x1_16bit:PC_data_write_path.I20[12]
ALU_C[12] => mux_32x1_16bit:PC_data_write_path.I17[12]
ALU_C[12] => mux_32x1_16bit:PC_data_write_path.I0[12]
ALU_C[13] => mux_32x1_16bit:T1_data_write_path.I19[13]
ALU_C[13] => mux_32x1_16bit:T1_data_write_path.I11[13]
ALU_C[13] => mux_32x1_16bit:T1_data_write_path.I5[13]
ALU_C[13] => mux_32x1_16bit:T1_data_write_path.I2[13]
ALU_C[13] => mux_32x1_16bit:T2_data_write_path.I15[13]
ALU_C[13] => mux_32x1_16bit:PC_data_write_path.I22[13]
ALU_C[13] => mux_32x1_16bit:PC_data_write_path.I20[13]
ALU_C[13] => mux_32x1_16bit:PC_data_write_path.I17[13]
ALU_C[13] => mux_32x1_16bit:PC_data_write_path.I0[13]
ALU_C[14] => mux_32x1_16bit:T1_data_write_path.I19[14]
ALU_C[14] => mux_32x1_16bit:T1_data_write_path.I11[14]
ALU_C[14] => mux_32x1_16bit:T1_data_write_path.I5[14]
ALU_C[14] => mux_32x1_16bit:T1_data_write_path.I2[14]
ALU_C[14] => mux_32x1_16bit:T2_data_write_path.I15[14]
ALU_C[14] => mux_32x1_16bit:PC_data_write_path.I22[14]
ALU_C[14] => mux_32x1_16bit:PC_data_write_path.I20[14]
ALU_C[14] => mux_32x1_16bit:PC_data_write_path.I17[14]
ALU_C[14] => mux_32x1_16bit:PC_data_write_path.I0[14]
ALU_C[15] => mux_32x1_16bit:T1_data_write_path.I19[15]
ALU_C[15] => mux_32x1_16bit:T1_data_write_path.I11[15]
ALU_C[15] => mux_32x1_16bit:T1_data_write_path.I5[15]
ALU_C[15] => mux_32x1_16bit:T1_data_write_path.I2[15]
ALU_C[15] => mux_32x1_16bit:T2_data_write_path.I15[15]
ALU_C[15] => mux_32x1_16bit:PC_data_write_path.I22[15]
ALU_C[15] => mux_32x1_16bit:PC_data_write_path.I20[15]
ALU_C[15] => mux_32x1_16bit:PC_data_write_path.I17[15]
ALU_C[15] => mux_32x1_16bit:PC_data_write_path.I0[15]
ALU_Cout => ~NO_FANOUT~
ALU_Z => ~NO_FANOUT~
IR_Data_Read[0] => mux_32x1_6bit:to_SE6_path.I20[0]
IR_Data_Read[0] => mux_32x1_6bit:to_SE6_path.I15[0]
IR_Data_Read[0] => mux_32x1_6bit:to_SE6_path.I11[0]
IR_Data_Read[0] => mux_32x1_6bit:to_SE6_path.I5[0]
IR_Data_Read[0] => mux_32x1_9bit:to_SE9_path.I22[0]
IR_Data_Read[0] => mux_32x1_9bit:to_SE9_path.I9[0]
IR_Data_Read[0] => mux_32x1_9bit:to_SE9_path.I8[0]
IR_Data_Read[1] => mux_32x1_6bit:to_SE6_path.I20[1]
IR_Data_Read[1] => mux_32x1_6bit:to_SE6_path.I15[1]
IR_Data_Read[1] => mux_32x1_6bit:to_SE6_path.I11[1]
IR_Data_Read[1] => mux_32x1_6bit:to_SE6_path.I5[1]
IR_Data_Read[1] => mux_32x1_9bit:to_SE9_path.I22[1]
IR_Data_Read[1] => mux_32x1_9bit:to_SE9_path.I9[1]
IR_Data_Read[1] => mux_32x1_9bit:to_SE9_path.I8[1]
IR_Data_Read[2] => mux_32x1_6bit:to_SE6_path.I20[2]
IR_Data_Read[2] => mux_32x1_6bit:to_SE6_path.I15[2]
IR_Data_Read[2] => mux_32x1_6bit:to_SE6_path.I11[2]
IR_Data_Read[2] => mux_32x1_6bit:to_SE6_path.I5[2]
IR_Data_Read[2] => mux_32x1_9bit:to_SE9_path.I22[2]
IR_Data_Read[2] => mux_32x1_9bit:to_SE9_path.I9[2]
IR_Data_Read[2] => mux_32x1_9bit:to_SE9_path.I8[2]
IR_Data_Read[3] => mux_32x1_3bit:RF_A3_path.I3[0]
IR_Data_Read[3] => mux_32x1_6bit:to_SE6_path.I20[3]
IR_Data_Read[3] => mux_32x1_6bit:to_SE6_path.I15[3]
IR_Data_Read[3] => mux_32x1_6bit:to_SE6_path.I11[3]
IR_Data_Read[3] => mux_32x1_6bit:to_SE6_path.I5[3]
IR_Data_Read[3] => mux_32x1_9bit:to_SE9_path.I22[3]
IR_Data_Read[3] => mux_32x1_9bit:to_SE9_path.I9[3]
IR_Data_Read[3] => mux_32x1_9bit:to_SE9_path.I8[3]
IR_Data_Read[4] => mux_32x1_3bit:RF_A3_path.I3[1]
IR_Data_Read[4] => mux_32x1_6bit:to_SE6_path.I20[4]
IR_Data_Read[4] => mux_32x1_6bit:to_SE6_path.I15[4]
IR_Data_Read[4] => mux_32x1_6bit:to_SE6_path.I11[4]
IR_Data_Read[4] => mux_32x1_6bit:to_SE6_path.I5[4]
IR_Data_Read[4] => mux_32x1_9bit:to_SE9_path.I22[4]
IR_Data_Read[4] => mux_32x1_9bit:to_SE9_path.I9[4]
IR_Data_Read[4] => mux_32x1_9bit:to_SE9_path.I8[4]
IR_Data_Read[5] => mux_32x1_3bit:RF_A3_path.I3[2]
IR_Data_Read[5] => mux_32x1_6bit:to_SE6_path.I20[5]
IR_Data_Read[5] => mux_32x1_6bit:to_SE6_path.I15[5]
IR_Data_Read[5] => mux_32x1_6bit:to_SE6_path.I11[5]
IR_Data_Read[5] => mux_32x1_6bit:to_SE6_path.I5[5]
IR_Data_Read[5] => mux_32x1_9bit:to_SE9_path.I22[5]
IR_Data_Read[5] => mux_32x1_9bit:to_SE9_path.I9[5]
IR_Data_Read[5] => mux_32x1_9bit:to_SE9_path.I8[5]
IR_Data_Read[6] => mux_32x1_3bit:RF_A1_path.I24[0]
IR_Data_Read[6] => mux_32x1_3bit:RF_A1_path.I10[0]
IR_Data_Read[6] => mux_32x1_3bit:RF_A2_path.I14[0]
IR_Data_Read[6] => mux_32x1_3bit:RF_A2_path.I10[0]
IR_Data_Read[6] => mux_32x1_3bit:RF_A2_path.I1[0]
IR_Data_Read[6] => mux_32x1_3bit:RF_A3_path.I6[0]
IR_Data_Read[6] => mux_32x1_9bit:to_SE9_path.I22[6]
IR_Data_Read[6] => mux_32x1_9bit:to_SE9_path.I9[6]
IR_Data_Read[6] => mux_32x1_9bit:to_SE9_path.I8[6]
IR_Data_Read[7] => mux_32x1_3bit:RF_A1_path.I24[1]
IR_Data_Read[7] => mux_32x1_3bit:RF_A1_path.I10[1]
IR_Data_Read[7] => mux_32x1_3bit:RF_A2_path.I14[1]
IR_Data_Read[7] => mux_32x1_3bit:RF_A2_path.I10[1]
IR_Data_Read[7] => mux_32x1_3bit:RF_A2_path.I1[1]
IR_Data_Read[7] => mux_32x1_3bit:RF_A3_path.I6[1]
IR_Data_Read[7] => mux_32x1_9bit:to_SE9_path.I22[7]
IR_Data_Read[7] => mux_32x1_9bit:to_SE9_path.I9[7]
IR_Data_Read[7] => mux_32x1_9bit:to_SE9_path.I8[7]
IR_Data_Read[8] => mux_32x1_3bit:RF_A1_path.I24[2]
IR_Data_Read[8] => mux_32x1_3bit:RF_A1_path.I10[2]
IR_Data_Read[8] => mux_32x1_3bit:RF_A2_path.I14[2]
IR_Data_Read[8] => mux_32x1_3bit:RF_A2_path.I10[2]
IR_Data_Read[8] => mux_32x1_3bit:RF_A2_path.I1[2]
IR_Data_Read[8] => mux_32x1_3bit:RF_A3_path.I6[2]
IR_Data_Read[8] => mux_32x1_9bit:to_SE9_path.I22[8]
IR_Data_Read[8] => mux_32x1_9bit:to_SE9_path.I9[8]
IR_Data_Read[8] => mux_32x1_9bit:to_SE9_path.I8[8]
IR_Data_Read[9] => mux_32x1_3bit:RF_A1_path.I1[0]
IR_Data_Read[9] => mux_32x1_3bit:RF_A3_path.I23[0]
IR_Data_Read[9] => mux_32x1_3bit:RF_A3_path.I9[0]
IR_Data_Read[9] => mux_32x1_3bit:RF_A3_path.I8[0]
IR_Data_Read[10] => mux_32x1_3bit:RF_A1_path.I1[1]
IR_Data_Read[10] => mux_32x1_3bit:RF_A3_path.I23[1]
IR_Data_Read[10] => mux_32x1_3bit:RF_A3_path.I9[1]
IR_Data_Read[10] => mux_32x1_3bit:RF_A3_path.I8[1]
IR_Data_Read[11] => mux_32x1_3bit:RF_A1_path.I1[2]
IR_Data_Read[11] => mux_32x1_3bit:RF_A3_path.I23[2]
IR_Data_Read[11] => mux_32x1_3bit:RF_A3_path.I9[2]
IR_Data_Read[11] => mux_32x1_3bit:RF_A3_path.I8[2]
IR_Data_Read[12] => mux_32x1_3bit:ALU_control_path.I2[0]
IR_Data_Read[13] => mux_32x1_3bit:ALU_control_path.I2[1]
IR_Data_Read[14] => mux_32x1_3bit:ALU_control_path.I2[2]
IR_Data_Read[15] => ~NO_FANOUT~
IR_Data_Write[0] <= mux_32x1_16bit:IR_data_write_path.Y[0]
IR_Data_Write[1] <= mux_32x1_16bit:IR_data_write_path.Y[1]
IR_Data_Write[2] <= mux_32x1_16bit:IR_data_write_path.Y[2]
IR_Data_Write[3] <= mux_32x1_16bit:IR_data_write_path.Y[3]
IR_Data_Write[4] <= mux_32x1_16bit:IR_data_write_path.Y[4]
IR_Data_Write[5] <= mux_32x1_16bit:IR_data_write_path.Y[5]
IR_Data_Write[6] <= mux_32x1_16bit:IR_data_write_path.Y[6]
IR_Data_Write[7] <= mux_32x1_16bit:IR_data_write_path.Y[7]
IR_Data_Write[8] <= mux_32x1_16bit:IR_data_write_path.Y[8]
IR_Data_Write[9] <= mux_32x1_16bit:IR_data_write_path.Y[9]
IR_Data_Write[10] <= mux_32x1_16bit:IR_data_write_path.Y[10]
IR_Data_Write[11] <= mux_32x1_16bit:IR_data_write_path.Y[11]
IR_Data_Write[12] <= mux_32x1_16bit:IR_data_write_path.Y[12]
IR_Data_Write[13] <= mux_32x1_16bit:IR_data_write_path.Y[13]
IR_Data_Write[14] <= mux_32x1_16bit:IR_data_write_path.Y[14]
IR_Data_Write[15] <= mux_32x1_16bit:IR_data_write_path.Y[15]
PC_Data_Read[0] => mux_32x1_16bit:RF_D3_path.I23[0]
PC_Data_Read[0] => mux_32x1_16bit:RF_D3_path.I21[0]
PC_Data_Read[0] => mux_32x1_16bit:ALU_A_path.I22[0]
PC_Data_Read[0] => mux_32x1_16bit:ALU_A_path.I20[0]
PC_Data_Read[0] => mux_32x1_16bit:ALU_A_path.I17[0]
PC_Data_Read[0] => mux_32x1_16bit:ALU_A_path.I0[0]
PC_Data_Read[0] => mux_32x1_16bit:Mem_add_read_path.I30[0]
PC_Data_Read[0] => mux_32x1_16bit:Mem_add_read_path.I0[0]
PC_Data_Read[1] => mux_32x1_16bit:RF_D3_path.I23[1]
PC_Data_Read[1] => mux_32x1_16bit:RF_D3_path.I21[1]
PC_Data_Read[1] => mux_32x1_16bit:ALU_A_path.I22[1]
PC_Data_Read[1] => mux_32x1_16bit:ALU_A_path.I20[1]
PC_Data_Read[1] => mux_32x1_16bit:ALU_A_path.I17[1]
PC_Data_Read[1] => mux_32x1_16bit:ALU_A_path.I0[1]
PC_Data_Read[1] => mux_32x1_16bit:Mem_add_read_path.I30[1]
PC_Data_Read[1] => mux_32x1_16bit:Mem_add_read_path.I0[1]
PC_Data_Read[2] => mux_32x1_16bit:RF_D3_path.I23[2]
PC_Data_Read[2] => mux_32x1_16bit:RF_D3_path.I21[2]
PC_Data_Read[2] => mux_32x1_16bit:ALU_A_path.I22[2]
PC_Data_Read[2] => mux_32x1_16bit:ALU_A_path.I20[2]
PC_Data_Read[2] => mux_32x1_16bit:ALU_A_path.I17[2]
PC_Data_Read[2] => mux_32x1_16bit:ALU_A_path.I0[2]
PC_Data_Read[2] => mux_32x1_16bit:Mem_add_read_path.I30[2]
PC_Data_Read[2] => mux_32x1_16bit:Mem_add_read_path.I0[2]
PC_Data_Read[3] => mux_32x1_16bit:RF_D3_path.I23[3]
PC_Data_Read[3] => mux_32x1_16bit:RF_D3_path.I21[3]
PC_Data_Read[3] => mux_32x1_16bit:ALU_A_path.I22[3]
PC_Data_Read[3] => mux_32x1_16bit:ALU_A_path.I20[3]
PC_Data_Read[3] => mux_32x1_16bit:ALU_A_path.I17[3]
PC_Data_Read[3] => mux_32x1_16bit:ALU_A_path.I0[3]
PC_Data_Read[3] => mux_32x1_16bit:Mem_add_read_path.I30[3]
PC_Data_Read[3] => mux_32x1_16bit:Mem_add_read_path.I0[3]
PC_Data_Read[4] => mux_32x1_16bit:RF_D3_path.I23[4]
PC_Data_Read[4] => mux_32x1_16bit:RF_D3_path.I21[4]
PC_Data_Read[4] => mux_32x1_16bit:ALU_A_path.I22[4]
PC_Data_Read[4] => mux_32x1_16bit:ALU_A_path.I20[4]
PC_Data_Read[4] => mux_32x1_16bit:ALU_A_path.I17[4]
PC_Data_Read[4] => mux_32x1_16bit:ALU_A_path.I0[4]
PC_Data_Read[4] => mux_32x1_16bit:Mem_add_read_path.I30[4]
PC_Data_Read[4] => mux_32x1_16bit:Mem_add_read_path.I0[4]
PC_Data_Read[5] => mux_32x1_16bit:RF_D3_path.I23[5]
PC_Data_Read[5] => mux_32x1_16bit:RF_D3_path.I21[5]
PC_Data_Read[5] => mux_32x1_16bit:ALU_A_path.I22[5]
PC_Data_Read[5] => mux_32x1_16bit:ALU_A_path.I20[5]
PC_Data_Read[5] => mux_32x1_16bit:ALU_A_path.I17[5]
PC_Data_Read[5] => mux_32x1_16bit:ALU_A_path.I0[5]
PC_Data_Read[5] => mux_32x1_16bit:Mem_add_read_path.I30[5]
PC_Data_Read[5] => mux_32x1_16bit:Mem_add_read_path.I0[5]
PC_Data_Read[6] => mux_32x1_16bit:RF_D3_path.I23[6]
PC_Data_Read[6] => mux_32x1_16bit:RF_D3_path.I21[6]
PC_Data_Read[6] => mux_32x1_16bit:ALU_A_path.I22[6]
PC_Data_Read[6] => mux_32x1_16bit:ALU_A_path.I20[6]
PC_Data_Read[6] => mux_32x1_16bit:ALU_A_path.I17[6]
PC_Data_Read[6] => mux_32x1_16bit:ALU_A_path.I0[6]
PC_Data_Read[6] => mux_32x1_16bit:Mem_add_read_path.I30[6]
PC_Data_Read[6] => mux_32x1_16bit:Mem_add_read_path.I0[6]
PC_Data_Read[7] => mux_32x1_16bit:RF_D3_path.I23[7]
PC_Data_Read[7] => mux_32x1_16bit:RF_D3_path.I21[7]
PC_Data_Read[7] => mux_32x1_16bit:ALU_A_path.I22[7]
PC_Data_Read[7] => mux_32x1_16bit:ALU_A_path.I20[7]
PC_Data_Read[7] => mux_32x1_16bit:ALU_A_path.I17[7]
PC_Data_Read[7] => mux_32x1_16bit:ALU_A_path.I0[7]
PC_Data_Read[7] => mux_32x1_16bit:Mem_add_read_path.I30[7]
PC_Data_Read[7] => mux_32x1_16bit:Mem_add_read_path.I0[7]
PC_Data_Read[8] => mux_32x1_16bit:RF_D3_path.I23[8]
PC_Data_Read[8] => mux_32x1_16bit:RF_D3_path.I21[8]
PC_Data_Read[8] => mux_32x1_16bit:ALU_A_path.I22[8]
PC_Data_Read[8] => mux_32x1_16bit:ALU_A_path.I20[8]
PC_Data_Read[8] => mux_32x1_16bit:ALU_A_path.I17[8]
PC_Data_Read[8] => mux_32x1_16bit:ALU_A_path.I0[8]
PC_Data_Read[8] => mux_32x1_16bit:Mem_add_read_path.I30[8]
PC_Data_Read[8] => mux_32x1_16bit:Mem_add_read_path.I0[8]
PC_Data_Read[9] => mux_32x1_16bit:RF_D3_path.I23[9]
PC_Data_Read[9] => mux_32x1_16bit:RF_D3_path.I21[9]
PC_Data_Read[9] => mux_32x1_16bit:ALU_A_path.I22[9]
PC_Data_Read[9] => mux_32x1_16bit:ALU_A_path.I20[9]
PC_Data_Read[9] => mux_32x1_16bit:ALU_A_path.I17[9]
PC_Data_Read[9] => mux_32x1_16bit:ALU_A_path.I0[9]
PC_Data_Read[9] => mux_32x1_16bit:Mem_add_read_path.I30[9]
PC_Data_Read[9] => mux_32x1_16bit:Mem_add_read_path.I0[9]
PC_Data_Read[10] => mux_32x1_16bit:RF_D3_path.I23[10]
PC_Data_Read[10] => mux_32x1_16bit:RF_D3_path.I21[10]
PC_Data_Read[10] => mux_32x1_16bit:ALU_A_path.I22[10]
PC_Data_Read[10] => mux_32x1_16bit:ALU_A_path.I20[10]
PC_Data_Read[10] => mux_32x1_16bit:ALU_A_path.I17[10]
PC_Data_Read[10] => mux_32x1_16bit:ALU_A_path.I0[10]
PC_Data_Read[10] => mux_32x1_16bit:Mem_add_read_path.I30[10]
PC_Data_Read[10] => mux_32x1_16bit:Mem_add_read_path.I0[10]
PC_Data_Read[11] => mux_32x1_16bit:RF_D3_path.I23[11]
PC_Data_Read[11] => mux_32x1_16bit:RF_D3_path.I21[11]
PC_Data_Read[11] => mux_32x1_16bit:ALU_A_path.I22[11]
PC_Data_Read[11] => mux_32x1_16bit:ALU_A_path.I20[11]
PC_Data_Read[11] => mux_32x1_16bit:ALU_A_path.I17[11]
PC_Data_Read[11] => mux_32x1_16bit:ALU_A_path.I0[11]
PC_Data_Read[11] => mux_32x1_16bit:Mem_add_read_path.I30[11]
PC_Data_Read[11] => mux_32x1_16bit:Mem_add_read_path.I0[11]
PC_Data_Read[12] => mux_32x1_16bit:RF_D3_path.I23[12]
PC_Data_Read[12] => mux_32x1_16bit:RF_D3_path.I21[12]
PC_Data_Read[12] => mux_32x1_16bit:ALU_A_path.I22[12]
PC_Data_Read[12] => mux_32x1_16bit:ALU_A_path.I20[12]
PC_Data_Read[12] => mux_32x1_16bit:ALU_A_path.I17[12]
PC_Data_Read[12] => mux_32x1_16bit:ALU_A_path.I0[12]
PC_Data_Read[12] => mux_32x1_16bit:Mem_add_read_path.I30[12]
PC_Data_Read[12] => mux_32x1_16bit:Mem_add_read_path.I0[12]
PC_Data_Read[13] => mux_32x1_16bit:RF_D3_path.I23[13]
PC_Data_Read[13] => mux_32x1_16bit:RF_D3_path.I21[13]
PC_Data_Read[13] => mux_32x1_16bit:ALU_A_path.I22[13]
PC_Data_Read[13] => mux_32x1_16bit:ALU_A_path.I20[13]
PC_Data_Read[13] => mux_32x1_16bit:ALU_A_path.I17[13]
PC_Data_Read[13] => mux_32x1_16bit:ALU_A_path.I0[13]
PC_Data_Read[13] => mux_32x1_16bit:Mem_add_read_path.I30[13]
PC_Data_Read[13] => mux_32x1_16bit:Mem_add_read_path.I0[13]
PC_Data_Read[14] => mux_32x1_16bit:RF_D3_path.I23[14]
PC_Data_Read[14] => mux_32x1_16bit:RF_D3_path.I21[14]
PC_Data_Read[14] => mux_32x1_16bit:ALU_A_path.I22[14]
PC_Data_Read[14] => mux_32x1_16bit:ALU_A_path.I20[14]
PC_Data_Read[14] => mux_32x1_16bit:ALU_A_path.I17[14]
PC_Data_Read[14] => mux_32x1_16bit:ALU_A_path.I0[14]
PC_Data_Read[14] => mux_32x1_16bit:Mem_add_read_path.I30[14]
PC_Data_Read[14] => mux_32x1_16bit:Mem_add_read_path.I0[14]
PC_Data_Read[15] => mux_32x1_16bit:RF_D3_path.I23[15]
PC_Data_Read[15] => mux_32x1_16bit:RF_D3_path.I21[15]
PC_Data_Read[15] => mux_32x1_16bit:ALU_A_path.I22[15]
PC_Data_Read[15] => mux_32x1_16bit:ALU_A_path.I20[15]
PC_Data_Read[15] => mux_32x1_16bit:ALU_A_path.I17[15]
PC_Data_Read[15] => mux_32x1_16bit:ALU_A_path.I0[15]
PC_Data_Read[15] => mux_32x1_16bit:Mem_add_read_path.I30[15]
PC_Data_Read[15] => mux_32x1_16bit:Mem_add_read_path.I0[15]
PC_Data_Write[0] <= mux_32x1_16bit:PC_data_write_path.Y[0]
PC_Data_Write[1] <= mux_32x1_16bit:PC_data_write_path.Y[1]
PC_Data_Write[2] <= mux_32x1_16bit:PC_data_write_path.Y[2]
PC_Data_Write[3] <= mux_32x1_16bit:PC_data_write_path.Y[3]
PC_Data_Write[4] <= mux_32x1_16bit:PC_data_write_path.Y[4]
PC_Data_Write[5] <= mux_32x1_16bit:PC_data_write_path.Y[5]
PC_Data_Write[6] <= mux_32x1_16bit:PC_data_write_path.Y[6]
PC_Data_Write[7] <= mux_32x1_16bit:PC_data_write_path.Y[7]
PC_Data_Write[8] <= mux_32x1_16bit:PC_data_write_path.Y[8]
PC_Data_Write[9] <= mux_32x1_16bit:PC_data_write_path.Y[9]
PC_Data_Write[10] <= mux_32x1_16bit:PC_data_write_path.Y[10]
PC_Data_Write[11] <= mux_32x1_16bit:PC_data_write_path.Y[11]
PC_Data_Write[12] <= mux_32x1_16bit:PC_data_write_path.Y[12]
PC_Data_Write[13] <= mux_32x1_16bit:PC_data_write_path.Y[13]
PC_Data_Write[14] <= mux_32x1_16bit:PC_data_write_path.Y[14]
PC_Data_Write[15] <= mux_32x1_16bit:PC_data_write_path.Y[15]
Mem_Data_Read[0] => mux_32x1_16bit:T1_data_write_path.I12[0]
Mem_Data_Read[0] => mux_32x1_16bit:IR_data_write_path.I31[0]
Mem_Data_Read[0] => mux_32x1_16bit:IR_data_write_path.I30[0]
Mem_Data_Read[0] => mux_32x1_16bit:IR_data_write_path.I0[0]
Mem_Data_Read[1] => mux_32x1_16bit:T1_data_write_path.I12[1]
Mem_Data_Read[1] => mux_32x1_16bit:IR_data_write_path.I31[1]
Mem_Data_Read[1] => mux_32x1_16bit:IR_data_write_path.I30[1]
Mem_Data_Read[1] => mux_32x1_16bit:IR_data_write_path.I0[1]
Mem_Data_Read[2] => mux_32x1_16bit:T1_data_write_path.I12[2]
Mem_Data_Read[2] => mux_32x1_16bit:IR_data_write_path.I31[2]
Mem_Data_Read[2] => mux_32x1_16bit:IR_data_write_path.I30[2]
Mem_Data_Read[2] => mux_32x1_16bit:IR_data_write_path.I0[2]
Mem_Data_Read[3] => mux_32x1_16bit:T1_data_write_path.I12[3]
Mem_Data_Read[3] => mux_32x1_16bit:IR_data_write_path.I31[3]
Mem_Data_Read[3] => mux_32x1_16bit:IR_data_write_path.I30[3]
Mem_Data_Read[3] => mux_32x1_16bit:IR_data_write_path.I0[3]
Mem_Data_Read[4] => mux_32x1_16bit:T1_data_write_path.I12[4]
Mem_Data_Read[4] => mux_32x1_16bit:IR_data_write_path.I31[4]
Mem_Data_Read[4] => mux_32x1_16bit:IR_data_write_path.I30[4]
Mem_Data_Read[4] => mux_32x1_16bit:IR_data_write_path.I0[4]
Mem_Data_Read[5] => mux_32x1_16bit:T1_data_write_path.I12[5]
Mem_Data_Read[5] => mux_32x1_16bit:IR_data_write_path.I31[5]
Mem_Data_Read[5] => mux_32x1_16bit:IR_data_write_path.I30[5]
Mem_Data_Read[5] => mux_32x1_16bit:IR_data_write_path.I0[5]
Mem_Data_Read[6] => mux_32x1_16bit:T1_data_write_path.I12[6]
Mem_Data_Read[6] => mux_32x1_16bit:IR_data_write_path.I31[6]
Mem_Data_Read[6] => mux_32x1_16bit:IR_data_write_path.I30[6]
Mem_Data_Read[6] => mux_32x1_16bit:IR_data_write_path.I0[6]
Mem_Data_Read[7] => mux_32x1_16bit:T1_data_write_path.I12[7]
Mem_Data_Read[7] => mux_32x1_16bit:IR_data_write_path.I31[7]
Mem_Data_Read[7] => mux_32x1_16bit:IR_data_write_path.I30[7]
Mem_Data_Read[7] => mux_32x1_16bit:IR_data_write_path.I0[7]
Mem_Data_Read[8] => mux_32x1_16bit:T1_data_write_path.I12[8]
Mem_Data_Read[8] => mux_32x1_16bit:IR_data_write_path.I31[8]
Mem_Data_Read[8] => mux_32x1_16bit:IR_data_write_path.I30[8]
Mem_Data_Read[8] => mux_32x1_16bit:IR_data_write_path.I0[8]
Mem_Data_Read[9] => mux_32x1_16bit:T1_data_write_path.I12[9]
Mem_Data_Read[9] => mux_32x1_16bit:IR_data_write_path.I31[9]
Mem_Data_Read[9] => mux_32x1_16bit:IR_data_write_path.I30[9]
Mem_Data_Read[9] => mux_32x1_16bit:IR_data_write_path.I0[9]
Mem_Data_Read[10] => mux_32x1_16bit:T1_data_write_path.I12[10]
Mem_Data_Read[10] => mux_32x1_16bit:IR_data_write_path.I31[10]
Mem_Data_Read[10] => mux_32x1_16bit:IR_data_write_path.I30[10]
Mem_Data_Read[10] => mux_32x1_16bit:IR_data_write_path.I0[10]
Mem_Data_Read[11] => mux_32x1_16bit:T1_data_write_path.I12[11]
Mem_Data_Read[11] => mux_32x1_16bit:IR_data_write_path.I31[11]
Mem_Data_Read[11] => mux_32x1_16bit:IR_data_write_path.I30[11]
Mem_Data_Read[11] => mux_32x1_16bit:IR_data_write_path.I0[11]
Mem_Data_Read[12] => mux_32x1_16bit:T1_data_write_path.I12[12]
Mem_Data_Read[12] => mux_32x1_16bit:IR_data_write_path.I31[12]
Mem_Data_Read[12] => mux_32x1_16bit:IR_data_write_path.I30[12]
Mem_Data_Read[12] => mux_32x1_16bit:IR_data_write_path.I0[12]
Mem_Data_Read[13] => mux_32x1_16bit:T1_data_write_path.I12[13]
Mem_Data_Read[13] => mux_32x1_16bit:IR_data_write_path.I31[13]
Mem_Data_Read[13] => mux_32x1_16bit:IR_data_write_path.I30[13]
Mem_Data_Read[13] => mux_32x1_16bit:IR_data_write_path.I0[13]
Mem_Data_Read[14] => mux_32x1_16bit:T1_data_write_path.I12[14]
Mem_Data_Read[14] => mux_32x1_16bit:IR_data_write_path.I31[14]
Mem_Data_Read[14] => mux_32x1_16bit:IR_data_write_path.I30[14]
Mem_Data_Read[14] => mux_32x1_16bit:IR_data_write_path.I0[14]
Mem_Data_Read[15] => mux_32x1_16bit:T1_data_write_path.I12[15]
Mem_Data_Read[15] => mux_32x1_16bit:IR_data_write_path.I31[15]
Mem_Data_Read[15] => mux_32x1_16bit:IR_data_write_path.I30[15]
Mem_Data_Read[15] => mux_32x1_16bit:IR_data_write_path.I0[15]
Mem_Data_Write[0] <= mux_32x1_16bit:Mem_data_write_path.Y[0]
Mem_Data_Write[1] <= mux_32x1_16bit:Mem_data_write_path.Y[1]
Mem_Data_Write[2] <= mux_32x1_16bit:Mem_data_write_path.Y[2]
Mem_Data_Write[3] <= mux_32x1_16bit:Mem_data_write_path.Y[3]
Mem_Data_Write[4] <= mux_32x1_16bit:Mem_data_write_path.Y[4]
Mem_Data_Write[5] <= mux_32x1_16bit:Mem_data_write_path.Y[5]
Mem_Data_Write[6] <= mux_32x1_16bit:Mem_data_write_path.Y[6]
Mem_Data_Write[7] <= mux_32x1_16bit:Mem_data_write_path.Y[7]
Mem_Data_Write[8] <= mux_32x1_16bit:Mem_data_write_path.Y[8]
Mem_Data_Write[9] <= mux_32x1_16bit:Mem_data_write_path.Y[9]
Mem_Data_Write[10] <= mux_32x1_16bit:Mem_data_write_path.Y[10]
Mem_Data_Write[11] <= mux_32x1_16bit:Mem_data_write_path.Y[11]
Mem_Data_Write[12] <= mux_32x1_16bit:Mem_data_write_path.Y[12]
Mem_Data_Write[13] <= mux_32x1_16bit:Mem_data_write_path.Y[13]
Mem_Data_Write[14] <= mux_32x1_16bit:Mem_data_write_path.Y[14]
Mem_Data_Write[15] <= mux_32x1_16bit:Mem_data_write_path.Y[15]
Mem_Add_Read[0] <= mux_32x1_16bit:Mem_add_read_path.Y[0]
Mem_Add_Read[1] <= mux_32x1_16bit:Mem_add_read_path.Y[1]
Mem_Add_Read[2] <= mux_32x1_16bit:Mem_add_read_path.Y[2]
Mem_Add_Read[3] <= mux_32x1_16bit:Mem_add_read_path.Y[3]
Mem_Add_Read[4] <= mux_32x1_16bit:Mem_add_read_path.Y[4]
Mem_Add_Read[5] <= mux_32x1_16bit:Mem_add_read_path.Y[5]
Mem_Add_Read[6] <= mux_32x1_16bit:Mem_add_read_path.Y[6]
Mem_Add_Read[7] <= mux_32x1_16bit:Mem_add_read_path.Y[7]
Mem_Add_Read[8] <= mux_32x1_16bit:Mem_add_read_path.Y[8]
Mem_Add_Read[9] <= mux_32x1_16bit:Mem_add_read_path.Y[9]
Mem_Add_Read[10] <= mux_32x1_16bit:Mem_add_read_path.Y[10]
Mem_Add_Read[11] <= mux_32x1_16bit:Mem_add_read_path.Y[11]
Mem_Add_Read[12] <= mux_32x1_16bit:Mem_add_read_path.Y[12]
Mem_Add_Read[13] <= mux_32x1_16bit:Mem_add_read_path.Y[13]
Mem_Add_Read[14] <= mux_32x1_16bit:Mem_add_read_path.Y[14]
Mem_Add_Read[15] <= mux_32x1_16bit:Mem_add_read_path.Y[15]
Mem_Add_Write[0] <= mux_32x1_16bit:Mem_add_write_path.Y[0]
Mem_Add_Write[1] <= mux_32x1_16bit:Mem_add_write_path.Y[1]
Mem_Add_Write[2] <= mux_32x1_16bit:Mem_add_write_path.Y[2]
Mem_Add_Write[3] <= mux_32x1_16bit:Mem_add_write_path.Y[3]
Mem_Add_Write[4] <= mux_32x1_16bit:Mem_add_write_path.Y[4]
Mem_Add_Write[5] <= mux_32x1_16bit:Mem_add_write_path.Y[5]
Mem_Add_Write[6] <= mux_32x1_16bit:Mem_add_write_path.Y[6]
Mem_Add_Write[7] <= mux_32x1_16bit:Mem_add_write_path.Y[7]
Mem_Add_Write[8] <= mux_32x1_16bit:Mem_add_write_path.Y[8]
Mem_Add_Write[9] <= mux_32x1_16bit:Mem_add_write_path.Y[9]
Mem_Add_Write[10] <= mux_32x1_16bit:Mem_add_write_path.Y[10]
Mem_Add_Write[11] <= mux_32x1_16bit:Mem_add_write_path.Y[11]
Mem_Add_Write[12] <= mux_32x1_16bit:Mem_add_write_path.Y[12]
Mem_Add_Write[13] <= mux_32x1_16bit:Mem_add_write_path.Y[13]
Mem_Add_Write[14] <= mux_32x1_16bit:Mem_add_write_path.Y[14]
Mem_Add_Write[15] <= mux_32x1_16bit:Mem_add_write_path.Y[15]
to_SE6[0] <= mux_32x1_6bit:to_SE6_path.Y[0]
to_SE6[1] <= mux_32x1_6bit:to_SE6_path.Y[1]
to_SE6[2] <= mux_32x1_6bit:to_SE6_path.Y[2]
to_SE6[3] <= mux_32x1_6bit:to_SE6_path.Y[3]
to_SE6[4] <= mux_32x1_6bit:to_SE6_path.Y[4]
to_SE6[5] <= mux_32x1_6bit:to_SE6_path.Y[5]
from_SE6[0] => mux_32x1_16bit:ALU_B_path.I20[0]
from_SE6[0] => mux_32x1_16bit:ALU_B_path.I15[0]
from_SE6[0] => mux_32x1_16bit:ALU_B_path.I11[0]
from_SE6[0] => mux_32x1_16bit:ALU_B_path.I5[0]
from_SE6[1] => mux_32x1_16bit:ALU_B_path.I20[1]
from_SE6[1] => mux_32x1_16bit:ALU_B_path.I15[1]
from_SE6[1] => mux_32x1_16bit:ALU_B_path.I11[1]
from_SE6[1] => mux_32x1_16bit:ALU_B_path.I5[1]
from_SE6[2] => mux_32x1_16bit:ALU_B_path.I20[2]
from_SE6[2] => mux_32x1_16bit:ALU_B_path.I15[2]
from_SE6[2] => mux_32x1_16bit:ALU_B_path.I11[2]
from_SE6[2] => mux_32x1_16bit:ALU_B_path.I5[2]
from_SE6[3] => mux_32x1_16bit:ALU_B_path.I20[3]
from_SE6[3] => mux_32x1_16bit:ALU_B_path.I15[3]
from_SE6[3] => mux_32x1_16bit:ALU_B_path.I11[3]
from_SE6[3] => mux_32x1_16bit:ALU_B_path.I5[3]
from_SE6[4] => mux_32x1_16bit:ALU_B_path.I20[4]
from_SE6[4] => mux_32x1_16bit:ALU_B_path.I15[4]
from_SE6[4] => mux_32x1_16bit:ALU_B_path.I11[4]
from_SE6[4] => mux_32x1_16bit:ALU_B_path.I5[4]
from_SE6[5] => mux_32x1_16bit:ALU_B_path.I20[5]
from_SE6[5] => mux_32x1_16bit:ALU_B_path.I15[5]
from_SE6[5] => mux_32x1_16bit:ALU_B_path.I11[5]
from_SE6[5] => mux_32x1_16bit:ALU_B_path.I5[5]
from_SE6[6] => mux_32x1_16bit:ALU_B_path.I20[6]
from_SE6[6] => mux_32x1_16bit:ALU_B_path.I15[6]
from_SE6[6] => mux_32x1_16bit:ALU_B_path.I11[6]
from_SE6[6] => mux_32x1_16bit:ALU_B_path.I5[6]
from_SE6[7] => mux_32x1_16bit:ALU_B_path.I20[7]
from_SE6[7] => mux_32x1_16bit:ALU_B_path.I15[7]
from_SE6[7] => mux_32x1_16bit:ALU_B_path.I11[7]
from_SE6[7] => mux_32x1_16bit:ALU_B_path.I5[7]
from_SE6[8] => mux_32x1_16bit:ALU_B_path.I20[8]
from_SE6[8] => mux_32x1_16bit:ALU_B_path.I15[8]
from_SE6[8] => mux_32x1_16bit:ALU_B_path.I11[8]
from_SE6[8] => mux_32x1_16bit:ALU_B_path.I5[8]
from_SE6[9] => mux_32x1_16bit:ALU_B_path.I20[9]
from_SE6[9] => mux_32x1_16bit:ALU_B_path.I15[9]
from_SE6[9] => mux_32x1_16bit:ALU_B_path.I11[9]
from_SE6[9] => mux_32x1_16bit:ALU_B_path.I5[9]
from_SE6[10] => mux_32x1_16bit:ALU_B_path.I20[10]
from_SE6[10] => mux_32x1_16bit:ALU_B_path.I15[10]
from_SE6[10] => mux_32x1_16bit:ALU_B_path.I11[10]
from_SE6[10] => mux_32x1_16bit:ALU_B_path.I5[10]
from_SE6[11] => mux_32x1_16bit:ALU_B_path.I20[11]
from_SE6[11] => mux_32x1_16bit:ALU_B_path.I15[11]
from_SE6[11] => mux_32x1_16bit:ALU_B_path.I11[11]
from_SE6[11] => mux_32x1_16bit:ALU_B_path.I5[11]
from_SE6[12] => mux_32x1_16bit:ALU_B_path.I20[12]
from_SE6[12] => mux_32x1_16bit:ALU_B_path.I15[12]
from_SE6[12] => mux_32x1_16bit:ALU_B_path.I11[12]
from_SE6[12] => mux_32x1_16bit:ALU_B_path.I5[12]
from_SE6[13] => mux_32x1_16bit:ALU_B_path.I20[13]
from_SE6[13] => mux_32x1_16bit:ALU_B_path.I15[13]
from_SE6[13] => mux_32x1_16bit:ALU_B_path.I11[13]
from_SE6[13] => mux_32x1_16bit:ALU_B_path.I5[13]
from_SE6[14] => mux_32x1_16bit:ALU_B_path.I20[14]
from_SE6[14] => mux_32x1_16bit:ALU_B_path.I15[14]
from_SE6[14] => mux_32x1_16bit:ALU_B_path.I11[14]
from_SE6[14] => mux_32x1_16bit:ALU_B_path.I5[14]
from_SE6[15] => mux_32x1_16bit:ALU_B_path.I20[15]
from_SE6[15] => mux_32x1_16bit:ALU_B_path.I15[15]
from_SE6[15] => mux_32x1_16bit:ALU_B_path.I11[15]
from_SE6[15] => mux_32x1_16bit:ALU_B_path.I5[15]
to_SE9[0] <= mux_32x1_9bit:to_SE9_path.Y[0]
to_SE9[1] <= mux_32x1_9bit:to_SE9_path.Y[1]
to_SE9[2] <= mux_32x1_9bit:to_SE9_path.Y[2]
to_SE9[3] <= mux_32x1_9bit:to_SE9_path.Y[3]
to_SE9[4] <= mux_32x1_9bit:to_SE9_path.Y[4]
to_SE9[5] <= mux_32x1_9bit:to_SE9_path.Y[5]
to_SE9[6] <= mux_32x1_9bit:to_SE9_path.Y[6]
to_SE9[7] <= mux_32x1_9bit:to_SE9_path.Y[7]
to_SE9[8] <= mux_32x1_9bit:to_SE9_path.Y[8]
from_SE9[0] => mux_32x1_16bit:RF_D3_path.I9[0]
from_SE9[0] => mux_32x1_16bit:ALU_B_path.I22[0]
from_SE9[0] => mux_32x1_16bit:to_8s_path.I8[0]
from_SE9[1] => mux_32x1_16bit:RF_D3_path.I9[1]
from_SE9[1] => mux_32x1_16bit:ALU_B_path.I22[1]
from_SE9[1] => mux_32x1_16bit:to_8s_path.I8[1]
from_SE9[2] => mux_32x1_16bit:RF_D3_path.I9[2]
from_SE9[2] => mux_32x1_16bit:ALU_B_path.I22[2]
from_SE9[2] => mux_32x1_16bit:to_8s_path.I8[2]
from_SE9[3] => mux_32x1_16bit:RF_D3_path.I9[3]
from_SE9[3] => mux_32x1_16bit:ALU_B_path.I22[3]
from_SE9[3] => mux_32x1_16bit:to_8s_path.I8[3]
from_SE9[4] => mux_32x1_16bit:RF_D3_path.I9[4]
from_SE9[4] => mux_32x1_16bit:ALU_B_path.I22[4]
from_SE9[4] => mux_32x1_16bit:to_8s_path.I8[4]
from_SE9[5] => mux_32x1_16bit:RF_D3_path.I9[5]
from_SE9[5] => mux_32x1_16bit:ALU_B_path.I22[5]
from_SE9[5] => mux_32x1_16bit:to_8s_path.I8[5]
from_SE9[6] => mux_32x1_16bit:RF_D3_path.I9[6]
from_SE9[6] => mux_32x1_16bit:ALU_B_path.I22[6]
from_SE9[6] => mux_32x1_16bit:to_8s_path.I8[6]
from_SE9[7] => mux_32x1_16bit:RF_D3_path.I9[7]
from_SE9[7] => mux_32x1_16bit:ALU_B_path.I22[7]
from_SE9[7] => mux_32x1_16bit:to_8s_path.I8[7]
from_SE9[8] => mux_32x1_16bit:RF_D3_path.I9[8]
from_SE9[8] => mux_32x1_16bit:ALU_B_path.I22[8]
from_SE9[8] => mux_32x1_16bit:to_8s_path.I8[8]
from_SE9[9] => mux_32x1_16bit:RF_D3_path.I9[9]
from_SE9[9] => mux_32x1_16bit:ALU_B_path.I22[9]
from_SE9[9] => mux_32x1_16bit:to_8s_path.I8[9]
from_SE9[10] => mux_32x1_16bit:RF_D3_path.I9[10]
from_SE9[10] => mux_32x1_16bit:ALU_B_path.I22[10]
from_SE9[10] => mux_32x1_16bit:to_8s_path.I8[10]
from_SE9[11] => mux_32x1_16bit:RF_D3_path.I9[11]
from_SE9[11] => mux_32x1_16bit:ALU_B_path.I22[11]
from_SE9[11] => mux_32x1_16bit:to_8s_path.I8[11]
from_SE9[12] => mux_32x1_16bit:RF_D3_path.I9[12]
from_SE9[12] => mux_32x1_16bit:ALU_B_path.I22[12]
from_SE9[12] => mux_32x1_16bit:to_8s_path.I8[12]
from_SE9[13] => mux_32x1_16bit:RF_D3_path.I9[13]
from_SE9[13] => mux_32x1_16bit:ALU_B_path.I22[13]
from_SE9[13] => mux_32x1_16bit:to_8s_path.I8[13]
from_SE9[14] => mux_32x1_16bit:RF_D3_path.I9[14]
from_SE9[14] => mux_32x1_16bit:ALU_B_path.I22[14]
from_SE9[14] => mux_32x1_16bit:to_8s_path.I8[14]
from_SE9[15] => mux_32x1_16bit:RF_D3_path.I9[15]
from_SE9[15] => mux_32x1_16bit:ALU_B_path.I22[15]
from_SE9[15] => mux_32x1_16bit:to_8s_path.I8[15]
to_8s[0] <= mux_32x1_16bit:to_8s_path.Y[0]
to_8s[1] <= mux_32x1_16bit:to_8s_path.Y[1]
to_8s[2] <= mux_32x1_16bit:to_8s_path.Y[2]
to_8s[3] <= mux_32x1_16bit:to_8s_path.Y[3]
to_8s[4] <= mux_32x1_16bit:to_8s_path.Y[4]
to_8s[5] <= mux_32x1_16bit:to_8s_path.Y[5]
to_8s[6] <= mux_32x1_16bit:to_8s_path.Y[6]
to_8s[7] <= mux_32x1_16bit:to_8s_path.Y[7]
to_8s[8] <= mux_32x1_16bit:to_8s_path.Y[8]
to_8s[9] <= mux_32x1_16bit:to_8s_path.Y[9]
to_8s[10] <= mux_32x1_16bit:to_8s_path.Y[10]
to_8s[11] <= mux_32x1_16bit:to_8s_path.Y[11]
to_8s[12] <= mux_32x1_16bit:to_8s_path.Y[12]
to_8s[13] <= mux_32x1_16bit:to_8s_path.Y[13]
to_8s[14] <= mux_32x1_16bit:to_8s_path.Y[14]
to_8s[15] <= mux_32x1_16bit:to_8s_path.Y[15]
from_8s[0] => ~NO_FANOUT~
from_8s[1] => ~NO_FANOUT~
from_8s[2] => ~NO_FANOUT~
from_8s[3] => ~NO_FANOUT~
from_8s[4] => ~NO_FANOUT~
from_8s[5] => ~NO_FANOUT~
from_8s[6] => ~NO_FANOUT~
from_8s[7] => ~NO_FANOUT~
from_8s[8] => ~NO_FANOUT~
from_8s[9] => ~NO_FANOUT~
from_8s[10] => ~NO_FANOUT~
from_8s[11] => ~NO_FANOUT~
from_8s[12] => ~NO_FANOUT~
from_8s[13] => ~NO_FANOUT~
from_8s[14] => ~NO_FANOUT~
from_8s[15] => ~NO_FANOUT~


|CPU|Steering_logic:SL|mux_32x1_3bit:RF_A1_path
I31[0] => Mux2.IN0
I31[1] => Mux1.IN0
I31[2] => Mux0.IN0
I30[0] => Mux2.IN1
I30[1] => Mux1.IN1
I30[2] => Mux0.IN1
I29[0] => Mux2.IN2
I29[1] => Mux1.IN2
I29[2] => Mux0.IN2
I28[0] => Mux2.IN3
I28[1] => Mux1.IN3
I28[2] => Mux0.IN3
I27[0] => Mux2.IN4
I27[1] => Mux1.IN4
I27[2] => Mux0.IN4
I26[0] => Mux2.IN5
I26[1] => Mux1.IN5
I26[2] => Mux0.IN5
I25[0] => Mux2.IN6
I25[1] => Mux1.IN6
I25[2] => Mux0.IN6
I24[0] => Mux2.IN7
I24[1] => Mux1.IN7
I24[2] => Mux0.IN7
I23[0] => Mux2.IN8
I23[1] => Mux1.IN8
I23[2] => Mux0.IN8
I22[0] => Mux2.IN9
I22[1] => Mux1.IN9
I22[2] => Mux0.IN9
I21[0] => Mux2.IN10
I21[1] => Mux1.IN10
I21[2] => Mux0.IN10
I20[0] => Mux2.IN11
I20[1] => Mux1.IN11
I20[2] => Mux0.IN11
I19[0] => Mux2.IN12
I19[1] => Mux1.IN12
I19[2] => Mux0.IN12
I18[0] => Mux2.IN13
I18[1] => Mux1.IN13
I18[2] => Mux0.IN13
I17[0] => Mux2.IN14
I17[1] => Mux1.IN14
I17[2] => Mux0.IN14
I16[0] => Mux2.IN15
I16[1] => Mux1.IN15
I16[2] => Mux0.IN15
I15[0] => Mux2.IN16
I15[1] => Mux1.IN16
I15[2] => Mux0.IN16
I14[0] => Mux2.IN17
I14[1] => Mux1.IN17
I14[2] => Mux0.IN17
I13[0] => Mux2.IN18
I13[1] => Mux1.IN18
I13[2] => Mux0.IN18
I12[0] => Mux2.IN19
I12[1] => Mux1.IN19
I12[2] => Mux0.IN19
I11[0] => Mux2.IN20
I11[1] => Mux1.IN20
I11[2] => Mux0.IN20
I10[0] => Mux2.IN21
I10[1] => Mux1.IN21
I10[2] => Mux0.IN21
I9[0] => Mux2.IN22
I9[1] => Mux1.IN22
I9[2] => Mux0.IN22
I8[0] => Mux2.IN23
I8[1] => Mux1.IN23
I8[2] => Mux0.IN23
I7[0] => Mux2.IN24
I7[1] => Mux1.IN24
I7[2] => Mux0.IN24
I6[0] => Mux2.IN25
I6[1] => Mux1.IN25
I6[2] => Mux0.IN25
I5[0] => Mux2.IN26
I5[1] => Mux1.IN26
I5[2] => Mux0.IN26
I4[0] => Mux2.IN27
I4[1] => Mux1.IN27
I4[2] => Mux0.IN27
I3[0] => Mux2.IN28
I3[1] => Mux1.IN28
I3[2] => Mux0.IN28
I2[0] => Mux2.IN29
I2[1] => Mux1.IN29
I2[2] => Mux0.IN29
I1[0] => Mux2.IN30
I1[1] => Mux1.IN30
I1[2] => Mux0.IN30
I0[0] => Mux2.IN31
I0[1] => Mux1.IN31
I0[2] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
Y[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_3bit:RF_A2_path
I31[0] => Mux2.IN0
I31[1] => Mux1.IN0
I31[2] => Mux0.IN0
I30[0] => Mux2.IN1
I30[1] => Mux1.IN1
I30[2] => Mux0.IN1
I29[0] => Mux2.IN2
I29[1] => Mux1.IN2
I29[2] => Mux0.IN2
I28[0] => Mux2.IN3
I28[1] => Mux1.IN3
I28[2] => Mux0.IN3
I27[0] => Mux2.IN4
I27[1] => Mux1.IN4
I27[2] => Mux0.IN4
I26[0] => Mux2.IN5
I26[1] => Mux1.IN5
I26[2] => Mux0.IN5
I25[0] => Mux2.IN6
I25[1] => Mux1.IN6
I25[2] => Mux0.IN6
I24[0] => Mux2.IN7
I24[1] => Mux1.IN7
I24[2] => Mux0.IN7
I23[0] => Mux2.IN8
I23[1] => Mux1.IN8
I23[2] => Mux0.IN8
I22[0] => Mux2.IN9
I22[1] => Mux1.IN9
I22[2] => Mux0.IN9
I21[0] => Mux2.IN10
I21[1] => Mux1.IN10
I21[2] => Mux0.IN10
I20[0] => Mux2.IN11
I20[1] => Mux1.IN11
I20[2] => Mux0.IN11
I19[0] => Mux2.IN12
I19[1] => Mux1.IN12
I19[2] => Mux0.IN12
I18[0] => Mux2.IN13
I18[1] => Mux1.IN13
I18[2] => Mux0.IN13
I17[0] => Mux2.IN14
I17[1] => Mux1.IN14
I17[2] => Mux0.IN14
I16[0] => Mux2.IN15
I16[1] => Mux1.IN15
I16[2] => Mux0.IN15
I15[0] => Mux2.IN16
I15[1] => Mux1.IN16
I15[2] => Mux0.IN16
I14[0] => Mux2.IN17
I14[1] => Mux1.IN17
I14[2] => Mux0.IN17
I13[0] => Mux2.IN18
I13[1] => Mux1.IN18
I13[2] => Mux0.IN18
I12[0] => Mux2.IN19
I12[1] => Mux1.IN19
I12[2] => Mux0.IN19
I11[0] => Mux2.IN20
I11[1] => Mux1.IN20
I11[2] => Mux0.IN20
I10[0] => Mux2.IN21
I10[1] => Mux1.IN21
I10[2] => Mux0.IN21
I9[0] => Mux2.IN22
I9[1] => Mux1.IN22
I9[2] => Mux0.IN22
I8[0] => Mux2.IN23
I8[1] => Mux1.IN23
I8[2] => Mux0.IN23
I7[0] => Mux2.IN24
I7[1] => Mux1.IN24
I7[2] => Mux0.IN24
I6[0] => Mux2.IN25
I6[1] => Mux1.IN25
I6[2] => Mux0.IN25
I5[0] => Mux2.IN26
I5[1] => Mux1.IN26
I5[2] => Mux0.IN26
I4[0] => Mux2.IN27
I4[1] => Mux1.IN27
I4[2] => Mux0.IN27
I3[0] => Mux2.IN28
I3[1] => Mux1.IN28
I3[2] => Mux0.IN28
I2[0] => Mux2.IN29
I2[1] => Mux1.IN29
I2[2] => Mux0.IN29
I1[0] => Mux2.IN30
I1[1] => Mux1.IN30
I1[2] => Mux0.IN30
I0[0] => Mux2.IN31
I0[1] => Mux1.IN31
I0[2] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
Y[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_3bit:RF_A3_path
I31[0] => Mux2.IN0
I31[1] => Mux1.IN0
I31[2] => Mux0.IN0
I30[0] => Mux2.IN1
I30[1] => Mux1.IN1
I30[2] => Mux0.IN1
I29[0] => Mux2.IN2
I29[1] => Mux1.IN2
I29[2] => Mux0.IN2
I28[0] => Mux2.IN3
I28[1] => Mux1.IN3
I28[2] => Mux0.IN3
I27[0] => Mux2.IN4
I27[1] => Mux1.IN4
I27[2] => Mux0.IN4
I26[0] => Mux2.IN5
I26[1] => Mux1.IN5
I26[2] => Mux0.IN5
I25[0] => Mux2.IN6
I25[1] => Mux1.IN6
I25[2] => Mux0.IN6
I24[0] => Mux2.IN7
I24[1] => Mux1.IN7
I24[2] => Mux0.IN7
I23[0] => Mux2.IN8
I23[1] => Mux1.IN8
I23[2] => Mux0.IN8
I22[0] => Mux2.IN9
I22[1] => Mux1.IN9
I22[2] => Mux0.IN9
I21[0] => Mux2.IN10
I21[1] => Mux1.IN10
I21[2] => Mux0.IN10
I20[0] => Mux2.IN11
I20[1] => Mux1.IN11
I20[2] => Mux0.IN11
I19[0] => Mux2.IN12
I19[1] => Mux1.IN12
I19[2] => Mux0.IN12
I18[0] => Mux2.IN13
I18[1] => Mux1.IN13
I18[2] => Mux0.IN13
I17[0] => Mux2.IN14
I17[1] => Mux1.IN14
I17[2] => Mux0.IN14
I16[0] => Mux2.IN15
I16[1] => Mux1.IN15
I16[2] => Mux0.IN15
I15[0] => Mux2.IN16
I15[1] => Mux1.IN16
I15[2] => Mux0.IN16
I14[0] => Mux2.IN17
I14[1] => Mux1.IN17
I14[2] => Mux0.IN17
I13[0] => Mux2.IN18
I13[1] => Mux1.IN18
I13[2] => Mux0.IN18
I12[0] => Mux2.IN19
I12[1] => Mux1.IN19
I12[2] => Mux0.IN19
I11[0] => Mux2.IN20
I11[1] => Mux1.IN20
I11[2] => Mux0.IN20
I10[0] => Mux2.IN21
I10[1] => Mux1.IN21
I10[2] => Mux0.IN21
I9[0] => Mux2.IN22
I9[1] => Mux1.IN22
I9[2] => Mux0.IN22
I8[0] => Mux2.IN23
I8[1] => Mux1.IN23
I8[2] => Mux0.IN23
I7[0] => Mux2.IN24
I7[1] => Mux1.IN24
I7[2] => Mux0.IN24
I6[0] => Mux2.IN25
I6[1] => Mux1.IN25
I6[2] => Mux0.IN25
I5[0] => Mux2.IN26
I5[1] => Mux1.IN26
I5[2] => Mux0.IN26
I4[0] => Mux2.IN27
I4[1] => Mux1.IN27
I4[2] => Mux0.IN27
I3[0] => Mux2.IN28
I3[1] => Mux1.IN28
I3[2] => Mux0.IN28
I2[0] => Mux2.IN29
I2[1] => Mux1.IN29
I2[2] => Mux0.IN29
I1[0] => Mux2.IN30
I1[1] => Mux1.IN30
I1[2] => Mux0.IN30
I0[0] => Mux2.IN31
I0[1] => Mux1.IN31
I0[2] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
Y[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:RF_D3_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:T1_data_write_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:T2_data_write_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:PC_data_write_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_1bit:IR_en_path
I31 => Mux0.IN0
I30 => Mux0.IN1
I29 => Mux0.IN2
I28 => Mux0.IN3
I27 => Mux0.IN4
I26 => Mux0.IN5
I25 => Mux0.IN6
I24 => Mux0.IN7
I23 => Mux0.IN8
I22 => Mux0.IN9
I21 => Mux0.IN10
I20 => Mux0.IN11
I19 => Mux0.IN12
I18 => Mux0.IN13
I17 => Mux0.IN14
I16 => Mux0.IN15
I15 => Mux0.IN16
I14 => Mux0.IN17
I13 => Mux0.IN18
I12 => Mux0.IN19
I11 => Mux0.IN20
I10 => Mux0.IN21
I9 => Mux0.IN22
I8 => Mux0.IN23
I7 => Mux0.IN24
I6 => Mux0.IN25
I5 => Mux0.IN26
I4 => Mux0.IN27
I3 => Mux0.IN28
I2 => Mux0.IN29
I1 => Mux0.IN30
I0 => Mux0.IN31
S[0] => Mux0.IN36
S[1] => Mux0.IN35
S[2] => Mux0.IN34
S[3] => Mux0.IN33
S[4] => Mux0.IN32
Y <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:IR_data_write_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:ALU_A_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:ALU_B_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_6bit:to_SE6_path
I31[0] => Mux5.IN0
I31[1] => Mux4.IN0
I31[2] => Mux3.IN0
I31[3] => Mux2.IN0
I31[4] => Mux1.IN0
I31[5] => Mux0.IN0
I30[0] => Mux5.IN1
I30[1] => Mux4.IN1
I30[2] => Mux3.IN1
I30[3] => Mux2.IN1
I30[4] => Mux1.IN1
I30[5] => Mux0.IN1
I29[0] => Mux5.IN2
I29[1] => Mux4.IN2
I29[2] => Mux3.IN2
I29[3] => Mux2.IN2
I29[4] => Mux1.IN2
I29[5] => Mux0.IN2
I28[0] => Mux5.IN3
I28[1] => Mux4.IN3
I28[2] => Mux3.IN3
I28[3] => Mux2.IN3
I28[4] => Mux1.IN3
I28[5] => Mux0.IN3
I27[0] => Mux5.IN4
I27[1] => Mux4.IN4
I27[2] => Mux3.IN4
I27[3] => Mux2.IN4
I27[4] => Mux1.IN4
I27[5] => Mux0.IN4
I26[0] => Mux5.IN5
I26[1] => Mux4.IN5
I26[2] => Mux3.IN5
I26[3] => Mux2.IN5
I26[4] => Mux1.IN5
I26[5] => Mux0.IN5
I25[0] => Mux5.IN6
I25[1] => Mux4.IN6
I25[2] => Mux3.IN6
I25[3] => Mux2.IN6
I25[4] => Mux1.IN6
I25[5] => Mux0.IN6
I24[0] => Mux5.IN7
I24[1] => Mux4.IN7
I24[2] => Mux3.IN7
I24[3] => Mux2.IN7
I24[4] => Mux1.IN7
I24[5] => Mux0.IN7
I23[0] => Mux5.IN8
I23[1] => Mux4.IN8
I23[2] => Mux3.IN8
I23[3] => Mux2.IN8
I23[4] => Mux1.IN8
I23[5] => Mux0.IN8
I22[0] => Mux5.IN9
I22[1] => Mux4.IN9
I22[2] => Mux3.IN9
I22[3] => Mux2.IN9
I22[4] => Mux1.IN9
I22[5] => Mux0.IN9
I21[0] => Mux5.IN10
I21[1] => Mux4.IN10
I21[2] => Mux3.IN10
I21[3] => Mux2.IN10
I21[4] => Mux1.IN10
I21[5] => Mux0.IN10
I20[0] => Mux5.IN11
I20[1] => Mux4.IN11
I20[2] => Mux3.IN11
I20[3] => Mux2.IN11
I20[4] => Mux1.IN11
I20[5] => Mux0.IN11
I19[0] => Mux5.IN12
I19[1] => Mux4.IN12
I19[2] => Mux3.IN12
I19[3] => Mux2.IN12
I19[4] => Mux1.IN12
I19[5] => Mux0.IN12
I18[0] => Mux5.IN13
I18[1] => Mux4.IN13
I18[2] => Mux3.IN13
I18[3] => Mux2.IN13
I18[4] => Mux1.IN13
I18[5] => Mux0.IN13
I17[0] => Mux5.IN14
I17[1] => Mux4.IN14
I17[2] => Mux3.IN14
I17[3] => Mux2.IN14
I17[4] => Mux1.IN14
I17[5] => Mux0.IN14
I16[0] => Mux5.IN15
I16[1] => Mux4.IN15
I16[2] => Mux3.IN15
I16[3] => Mux2.IN15
I16[4] => Mux1.IN15
I16[5] => Mux0.IN15
I15[0] => Mux5.IN16
I15[1] => Mux4.IN16
I15[2] => Mux3.IN16
I15[3] => Mux2.IN16
I15[4] => Mux1.IN16
I15[5] => Mux0.IN16
I14[0] => Mux5.IN17
I14[1] => Mux4.IN17
I14[2] => Mux3.IN17
I14[3] => Mux2.IN17
I14[4] => Mux1.IN17
I14[5] => Mux0.IN17
I13[0] => Mux5.IN18
I13[1] => Mux4.IN18
I13[2] => Mux3.IN18
I13[3] => Mux2.IN18
I13[4] => Mux1.IN18
I13[5] => Mux0.IN18
I12[0] => Mux5.IN19
I12[1] => Mux4.IN19
I12[2] => Mux3.IN19
I12[3] => Mux2.IN19
I12[4] => Mux1.IN19
I12[5] => Mux0.IN19
I11[0] => Mux5.IN20
I11[1] => Mux4.IN20
I11[2] => Mux3.IN20
I11[3] => Mux2.IN20
I11[4] => Mux1.IN20
I11[5] => Mux0.IN20
I10[0] => Mux5.IN21
I10[1] => Mux4.IN21
I10[2] => Mux3.IN21
I10[3] => Mux2.IN21
I10[4] => Mux1.IN21
I10[5] => Mux0.IN21
I9[0] => Mux5.IN22
I9[1] => Mux4.IN22
I9[2] => Mux3.IN22
I9[3] => Mux2.IN22
I9[4] => Mux1.IN22
I9[5] => Mux0.IN22
I8[0] => Mux5.IN23
I8[1] => Mux4.IN23
I8[2] => Mux3.IN23
I8[3] => Mux2.IN23
I8[4] => Mux1.IN23
I8[5] => Mux0.IN23
I7[0] => Mux5.IN24
I7[1] => Mux4.IN24
I7[2] => Mux3.IN24
I7[3] => Mux2.IN24
I7[4] => Mux1.IN24
I7[5] => Mux0.IN24
I6[0] => Mux5.IN25
I6[1] => Mux4.IN25
I6[2] => Mux3.IN25
I6[3] => Mux2.IN25
I6[4] => Mux1.IN25
I6[5] => Mux0.IN25
I5[0] => Mux5.IN26
I5[1] => Mux4.IN26
I5[2] => Mux3.IN26
I5[3] => Mux2.IN26
I5[4] => Mux1.IN26
I5[5] => Mux0.IN26
I4[0] => Mux5.IN27
I4[1] => Mux4.IN27
I4[2] => Mux3.IN27
I4[3] => Mux2.IN27
I4[4] => Mux1.IN27
I4[5] => Mux0.IN27
I3[0] => Mux5.IN28
I3[1] => Mux4.IN28
I3[2] => Mux3.IN28
I3[3] => Mux2.IN28
I3[4] => Mux1.IN28
I3[5] => Mux0.IN28
I2[0] => Mux5.IN29
I2[1] => Mux4.IN29
I2[2] => Mux3.IN29
I2[3] => Mux2.IN29
I2[4] => Mux1.IN29
I2[5] => Mux0.IN29
I1[0] => Mux5.IN30
I1[1] => Mux4.IN30
I1[2] => Mux3.IN30
I1[3] => Mux2.IN30
I1[4] => Mux1.IN30
I1[5] => Mux0.IN30
I0[0] => Mux5.IN31
I0[1] => Mux4.IN31
I0[2] => Mux3.IN31
I0[3] => Mux2.IN31
I0[4] => Mux1.IN31
I0[5] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_9bit:to_SE9_path
I31[0] => Mux8.IN0
I31[1] => Mux7.IN0
I31[2] => Mux6.IN0
I31[3] => Mux5.IN0
I31[4] => Mux4.IN0
I31[5] => Mux3.IN0
I31[6] => Mux2.IN0
I31[7] => Mux1.IN0
I31[8] => Mux0.IN0
I30[0] => Mux8.IN1
I30[1] => Mux7.IN1
I30[2] => Mux6.IN1
I30[3] => Mux5.IN1
I30[4] => Mux4.IN1
I30[5] => Mux3.IN1
I30[6] => Mux2.IN1
I30[7] => Mux1.IN1
I30[8] => Mux0.IN1
I29[0] => Mux8.IN2
I29[1] => Mux7.IN2
I29[2] => Mux6.IN2
I29[3] => Mux5.IN2
I29[4] => Mux4.IN2
I29[5] => Mux3.IN2
I29[6] => Mux2.IN2
I29[7] => Mux1.IN2
I29[8] => Mux0.IN2
I28[0] => Mux8.IN3
I28[1] => Mux7.IN3
I28[2] => Mux6.IN3
I28[3] => Mux5.IN3
I28[4] => Mux4.IN3
I28[5] => Mux3.IN3
I28[6] => Mux2.IN3
I28[7] => Mux1.IN3
I28[8] => Mux0.IN3
I27[0] => Mux8.IN4
I27[1] => Mux7.IN4
I27[2] => Mux6.IN4
I27[3] => Mux5.IN4
I27[4] => Mux4.IN4
I27[5] => Mux3.IN4
I27[6] => Mux2.IN4
I27[7] => Mux1.IN4
I27[8] => Mux0.IN4
I26[0] => Mux8.IN5
I26[1] => Mux7.IN5
I26[2] => Mux6.IN5
I26[3] => Mux5.IN5
I26[4] => Mux4.IN5
I26[5] => Mux3.IN5
I26[6] => Mux2.IN5
I26[7] => Mux1.IN5
I26[8] => Mux0.IN5
I25[0] => Mux8.IN6
I25[1] => Mux7.IN6
I25[2] => Mux6.IN6
I25[3] => Mux5.IN6
I25[4] => Mux4.IN6
I25[5] => Mux3.IN6
I25[6] => Mux2.IN6
I25[7] => Mux1.IN6
I25[8] => Mux0.IN6
I24[0] => Mux8.IN7
I24[1] => Mux7.IN7
I24[2] => Mux6.IN7
I24[3] => Mux5.IN7
I24[4] => Mux4.IN7
I24[5] => Mux3.IN7
I24[6] => Mux2.IN7
I24[7] => Mux1.IN7
I24[8] => Mux0.IN7
I23[0] => Mux8.IN8
I23[1] => Mux7.IN8
I23[2] => Mux6.IN8
I23[3] => Mux5.IN8
I23[4] => Mux4.IN8
I23[5] => Mux3.IN8
I23[6] => Mux2.IN8
I23[7] => Mux1.IN8
I23[8] => Mux0.IN8
I22[0] => Mux8.IN9
I22[1] => Mux7.IN9
I22[2] => Mux6.IN9
I22[3] => Mux5.IN9
I22[4] => Mux4.IN9
I22[5] => Mux3.IN9
I22[6] => Mux2.IN9
I22[7] => Mux1.IN9
I22[8] => Mux0.IN9
I21[0] => Mux8.IN10
I21[1] => Mux7.IN10
I21[2] => Mux6.IN10
I21[3] => Mux5.IN10
I21[4] => Mux4.IN10
I21[5] => Mux3.IN10
I21[6] => Mux2.IN10
I21[7] => Mux1.IN10
I21[8] => Mux0.IN10
I20[0] => Mux8.IN11
I20[1] => Mux7.IN11
I20[2] => Mux6.IN11
I20[3] => Mux5.IN11
I20[4] => Mux4.IN11
I20[5] => Mux3.IN11
I20[6] => Mux2.IN11
I20[7] => Mux1.IN11
I20[8] => Mux0.IN11
I19[0] => Mux8.IN12
I19[1] => Mux7.IN12
I19[2] => Mux6.IN12
I19[3] => Mux5.IN12
I19[4] => Mux4.IN12
I19[5] => Mux3.IN12
I19[6] => Mux2.IN12
I19[7] => Mux1.IN12
I19[8] => Mux0.IN12
I18[0] => Mux8.IN13
I18[1] => Mux7.IN13
I18[2] => Mux6.IN13
I18[3] => Mux5.IN13
I18[4] => Mux4.IN13
I18[5] => Mux3.IN13
I18[6] => Mux2.IN13
I18[7] => Mux1.IN13
I18[8] => Mux0.IN13
I17[0] => Mux8.IN14
I17[1] => Mux7.IN14
I17[2] => Mux6.IN14
I17[3] => Mux5.IN14
I17[4] => Mux4.IN14
I17[5] => Mux3.IN14
I17[6] => Mux2.IN14
I17[7] => Mux1.IN14
I17[8] => Mux0.IN14
I16[0] => Mux8.IN15
I16[1] => Mux7.IN15
I16[2] => Mux6.IN15
I16[3] => Mux5.IN15
I16[4] => Mux4.IN15
I16[5] => Mux3.IN15
I16[6] => Mux2.IN15
I16[7] => Mux1.IN15
I16[8] => Mux0.IN15
I15[0] => Mux8.IN16
I15[1] => Mux7.IN16
I15[2] => Mux6.IN16
I15[3] => Mux5.IN16
I15[4] => Mux4.IN16
I15[5] => Mux3.IN16
I15[6] => Mux2.IN16
I15[7] => Mux1.IN16
I15[8] => Mux0.IN16
I14[0] => Mux8.IN17
I14[1] => Mux7.IN17
I14[2] => Mux6.IN17
I14[3] => Mux5.IN17
I14[4] => Mux4.IN17
I14[5] => Mux3.IN17
I14[6] => Mux2.IN17
I14[7] => Mux1.IN17
I14[8] => Mux0.IN17
I13[0] => Mux8.IN18
I13[1] => Mux7.IN18
I13[2] => Mux6.IN18
I13[3] => Mux5.IN18
I13[4] => Mux4.IN18
I13[5] => Mux3.IN18
I13[6] => Mux2.IN18
I13[7] => Mux1.IN18
I13[8] => Mux0.IN18
I12[0] => Mux8.IN19
I12[1] => Mux7.IN19
I12[2] => Mux6.IN19
I12[3] => Mux5.IN19
I12[4] => Mux4.IN19
I12[5] => Mux3.IN19
I12[6] => Mux2.IN19
I12[7] => Mux1.IN19
I12[8] => Mux0.IN19
I11[0] => Mux8.IN20
I11[1] => Mux7.IN20
I11[2] => Mux6.IN20
I11[3] => Mux5.IN20
I11[4] => Mux4.IN20
I11[5] => Mux3.IN20
I11[6] => Mux2.IN20
I11[7] => Mux1.IN20
I11[8] => Mux0.IN20
I10[0] => Mux8.IN21
I10[1] => Mux7.IN21
I10[2] => Mux6.IN21
I10[3] => Mux5.IN21
I10[4] => Mux4.IN21
I10[5] => Mux3.IN21
I10[6] => Mux2.IN21
I10[7] => Mux1.IN21
I10[8] => Mux0.IN21
I9[0] => Mux8.IN22
I9[1] => Mux7.IN22
I9[2] => Mux6.IN22
I9[3] => Mux5.IN22
I9[4] => Mux4.IN22
I9[5] => Mux3.IN22
I9[6] => Mux2.IN22
I9[7] => Mux1.IN22
I9[8] => Mux0.IN22
I8[0] => Mux8.IN23
I8[1] => Mux7.IN23
I8[2] => Mux6.IN23
I8[3] => Mux5.IN23
I8[4] => Mux4.IN23
I8[5] => Mux3.IN23
I8[6] => Mux2.IN23
I8[7] => Mux1.IN23
I8[8] => Mux0.IN23
I7[0] => Mux8.IN24
I7[1] => Mux7.IN24
I7[2] => Mux6.IN24
I7[3] => Mux5.IN24
I7[4] => Mux4.IN24
I7[5] => Mux3.IN24
I7[6] => Mux2.IN24
I7[7] => Mux1.IN24
I7[8] => Mux0.IN24
I6[0] => Mux8.IN25
I6[1] => Mux7.IN25
I6[2] => Mux6.IN25
I6[3] => Mux5.IN25
I6[4] => Mux4.IN25
I6[5] => Mux3.IN25
I6[6] => Mux2.IN25
I6[7] => Mux1.IN25
I6[8] => Mux0.IN25
I5[0] => Mux8.IN26
I5[1] => Mux7.IN26
I5[2] => Mux6.IN26
I5[3] => Mux5.IN26
I5[4] => Mux4.IN26
I5[5] => Mux3.IN26
I5[6] => Mux2.IN26
I5[7] => Mux1.IN26
I5[8] => Mux0.IN26
I4[0] => Mux8.IN27
I4[1] => Mux7.IN27
I4[2] => Mux6.IN27
I4[3] => Mux5.IN27
I4[4] => Mux4.IN27
I4[5] => Mux3.IN27
I4[6] => Mux2.IN27
I4[7] => Mux1.IN27
I4[8] => Mux0.IN27
I3[0] => Mux8.IN28
I3[1] => Mux7.IN28
I3[2] => Mux6.IN28
I3[3] => Mux5.IN28
I3[4] => Mux4.IN28
I3[5] => Mux3.IN28
I3[6] => Mux2.IN28
I3[7] => Mux1.IN28
I3[8] => Mux0.IN28
I2[0] => Mux8.IN29
I2[1] => Mux7.IN29
I2[2] => Mux6.IN29
I2[3] => Mux5.IN29
I2[4] => Mux4.IN29
I2[5] => Mux3.IN29
I2[6] => Mux2.IN29
I2[7] => Mux1.IN29
I2[8] => Mux0.IN29
I1[0] => Mux8.IN30
I1[1] => Mux7.IN30
I1[2] => Mux6.IN30
I1[3] => Mux5.IN30
I1[4] => Mux4.IN30
I1[5] => Mux3.IN30
I1[6] => Mux2.IN30
I1[7] => Mux1.IN30
I1[8] => Mux0.IN30
I0[0] => Mux8.IN31
I0[1] => Mux7.IN31
I0[2] => Mux6.IN31
I0[3] => Mux5.IN31
I0[4] => Mux4.IN31
I0[5] => Mux3.IN31
I0[6] => Mux2.IN31
I0[7] => Mux1.IN31
I0[8] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
Y[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:to_8s_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_3bit:ALU_control_path
I31[0] => Mux2.IN0
I31[1] => Mux1.IN0
I31[2] => Mux0.IN0
I30[0] => Mux2.IN1
I30[1] => Mux1.IN1
I30[2] => Mux0.IN1
I29[0] => Mux2.IN2
I29[1] => Mux1.IN2
I29[2] => Mux0.IN2
I28[0] => Mux2.IN3
I28[1] => Mux1.IN3
I28[2] => Mux0.IN3
I27[0] => Mux2.IN4
I27[1] => Mux1.IN4
I27[2] => Mux0.IN4
I26[0] => Mux2.IN5
I26[1] => Mux1.IN5
I26[2] => Mux0.IN5
I25[0] => Mux2.IN6
I25[1] => Mux1.IN6
I25[2] => Mux0.IN6
I24[0] => Mux2.IN7
I24[1] => Mux1.IN7
I24[2] => Mux0.IN7
I23[0] => Mux2.IN8
I23[1] => Mux1.IN8
I23[2] => Mux0.IN8
I22[0] => Mux2.IN9
I22[1] => Mux1.IN9
I22[2] => Mux0.IN9
I21[0] => Mux2.IN10
I21[1] => Mux1.IN10
I21[2] => Mux0.IN10
I20[0] => Mux2.IN11
I20[1] => Mux1.IN11
I20[2] => Mux0.IN11
I19[0] => Mux2.IN12
I19[1] => Mux1.IN12
I19[2] => Mux0.IN12
I18[0] => Mux2.IN13
I18[1] => Mux1.IN13
I18[2] => Mux0.IN13
I17[0] => Mux2.IN14
I17[1] => Mux1.IN14
I17[2] => Mux0.IN14
I16[0] => Mux2.IN15
I16[1] => Mux1.IN15
I16[2] => Mux0.IN15
I15[0] => Mux2.IN16
I15[1] => Mux1.IN16
I15[2] => Mux0.IN16
I14[0] => Mux2.IN17
I14[1] => Mux1.IN17
I14[2] => Mux0.IN17
I13[0] => Mux2.IN18
I13[1] => Mux1.IN18
I13[2] => Mux0.IN18
I12[0] => Mux2.IN19
I12[1] => Mux1.IN19
I12[2] => Mux0.IN19
I11[0] => Mux2.IN20
I11[1] => Mux1.IN20
I11[2] => Mux0.IN20
I10[0] => Mux2.IN21
I10[1] => Mux1.IN21
I10[2] => Mux0.IN21
I9[0] => Mux2.IN22
I9[1] => Mux1.IN22
I9[2] => Mux0.IN22
I8[0] => Mux2.IN23
I8[1] => Mux1.IN23
I8[2] => Mux0.IN23
I7[0] => Mux2.IN24
I7[1] => Mux1.IN24
I7[2] => Mux0.IN24
I6[0] => Mux2.IN25
I6[1] => Mux1.IN25
I6[2] => Mux0.IN25
I5[0] => Mux2.IN26
I5[1] => Mux1.IN26
I5[2] => Mux0.IN26
I4[0] => Mux2.IN27
I4[1] => Mux1.IN27
I4[2] => Mux0.IN27
I3[0] => Mux2.IN28
I3[1] => Mux1.IN28
I3[2] => Mux0.IN28
I2[0] => Mux2.IN29
I2[1] => Mux1.IN29
I2[2] => Mux0.IN29
I1[0] => Mux2.IN30
I1[1] => Mux1.IN30
I1[2] => Mux0.IN30
I0[0] => Mux2.IN31
I0[1] => Mux1.IN31
I0[2] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
Y[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:Mem_add_read_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:Mem_add_write_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_16bit:Mem_data_write_path
I31[0] => Mux15.IN0
I31[1] => Mux14.IN0
I31[2] => Mux13.IN0
I31[3] => Mux12.IN0
I31[4] => Mux11.IN0
I31[5] => Mux10.IN0
I31[6] => Mux9.IN0
I31[7] => Mux8.IN0
I31[8] => Mux7.IN0
I31[9] => Mux6.IN0
I31[10] => Mux5.IN0
I31[11] => Mux4.IN0
I31[12] => Mux3.IN0
I31[13] => Mux2.IN0
I31[14] => Mux1.IN0
I31[15] => Mux0.IN0
I30[0] => Mux15.IN1
I30[1] => Mux14.IN1
I30[2] => Mux13.IN1
I30[3] => Mux12.IN1
I30[4] => Mux11.IN1
I30[5] => Mux10.IN1
I30[6] => Mux9.IN1
I30[7] => Mux8.IN1
I30[8] => Mux7.IN1
I30[9] => Mux6.IN1
I30[10] => Mux5.IN1
I30[11] => Mux4.IN1
I30[12] => Mux3.IN1
I30[13] => Mux2.IN1
I30[14] => Mux1.IN1
I30[15] => Mux0.IN1
I29[0] => Mux15.IN2
I29[1] => Mux14.IN2
I29[2] => Mux13.IN2
I29[3] => Mux12.IN2
I29[4] => Mux11.IN2
I29[5] => Mux10.IN2
I29[6] => Mux9.IN2
I29[7] => Mux8.IN2
I29[8] => Mux7.IN2
I29[9] => Mux6.IN2
I29[10] => Mux5.IN2
I29[11] => Mux4.IN2
I29[12] => Mux3.IN2
I29[13] => Mux2.IN2
I29[14] => Mux1.IN2
I29[15] => Mux0.IN2
I28[0] => Mux15.IN3
I28[1] => Mux14.IN3
I28[2] => Mux13.IN3
I28[3] => Mux12.IN3
I28[4] => Mux11.IN3
I28[5] => Mux10.IN3
I28[6] => Mux9.IN3
I28[7] => Mux8.IN3
I28[8] => Mux7.IN3
I28[9] => Mux6.IN3
I28[10] => Mux5.IN3
I28[11] => Mux4.IN3
I28[12] => Mux3.IN3
I28[13] => Mux2.IN3
I28[14] => Mux1.IN3
I28[15] => Mux0.IN3
I27[0] => Mux15.IN4
I27[1] => Mux14.IN4
I27[2] => Mux13.IN4
I27[3] => Mux12.IN4
I27[4] => Mux11.IN4
I27[5] => Mux10.IN4
I27[6] => Mux9.IN4
I27[7] => Mux8.IN4
I27[8] => Mux7.IN4
I27[9] => Mux6.IN4
I27[10] => Mux5.IN4
I27[11] => Mux4.IN4
I27[12] => Mux3.IN4
I27[13] => Mux2.IN4
I27[14] => Mux1.IN4
I27[15] => Mux0.IN4
I26[0] => Mux15.IN5
I26[1] => Mux14.IN5
I26[2] => Mux13.IN5
I26[3] => Mux12.IN5
I26[4] => Mux11.IN5
I26[5] => Mux10.IN5
I26[6] => Mux9.IN5
I26[7] => Mux8.IN5
I26[8] => Mux7.IN5
I26[9] => Mux6.IN5
I26[10] => Mux5.IN5
I26[11] => Mux4.IN5
I26[12] => Mux3.IN5
I26[13] => Mux2.IN5
I26[14] => Mux1.IN5
I26[15] => Mux0.IN5
I25[0] => Mux15.IN6
I25[1] => Mux14.IN6
I25[2] => Mux13.IN6
I25[3] => Mux12.IN6
I25[4] => Mux11.IN6
I25[5] => Mux10.IN6
I25[6] => Mux9.IN6
I25[7] => Mux8.IN6
I25[8] => Mux7.IN6
I25[9] => Mux6.IN6
I25[10] => Mux5.IN6
I25[11] => Mux4.IN6
I25[12] => Mux3.IN6
I25[13] => Mux2.IN6
I25[14] => Mux1.IN6
I25[15] => Mux0.IN6
I24[0] => Mux15.IN7
I24[1] => Mux14.IN7
I24[2] => Mux13.IN7
I24[3] => Mux12.IN7
I24[4] => Mux11.IN7
I24[5] => Mux10.IN7
I24[6] => Mux9.IN7
I24[7] => Mux8.IN7
I24[8] => Mux7.IN7
I24[9] => Mux6.IN7
I24[10] => Mux5.IN7
I24[11] => Mux4.IN7
I24[12] => Mux3.IN7
I24[13] => Mux2.IN7
I24[14] => Mux1.IN7
I24[15] => Mux0.IN7
I23[0] => Mux15.IN8
I23[1] => Mux14.IN8
I23[2] => Mux13.IN8
I23[3] => Mux12.IN8
I23[4] => Mux11.IN8
I23[5] => Mux10.IN8
I23[6] => Mux9.IN8
I23[7] => Mux8.IN8
I23[8] => Mux7.IN8
I23[9] => Mux6.IN8
I23[10] => Mux5.IN8
I23[11] => Mux4.IN8
I23[12] => Mux3.IN8
I23[13] => Mux2.IN8
I23[14] => Mux1.IN8
I23[15] => Mux0.IN8
I22[0] => Mux15.IN9
I22[1] => Mux14.IN9
I22[2] => Mux13.IN9
I22[3] => Mux12.IN9
I22[4] => Mux11.IN9
I22[5] => Mux10.IN9
I22[6] => Mux9.IN9
I22[7] => Mux8.IN9
I22[8] => Mux7.IN9
I22[9] => Mux6.IN9
I22[10] => Mux5.IN9
I22[11] => Mux4.IN9
I22[12] => Mux3.IN9
I22[13] => Mux2.IN9
I22[14] => Mux1.IN9
I22[15] => Mux0.IN9
I21[0] => Mux15.IN10
I21[1] => Mux14.IN10
I21[2] => Mux13.IN10
I21[3] => Mux12.IN10
I21[4] => Mux11.IN10
I21[5] => Mux10.IN10
I21[6] => Mux9.IN10
I21[7] => Mux8.IN10
I21[8] => Mux7.IN10
I21[9] => Mux6.IN10
I21[10] => Mux5.IN10
I21[11] => Mux4.IN10
I21[12] => Mux3.IN10
I21[13] => Mux2.IN10
I21[14] => Mux1.IN10
I21[15] => Mux0.IN10
I20[0] => Mux15.IN11
I20[1] => Mux14.IN11
I20[2] => Mux13.IN11
I20[3] => Mux12.IN11
I20[4] => Mux11.IN11
I20[5] => Mux10.IN11
I20[6] => Mux9.IN11
I20[7] => Mux8.IN11
I20[8] => Mux7.IN11
I20[9] => Mux6.IN11
I20[10] => Mux5.IN11
I20[11] => Mux4.IN11
I20[12] => Mux3.IN11
I20[13] => Mux2.IN11
I20[14] => Mux1.IN11
I20[15] => Mux0.IN11
I19[0] => Mux15.IN12
I19[1] => Mux14.IN12
I19[2] => Mux13.IN12
I19[3] => Mux12.IN12
I19[4] => Mux11.IN12
I19[5] => Mux10.IN12
I19[6] => Mux9.IN12
I19[7] => Mux8.IN12
I19[8] => Mux7.IN12
I19[9] => Mux6.IN12
I19[10] => Mux5.IN12
I19[11] => Mux4.IN12
I19[12] => Mux3.IN12
I19[13] => Mux2.IN12
I19[14] => Mux1.IN12
I19[15] => Mux0.IN12
I18[0] => Mux15.IN13
I18[1] => Mux14.IN13
I18[2] => Mux13.IN13
I18[3] => Mux12.IN13
I18[4] => Mux11.IN13
I18[5] => Mux10.IN13
I18[6] => Mux9.IN13
I18[7] => Mux8.IN13
I18[8] => Mux7.IN13
I18[9] => Mux6.IN13
I18[10] => Mux5.IN13
I18[11] => Mux4.IN13
I18[12] => Mux3.IN13
I18[13] => Mux2.IN13
I18[14] => Mux1.IN13
I18[15] => Mux0.IN13
I17[0] => Mux15.IN14
I17[1] => Mux14.IN14
I17[2] => Mux13.IN14
I17[3] => Mux12.IN14
I17[4] => Mux11.IN14
I17[5] => Mux10.IN14
I17[6] => Mux9.IN14
I17[7] => Mux8.IN14
I17[8] => Mux7.IN14
I17[9] => Mux6.IN14
I17[10] => Mux5.IN14
I17[11] => Mux4.IN14
I17[12] => Mux3.IN14
I17[13] => Mux2.IN14
I17[14] => Mux1.IN14
I17[15] => Mux0.IN14
I16[0] => Mux15.IN15
I16[1] => Mux14.IN15
I16[2] => Mux13.IN15
I16[3] => Mux12.IN15
I16[4] => Mux11.IN15
I16[5] => Mux10.IN15
I16[6] => Mux9.IN15
I16[7] => Mux8.IN15
I16[8] => Mux7.IN15
I16[9] => Mux6.IN15
I16[10] => Mux5.IN15
I16[11] => Mux4.IN15
I16[12] => Mux3.IN15
I16[13] => Mux2.IN15
I16[14] => Mux1.IN15
I16[15] => Mux0.IN15
I15[0] => Mux15.IN16
I15[1] => Mux14.IN16
I15[2] => Mux13.IN16
I15[3] => Mux12.IN16
I15[4] => Mux11.IN16
I15[5] => Mux10.IN16
I15[6] => Mux9.IN16
I15[7] => Mux8.IN16
I15[8] => Mux7.IN16
I15[9] => Mux6.IN16
I15[10] => Mux5.IN16
I15[11] => Mux4.IN16
I15[12] => Mux3.IN16
I15[13] => Mux2.IN16
I15[14] => Mux1.IN16
I15[15] => Mux0.IN16
I14[0] => Mux15.IN17
I14[1] => Mux14.IN17
I14[2] => Mux13.IN17
I14[3] => Mux12.IN17
I14[4] => Mux11.IN17
I14[5] => Mux10.IN17
I14[6] => Mux9.IN17
I14[7] => Mux8.IN17
I14[8] => Mux7.IN17
I14[9] => Mux6.IN17
I14[10] => Mux5.IN17
I14[11] => Mux4.IN17
I14[12] => Mux3.IN17
I14[13] => Mux2.IN17
I14[14] => Mux1.IN17
I14[15] => Mux0.IN17
I13[0] => Mux15.IN18
I13[1] => Mux14.IN18
I13[2] => Mux13.IN18
I13[3] => Mux12.IN18
I13[4] => Mux11.IN18
I13[5] => Mux10.IN18
I13[6] => Mux9.IN18
I13[7] => Mux8.IN18
I13[8] => Mux7.IN18
I13[9] => Mux6.IN18
I13[10] => Mux5.IN18
I13[11] => Mux4.IN18
I13[12] => Mux3.IN18
I13[13] => Mux2.IN18
I13[14] => Mux1.IN18
I13[15] => Mux0.IN18
I12[0] => Mux15.IN19
I12[1] => Mux14.IN19
I12[2] => Mux13.IN19
I12[3] => Mux12.IN19
I12[4] => Mux11.IN19
I12[5] => Mux10.IN19
I12[6] => Mux9.IN19
I12[7] => Mux8.IN19
I12[8] => Mux7.IN19
I12[9] => Mux6.IN19
I12[10] => Mux5.IN19
I12[11] => Mux4.IN19
I12[12] => Mux3.IN19
I12[13] => Mux2.IN19
I12[14] => Mux1.IN19
I12[15] => Mux0.IN19
I11[0] => Mux15.IN20
I11[1] => Mux14.IN20
I11[2] => Mux13.IN20
I11[3] => Mux12.IN20
I11[4] => Mux11.IN20
I11[5] => Mux10.IN20
I11[6] => Mux9.IN20
I11[7] => Mux8.IN20
I11[8] => Mux7.IN20
I11[9] => Mux6.IN20
I11[10] => Mux5.IN20
I11[11] => Mux4.IN20
I11[12] => Mux3.IN20
I11[13] => Mux2.IN20
I11[14] => Mux1.IN20
I11[15] => Mux0.IN20
I10[0] => Mux15.IN21
I10[1] => Mux14.IN21
I10[2] => Mux13.IN21
I10[3] => Mux12.IN21
I10[4] => Mux11.IN21
I10[5] => Mux10.IN21
I10[6] => Mux9.IN21
I10[7] => Mux8.IN21
I10[8] => Mux7.IN21
I10[9] => Mux6.IN21
I10[10] => Mux5.IN21
I10[11] => Mux4.IN21
I10[12] => Mux3.IN21
I10[13] => Mux2.IN21
I10[14] => Mux1.IN21
I10[15] => Mux0.IN21
I9[0] => Mux15.IN22
I9[1] => Mux14.IN22
I9[2] => Mux13.IN22
I9[3] => Mux12.IN22
I9[4] => Mux11.IN22
I9[5] => Mux10.IN22
I9[6] => Mux9.IN22
I9[7] => Mux8.IN22
I9[8] => Mux7.IN22
I9[9] => Mux6.IN22
I9[10] => Mux5.IN22
I9[11] => Mux4.IN22
I9[12] => Mux3.IN22
I9[13] => Mux2.IN22
I9[14] => Mux1.IN22
I9[15] => Mux0.IN22
I8[0] => Mux15.IN23
I8[1] => Mux14.IN23
I8[2] => Mux13.IN23
I8[3] => Mux12.IN23
I8[4] => Mux11.IN23
I8[5] => Mux10.IN23
I8[6] => Mux9.IN23
I8[7] => Mux8.IN23
I8[8] => Mux7.IN23
I8[9] => Mux6.IN23
I8[10] => Mux5.IN23
I8[11] => Mux4.IN23
I8[12] => Mux3.IN23
I8[13] => Mux2.IN23
I8[14] => Mux1.IN23
I8[15] => Mux0.IN23
I7[0] => Mux15.IN24
I7[1] => Mux14.IN24
I7[2] => Mux13.IN24
I7[3] => Mux12.IN24
I7[4] => Mux11.IN24
I7[5] => Mux10.IN24
I7[6] => Mux9.IN24
I7[7] => Mux8.IN24
I7[8] => Mux7.IN24
I7[9] => Mux6.IN24
I7[10] => Mux5.IN24
I7[11] => Mux4.IN24
I7[12] => Mux3.IN24
I7[13] => Mux2.IN24
I7[14] => Mux1.IN24
I7[15] => Mux0.IN24
I6[0] => Mux15.IN25
I6[1] => Mux14.IN25
I6[2] => Mux13.IN25
I6[3] => Mux12.IN25
I6[4] => Mux11.IN25
I6[5] => Mux10.IN25
I6[6] => Mux9.IN25
I6[7] => Mux8.IN25
I6[8] => Mux7.IN25
I6[9] => Mux6.IN25
I6[10] => Mux5.IN25
I6[11] => Mux4.IN25
I6[12] => Mux3.IN25
I6[13] => Mux2.IN25
I6[14] => Mux1.IN25
I6[15] => Mux0.IN25
I5[0] => Mux15.IN26
I5[1] => Mux14.IN26
I5[2] => Mux13.IN26
I5[3] => Mux12.IN26
I5[4] => Mux11.IN26
I5[5] => Mux10.IN26
I5[6] => Mux9.IN26
I5[7] => Mux8.IN26
I5[8] => Mux7.IN26
I5[9] => Mux6.IN26
I5[10] => Mux5.IN26
I5[11] => Mux4.IN26
I5[12] => Mux3.IN26
I5[13] => Mux2.IN26
I5[14] => Mux1.IN26
I5[15] => Mux0.IN26
I4[0] => Mux15.IN27
I4[1] => Mux14.IN27
I4[2] => Mux13.IN27
I4[3] => Mux12.IN27
I4[4] => Mux11.IN27
I4[5] => Mux10.IN27
I4[6] => Mux9.IN27
I4[7] => Mux8.IN27
I4[8] => Mux7.IN27
I4[9] => Mux6.IN27
I4[10] => Mux5.IN27
I4[11] => Mux4.IN27
I4[12] => Mux3.IN27
I4[13] => Mux2.IN27
I4[14] => Mux1.IN27
I4[15] => Mux0.IN27
I3[0] => Mux15.IN28
I3[1] => Mux14.IN28
I3[2] => Mux13.IN28
I3[3] => Mux12.IN28
I3[4] => Mux11.IN28
I3[5] => Mux10.IN28
I3[6] => Mux9.IN28
I3[7] => Mux8.IN28
I3[8] => Mux7.IN28
I3[9] => Mux6.IN28
I3[10] => Mux5.IN28
I3[11] => Mux4.IN28
I3[12] => Mux3.IN28
I3[13] => Mux2.IN28
I3[14] => Mux1.IN28
I3[15] => Mux0.IN28
I2[0] => Mux15.IN29
I2[1] => Mux14.IN29
I2[2] => Mux13.IN29
I2[3] => Mux12.IN29
I2[4] => Mux11.IN29
I2[5] => Mux10.IN29
I2[6] => Mux9.IN29
I2[7] => Mux8.IN29
I2[8] => Mux7.IN29
I2[9] => Mux6.IN29
I2[10] => Mux5.IN29
I2[11] => Mux4.IN29
I2[12] => Mux3.IN29
I2[13] => Mux2.IN29
I2[14] => Mux1.IN29
I2[15] => Mux0.IN29
I1[0] => Mux15.IN30
I1[1] => Mux14.IN30
I1[2] => Mux13.IN30
I1[3] => Mux12.IN30
I1[4] => Mux11.IN30
I1[5] => Mux10.IN30
I1[6] => Mux9.IN30
I1[7] => Mux8.IN30
I1[8] => Mux7.IN30
I1[9] => Mux6.IN30
I1[10] => Mux5.IN30
I1[11] => Mux4.IN30
I1[12] => Mux3.IN30
I1[13] => Mux2.IN30
I1[14] => Mux1.IN30
I1[15] => Mux0.IN30
I0[0] => Mux15.IN31
I0[1] => Mux14.IN31
I0[2] => Mux13.IN31
I0[3] => Mux12.IN31
I0[4] => Mux11.IN31
I0[5] => Mux10.IN31
I0[6] => Mux9.IN31
I0[7] => Mux8.IN31
I0[8] => Mux7.IN31
I0[9] => Mux6.IN31
I0[10] => Mux5.IN31
I0[11] => Mux4.IN31
I0[12] => Mux3.IN31
I0[13] => Mux2.IN31
I0[14] => Mux1.IN31
I0[15] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_1bit:Mem_w_path
I31 => Mux0.IN0
I30 => Mux0.IN1
I29 => Mux0.IN2
I28 => Mux0.IN3
I27 => Mux0.IN4
I26 => Mux0.IN5
I25 => Mux0.IN6
I24 => Mux0.IN7
I23 => Mux0.IN8
I22 => Mux0.IN9
I21 => Mux0.IN10
I20 => Mux0.IN11
I19 => Mux0.IN12
I18 => Mux0.IN13
I17 => Mux0.IN14
I16 => Mux0.IN15
I15 => Mux0.IN16
I14 => Mux0.IN17
I13 => Mux0.IN18
I12 => Mux0.IN19
I11 => Mux0.IN20
I10 => Mux0.IN21
I9 => Mux0.IN22
I8 => Mux0.IN23
I7 => Mux0.IN24
I6 => Mux0.IN25
I5 => Mux0.IN26
I4 => Mux0.IN27
I3 => Mux0.IN28
I2 => Mux0.IN29
I1 => Mux0.IN30
I0 => Mux0.IN31
S[0] => Mux0.IN36
S[1] => Mux0.IN35
S[2] => Mux0.IN34
S[3] => Mux0.IN33
S[4] => Mux0.IN32
Y <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_1bit:Mem_r_path
I31 => Mux0.IN0
I30 => Mux0.IN1
I29 => Mux0.IN2
I28 => Mux0.IN3
I27 => Mux0.IN4
I26 => Mux0.IN5
I25 => Mux0.IN6
I24 => Mux0.IN7
I23 => Mux0.IN8
I22 => Mux0.IN9
I21 => Mux0.IN10
I20 => Mux0.IN11
I19 => Mux0.IN12
I18 => Mux0.IN13
I17 => Mux0.IN14
I16 => Mux0.IN15
I15 => Mux0.IN16
I14 => Mux0.IN17
I13 => Mux0.IN18
I12 => Mux0.IN19
I11 => Mux0.IN20
I10 => Mux0.IN21
I9 => Mux0.IN22
I8 => Mux0.IN23
I7 => Mux0.IN24
I6 => Mux0.IN25
I5 => Mux0.IN26
I4 => Mux0.IN27
I3 => Mux0.IN28
I2 => Mux0.IN29
I1 => Mux0.IN30
I0 => Mux0.IN31
S[0] => Mux0.IN36
S[1] => Mux0.IN35
S[2] => Mux0.IN34
S[3] => Mux0.IN33
S[4] => Mux0.IN32
Y <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_1bit:RF_en_path
I31 => Mux0.IN0
I30 => Mux0.IN1
I29 => Mux0.IN2
I28 => Mux0.IN3
I27 => Mux0.IN4
I26 => Mux0.IN5
I25 => Mux0.IN6
I24 => Mux0.IN7
I23 => Mux0.IN8
I22 => Mux0.IN9
I21 => Mux0.IN10
I20 => Mux0.IN11
I19 => Mux0.IN12
I18 => Mux0.IN13
I17 => Mux0.IN14
I16 => Mux0.IN15
I15 => Mux0.IN16
I14 => Mux0.IN17
I13 => Mux0.IN18
I12 => Mux0.IN19
I11 => Mux0.IN20
I10 => Mux0.IN21
I9 => Mux0.IN22
I8 => Mux0.IN23
I7 => Mux0.IN24
I6 => Mux0.IN25
I5 => Mux0.IN26
I4 => Mux0.IN27
I3 => Mux0.IN28
I2 => Mux0.IN29
I1 => Mux0.IN30
I0 => Mux0.IN31
S[0] => Mux0.IN36
S[1] => Mux0.IN35
S[2] => Mux0.IN34
S[3] => Mux0.IN33
S[4] => Mux0.IN32
Y <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_1bit:T1_en_path
I31 => Mux0.IN0
I30 => Mux0.IN1
I29 => Mux0.IN2
I28 => Mux0.IN3
I27 => Mux0.IN4
I26 => Mux0.IN5
I25 => Mux0.IN6
I24 => Mux0.IN7
I23 => Mux0.IN8
I22 => Mux0.IN9
I21 => Mux0.IN10
I20 => Mux0.IN11
I19 => Mux0.IN12
I18 => Mux0.IN13
I17 => Mux0.IN14
I16 => Mux0.IN15
I15 => Mux0.IN16
I14 => Mux0.IN17
I13 => Mux0.IN18
I12 => Mux0.IN19
I11 => Mux0.IN20
I10 => Mux0.IN21
I9 => Mux0.IN22
I8 => Mux0.IN23
I7 => Mux0.IN24
I6 => Mux0.IN25
I5 => Mux0.IN26
I4 => Mux0.IN27
I3 => Mux0.IN28
I2 => Mux0.IN29
I1 => Mux0.IN30
I0 => Mux0.IN31
S[0] => Mux0.IN36
S[1] => Mux0.IN35
S[2] => Mux0.IN34
S[3] => Mux0.IN33
S[4] => Mux0.IN32
Y <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_1bit:T2_en_path
I31 => Mux0.IN0
I30 => Mux0.IN1
I29 => Mux0.IN2
I28 => Mux0.IN3
I27 => Mux0.IN4
I26 => Mux0.IN5
I25 => Mux0.IN6
I24 => Mux0.IN7
I23 => Mux0.IN8
I22 => Mux0.IN9
I21 => Mux0.IN10
I20 => Mux0.IN11
I19 => Mux0.IN12
I18 => Mux0.IN13
I17 => Mux0.IN14
I16 => Mux0.IN15
I15 => Mux0.IN16
I14 => Mux0.IN17
I13 => Mux0.IN18
I12 => Mux0.IN19
I11 => Mux0.IN20
I10 => Mux0.IN21
I9 => Mux0.IN22
I8 => Mux0.IN23
I7 => Mux0.IN24
I6 => Mux0.IN25
I5 => Mux0.IN26
I4 => Mux0.IN27
I3 => Mux0.IN28
I2 => Mux0.IN29
I1 => Mux0.IN30
I0 => Mux0.IN31
S[0] => Mux0.IN36
S[1] => Mux0.IN35
S[2] => Mux0.IN34
S[3] => Mux0.IN33
S[4] => Mux0.IN32
Y <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Steering_logic:SL|mux_32x1_1bit:PC_en_path
I31 => Mux0.IN0
I30 => Mux0.IN1
I29 => Mux0.IN2
I28 => Mux0.IN3
I27 => Mux0.IN4
I26 => Mux0.IN5
I25 => Mux0.IN6
I24 => Mux0.IN7
I23 => Mux0.IN8
I22 => Mux0.IN9
I21 => Mux0.IN10
I20 => Mux0.IN11
I19 => Mux0.IN12
I18 => Mux0.IN13
I17 => Mux0.IN14
I16 => Mux0.IN15
I15 => Mux0.IN16
I14 => Mux0.IN17
I13 => Mux0.IN18
I12 => Mux0.IN19
I11 => Mux0.IN20
I10 => Mux0.IN21
I9 => Mux0.IN22
I8 => Mux0.IN23
I7 => Mux0.IN24
I6 => Mux0.IN25
I5 => Mux0.IN26
I4 => Mux0.IN27
I3 => Mux0.IN28
I2 => Mux0.IN29
I1 => Mux0.IN30
I0 => Mux0.IN31
S[0] => Mux0.IN36
S[1] => Mux0.IN35
S[2] => Mux0.IN34
S[3] => Mux0.IN33
S[4] => Mux0.IN32
Y <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


