clk_wiz_50m_clk_wiz.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/clk_wiz_50m/clk_wiz_50m_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../ipstatic"
clk_wiz_50m.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/clk_wiz_50m/clk_wiz_50m.v,incdir="../../../ipstatic"incdir="../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
