17:34:28 ERROR : The Hardware Project referenced by this BSP (led_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
17:36:18 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
17:38:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:38:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:39:06 INFO  : Processor reset is completed for ps7_cortexa9_0
17:39:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:40:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:46:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:20:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:24:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:25:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:31:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:48:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:49:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1230)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:411)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
19:49:49 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1230)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:411)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
19:50:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1230)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:411)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
19:56:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:57:58 INFO  : ps7_init is completed.
19:57:58 INFO  : ps7_post_config is completed.
19:57:59 INFO  : Processor reset is completed for ps7_cortexa9_0
20:06:20 INFO  : Processor reset is completed for ps7_cortexa9_0
20:20:50 INFO  : Processor reset is completed for ps7_cortexa9_0
20:38:25 ERROR : Unable to disconnect from existing targets
java.lang.NullPointerException
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess.issueCommand(XMDJSONProcess.java:144)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:338)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:320)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:57)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:399)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:199)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:57)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:606)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:629)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:584)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1438)
20:38:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
00:00:08 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
00:00:08 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
00:01:39 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
00:01:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
00:03:14 INFO  : Processor reset is completed for ps7_cortexa9_0
00:04:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
00:04:42 INFO  : ps7_init is completed.
00:04:42 INFO  : ps7_post_config is completed.
00:04:42 INFO  : Processor reset is completed for ps7_cortexa9_0
00:05:28 INFO  : Processor reset is completed for ps7_cortexa9_0
00:06:21 INFO  : Processor reset is completed for ps7_cortexa9_0
00:07:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
00:07:38 INFO  : ps7_init is completed.
00:07:38 INFO  : ps7_post_config is completed.
00:07:39 INFO  : Processor reset is completed for ps7_cortexa9_0
00:08:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
00:13:09 INFO  : ps7_init is completed.
00:13:09 INFO  : ps7_post_config is completed.
00:13:09 INFO  : Processor reset is completed for ps7_cortexa9_0
00:16:55 INFO  : Processor reset is completed for ps7_cortexa9_0
02:17:48 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketTimeoutException: Read timed out
	at java.net.SocketInputStream.socketRead0(Native Method)
	at java.net.SocketInputStream.read(SocketInputStream.java:152)
	at java.net.SocketInputStream.read(SocketInputStream.java:122)
	at sun.nio.cs.StreamDecoder.readBytes(StreamDecoder.java:283)
	at sun.nio.cs.StreamDecoder.implRead(StreamDecoder.java:325)
	at sun.nio.cs.StreamDecoder.read(StreamDecoder.java:177)
	at java.io.InputStreamReader.read(InputStreamReader.java:184)
	at java.io.BufferedReader.fill(BufferedReader.java:154)
	at java.io.BufferedReader.read(BufferedReader.java:175)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Thread.java:724)
02:17:48 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
09:53:59 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
09:54:02 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
09:54:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426150314629,  Project:1424872156533
09:54:46 INFO  : The hardware specification for project 'WP1_system_hw_platform_0' is different from C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
09:54:46 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
09:56:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:56:51 INFO  : 
09:56:52 INFO  : 
09:56:53 INFO  : 
09:56:55 INFO  : Updating hardware inferred compiler options for adc.
09:56:56 INFO  : Updating hardware inferred compiler options for test.
09:56:56 INFO  : Updating hardware inferred compiler options for uart.
09:56:56 INFO  : Clearing existing target manager status.
09:56:57 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
09:57:02 INFO  : Closing and re-opening the MSS file of ther project uart_bsp
09:57:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:03:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:03:26 INFO  : ps7_init is completed.
10:03:26 INFO  : ps7_post_config is completed.
10:03:26 INFO  : Processor reset is completed for ps7_cortexa9_0
10:04:08 INFO  : Processor reset is completed for ps7_cortexa9_0
10:05:03 INFO  : Processor reset is completed for ps7_cortexa9_0
10:05:03 ERROR : No such port: COM15
11:01:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:01:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:01:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:04:00 INFO  : ps7_init is completed.
11:04:00 INFO  : ps7_post_config is completed.
11:04:00 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:43 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:06:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:07:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:51 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:11:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:40 INFO  : Processor reset is completed for ps7_cortexa9_0
14:37:02 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426169313413,  Project:1426150314629
15:09:06 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:09:31 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
15:10:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:11:17 INFO  : 
15:11:19 INFO  : 
15:11:21 INFO  : Updating hardware inferred compiler options for adc_config.
15:11:22 INFO  : Updating hardware inferred compiler options for uart.
15:11:22 INFO  : Clearing existing target manager status.
15:11:22 INFO  : Closing and re-opening the MSS file of ther project adc_config_bsp
15:11:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:14:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:14:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:14:44 INFO  : Processor reset is completed for ps7_cortexa9_0
15:15:17 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:32 INFO  : Processor reset is completed for ps7_cortexa9_0
15:50:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426171810600,  Project:1426169313413
15:50:51 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:50:52 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
15:52:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:52:32 INFO  : 
15:52:34 INFO  : 
15:52:35 INFO  : Updating hardware inferred compiler options for adc_config.
15:52:36 INFO  : Updating hardware inferred compiler options for uart.
15:52:36 INFO  : Clearing existing target manager status.
15:52:36 INFO  : Closing and re-opening the MSS file of ther project adc_config_bsp
15:52:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:54:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:55:01 INFO  : Processor reset is completed for ps7_cortexa9_0
15:58:15 INFO  : Processor reset is completed for ps7_cortexa9_0
16:16:34 INFO  : Processor reset is completed for ps7_cortexa9_0
16:17:27 INFO  : Processor reset is completed for ps7_cortexa9_0
16:39:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:39:33 INFO  : Processor reset is completed for ps7_cortexa9_0
16:40:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:42:44 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:55:34 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:51:14 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

18:51:15 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:386)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:297)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:245)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
18:51:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:51:49 INFO  : ps7_init is completed.
18:51:49 INFO  : ps7_post_config is completed.
18:51:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:54:31 INFO  : Processor reset is completed for ps7_cortexa9_0
07:15:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:19:32 INFO  : Processor reset is completed for ps7_cortexa9_0
10:21:51 INFO  : Processor reset is completed for ps7_cortexa9_0
10:34:10 INFO  : Processor reset is completed for ps7_cortexa9_0
10:35:24 INFO  : Processor reset is completed for ps7_cortexa9_0
10:36:06 INFO  : Processor reset is completed for ps7_cortexa9_0
10:36:30 INFO  : Processor reset is completed for ps7_cortexa9_0
10:38:29 INFO  : Processor reset is completed for ps7_cortexa9_0
10:39:04 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:29 INFO  : Processor reset is completed for ps7_cortexa9_0
10:44:55 INFO  : Processor reset is completed for ps7_cortexa9_0
10:47:32 INFO  : Processor reset is completed for ps7_cortexa9_0
10:48:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426239951180,  Project:1426171810600
10:48:47 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:48:47 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:49:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:50:06 INFO  : 
10:50:09 INFO  : 
10:50:10 INFO  : Updating hardware inferred compiler options for adc_config.
10:50:11 INFO  : Updating hardware inferred compiler options for uart.
10:50:11 INFO  : Clearing existing target manager status.
10:50:11 INFO  : Closing and re-opening the MSS file of ther project adc_config_bsp
10:50:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:55:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:02:27 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

11:02:27 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:386)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:297)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:245)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
11:03:16 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

11:03:16 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:386)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:297)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:245)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
11:04:26 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:05:18 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
11:05:18 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
11:06:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:07:20 INFO  : ps7_init is completed.
11:07:20 INFO  : ps7_post_config is completed.
11:07:20 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:35 INFO  : Processor reset is completed for ps7_cortexa9_0
11:59:39 INFO  : Processor reset is completed for ps7_cortexa9_0
11:30:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426501856367,  Project:1426239951180
11:30:59 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:31:00 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:32:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:32:28 INFO  : 
11:32:29 INFO  : 
11:32:31 INFO  : Updating hardware inferred compiler options for adc_config.
11:32:31 INFO  : Updating hardware inferred compiler options for uart.
11:32:31 INFO  : Clearing existing target manager status.
11:34:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:34:58 INFO  : Processor reset is completed for ps7_cortexa9_0
11:37:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426502251066,  Project:1426501856367
11:37:34 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:37:34 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:38:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:38:24 INFO  : 
11:38:25 INFO  : 
11:38:26 INFO  : Updating hardware inferred compiler options for adc_config.
11:38:27 INFO  : Updating hardware inferred compiler options for uart.
11:38:27 INFO  : Clearing existing target manager status.
11:39:43 INFO  : Processor reset is completed for ps7_cortexa9_0
11:39:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:40:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:09:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:20:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:30:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:30:59 INFO  : ps7_init is completed.
12:30:59 INFO  : ps7_post_config is completed.
12:31:00 INFO  : Processor reset is completed for ps7_cortexa9_0
15:31:15 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:24 INFO  : Processor reset is completed for ps7_cortexa9_0
15:46:03 INFO  : Processor reset is completed for ps7_cortexa9_0
15:47:19 INFO  : Processor reset is completed for ps7_cortexa9_0
15:51:18 INFO  : Processor reset is completed for ps7_cortexa9_0
15:55:38 INFO  : Processor reset is completed for ps7_cortexa9_0
15:55:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426517754665,  Project:1426502251066
15:56:01 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:56:01 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
15:56:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:57:01 INFO  : 
15:57:02 INFO  : 
15:57:03 INFO  : Updating hardware inferred compiler options for adc_config.
15:57:04 INFO  : Updating hardware inferred compiler options for uart.
15:57:04 INFO  : Clearing existing target manager status.
15:58:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:58:54 INFO  : Processor reset is completed for ps7_cortexa9_0
16:06:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:06:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:31 INFO  : Processor reset is completed for ps7_cortexa9_0
17:12:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426522355040,  Project:1426517754665
17:12:37 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:12:37 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:12:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:13:20 INFO  : 
17:13:21 INFO  : 
17:13:22 INFO  : Updating hardware inferred compiler options for adc_config.
17:13:22 INFO  : Updating hardware inferred compiler options for uart.
17:13:23 INFO  : Clearing existing target manager status.
17:13:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:14:04 INFO  : ps7_init is completed.
17:14:04 INFO  : ps7_post_config is completed.
17:14:04 INFO  : Processor reset is completed for ps7_cortexa9_0
17:24:47 INFO  : Processor reset is completed for ps7_cortexa9_0
17:28:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426524496911,  Project:1426522355040
17:48:23 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:48:23 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:49:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:49:29 INFO  : 
17:49:30 INFO  : 
17:49:51 INFO  : Updating hardware inferred compiler options for adc_config.
17:49:52 INFO  : Updating hardware inferred compiler options for uart.
17:49:52 INFO  : Clearing existing target manager status.
17:52:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:52:54 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:38 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:54:25 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
17:54:26 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
17:55:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:55:44 INFO  : Processor reset is completed for ps7_cortexa9_0
17:58:38 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:04:21 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
18:04:32 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
18:04:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426524467245,  Project:1426524496911
18:04:56 INFO  : The hardware specification for project 'WP1_system_hw_platform_0' is different from C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
18:04:57 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:06:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:06:46 INFO  : 
18:06:47 INFO  : 
18:06:49 INFO  : Updating hardware inferred compiler options for adc_config.
18:06:50 INFO  : Updating hardware inferred compiler options for uart.
18:06:50 INFO  : Clearing existing target manager status.
09:17:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:17:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:17:56 INFO  : ps7_init is completed.
09:17:56 INFO  : ps7_post_config is completed.
09:17:56 INFO  : Processor reset is completed for ps7_cortexa9_0
10:06:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426583192266,  Project:1426524467245
10:07:02 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:07:02 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:07:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:08:17 INFO  : 
10:08:18 INFO  : 
10:08:20 INFO  : Updating hardware inferred compiler options for adc_config.
10:08:21 INFO  : Updating hardware inferred compiler options for uart.
10:08:21 INFO  : Clearing existing target manager status.
10:10:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:36:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:36:55 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:15 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:41 INFO  : Processor reset is completed for ps7_cortexa9_0
10:43:50 INFO  : Processor reset is completed for ps7_cortexa9_0
10:44:39 INFO  : Processor reset is completed for ps7_cortexa9_0
10:45:20 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:07 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426606024480,  Project:1426583192266
16:28:24 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:28:24 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:29:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:29:59 INFO  : 
16:30:00 INFO  : 
16:30:01 INFO  : Updating hardware inferred compiler options for adc_config.
16:30:02 INFO  : Updating hardware inferred compiler options for uart.
16:30:02 INFO  : Clearing existing target manager status.
16:30:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:30:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:58:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426607907371,  Project:1426606024480
16:58:57 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:58:57 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:00:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:00:50 INFO  : 
17:00:51 INFO  : 
17:00:52 INFO  : Updating hardware inferred compiler options for adc_config.
17:00:53 INFO  : Updating hardware inferred compiler options for uart.
17:00:53 INFO  : Clearing existing target manager status.
17:04:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:04:41 INFO  : Processor reset is completed for ps7_cortexa9_0
17:05:31 INFO  : Processor reset is completed for ps7_cortexa9_0
11:58:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426676258082,  Project:1426607907371
11:58:24 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:58:25 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:00:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:01:12 INFO  : 
12:01:13 INFO  : 
12:01:15 INFO  : Updating hardware inferred compiler options for adc_config.
12:01:15 INFO  : Updating hardware inferred compiler options for uart.
12:01:15 INFO  : Clearing existing target manager status.
12:02:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:02:45 INFO  : ps7_init is completed.
12:02:45 INFO  : ps7_post_config is completed.
12:02:45 INFO  : Processor reset is completed for ps7_cortexa9_0
12:17:47 INFO  : Processor reset is completed for ps7_cortexa9_0
14:31:25 INFO  : Processor reset is completed for ps7_cortexa9_0
14:35:20 INFO  : Processor reset is completed for ps7_cortexa9_0
14:39:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
14:39:31 INFO  : Processor reset is completed for ps7_cortexa9_0
14:40:05 INFO  : Processor reset is completed for ps7_cortexa9_0
14:40:53 INFO  : Processor reset is completed for ps7_cortexa9_0
14:41:32 INFO  : Processor reset is completed for ps7_cortexa9_0
14:43:01 INFO  : Processor reset is completed for ps7_cortexa9_0
14:55:35 INFO  : Processor reset is completed for ps7_cortexa9_0
14:58:15 INFO  : Processor reset is completed for ps7_cortexa9_0
15:03:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426687336171,  Project:1426676258082
15:03:03 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:03:04 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
15:04:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:04:44 INFO  : 
15:04:45 INFO  : 
15:04:46 INFO  : Updating hardware inferred compiler options for adc_config.
15:04:47 INFO  : Updating hardware inferred compiler options for uart.
15:04:47 INFO  : Clearing existing target manager status.
15:09:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:14:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:15:03 INFO  : Processor reset is completed for ps7_cortexa9_0
15:23:28 INFO  : Processor reset is completed for ps7_cortexa9_0
17:50:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:30 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:42 INFO  : Processor reset is completed for ps7_cortexa9_0
17:57:30 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426698075188,  Project:1426687336171
18:01:38 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:01:38 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:02:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:03:06 INFO  : 
18:03:08 INFO  : 
18:03:09 INFO  : Updating hardware inferred compiler options for adc_config.
18:03:09 INFO  : Updating hardware inferred compiler options for uart.
18:03:10 INFO  : Clearing existing target manager status.
18:22:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:22:19 INFO  : ps7_init is completed.
18:22:19 INFO  : ps7_post_config is completed.
18:22:19 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:07 INFO  : Processor reset is completed for ps7_cortexa9_0
19:12:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426702262602,  Project:1426698075188
19:12:26 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:12:26 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
19:13:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:13:28 INFO  : 
19:13:30 INFO  : 
19:13:51 INFO  : Updating hardware inferred compiler options for adc_config.
19:13:51 INFO  : Updating hardware inferred compiler options for uart.
19:13:51 INFO  : Clearing existing target manager status.
19:14:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:15:06 INFO  : Processor reset is completed for ps7_cortexa9_0
19:15:35 INFO  : Processor reset is completed for ps7_cortexa9_0
19:28:36 INFO  : Processor reset is completed for ps7_cortexa9_0
19:31:25 INFO  : Processor reset is completed for ps7_cortexa9_0
19:31:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:32:08 INFO  : Processor reset is completed for ps7_cortexa9_0
19:32:46 INFO  : Processor reset is completed for ps7_cortexa9_0
19:35:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:24:42 INFO  : ps7_init is completed.
11:24:42 INFO  : ps7_post_config is completed.
11:24:42 INFO  : Processor reset is completed for ps7_cortexa9_0
11:25:24 INFO  : Processor reset is completed for ps7_cortexa9_0
11:25:58 INFO  : Processor reset is completed for ps7_cortexa9_0
11:27:09 INFO  : Processor reset is completed for ps7_cortexa9_0
11:27:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426760831172,  Project:1426702262602
11:27:31 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:27:31 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:27:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:28:21 INFO  : 
11:28:22 INFO  : 
11:28:23 INFO  : Updating hardware inferred compiler options for adc_config.
11:28:24 INFO  : Updating hardware inferred compiler options for uart.
11:28:24 INFO  : Clearing existing target manager status.
11:29:07 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:29:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:40 INFO  : Processor reset is completed for ps7_cortexa9_0
11:32:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:53 INFO  : Processor reset is completed for ps7_cortexa9_0
12:28:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:28:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:04 INFO  : Processor reset is completed for ps7_cortexa9_0
12:47:01 INFO  : Processor reset is completed for ps7_cortexa9_0
12:48:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426765720773,  Project:1426760831172
12:48:58 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:48:58 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:49:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:49:43 INFO  : 
12:49:44 INFO  : 
12:49:45 INFO  : Updating hardware inferred compiler options for adc_config.
12:49:45 INFO  : Updating hardware inferred compiler options for uart.
12:49:46 INFO  : Clearing existing target manager status.
12:50:27 INFO  : Processor reset is completed for ps7_cortexa9_0
12:50:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:50:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:50:50 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1153)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:431)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
12:51:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:51:18 INFO  : ps7_init is completed.
12:51:18 INFO  : ps7_post_config is completed.
12:51:18 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:15 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:35:02 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
16:35:05 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
16:36:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:36:27 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426779855335,  Project:1426765720773
16:45:33 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:45:33 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:45:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:46:18 INFO  : 
16:46:19 INFO  : 
16:46:20 INFO  : Updating hardware inferred compiler options for adc_config.
16:46:21 INFO  : Updating hardware inferred compiler options for uart.
16:46:21 INFO  : Clearing existing target manager status.
16:59:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:59:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:20:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426781986288,  Project:1426779855335
17:20:27 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:20:27 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:20:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:21:09 INFO  : 
17:21:10 INFO  : 
17:21:11 INFO  : Updating hardware inferred compiler options for adc_config.
17:21:12 INFO  : Updating hardware inferred compiler options for uart.
17:21:12 INFO  : Clearing existing target manager status.
17:22:04 INFO  : Processor reset is completed for ps7_cortexa9_0
17:22:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:22:41 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426784188578,  Project:1426781986288
17:56:44 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:56:44 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:57:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:57:28 INFO  : 
17:57:29 INFO  : 
17:57:31 INFO  : Updating hardware inferred compiler options for adc_config.
17:57:31 INFO  : Updating hardware inferred compiler options for uart.
17:57:31 INFO  : Clearing existing target manager status.
17:58:03 INFO  : Processor reset is completed for ps7_cortexa9_0
17:58:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:58:24 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:35 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:53 INFO  : Processor reset is completed for ps7_cortexa9_0
10:57:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426845281791,  Project:1426784188578
10:57:45 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:57:45 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:58:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:58:43 INFO  : 
10:58:44 INFO  : 
10:59:06 INFO  : Updating hardware inferred compiler options for adc_config.
10:59:06 INFO  : Updating hardware inferred compiler options for uart.
10:59:06 INFO  : Clearing existing target manager status.
10:59:47 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:00:44 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:18 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to verify DONE bit after configuring FPGA


11:03:29 INFO  : ps7_init is completed.
11:03:29 INFO  : ps7_post_config is completed.
11:03:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:03:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:03:50 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1153)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:431)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
11:04:57 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
11:05:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:05:17 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
11:05:17 ERROR : Timeout occured while waiting to get reply for command "xzynqresetstatus 64"
11:05:17 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
missing "
	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1230)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:411)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
11:05:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:05:58 INFO  : ps7_init is completed.
11:05:58 INFO  : ps7_post_config is completed.
11:05:58 INFO  : Processor reset is completed for ps7_cortexa9_0
11:20:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:17 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:56 INFO  : Processor reset is completed for ps7_cortexa9_0
11:26:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:31:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:32:45 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:01 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:54 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:03 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:47:11 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:29 INFO  : Processor reset is completed for ps7_cortexa9_0
09:55:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:55:58 INFO  : ps7_init is completed.
09:55:58 INFO  : ps7_post_config is completed.
09:55:59 INFO  : Processor reset is completed for ps7_cortexa9_0
09:57:31 INFO  : Processor reset is completed for ps7_cortexa9_0
10:00:41 INFO  : Processor reset is completed for ps7_cortexa9_0
10:18:16 INFO  : Processor reset is completed for ps7_cortexa9_0
10:23:52 INFO  : Processor reset is completed for ps7_cortexa9_0
10:25:55 INFO  : Processor reset is completed for ps7_cortexa9_0
10:26:56 INFO  : Processor reset is completed for ps7_cortexa9_0
10:32:53 INFO  : Processor reset is completed for ps7_cortexa9_0
10:37:29 INFO  : Processor reset is completed for ps7_cortexa9_0
10:40:08 INFO  : Processor reset is completed for ps7_cortexa9_0
10:43:03 INFO  : Processor reset is completed for ps7_cortexa9_0
10:43:24 INFO  : Processor reset is completed for ps7_cortexa9_0
10:44:28 INFO  : Processor reset is completed for ps7_cortexa9_0
10:46:39 INFO  : Processor reset is completed for ps7_cortexa9_0
10:47:31 INFO  : Processor reset is completed for ps7_cortexa9_0
10:48:07 INFO  : Processor reset is completed for ps7_cortexa9_0
10:48:49 INFO  : Processor reset is completed for ps7_cortexa9_0
10:49:24 INFO  : Processor reset is completed for ps7_cortexa9_0
10:49:41 INFO  : Processor reset is completed for ps7_cortexa9_0
10:50:31 INFO  : Processor reset is completed for ps7_cortexa9_0
10:51:40 INFO  : Processor reset is completed for ps7_cortexa9_0
10:51:57 INFO  : Processor reset is completed for ps7_cortexa9_0
10:52:38 INFO  : Processor reset is completed for ps7_cortexa9_0
10:53:13 INFO  : Processor reset is completed for ps7_cortexa9_0
10:53:33 INFO  : Processor reset is completed for ps7_cortexa9_0
10:53:45 INFO  : Processor reset is completed for ps7_cortexa9_0
10:54:17 INFO  : Processor reset is completed for ps7_cortexa9_0
10:54:49 INFO  : Processor reset is completed for ps7_cortexa9_0
10:55:04 INFO  : Processor reset is completed for ps7_cortexa9_0
10:55:19 INFO  : Processor reset is completed for ps7_cortexa9_0
10:55:33 INFO  : Processor reset is completed for ps7_cortexa9_0
10:55:57 INFO  : Processor reset is completed for ps7_cortexa9_0
10:56:17 INFO  : Processor reset is completed for ps7_cortexa9_0
10:57:18 INFO  : Processor reset is completed for ps7_cortexa9_0
10:57:31 INFO  : Processor reset is completed for ps7_cortexa9_0
10:57:47 INFO  : Processor reset is completed for ps7_cortexa9_0
10:58:00 INFO  : Processor reset is completed for ps7_cortexa9_0
10:58:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:48 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:41 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:01 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:33 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:45 INFO  : Processor reset is completed for ps7_cortexa9_0
11:07:01 INFO  : Processor reset is completed for ps7_cortexa9_0
11:07:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:07:22 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:12:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:12:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:09 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:34 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:45 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:55 INFO  : Processor reset is completed for ps7_cortexa9_0
11:14:05 INFO  : Processor reset is completed for ps7_cortexa9_0
11:14:58 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:25:09 INFO  : ps7_init is completed.
11:25:09 INFO  : ps7_post_config is completed.
11:25:09 INFO  : Processor reset is completed for ps7_cortexa9_0
11:25:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:26:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:26:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:26:54 INFO  : Processor reset is completed for ps7_cortexa9_0
11:27:36 INFO  : Processor reset is completed for ps7_cortexa9_0
11:28:46 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:04 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:17 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:39 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:30:04 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to verify DONE bit after configuring FPGA


11:30:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:30:29 INFO  : ps7_init is completed.
11:30:29 INFO  : ps7_post_config is completed.
11:30:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:30:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:31:02 INFO  : Processor reset is completed for ps7_cortexa9_0
11:31:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:32:04 INFO  : Processor reset is completed for ps7_cortexa9_0
11:32:14 INFO  : Processor reset is completed for ps7_cortexa9_0
11:32:47 INFO  : Processor reset is completed for ps7_cortexa9_0
11:32:57 INFO  : Processor reset is completed for ps7_cortexa9_0
11:33:31 INFO  : Processor reset is completed for ps7_cortexa9_0
11:33:41 INFO  : Processor reset is completed for ps7_cortexa9_0
11:33:51 INFO  : Processor reset is completed for ps7_cortexa9_0
11:34:00 INFO  : Processor reset is completed for ps7_cortexa9_0
11:34:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:09:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:13:35 INFO  : ps7_init is completed.
11:13:36 INFO  : ps7_post_config is completed.
11:13:36 INFO  : Processor reset is completed for ps7_cortexa9_0
11:16:14 INFO  : Processor reset is completed for ps7_cortexa9_0
11:17:20 INFO  : Processor reset is completed for ps7_cortexa9_0
11:20:11 INFO  : Processor reset is completed for ps7_cortexa9_0
11:27:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:28:18 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:30:51 INFO  : Processor reset is completed for ps7_cortexa9_0
11:34:03 INFO  : Processor reset is completed for ps7_cortexa9_0
11:37:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:39:02 INFO  : Processor reset is completed for ps7_cortexa9_0
11:41:02 INFO  : Processor reset is completed for ps7_cortexa9_0
11:41:55 INFO  : Processor reset is completed for ps7_cortexa9_0
11:42:51 INFO  : Processor reset is completed for ps7_cortexa9_0
11:43:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:43:34 INFO  : Processor reset is completed for ps7_cortexa9_0
11:44:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:08 INFO  : Processor reset is completed for ps7_cortexa9_0
11:48:56 INFO  : Processor reset is completed for ps7_cortexa9_0
11:49:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:51:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:53:20 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:19:53 INFO  : ps7_init is completed.
12:19:53 INFO  : ps7_post_config is completed.
12:19:53 INFO  : Processor reset is completed for ps7_cortexa9_0
12:25:25 INFO  : Processor reset is completed for ps7_cortexa9_0
12:25:59 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:47 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:04 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:33:40 INFO  : Processor reset is completed for ps7_cortexa9_0
12:34:47 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:17:35 INFO  : Processor reset is completed for ps7_cortexa9_0
16:20:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:21:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427210431538,  Project:1426845281791
16:21:47 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:21:47 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:23:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:23:30 INFO  : 
16:23:31 INFO  : 
16:23:33 INFO  : Updating hardware inferred compiler options for adc_config.
16:23:33 INFO  : Updating hardware inferred compiler options for uart.
16:23:33 INFO  : Clearing existing target manager status.
16:26:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:26:53 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:13 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

16:33:13 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:386)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:297)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:245)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
16:33:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:33:32 INFO  : ps7_init is completed.
16:33:32 INFO  : ps7_post_config is completed.
16:33:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:36:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:36:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:37:29 INFO  : Processor reset is completed for ps7_cortexa9_0
16:38:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:43:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:44:20 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:40 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:15 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:47:03 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:38 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:39 INFO  : Processor reset is completed for ps7_cortexa9_0
16:51:24 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:29 INFO  : Processor reset is completed for ps7_cortexa9_0
17:16:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:18:05 INFO  : Processor reset is completed for ps7_cortexa9_0
17:22:32 INFO  : Processor reset is completed for ps7_cortexa9_0
17:24:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427214137257,  Project:1427210431538
17:25:56 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:25:56 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:26:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:26:47 INFO  : 
17:26:48 INFO  : 
17:26:49 INFO  : Updating hardware inferred compiler options for adc_config.
17:26:50 INFO  : Updating hardware inferred compiler options for uart.
17:26:50 INFO  : Clearing existing target manager status.
17:26:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:28:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:33:08 INFO  : Processor reset is completed for ps7_cortexa9_0
17:39:58 INFO  : Processor reset is completed for ps7_cortexa9_0
17:40:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427215157119,  Project:1427214137257
17:40:28 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:40:28 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:41:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:41:45 INFO  : 
17:41:46 INFO  : 
17:41:47 INFO  : Updating hardware inferred compiler options for adc_config.
17:41:47 INFO  : Updating hardware inferred compiler options for uart.
17:41:47 INFO  : Clearing existing target manager status.
17:41:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:43:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:43:20 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:42 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427217080830,  Project:1427215157119
18:11:48 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:11:48 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:13:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:13:32 INFO  : 
18:13:33 INFO  : 
18:13:34 INFO  : Updating hardware inferred compiler options for adc_config.
18:13:35 INFO  : Updating hardware inferred compiler options for uart.
18:13:35 INFO  : Clearing existing target manager status.
18:13:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:15:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:15:16 INFO  : Processor reset is completed for ps7_cortexa9_0
19:04:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427218527824,  Project:1427217080830
19:04:14 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:04:14 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
19:04:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:05:18 INFO  : 
19:05:19 INFO  : 
19:05:20 INFO  : Updating hardware inferred compiler options for adc_config.
19:05:21 INFO  : Updating hardware inferred compiler options for uart.
19:05:21 INFO  : Clearing existing target manager status.
19:05:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:06:47 INFO  : Processor reset is completed for ps7_cortexa9_0
19:07:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:07:14 INFO  : Processor reset is completed for ps7_cortexa9_0
19:07:57 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:44 INFO  : Processor reset is completed for ps7_cortexa9_0
19:10:02 INFO  : Processor reset is completed for ps7_cortexa9_0
19:10:29 INFO  : Processor reset is completed for ps7_cortexa9_0
19:11:24 INFO  : Processor reset is completed for ps7_cortexa9_0
19:19:37 INFO  : Processor reset is completed for ps7_cortexa9_0
19:23:35 INFO  : Processor reset is completed for ps7_cortexa9_0
19:26:53 INFO  : Processor reset is completed for ps7_cortexa9_0
19:38:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427222265086,  Project:1427218527824
19:38:21 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:38:21 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
19:39:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:40:17 INFO  : 
19:40:18 INFO  : 
19:40:24 INFO  : Updating hardware inferred compiler options for adc_config.
19:40:25 INFO  : Updating hardware inferred compiler options for uart.
19:40:25 INFO  : Clearing existing target manager status.
19:40:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:42:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:42:41 INFO  : Processor reset is completed for ps7_cortexa9_0
19:43:59 INFO  : Processor reset is completed for ps7_cortexa9_0
19:45:09 INFO  : Processor reset is completed for ps7_cortexa9_0
19:46:00 INFO  : Processor reset is completed for ps7_cortexa9_0
19:46:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:46:33 INFO  : Processor reset is completed for ps7_cortexa9_0
19:47:33 INFO  : Processor reset is completed for ps7_cortexa9_0
19:55:49 INFO  : Processor reset is completed for ps7_cortexa9_0
19:58:01 INFO  : Processor reset is completed for ps7_cortexa9_0
20:01:44 INFO  : Processor reset is completed for ps7_cortexa9_0
20:04:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427223828931,  Project:1427222265086
20:04:26 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:04:26 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
20:06:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:06:12 INFO  : 
20:06:13 INFO  : 
20:06:14 INFO  : Updating hardware inferred compiler options for adc_config.
20:06:15 INFO  : Updating hardware inferred compiler options for uart.
20:06:15 INFO  : Clearing existing target manager status.
20:06:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:09:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
20:09:45 INFO  : Processor reset is completed for ps7_cortexa9_0
20:11:17 INFO  : Processor reset is completed for ps7_cortexa9_0
20:11:54 INFO  : Processor reset is completed for ps7_cortexa9_0
20:16:05 INFO  : Processor reset is completed for ps7_cortexa9_0
20:17:08 INFO  : Processor reset is completed for ps7_cortexa9_0
09:26:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427225290400,  Project:1427223828931
09:26:45 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:26:45 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
09:27:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:27:28 INFO  : 
09:27:30 INFO  : 
09:27:52 INFO  : Updating hardware inferred compiler options for adc_config.
09:27:52 INFO  : Updating hardware inferred compiler options for uart.
09:27:52 INFO  : Clearing existing target manager status.
09:27:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:29:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:29:39 INFO  : Processor reset is completed for ps7_cortexa9_0
09:31:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:31:16 INFO  : Processor reset is completed for ps7_cortexa9_0
09:31:58 INFO  : Processor reset is completed for ps7_cortexa9_0
09:37:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427272639002,  Project:1427225290400
09:38:06 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:38:06 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
09:38:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:39:10 INFO  : 
09:39:11 INFO  : 
09:39:12 INFO  : Updating hardware inferred compiler options for adc_config.
09:39:13 INFO  : Updating hardware inferred compiler options for uart.
09:39:13 INFO  : Clearing existing target manager status.
09:39:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:40:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:41:08 INFO  : Processor reset is completed for ps7_cortexa9_0
09:42:30 INFO  : Processor reset is completed for ps7_cortexa9_0
10:00:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427273734594,  Project:1427272639002
10:00:52 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:00:52 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:01:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:02:11 INFO  : 
10:02:12 INFO  : 
10:02:13 INFO  : Updating hardware inferred compiler options for adc_config.
10:02:14 INFO  : Updating hardware inferred compiler options for uart.
10:02:14 INFO  : Clearing existing target manager status.
10:02:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:06:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:07:27 INFO  : Processor reset is completed for ps7_cortexa9_0
10:11:34 INFO  : Processor reset is completed for ps7_cortexa9_0
10:28:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427275522240,  Project:1427273734594
10:28:40 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:28:41 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:29:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:30:03 INFO  : 
10:30:04 INFO  : 
10:30:06 INFO  : Updating hardware inferred compiler options for adc_config.
10:30:07 INFO  : Updating hardware inferred compiler options for uart.
10:30:07 INFO  : Clearing existing target manager status.
10:30:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:44:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:45:24 INFO  : Processor reset is completed for ps7_cortexa9_0
10:46:37 INFO  : Processor reset is completed for ps7_cortexa9_0
10:47:41 INFO  : Processor reset is completed for ps7_cortexa9_0
11:08:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427277573005,  Project:1427275522240
11:08:58 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:08:58 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:09:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:09:43 INFO  : 
11:09:45 INFO  : 
11:10:05 INFO  : Updating hardware inferred compiler options for adc_config.
11:10:06 INFO  : Updating hardware inferred compiler options for uart.
11:10:06 INFO  : Clearing existing target manager status.
11:10:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:11:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:11:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:11:53 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427278879755,  Project:1427277573005
11:23:55 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:23:56 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:24:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:24:59 INFO  : 
11:25:00 INFO  : 
11:25:21 INFO  : Updating hardware inferred compiler options for adc_config.
11:25:22 INFO  : Updating hardware inferred compiler options for uart.
11:25:22 INFO  : Clearing existing target manager status.
11:25:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:27:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:28:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:31:26 INFO  : Processor reset is completed for ps7_cortexa9_0
11:37:04 INFO  : Processor reset is completed for ps7_cortexa9_0
11:53:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:57:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427281818018,  Project:1427278879755
12:23:28 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:23:28 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:24:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:24:59 INFO  : 
12:25:00 INFO  : 
12:25:01 INFO  : Updating hardware inferred compiler options for adc_config.
12:25:02 INFO  : Updating hardware inferred compiler options for uart.
12:25:02 INFO  : Clearing existing target manager status.
12:25:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:27:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:27:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:50 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:41:10 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:46:10 INFO  : Processor reset is completed for ps7_cortexa9_0
12:50:06 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:19 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:47 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:05 INFO  : Processor reset is completed for ps7_cortexa9_0
12:24:41 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:55:30 INFO  : Processor reset is completed for ps7_cortexa9_0
13:01:20 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:16 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:00 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:21 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:13:39 INFO  : Processor reset is completed for ps7_cortexa9_0
15:14:34 INFO  : Processor reset is completed for ps7_cortexa9_0
15:14:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:15:51 INFO  : Processor reset is completed for ps7_cortexa9_0
15:16:21 INFO  : Processor reset is completed for ps7_cortexa9_0
15:17:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:17:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:18:05 INFO  : Processor reset is completed for ps7_cortexa9_0
15:18:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:19:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:21:11 INFO  : Processor reset is completed for ps7_cortexa9_0
15:21:57 INFO  : Processor reset is completed for ps7_cortexa9_0
15:22:48 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:07 INFO  : Processor reset is completed for ps7_cortexa9_0
15:27:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:28:52 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:34 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:36:07 INFO  : Processor reset is completed for ps7_cortexa9_0
15:36:40 INFO  : Processor reset is completed for ps7_cortexa9_0
15:37:40 INFO  : Processor reset is completed for ps7_cortexa9_0
15:38:28 INFO  : Processor reset is completed for ps7_cortexa9_0
15:39:25 INFO  : Processor reset is completed for ps7_cortexa9_0
15:40:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:12:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427386309214,  Project:1427281818018
17:12:58 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:13:20 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:16:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:16:27 INFO  : 
17:16:28 INFO  : 
17:16:50 INFO  : Updating hardware inferred compiler options for adc_config.
17:16:51 INFO  : Updating hardware inferred compiler options for uart.
17:16:51 INFO  : Clearing existing target manager status.
17:16:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:19:05 INFO  : Processor reset is completed for ps7_cortexa9_0
17:19:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:19:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:20:54 INFO  : Processor reset is completed for ps7_cortexa9_0
17:30:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:30:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:31:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:07 INFO  : Processor reset is completed for ps7_cortexa9_0
17:33:47 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:26 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:45 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
11:54:49 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
11:56:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:58:40 INFO  : Processor reset is completed for ps7_cortexa9_0
11:58:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:26:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427710822899,  Project:1427386309214
12:26:25 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:26:25 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:27:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:27:28 INFO  : 
12:27:29 INFO  : 
12:27:50 INFO  : Updating hardware inferred compiler options for adc_config.
12:27:50 INFO  : Updating hardware inferred compiler options for uart.
12:27:51 INFO  : Clearing existing target manager status.
12:29:12 INFO  : Processor reset is completed for ps7_cortexa9_0
12:30:12 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
12:30:12 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
12:30:12 ERROR : Disconnect target failed.
12:30:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:30:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:39 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:32:43 INFO  : Processor reset is completed for ps7_cortexa9_0
14:49:02 INFO  : Processor reset is completed for ps7_cortexa9_0
14:50:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
14:50:41 INFO  : Processor reset is completed for ps7_cortexa9_0
17:21:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427728892110,  Project:1427710822899
17:21:57 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:21:58 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:23:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:23:53 INFO  : 
17:23:54 INFO  : 
17:23:55 INFO  : Updating hardware inferred compiler options for adc_config.
17:23:56 INFO  : Updating hardware inferred compiler options for uart.
17:23:56 INFO  : Clearing existing target manager status.
11:38:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:39:04 INFO  : Processor reset is completed for ps7_cortexa9_0
12:47:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427885260874,  Project:1427728892110
12:48:04 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:48:05 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:50:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:50:47 INFO  : 
12:50:48 INFO  : 
12:50:51 INFO  : Updating hardware inferred compiler options for adc_config.
12:50:52 INFO  : Updating hardware inferred compiler options for uart.
12:50:52 INFO  : Clearing existing target manager status.
12:51:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:52:07 INFO  : ps7_init is completed.
12:52:07 INFO  : ps7_post_config is completed.
12:52:07 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:29 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427887239707,  Project:1427885260874
13:21:45 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:21:46 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:23:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:23:39 INFO  : 
13:23:41 INFO  : 
13:23:44 INFO  : Updating hardware inferred compiler options for adc_config.
13:23:45 INFO  : Updating hardware inferred compiler options for uart.
13:23:45 INFO  : Clearing existing target manager status.
13:25:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
13:25:12 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427888127999,  Project:1427887239707
15:30:47 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:30:47 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
15:31:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:32:06 INFO  : 
15:32:07 INFO  : 
15:32:08 INFO  : Updating hardware inferred compiler options for adc_config.
15:32:09 INFO  : Updating hardware inferred compiler options for uart.
15:32:09 INFO  : Clearing existing target manager status.
15:33:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:33:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:04 INFO  : Processor reset is completed for ps7_cortexa9_0
15:35:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:40:40 INFO  : Processor reset is completed for ps7_cortexa9_0
15:41:37 INFO  : Processor reset is completed for ps7_cortexa9_0
15:42:19 INFO  : Processor reset is completed for ps7_cortexa9_0
15:44:27 INFO  : Processor reset is completed for ps7_cortexa9_0
15:45:28 INFO  : Processor reset is completed for ps7_cortexa9_0
15:47:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:00:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427896819642,  Project:1427888127999
16:01:00 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:01:00 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:02:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:02:39 INFO  : 
16:02:40 INFO  : 
16:02:41 INFO  : Updating hardware inferred compiler options for adc_config.
16:02:42 INFO  : Updating hardware inferred compiler options for uart.
16:02:42 INFO  : Clearing existing target manager status.
16:03:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:03:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:04:25 INFO  : Processor reset is completed for ps7_cortexa9_0
16:04:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:19:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427897940291,  Project:1427896819642
16:19:37 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:19:37 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:21:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:21:33 INFO  : 
16:21:34 INFO  : 
16:21:35 INFO  : Updating hardware inferred compiler options for adc_config.
16:21:36 INFO  : Updating hardware inferred compiler options for uart.
16:21:36 INFO  : Clearing existing target manager status.
16:24:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:24:42 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:04 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427899498410,  Project:1427897940291
16:45:30 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:45:30 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:46:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:47:23 INFO  : 
16:47:25 INFO  : 
16:47:26 INFO  : Updating hardware inferred compiler options for adc_config.
16:47:27 INFO  : Updating hardware inferred compiler options for uart.
16:47:27 INFO  : Clearing existing target manager status.
16:48:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:49:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:40 INFO  : Processor reset is completed for ps7_cortexa9_0
17:45:36 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:30 INFO  : Processor reset is completed for ps7_cortexa9_0
17:49:47 INFO  : Processor reset is completed for ps7_cortexa9_0
17:54:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427903642729,  Project:1427899498410
17:54:33 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:54:33 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:56:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:57:30 INFO  : 
17:57:31 INFO  : 
17:57:34 INFO  : Updating hardware inferred compiler options for adc_config.
17:57:35 INFO  : Updating hardware inferred compiler options for uart.
17:57:35 INFO  : Clearing existing target manager status.
18:00:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:00:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:23 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:00 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:58 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:08:14 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:02 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:37 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:16:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:56 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:36 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427905132441,  Project:1427903642729
18:19:02 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:19:02 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:19:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:19:46 INFO  : 
18:19:47 INFO  : 
18:19:48 INFO  : Updating hardware inferred compiler options for adc_config.
18:19:49 INFO  : Updating hardware inferred compiler options for uart.
18:19:49 INFO  : Clearing existing target manager status.
18:20:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:20:49 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:19 INFO  : Processor reset is completed for ps7_cortexa9_0
18:42:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427906569498,  Project:1427905132441
18:43:09 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:43:17 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:45:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:45:44 INFO  : 
18:45:46 INFO  : 
18:45:49 INFO  : Updating hardware inferred compiler options for adc_config.
18:45:50 INFO  : Updating hardware inferred compiler options for uart.
18:45:50 INFO  : Clearing existing target manager status.
18:47:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:48:04 INFO  : Processor reset is completed for ps7_cortexa9_0
18:49:03 INFO  : Processor reset is completed for ps7_cortexa9_0
18:51:30 INFO  : Processor reset is completed for ps7_cortexa9_0
18:52:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:52:42 INFO  : Processor reset is completed for ps7_cortexa9_0
18:53:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:54:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:55:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:56:40 INFO  : Processor reset is completed for ps7_cortexa9_0
18:58:33 INFO  : Processor reset is completed for ps7_cortexa9_0
18:59:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:00:06 INFO  : Processor reset is completed for ps7_cortexa9_0
10:08:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427962117289,  Project:1427906569498
10:08:48 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:08:48 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:09:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:10:08 INFO  : 
10:10:09 INFO  : 
10:10:10 INFO  : Updating hardware inferred compiler options for adc_config.
10:10:11 INFO  : Updating hardware inferred compiler options for uart.
10:10:11 INFO  : Clearing existing target manager status.
10:11:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:12:21 INFO  : Processor reset is completed for ps7_cortexa9_0
10:12:28 INFO  : Processor reset is completed for ps7_cortexa9_0
10:14:35 INFO  : Processor reset is completed for ps7_cortexa9_0
10:20:22 INFO  : Processor reset is completed for ps7_cortexa9_0
10:20:56 INFO  : Processor reset is completed for ps7_cortexa9_0
10:21:35 INFO  : Processor reset is completed for ps7_cortexa9_0
10:51:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427964703516,  Project:1427962117289
10:52:08 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:52:18 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:54:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:55:50 INFO  : 
10:55:51 INFO  : 
10:55:54 INFO  : Updating hardware inferred compiler options for adc_config.
10:55:55 INFO  : Updating hardware inferred compiler options for uart.
10:55:55 INFO  : Clearing existing target manager status.
10:57:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:58:12 INFO  : Processor reset is completed for ps7_cortexa9_0
10:59:07 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:14 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:51 INFO  : Processor reset is completed for ps7_cortexa9_0
11:01:17 INFO  : Processor reset is completed for ps7_cortexa9_0
11:01:42 INFO  : Processor reset is completed for ps7_cortexa9_0
11:02:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:02:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:02:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:02:52 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:57 INFO  : Processor reset is completed for ps7_cortexa9_0
11:06:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:06:52 INFO  : Processor reset is completed for ps7_cortexa9_0
11:08:02 INFO  : Processor reset is completed for ps7_cortexa9_0
11:08:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:08:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:09:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:22 INFO  : Processor reset is completed for ps7_cortexa9_0
11:48:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427968088483,  Project:1427964703516
11:48:36 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:48:43 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:51:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:51:59 INFO  : 
11:52:00 INFO  : 
11:52:02 INFO  : Updating hardware inferred compiler options for adc_config.
11:52:03 INFO  : Updating hardware inferred compiler options for uart.
11:52:03 INFO  : Clearing existing target manager status.
11:57:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:58:25 INFO  : Processor reset is completed for ps7_cortexa9_0
12:00:53 INFO  : Processor reset is completed for ps7_cortexa9_0
12:05:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:05:12 INFO  : Processor reset is completed for ps7_cortexa9_0
12:06:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:06:47 INFO  : Processor reset is completed for ps7_cortexa9_0
12:07:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427970124419,  Project:1427968088483
12:22:25 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:22:26 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:24:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:25:10 INFO  : 
12:25:11 INFO  : 
12:25:12 INFO  : Updating hardware inferred compiler options for adc_config.
12:25:13 INFO  : Updating hardware inferred compiler options for uart.
12:25:13 INFO  : Clearing existing target manager status.
12:27:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:27:54 INFO  : Processor reset is completed for ps7_cortexa9_0
12:28:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:29:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:46:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427971558240,  Project:1427970124419
12:46:31 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:46:40 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:49:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:49:43 INFO  : 
12:49:44 INFO  : 
12:49:48 INFO  : Updating hardware inferred compiler options for adc_config.
12:49:49 INFO  : Updating hardware inferred compiler options for uart.
12:49:49 INFO  : Clearing existing target manager status.
12:51:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:51:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:51:56 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:51 INFO  : Processor reset is completed for ps7_cortexa9_0
12:59:58 INFO  : Processor reset is completed for ps7_cortexa9_0
13:00:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
13:00:19 INFO  : Processor reset is completed for ps7_cortexa9_0
13:01:33 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:06 INFO  : Processor reset is completed for ps7_cortexa9_0
13:03:01 INFO  : Processor reset is completed for ps7_cortexa9_0
13:03:57 INFO  : Processor reset is completed for ps7_cortexa9_0
15:46:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427982376693,  Project:1427971558240
15:46:53 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:46:53 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
15:48:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:49:31 INFO  : 
15:49:33 INFO  : 
15:49:34 INFO  : Updating hardware inferred compiler options for adc_config.
15:49:35 INFO  : Updating hardware inferred compiler options for uart.
15:49:35 INFO  : Clearing existing target manager status.
15:51:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:51:13 INFO  : Processor reset is completed for ps7_cortexa9_0
16:44:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427985889419,  Project:1427982376765
16:45:09 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:45:10 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:46:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:46:54 INFO  : 
16:46:55 INFO  : 
16:46:56 INFO  : Updating hardware inferred compiler options for adc_config.
16:46:57 INFO  : Updating hardware inferred compiler options for uart.
16:46:57 INFO  : Clearing existing target manager status.
16:51:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:54:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:08:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:08:46 INFO  : ps7_init is completed.
17:08:46 INFO  : ps7_post_config is completed.
17:08:46 INFO  : Processor reset is completed for ps7_cortexa9_0
17:22:47 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:24:29 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
17:24:30 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
17:27:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:28:00 INFO  : Processor reset is completed for ps7_cortexa9_0
17:28:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:19:56 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
18:19:57 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
18:20:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427991395391,  Project:1427985889419
18:20:24 INFO  : The hardware specification for project 'WP1_system_hw_platform_0' is different from C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
18:20:24 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:21:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:21:31 INFO  : 
18:21:32 INFO  : 
18:21:34 INFO  : Updating hardware inferred compiler options for adc_config.
18:21:34 INFO  : Updating hardware inferred compiler options for uart.
18:21:35 INFO  : Clearing existing target manager status.
18:22:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:22:33 INFO  : ps7_init is completed.
18:22:33 INFO  : ps7_post_config is completed.
18:22:34 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:51 INFO  : Processor reset is completed for ps7_cortexa9_0
18:23:00 INFO  : Processor reset is completed for ps7_cortexa9_0
18:23:47 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:37 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:47 INFO  : Processor reset is completed for ps7_cortexa9_0
18:39:31 INFO  : Processor reset is completed for ps7_cortexa9_0
09:31:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427993521311,  Project:1427991395391
09:31:34 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:31:34 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
09:33:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:33:31 INFO  : 
09:33:32 INFO  : 
09:33:33 INFO  : Updating hardware inferred compiler options for adc_config.
09:33:34 INFO  : Updating hardware inferred compiler options for uart.
09:33:34 INFO  : Clearing existing target manager status.
09:35:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:35:23 INFO  : Processor reset is completed for ps7_cortexa9_0
09:44:10 INFO  : Processor reset is completed for ps7_cortexa9_0
09:56:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428479766150,  Project:1427993521311
09:56:46 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:56:46 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
09:57:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:58:23 INFO  : 
09:58:24 INFO  : 
09:58:25 INFO  : Updating hardware inferred compiler options for adc_config.
09:58:26 INFO  : Updating hardware inferred compiler options for uart.
09:58:26 INFO  : Clearing existing target manager status.
09:59:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:00:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:00:36 INFO  : Processor reset is completed for ps7_cortexa9_0
10:01:51 INFO  : Processor reset is completed for ps7_cortexa9_0
10:16:08 INFO  : Processor reset is completed for ps7_cortexa9_0
10:16:47 INFO  : Processor reset is completed for ps7_cortexa9_0
10:16:58 INFO  : Processor reset is completed for ps7_cortexa9_0
10:17:08 INFO  : Processor reset is completed for ps7_cortexa9_0
10:19:36 INFO  : Processor reset is completed for ps7_cortexa9_0
10:34:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428482046618,  Project:1428479766150
10:34:39 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:34:39 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:36:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:36:53 INFO  : 
10:36:54 INFO  : 
10:36:56 INFO  : Updating hardware inferred compiler options for adc_config.
10:36:56 INFO  : Updating hardware inferred compiler options for uart.
10:36:56 INFO  : Clearing existing target manager status.
10:38:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:38:34 INFO  : Processor reset is completed for ps7_cortexa9_0
10:40:50 INFO  : Processor reset is completed for ps7_cortexa9_0
10:41:02 INFO  : Processor reset is completed for ps7_cortexa9_0
10:41:14 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:16 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:29 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:49 INFO  : Processor reset is completed for ps7_cortexa9_0
10:43:02 INFO  : Processor reset is completed for ps7_cortexa9_0
10:50:31 INFO  : Processor reset is completed for ps7_cortexa9_0
10:51:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428483036439,  Project:1428482046618
10:51:20 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:51:20 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:52:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:53:19 INFO  : 
10:53:20 INFO  : 
10:53:21 INFO  : Updating hardware inferred compiler options for adc_config.
10:53:22 INFO  : Updating hardware inferred compiler options for uart.
10:53:22 INFO  : Clearing existing target manager status.
10:54:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:54:16 INFO  : Processor reset is completed for ps7_cortexa9_0
10:55:16 INFO  : Processor reset is completed for ps7_cortexa9_0
10:56:09 INFO  : Processor reset is completed for ps7_cortexa9_0
10:56:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:56:39 INFO  : Processor reset is completed for ps7_cortexa9_0
10:56:50 INFO  : Processor reset is completed for ps7_cortexa9_0
10:57:05 INFO  : Processor reset is completed for ps7_cortexa9_0
10:57:13 INFO  : Processor reset is completed for ps7_cortexa9_0
10:57:21 INFO  : Processor reset is completed for ps7_cortexa9_0
10:57:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428483775622,  Project:1428483036439
11:10:05 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:10:05 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:10:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:11:15 INFO  : 
11:11:16 INFO  : 
11:11:17 INFO  : Updating hardware inferred compiler options for adc_config.
11:11:17 INFO  : Updating hardware inferred compiler options for uart.
11:11:18 INFO  : Clearing existing target manager status.
11:14:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:14:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:14:36 INFO  : Processor reset is completed for ps7_cortexa9_0
11:14:47 INFO  : Processor reset is completed for ps7_cortexa9_0
11:20:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:20:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:20:59 INFO  : ps7_init is completed.
11:20:59 INFO  : ps7_post_config is completed.
11:20:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:32:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428485525188,  Project:1428483775622
11:32:35 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:32:36 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:34:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:34:28 INFO  : 
11:34:29 INFO  : 
11:34:30 INFO  : Updating hardware inferred compiler options for adc_config.
11:34:31 INFO  : Updating hardware inferred compiler options for uart.
11:34:31 INFO  : Clearing existing target manager status.
11:35:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:35:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:35:47 INFO  : Processor reset is completed for ps7_cortexa9_0
11:36:08 INFO  : Processor reset is completed for ps7_cortexa9_0
11:37:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:37:40 INFO  : Processor reset is completed for ps7_cortexa9_0
11:37:47 INFO  : Processor reset is completed for ps7_cortexa9_0
11:37:55 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:03 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:48 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:57 INFO  : Processor reset is completed for ps7_cortexa9_0
11:39:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:39:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:39:35 INFO  : Processor reset is completed for ps7_cortexa9_0
11:39:46 INFO  : Processor reset is completed for ps7_cortexa9_0
11:40:34 INFO  : Processor reset is completed for ps7_cortexa9_0
11:42:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:44:41 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:40 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:48 INFO  : Processor reset is completed for ps7_cortexa9_0
11:51:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428486650647,  Project:1428485525188
11:51:17 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:51:18 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:52:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:52:57 INFO  : 
11:52:58 INFO  : 
11:52:59 INFO  : Updating hardware inferred compiler options for adc_config.
11:53:00 INFO  : Updating hardware inferred compiler options for uart.
11:53:00 INFO  : Clearing existing target manager status.
11:53:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:53:58 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:29 INFO  : Processor reset is completed for ps7_cortexa9_0
12:06:42 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

12:06:45 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:386)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:297)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:245)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
12:06:58 INFO  : Processor reset is completed for ps7_cortexa9_0
12:07:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428487623379,  Project:1428486650647
12:07:30 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:07:30 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:08:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:09:08 INFO  : 
12:09:09 INFO  : 
12:09:10 INFO  : Updating hardware inferred compiler options for adc_config.
12:09:11 INFO  : Updating hardware inferred compiler options for uart.
12:09:11 INFO  : Clearing existing target manager status.
12:10:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:11:56 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:22 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:36 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:46 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:57 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428488527783,  Project:1428487623379
12:22:28 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:22:28 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:23:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:24:01 INFO  : 
12:24:02 INFO  : 
12:24:03 INFO  : Updating hardware inferred compiler options for adc_config.
12:24:04 INFO  : Updating hardware inferred compiler options for uart.
12:24:04 INFO  : Clearing existing target manager status.
12:25:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:25:12 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:14 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:45 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428489575744,  Project:1428488527783
12:40:03 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:40:03 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:41:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:42:09 INFO  : 
12:42:10 INFO  : 
12:42:11 INFO  : Updating hardware inferred compiler options for adc_config.
12:42:12 INFO  : Updating hardware inferred compiler options for uart.
12:42:12 INFO  : Clearing existing target manager status.
12:43:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:43:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:04 INFO  : Processor reset is completed for ps7_cortexa9_0
09:22:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428490382389,  Project:1428489575744
09:22:16 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:22:16 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
09:23:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:23:28 INFO  : 
09:23:29 INFO  : 
09:23:31 INFO  : Updating hardware inferred compiler options for adc_config.
09:23:31 INFO  : Updating hardware inferred compiler options for uart.
09:23:31 INFO  : Clearing existing target manager status.
09:37:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:37:40 INFO  : Processor reset is completed for ps7_cortexa9_0
09:54:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428571248023,  Project:1428490382389
11:23:56 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:23:57 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:25:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:26:13 INFO  : 
11:26:14 INFO  : 
11:26:16 INFO  : Updating hardware inferred compiler options for adc_config.
11:26:17 INFO  : Updating hardware inferred compiler options for uart.
11:26:17 INFO  : Clearing existing target manager status.
11:40:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:41:00 INFO  : Processor reset is completed for ps7_cortexa9_0
11:41:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:20 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:19 INFO  : Processor reset is completed for ps7_cortexa9_0
13:00:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428577033096,  Project:1428571248023
13:00:34 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:00:43 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:03:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:03:57 INFO  : 
13:03:58 INFO  : 
13:04:25 INFO  : Updating hardware inferred compiler options for adc_config.
13:04:25 INFO  : Updating hardware inferred compiler options for uart.
13:04:25 INFO  : Clearing existing target manager status.
13:08:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
13:09:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:09:45 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:00 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:25 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:38 INFO  : Processor reset is completed for ps7_cortexa9_0
13:11:11 INFO  : Processor reset is completed for ps7_cortexa9_0
13:11:31 INFO  : Processor reset is completed for ps7_cortexa9_0
14:54:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428583018575,  Project:1428577033096
14:54:58 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:54:58 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
14:56:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:56:52 INFO  : 
14:56:53 INFO  : 
14:56:54 INFO  : Updating hardware inferred compiler options for adc_config.
14:56:55 INFO  : Updating hardware inferred compiler options for uart.
14:56:55 INFO  : Clearing existing target manager status.
15:00:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:01:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:16:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428585200849,  Project:1428583018575
15:16:18 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:16:20 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
15:17:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:18:11 INFO  : 
15:18:13 INFO  : 
15:18:39 INFO  : Updating hardware inferred compiler options for adc_config.
15:18:40 INFO  : Updating hardware inferred compiler options for uart.
15:18:40 INFO  : Clearing existing target manager status.
15:20:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:20:37 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:59 INFO  : Processor reset is completed for ps7_cortexa9_0
15:22:02 INFO  : Processor reset is completed for ps7_cortexa9_0
15:22:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:22:22 INFO  : Processor reset is completed for ps7_cortexa9_0
15:22:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:23:59 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:12 INFO  : Processor reset is completed for ps7_cortexa9_0
15:50:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428587324212,  Project:1428585200849
15:50:47 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:50:52 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
15:52:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:52:54 INFO  : 
15:52:55 INFO  : 
15:53:03 INFO  : Updating hardware inferred compiler options for adc_config.
15:53:04 INFO  : Updating hardware inferred compiler options for uart.
15:53:04 INFO  : Clearing existing target manager status.
15:54:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:54:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428589435903,  Project:1428587324212
16:28:08 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:28:08 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:29:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:29:25 INFO  : 
16:29:27 INFO  : 
16:29:28 INFO  : Updating hardware inferred compiler options for adc_config.
16:29:29 INFO  : Updating hardware inferred compiler options for uart.
16:29:29 INFO  : Clearing existing target manager status.
16:31:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:32:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:50:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:51:42 INFO  : Processor reset is completed for ps7_cortexa9_0
11:52:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:59:45 INFO  : Processor reset is completed for ps7_cortexa9_0
12:00:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:01:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:01:49 INFO  : Processor reset is completed for ps7_cortexa9_0
12:02:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:03:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:04:11 INFO  : ps7_init is completed.
12:04:11 INFO  : ps7_post_config is completed.
12:04:11 INFO  : Processor reset is completed for ps7_cortexa9_0
12:09:39 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:25:02 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
12:25:03 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
12:25:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428660691741,  Project:1428589435903
12:25:14 INFO  : The hardware specification for project 'WP1_system_hw_platform_0' is different from C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
12:25:14 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:26:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:26:49 INFO  : 
12:26:50 INFO  : 
12:26:51 INFO  : Updating hardware inferred compiler options for adc_config.
12:26:52 INFO  : Updating hardware inferred compiler options for uart.
12:26:52 INFO  : Clearing existing target manager status.
12:27:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:28:09 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:01 INFO  : ps7_init is completed.
12:31:02 INFO  : ps7_post_config is completed.
12:31:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:31:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:31:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1153)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:431)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
12:31:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1153)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:431)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
12:32:16 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:33:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:33:25 INFO  : ps7_init is completed.
12:33:25 INFO  : ps7_post_config is completed.
12:33:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:33:38 INFO  : Processor reset is completed for ps7_cortexa9_0
12:34:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:34:16 INFO  : Processor reset is completed for ps7_cortexa9_0
16:07:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428674810890,  Project:1428660691741
16:07:29 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:07:30 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:08:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:09:05 INFO  : 
16:09:06 INFO  : 
16:09:09 INFO  : Updating hardware inferred compiler options for adc_config.
16:09:09 INFO  : Updating hardware inferred compiler options for uart.
16:09:09 INFO  : Clearing existing target manager status.
16:10:21 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:10:43 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:05 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:04 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:57 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:20 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:15:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:15:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428677762447,  Project:1428674810890
17:09:32 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:09:32 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:11:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:12:05 INFO  : 
17:12:06 INFO  : 
17:12:07 INFO  : Updating hardware inferred compiler options for adc_config.
17:12:08 INFO  : Updating hardware inferred compiler options for uart.
17:12:08 INFO  : Clearing existing target manager status.
17:14:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:14:34 INFO  : ps7_init is completed.
17:14:34 INFO  : ps7_post_config is completed.
17:14:34 INFO  : Processor reset is completed for ps7_cortexa9_0
17:15:59 INFO  : Processor reset is completed for ps7_cortexa9_0
17:16:29 INFO  : Processor reset is completed for ps7_cortexa9_0
17:18:02 INFO  : Processor reset is completed for ps7_cortexa9_0
17:18:41 INFO  : Processor reset is completed for ps7_cortexa9_0
17:19:04 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428680876683,  Project:1428677762447
17:48:58 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:48:58 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:49:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:50:12 INFO  : 
17:50:13 INFO  : 
17:50:15 INFO  : Updating hardware inferred compiler options for adc_config.
17:50:15 INFO  : Updating hardware inferred compiler options for uart.
17:50:15 INFO  : Clearing existing target manager status.
17:51:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:51:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:52:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:52:25 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:03 INFO  : Processor reset is completed for ps7_cortexa9_0
11:41:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428683073140,  Project:1428680876683
11:41:32 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:41:34 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:43:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:44:08 INFO  : 
11:44:10 INFO  : 
11:44:11 INFO  : Updating hardware inferred compiler options for adc_config.
11:44:12 INFO  : Updating hardware inferred compiler options for uart.
11:44:12 INFO  : Clearing existing target manager status.
11:47:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:47:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:23 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:20:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:07 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:50 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:42 INFO  : Processor reset is completed for ps7_cortexa9_0
12:24:15 INFO  : Processor reset is completed for ps7_cortexa9_0
12:24:25 INFO  : Processor reset is completed for ps7_cortexa9_0
12:25:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:25:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:08:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428923465162,  Project:1428683073140
16:08:27 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:08:27 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:08:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:09:17 INFO  : 
16:09:18 INFO  : 
16:09:19 INFO  : Updating hardware inferred compiler options for adc_config.
16:09:20 INFO  : Updating hardware inferred compiler options for uart.
16:09:20 INFO  : Clearing existing target manager status.
16:10:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:11:05 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:17:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:18:23 INFO  : Processor reset is completed for ps7_cortexa9_0
16:18:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:20:40 INFO  : Processor reset is completed for ps7_cortexa9_0
16:20:54 INFO  : Processor reset is completed for ps7_cortexa9_0
16:21:03 INFO  : Processor reset is completed for ps7_cortexa9_0
16:21:40 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:09 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:30 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:24:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:25:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:25:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:40:35 INFO  : Processor reset is completed for ps7_cortexa9_0
16:41:40 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:19 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:34 INFO  : Processor reset is completed for ps7_cortexa9_0
16:55:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:56:42 INFO  : Processor reset is completed for ps7_cortexa9_0
16:57:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:59:10 INFO  : Processor reset is completed for ps7_cortexa9_0
16:59:29 INFO  : Processor reset is completed for ps7_cortexa9_0
16:59:55 INFO  : Processor reset is completed for ps7_cortexa9_0
17:00:53 INFO  : Processor reset is completed for ps7_cortexa9_0
17:01:30 INFO  : Processor reset is completed for ps7_cortexa9_0
17:01:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:02:04 INFO  : Processor reset is completed for ps7_cortexa9_0
17:02:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:03:03 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428938083876,  Project:1428923465162
17:17:54 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:17:55 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:19:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:19:39 INFO  : 
17:19:40 INFO  : 
17:19:42 INFO  : Updating hardware inferred compiler options for adc_config.
17:19:42 INFO  : Updating hardware inferred compiler options for uart.
17:19:42 INFO  : Clearing existing target manager status.
17:20:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:21:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:23:07 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:00 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:31 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:18 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:59 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:31 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428941454899,  Project:1428938083876
18:11:55 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:12:03 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:14:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:15:22 INFO  : 
18:15:23 INFO  : 
18:15:25 INFO  : Updating hardware inferred compiler options for adc_config.
18:15:26 INFO  : Updating hardware inferred compiler options for uart.
18:15:26 INFO  : Clearing existing target manager status.
18:16:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:17:23 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:30 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:23:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:26:00 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:20 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:28:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:30:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:30:24 INFO  : Processor reset is completed for ps7_cortexa9_0
18:33:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:00 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:20 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:33 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:58 INFO  : Processor reset is completed for ps7_cortexa9_0
18:35:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:36:23 INFO  : Processor reset is completed for ps7_cortexa9_0
18:36:35 INFO  : Processor reset is completed for ps7_cortexa9_0
18:42:40 INFO  : Processor reset is completed for ps7_cortexa9_0
19:14:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428944024522,  Project:1428941454899
19:14:01 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:14:01 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
19:14:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:14:58 INFO  : 
19:15:00 INFO  : 
19:15:01 INFO  : Updating hardware inferred compiler options for adc_config.
19:15:01 INFO  : Updating hardware inferred compiler options for uart.
19:15:02 INFO  : Clearing existing target manager status.
19:16:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:17:48 INFO  : Processor reset is completed for ps7_cortexa9_0
19:17:59 INFO  : Processor reset is completed for ps7_cortexa9_0
19:18:23 INFO  : Processor reset is completed for ps7_cortexa9_0
19:23:13 INFO  : Processor reset is completed for ps7_cortexa9_0
19:23:25 INFO  : Processor reset is completed for ps7_cortexa9_0
19:23:57 INFO  : Processor reset is completed for ps7_cortexa9_0
19:24:07 INFO  : Processor reset is completed for ps7_cortexa9_0
19:24:32 INFO  : Processor reset is completed for ps7_cortexa9_0
19:24:46 INFO  : Processor reset is completed for ps7_cortexa9_0
19:26:12 INFO  : Processor reset is completed for ps7_cortexa9_0
19:26:30 INFO  : Processor reset is completed for ps7_cortexa9_0
19:26:50 INFO  : Processor reset is completed for ps7_cortexa9_0
19:33:49 INFO  : Processor reset is completed for ps7_cortexa9_0
19:46:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428947167575,  Project:1428944024522
19:47:41 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:47:54 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
19:51:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:51:54 INFO  : 
19:51:55 INFO  : 
19:51:58 INFO  : Updating hardware inferred compiler options for adc_config.
19:51:58 INFO  : Updating hardware inferred compiler options for uart.
19:51:58 INFO  : Clearing existing target manager status.
19:52:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:53:11 INFO  : Processor reset is completed for ps7_cortexa9_0
19:53:23 INFO  : Processor reset is completed for ps7_cortexa9_0
19:53:29 INFO  : Processor reset is completed for ps7_cortexa9_0
19:53:43 INFO  : Processor reset is completed for ps7_cortexa9_0
19:53:51 INFO  : Processor reset is completed for ps7_cortexa9_0
19:55:26 INFO  : Processor reset is completed for ps7_cortexa9_0
19:55:38 INFO  : Processor reset is completed for ps7_cortexa9_0
09:28:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1428948584117,  Project:1428947167575
09:28:11 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:28:11 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
09:28:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:28:58 INFO  : 
09:28:59 INFO  : 
09:29:00 INFO  : Updating hardware inferred compiler options for adc_config.
09:29:01 INFO  : Updating hardware inferred compiler options for uart.
09:29:01 INFO  : Clearing existing target manager status.
11:23:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:24:11 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:30 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:51 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:15 INFO  : Processor reset is completed for ps7_cortexa9_0
11:36:54 INFO  : Processor reset is completed for ps7_cortexa9_0
12:06:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429004869463,  Project:1428948584117
12:06:45 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:06:46 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:08:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:08:34 INFO  : 
12:08:36 INFO  : 
12:08:37 INFO  : Updating hardware inferred compiler options for adc_config.
12:08:38 INFO  : Updating hardware inferred compiler options for uart.
12:08:38 INFO  : Clearing existing target manager status.
12:11:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:11:57 INFO  : Processor reset is completed for ps7_cortexa9_0
13:03:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429007417354,  Project:1429004869463
13:03:37 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:03:38 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:04:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:04:38 INFO  : 
13:04:39 INFO  : 
13:04:41 INFO  : Updating hardware inferred compiler options for adc_config.
13:04:41 INFO  : Updating hardware inferred compiler options for uart.
13:04:41 INFO  : Clearing existing target manager status.
13:16:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
13:16:13 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:28 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:40 INFO  : Processor reset is completed for ps7_cortexa9_0
13:17:01 INFO  : Processor reset is completed for ps7_cortexa9_0
13:46:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429011575508,  Project:1429007417354
13:47:03 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:47:08 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:49:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:49:35 INFO  : 
13:49:36 INFO  : 
13:49:37 INFO  : Updating hardware inferred compiler options for adc_config.
13:49:38 INFO  : Updating hardware inferred compiler options for uart.
13:49:38 INFO  : Clearing existing target manager status.
14:03:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
14:03:14 INFO  : Processor reset is completed for ps7_cortexa9_0
14:03:29 INFO  : Processor reset is completed for ps7_cortexa9_0
14:04:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:07:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429024012664,  Project:1429011575508
17:08:14 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:08:24 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:11:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:12:37 INFO  : 
17:12:38 INFO  : 
17:12:40 INFO  : Updating hardware inferred compiler options for adc_config.
17:12:41 INFO  : Updating hardware inferred compiler options for uart.
17:12:41 INFO  : Clearing existing target manager status.
17:20:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:20:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:20:57 INFO  : Processor reset is completed for ps7_cortexa9_0
09:38:19 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
09:38:20 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
09:39:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:40:38 INFO  : Processor reset is completed for ps7_cortexa9_0
10:17:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429084822532,  Project:1429024012664
10:17:59 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:18:00 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:18:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:19:03 INFO  : 
10:19:05 INFO  : 
10:19:06 INFO  : Updating hardware inferred compiler options for adc_config.
10:19:07 INFO  : Updating hardware inferred compiler options for uart.
10:19:07 INFO  : Clearing existing target manager status.
10:50:35 INFO  : Processor reset is completed for ps7_cortexa9_0
10:50:36 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:752)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
10:50:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:51:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:51:59 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to verify DONE bit after configuring FPGA


10:52:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:53:07 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:53:56 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
10:53:56 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
10:54:27 INFO  : ps7_init is completed.
10:54:27 INFO  : ps7_post_config is completed.
10:54:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:35 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:51 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:40 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:52 INFO  : Processor reset is completed for ps7_cortexa9_0
11:06:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:06:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:07:04 INFO  : Processor reset is completed for ps7_cortexa9_0
11:08:36 INFO  : Processor reset is completed for ps7_cortexa9_0
11:08:52 INFO  : Processor reset is completed for ps7_cortexa9_0
11:18:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429089145817,  Project:1429084822532
11:18:12 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:18:12 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:18:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:19:09 INFO  : 
11:19:10 INFO  : 
11:19:11 INFO  : Updating hardware inferred compiler options for adc_config.
11:19:12 INFO  : Updating hardware inferred compiler options for uart.
11:19:12 INFO  : Clearing existing target manager status.
11:20:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:20:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:10:04 INFO  : Processor reset is completed for ps7_cortexa9_0
12:10:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:10:47 INFO  : Processor reset is completed for ps7_cortexa9_0
12:30:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429093795719,  Project:1429089145817
12:30:13 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:30:14 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:30:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:31:19 INFO  : 
12:31:20 INFO  : 
12:31:21 INFO  : Updating hardware inferred compiler options for adc_config.
12:31:22 INFO  : Updating hardware inferred compiler options for uart.
12:31:22 INFO  : Clearing existing target manager status.
12:33:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:33:22 INFO  : Processor reset is completed for ps7_cortexa9_0
12:34:04 INFO  : Processor reset is completed for ps7_cortexa9_0
12:34:25 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:23 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:37:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:37:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:37:51 INFO  : Processor reset is completed for ps7_cortexa9_0
12:38:07 INFO  : Processor reset is completed for ps7_cortexa9_0
12:38:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:51 INFO  : Processor reset is completed for ps7_cortexa9_0
12:42:41 INFO  : Processor reset is completed for ps7_cortexa9_0
12:42:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:15 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:46 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:44:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:58 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:46:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:46:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:46:43 INFO  : Processor reset is completed for ps7_cortexa9_0
12:46:50 INFO  : Processor reset is completed for ps7_cortexa9_0
12:47:25 INFO  : Processor reset is completed for ps7_cortexa9_0
12:47:40 INFO  : Processor reset is completed for ps7_cortexa9_0
14:20:11 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429100699895,  Project:1429093795719
14:54:04 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:54:04 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
14:54:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:55:02 INFO  : 
14:55:03 INFO  : 
14:55:05 INFO  : Updating hardware inferred compiler options for adc_config.
14:55:06 INFO  : Updating hardware inferred compiler options for uart.
14:55:06 INFO  : Clearing existing target manager status.
14:55:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
14:56:19 INFO  : Processor reset is completed for ps7_cortexa9_0
14:56:31 INFO  : Processor reset is completed for ps7_cortexa9_0
14:58:47 INFO  : Processor reset is completed for ps7_cortexa9_0
14:59:37 INFO  : Processor reset is completed for ps7_cortexa9_0
14:59:50 INFO  : Processor reset is completed for ps7_cortexa9_0
15:00:40 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:02:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:02:23 INFO  : Processor reset is completed for ps7_cortexa9_0
16:03:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429103617730,  Project:1429100699895
16:03:32 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:03:32 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:03:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:04:16 INFO  : 
16:04:17 INFO  : 
16:04:18 INFO  : Updating hardware inferred compiler options for adc_config.
16:04:19 INFO  : Updating hardware inferred compiler options for uart.
16:04:19 INFO  : Clearing existing target manager status.
16:05:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:05:09 INFO  : Processor reset is completed for ps7_cortexa9_0
16:05:41 INFO  : Processor reset is completed for ps7_cortexa9_0
16:06:18 INFO  : Processor reset is completed for ps7_cortexa9_0
16:06:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429107359285,  Project:1429103617730
16:22:48 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:22:48 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:23:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:23:32 INFO  : 
16:23:33 INFO  : 
16:23:35 INFO  : Updating hardware inferred compiler options for adc_config.
16:23:35 INFO  : Updating hardware inferred compiler options for uart.
16:23:35 INFO  : Clearing existing target manager status.
16:38:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:38:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:39:19 INFO  : Processor reset is completed for ps7_cortexa9_0
16:40:09 INFO  : Processor reset is completed for ps7_cortexa9_0
16:41:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:43:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:43:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:44:17 INFO  : Processor reset is completed for ps7_cortexa9_0
16:44:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:27 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:26 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:35 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:07 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:49:15 INFO  : Processor reset is completed for ps7_cortexa9_0
16:49:23 INFO  : Processor reset is completed for ps7_cortexa9_0
16:49:43 INFO  : Processor reset is completed for ps7_cortexa9_0
16:49:53 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:04 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:15 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:24 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:59 INFO  : Processor reset is completed for ps7_cortexa9_0
16:51:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:51:59 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:19 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:31 INFO  : Processor reset is completed for ps7_cortexa9_0
17:07:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429110420668,  Project:1429107359285
17:07:30 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:07:30 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:08:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:08:42 INFO  : 
17:08:43 INFO  : 
17:08:44 INFO  : Updating hardware inferred compiler options for adc_config.
17:08:45 INFO  : Updating hardware inferred compiler options for uart.
17:08:45 INFO  : Clearing existing target manager status.
17:09:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:09:42 INFO  : Processor reset is completed for ps7_cortexa9_0
17:16:19 INFO  : Processor reset is completed for ps7_cortexa9_0
17:23:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429111368788,  Project:1429110420668
17:23:34 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:23:34 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:24:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:24:43 INFO  : 
17:24:44 INFO  : 
17:24:45 INFO  : Updating hardware inferred compiler options for adc_config.
17:24:46 INFO  : Updating hardware inferred compiler options for uart.
17:24:46 INFO  : Clearing existing target manager status.
17:36:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:41:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:42:52 INFO  : Processor reset is completed for ps7_cortexa9_0
17:44:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:54:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429113232909,  Project:1429111368788
17:54:09 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:54:10 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:55:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:55:49 INFO  : 
17:55:50 INFO  : 
17:55:56 INFO  : Updating hardware inferred compiler options for adc_config.
17:55:57 INFO  : Updating hardware inferred compiler options for uart.
17:55:57 INFO  : Clearing existing target manager status.
18:06:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:06:53 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:19 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429114802962,  Project:1429113232909
18:22:45 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:22:45 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:23:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:24:12 INFO  : 
18:24:13 INFO  : 
18:24:15 INFO  : Updating hardware inferred compiler options for adc_config.
18:24:16 INFO  : Updating hardware inferred compiler options for uart.
18:24:16 INFO  : Clearing existing target manager status.
19:22:43 INFO  : Processor reset is completed for ps7_cortexa9_0
19:23:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:23:28 INFO  : Processor reset is completed for ps7_cortexa9_0
19:23:37 INFO  : Processor reset is completed for ps7_cortexa9_0
19:25:23 INFO  : Processor reset is completed for ps7_cortexa9_0
19:28:24 INFO  : Processor reset is completed for ps7_cortexa9_0
19:29:53 INFO  : Processor reset is completed for ps7_cortexa9_0
19:37:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429119393000,  Project:1429114802962
19:37:16 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:37:16 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
19:38:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:38:36 INFO  : 
19:38:37 INFO  : 
19:38:38 INFO  : Updating hardware inferred compiler options for adc_config.
19:38:39 INFO  : Updating hardware inferred compiler options for uart.
19:38:39 INFO  : Clearing existing target manager status.
19:41:44 INFO  : Processor reset is completed for ps7_cortexa9_0
19:51:24 INFO  : Processor reset is completed for ps7_cortexa9_0
09:36:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:36:30 INFO  : ps7_init is completed.
09:36:31 INFO  : ps7_post_config is completed.
09:36:31 INFO  : Processor reset is completed for ps7_cortexa9_0
13:23:03 INFO  : Processor reset is completed for ps7_cortexa9_0
17:42:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429198622052,  Project:1429119393000
17:42:22 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:42:23 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:43:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:43:58 INFO  : 
17:43:59 INFO  : 
17:44:01 INFO  : Updating hardware inferred compiler options for adc_config.
17:44:02 INFO  : Updating hardware inferred compiler options for uart.
17:44:02 INFO  : Clearing existing target manager status.
17:45:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:45:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:24 INFO  : Processor reset is completed for ps7_cortexa9_0
17:58:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429199860371,  Project:1429198622052
17:58:09 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:58:09 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:58:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:59:08 INFO  : 
17:59:09 INFO  : 
17:59:10 INFO  : Updating hardware inferred compiler options for adc_config.
17:59:11 INFO  : Updating hardware inferred compiler options for uart.
17:59:11 INFO  : Clearing existing target manager status.
18:00:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:00:54 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:23:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429201344142,  Project:1429199860371
18:23:38 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:23:39 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:24:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:25:03 INFO  : 
18:25:05 INFO  : 
18:25:06 INFO  : Updating hardware inferred compiler options for adc_config.
18:25:07 INFO  : Updating hardware inferred compiler options for uart.
18:25:07 INFO  : Clearing existing target manager status.
18:26:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:26:15 INFO  : Processor reset is completed for ps7_cortexa9_0
18:38:14 INFO  : Processor reset is completed for ps7_cortexa9_0
18:51:46 INFO  : Processor reset is completed for ps7_cortexa9_0
19:02:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429203659364,  Project:1429201344142
19:02:20 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:02:20 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
19:03:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:03:33 INFO  : 
19:03:34 INFO  : 
19:03:35 INFO  : Updating hardware inferred compiler options for adc_config.
19:03:36 INFO  : Updating hardware inferred compiler options for uart.
19:03:36 INFO  : Clearing existing target manager status.
19:16:16 INFO  : Processor reset is completed for ps7_cortexa9_0
19:16:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:16:44 INFO  : Processor reset is completed for ps7_cortexa9_0
19:17:12 INFO  : Processor reset is completed for ps7_cortexa9_0
19:30:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429205373059,  Project:1429203659364
19:30:29 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:30:29 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
19:31:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:31:48 INFO  : 
19:31:49 INFO  : 
19:31:51 INFO  : Updating hardware inferred compiler options for adc_config.
19:31:51 INFO  : Updating hardware inferred compiler options for uart.
19:31:52 INFO  : Clearing existing target manager status.
19:32:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:33:18 INFO  : Processor reset is completed for ps7_cortexa9_0
19:33:42 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429206444362,  Project:1429205373059
11:10:43 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:10:43 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:11:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:11:27 INFO  : 
11:11:28 INFO  : 
11:11:29 INFO  : Updating hardware inferred compiler options for adc_config.
11:11:30 INFO  : Updating hardware inferred compiler options for uart.
11:11:30 INFO  : Clearing existing target manager status.
11:12:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:13:01 INFO  : Processor reset is completed for ps7_cortexa9_0
11:42:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:43:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429262779233,  Project:1429206444362
11:43:13 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:43:13 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:43:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:44:07 INFO  : 
11:44:09 INFO  : 
11:44:10 INFO  : Updating hardware inferred compiler options for adc_config.
11:44:11 INFO  : Updating hardware inferred compiler options for uart.
11:44:11 INFO  : Clearing existing target manager status.
11:45:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:45:09 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:04 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:08 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:33 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:56 INFO  : Processor reset is completed for ps7_cortexa9_0
11:49:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:49:26 INFO  : Processor reset is completed for ps7_cortexa9_0
11:53:04 INFO  : Processor reset is completed for ps7_cortexa9_0
11:53:14 INFO  : Processor reset is completed for ps7_cortexa9_0
11:53:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:22 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:48 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:40 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:53 INFO  : Processor reset is completed for ps7_cortexa9_0
11:56:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:56:53 INFO  : Processor reset is completed for ps7_cortexa9_0
11:57:05 INFO  : Processor reset is completed for ps7_cortexa9_0
11:57:24 INFO  : Processor reset is completed for ps7_cortexa9_0
11:57:40 INFO  : Processor reset is completed for ps7_cortexa9_0
11:57:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:58:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:58:39 INFO  : Processor reset is completed for ps7_cortexa9_0
11:59:22 INFO  : Processor reset is completed for ps7_cortexa9_0
12:00:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:00:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:00:34 INFO  : Processor reset is completed for ps7_cortexa9_0
12:01:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:01:23 INFO  : Processor reset is completed for ps7_cortexa9_0
12:01:36 INFO  : Processor reset is completed for ps7_cortexa9_0
12:02:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:02:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:10:36 INFO  : Processor reset is completed for ps7_cortexa9_0
12:11:12 INFO  : Processor reset is completed for ps7_cortexa9_0
12:11:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:11:55 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:05 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:42 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:31 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:46 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429265921326,  Project:1429262779233
12:19:34 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:19:34 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:20:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:21:04 INFO  : 
12:21:06 INFO  : 
12:21:07 INFO  : Updating hardware inferred compiler options for adc_config.
12:21:08 INFO  : Updating hardware inferred compiler options for uart.
12:21:08 INFO  : Clearing existing target manager status.
12:23:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:23:31 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:45 INFO  : Processor reset is completed for ps7_cortexa9_0
12:24:07 INFO  : Processor reset is completed for ps7_cortexa9_0
12:24:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:11 INFO  : Processor reset is completed for ps7_cortexa9_0
13:01:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429267615066,  Project:1429265921326
13:02:06 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:02:06 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:02:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:03:23 INFO  : 
13:03:25 INFO  : 
13:03:28 INFO  : Updating hardware inferred compiler options for adc_config.
13:03:28 INFO  : Updating hardware inferred compiler options for uart.
13:03:29 INFO  : Clearing existing target manager status.
13:04:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
13:04:45 INFO  : Processor reset is completed for ps7_cortexa9_0
13:05:22 INFO  : Processor reset is completed for ps7_cortexa9_0
13:05:45 INFO  : Processor reset is completed for ps7_cortexa9_0
13:06:34 INFO  : Processor reset is completed for ps7_cortexa9_0
13:08:55 INFO  : Processor reset is completed for ps7_cortexa9_0
13:20:37 INFO  : Processor reset is completed for ps7_cortexa9_0
13:20:49 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:02 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:37 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:57 INFO  : Processor reset is completed for ps7_cortexa9_0
13:22:40 INFO  : Processor reset is completed for ps7_cortexa9_0
13:22:49 INFO  : Processor reset is completed for ps7_cortexa9_0
13:23:15 INFO  : Processor reset is completed for ps7_cortexa9_0
13:23:30 INFO  : Processor reset is completed for ps7_cortexa9_0
13:23:41 INFO  : Processor reset is completed for ps7_cortexa9_0
13:24:48 INFO  : Processor reset is completed for ps7_cortexa9_0
13:28:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:48:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429280592167,  Project:1429267615066
16:48:30 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:48:30 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:49:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:49:55 INFO  : 
16:49:56 INFO  : 
16:49:58 INFO  : Updating hardware inferred compiler options for adc_config.
16:49:58 INFO  : Updating hardware inferred compiler options for uart.
16:49:58 INFO  : Clearing existing target manager status.
16:53:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:53:15 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:55:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:55:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:55:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:01:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:01:40 INFO  : Processor reset is completed for ps7_cortexa9_0
17:01:51 INFO  : Processor reset is completed for ps7_cortexa9_0
17:02:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:02:25 INFO  : Processor reset is completed for ps7_cortexa9_0
17:03:42 INFO  : Processor reset is completed for ps7_cortexa9_0
17:03:50 INFO  : Processor reset is completed for ps7_cortexa9_0
17:04:29 INFO  : Processor reset is completed for ps7_cortexa9_0
17:04:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:06:21 INFO  : Processor reset is completed for ps7_cortexa9_0
17:06:30 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:18 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429284287580,  Project:1429280592167
17:37:11 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:37:12 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:38:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:39:06 INFO  : 
17:39:07 INFO  : 
17:39:08 INFO  : Updating hardware inferred compiler options for adc_config.
17:39:09 INFO  : Updating hardware inferred compiler options for uart.
17:39:09 INFO  : Clearing existing target manager status.
17:40:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:41:24 INFO  : Processor reset is completed for ps7_cortexa9_0
17:41:38 INFO  : Processor reset is completed for ps7_cortexa9_0
17:42:05 INFO  : Processor reset is completed for ps7_cortexa9_0
17:42:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:25 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:40 INFO  : Processor reset is completed for ps7_cortexa9_0
17:58:03 INFO  : Processor reset is completed for ps7_cortexa9_0
18:00:41 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:42 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:02 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:53 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:03 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:33 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:45 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:03 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:18 INFO  : Processor reset is completed for ps7_cortexa9_0
10:32:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429288184404,  Project:1429284287580
10:33:01 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:33:01 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:33:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:34:12 INFO  : 
10:34:14 INFO  : 
10:34:15 INFO  : Updating hardware inferred compiler options for adc_config.
10:34:16 INFO  : Updating hardware inferred compiler options for uart.
10:34:16 INFO  : Clearing existing target manager status.
10:34:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:35:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:35:55 INFO  : Processor reset is completed for ps7_cortexa9_0
10:37:05 INFO  : Processor reset is completed for ps7_cortexa9_0
10:40:55 INFO  : Processor reset is completed for ps7_cortexa9_0
10:41:20 INFO  : Processor reset is completed for ps7_cortexa9_0
10:41:41 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:09 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:23 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:44 INFO  : Processor reset is completed for ps7_cortexa9_0
10:43:35 INFO  : Processor reset is completed for ps7_cortexa9_0
11:26:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:59:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429523963174,  Project:1429288184404
12:00:09 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:00:17 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:02:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:03:23 INFO  : 
12:03:24 INFO  : 
12:03:29 INFO  : Updating hardware inferred compiler options for adc_config.
12:03:30 INFO  : Updating hardware inferred compiler options for uart.
12:03:30 INFO  : Clearing existing target manager status.
12:03:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:05:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:05:59 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:14:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:14:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429525644076,  Project:1429523963174
12:28:25 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:28:25 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:29:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:30:26 INFO  : 
12:30:27 INFO  : 
12:30:29 INFO  : Updating hardware inferred compiler options for adc_config.
12:30:30 INFO  : Updating hardware inferred compiler options for uart.
12:30:30 INFO  : Clearing existing target manager status.
12:30:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:34:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:34:43 INFO  : Processor reset is completed for ps7_cortexa9_0
09:30:44 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:14 INFO  : Processor reset is completed for ps7_cortexa9_0
11:33:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429608790411,  Project:1429525644076
11:34:33 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:34:45 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:37:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:37:45 INFO  : 
11:37:47 INFO  : 
11:37:51 INFO  : Updating hardware inferred compiler options for adc_config.
11:37:52 INFO  : Updating hardware inferred compiler options for uart.
11:37:53 INFO  : Clearing existing target manager status.
11:37:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:40:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:40:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:40:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:42:17 INFO  : Processor reset is completed for ps7_cortexa9_0
11:43:24 INFO  : Processor reset is completed for ps7_cortexa9_0
11:44:00 INFO  : Processor reset is completed for ps7_cortexa9_0
11:44:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:52:46 INFO  : Processor reset is completed for ps7_cortexa9_0
11:52:59 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:14 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:53 INFO  : Processor reset is completed for ps7_cortexa9_0
12:16:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:16:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:17:12 INFO  : Processor reset is completed for ps7_cortexa9_0
12:17:22 INFO  : Processor reset is completed for ps7_cortexa9_0
12:17:46 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:01 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429611375958,  Project:1429608790411
12:19:22 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:19:22 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:20:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:20:42 INFO  : 
12:20:43 INFO  : 
12:20:44 INFO  : Updating hardware inferred compiler options for adc_config.
12:20:45 INFO  : Updating hardware inferred compiler options for uart.
12:20:45 INFO  : Clearing existing target manager status.
12:20:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:24:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:24:27 INFO  : Processor reset is completed for ps7_cortexa9_0
12:24:43 INFO  : Processor reset is completed for ps7_cortexa9_0
12:25:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:25:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:30:43 INFO  : Processor reset is completed for ps7_cortexa9_0
12:30:57 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:42 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:04 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:59 INFO  : Processor reset is completed for ps7_cortexa9_0
12:41:13 INFO  : Processor reset is completed for ps7_cortexa9_0
12:41:46 INFO  : Processor reset is completed for ps7_cortexa9_0
12:41:58 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:49 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:37 INFO  : Processor reset is completed for ps7_cortexa9_0
13:00:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429613994114,  Project:1429611375958
13:00:38 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:00:38 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:01:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:02:28 INFO  : 
13:02:29 INFO  : 
13:02:30 INFO  : Updating hardware inferred compiler options for adc_config.
13:02:31 INFO  : Updating hardware inferred compiler options for uart.
13:02:33 INFO  : Clearing existing target manager status.
13:02:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:08:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
13:09:49 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:20 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:19 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:30 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:26 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:53 INFO  : Processor reset is completed for ps7_cortexa9_0
13:14:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:14:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:15:36 INFO  : Processor reset is completed for ps7_cortexa9_0
13:15:51 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:18 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:29 INFO  : Processor reset is completed for ps7_cortexa9_0
13:37:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429616005170,  Project:1429613994114
13:37:27 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:37:28 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:38:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:38:51 INFO  : 
13:38:52 INFO  : 
13:38:54 INFO  : Updating hardware inferred compiler options for adc_config.
13:38:55 INFO  : Updating hardware inferred compiler options for uart.
13:38:55 INFO  : Clearing existing target manager status.
13:38:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:41:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
13:41:16 INFO  : Processor reset is completed for ps7_cortexa9_0
13:41:35 INFO  : Processor reset is completed for ps7_cortexa9_0
13:42:21 INFO  : Processor reset is completed for ps7_cortexa9_0
13:42:32 INFO  : Processor reset is completed for ps7_cortexa9_0
13:44:38 INFO  : Processor reset is completed for ps7_cortexa9_0
13:44:53 INFO  : Processor reset is completed for ps7_cortexa9_0
13:45:30 INFO  : Processor reset is completed for ps7_cortexa9_0
13:45:59 INFO  : Processor reset is completed for ps7_cortexa9_0
13:46:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:56:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429617405447,  Project:1429616005170
16:56:42 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:56:42 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:57:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:57:57 INFO  : 
16:57:58 INFO  : 
16:58:00 INFO  : Updating hardware inferred compiler options for adc_config.
16:58:00 INFO  : Updating hardware inferred compiler options for uart.
16:58:01 INFO  : Clearing existing target manager status.
16:58:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:00:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:02:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:06:22 INFO  : Processor reset is completed for ps7_cortexa9_0
17:06:36 INFO  : Processor reset is completed for ps7_cortexa9_0
17:07:10 INFO  : Processor reset is completed for ps7_cortexa9_0
17:10:50 INFO  : Processor reset is completed for ps7_cortexa9_0
17:11:30 INFO  : Processor reset is completed for ps7_cortexa9_0
17:12:14 INFO  : Processor reset is completed for ps7_cortexa9_0
17:13:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:13:31 INFO  : Processor reset is completed for ps7_cortexa9_0
17:14:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:14:24 INFO  : Processor reset is completed for ps7_cortexa9_0
17:14:48 INFO  : Processor reset is completed for ps7_cortexa9_0
17:15:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:15:26 INFO  : Processor reset is completed for ps7_cortexa9_0
17:15:36 INFO  : Processor reset is completed for ps7_cortexa9_0
17:16:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:16:22 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:04 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:32 INFO  : Processor reset is completed for ps7_cortexa9_0
17:28:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:29:05 INFO  : Processor reset is completed for ps7_cortexa9_0
17:33:59 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:14 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:44 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:58 INFO  : Processor reset is completed for ps7_cortexa9_0
17:35:26 INFO  : Processor reset is completed for ps7_cortexa9_0
17:35:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:22 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:48 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:00 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:26 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:58 INFO  : Processor reset is completed for ps7_cortexa9_0
17:38:21 INFO  : Processor reset is completed for ps7_cortexa9_0
17:38:30 INFO  : Processor reset is completed for ps7_cortexa9_0
17:39:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:39:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:42:07 INFO  : Processor reset is completed for ps7_cortexa9_0
17:43:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:44:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429631842226,  Project:1429617405447
18:03:01 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:03:02 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:04:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:05:17 INFO  : 
18:05:18 INFO  : 
18:05:23 INFO  : Updating hardware inferred compiler options for adc_config.
18:05:23 INFO  : Updating hardware inferred compiler options for uart.
18:05:24 INFO  : Clearing existing target manager status.
18:05:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:07:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:09:29 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:43 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:36 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:37 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:46 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:28 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:47 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:00 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:37 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:00 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:39 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:53 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:23 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:43 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:03 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:38 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:15 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:36 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:29 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:51 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:06 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:43 INFO  : Processor reset is completed for ps7_cortexa9_0
18:26:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:48:25 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
13:48:29 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
13:49:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1429631844000,  Project:1429631842226
13:49:16 INFO  : The hardware specification for project 'WP1_system_hw_platform_0' is different from C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
13:49:17 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:50:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:50:18 INFO  : 
13:50:19 INFO  : 
13:50:44 INFO  : Updating hardware inferred compiler options for adc_config.
13:50:45 INFO  : Updating hardware inferred compiler options for uart.
13:50:45 INFO  : Clearing existing target manager status.
13:50:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:52:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
13:52:41 INFO  : ps7_init is completed.
13:52:41 INFO  : ps7_post_config is completed.
13:52:41 INFO  : Processor reset is completed for ps7_cortexa9_0
13:52:41 ERROR : No such port: COM3
13:56:06 INFO  : Processor reset is completed for ps7_cortexa9_0
13:56:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:25:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:09:02 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
11:09:03 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
11:09:57 INFO  : ps7_init is completed.
11:09:57 INFO  : ps7_post_config is completed.
11:09:57 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:10:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:10:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:31 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:752)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
11:13:57 ERROR : Unable to disconnect from existing targets
java.lang.NullPointerException
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess.issueCommand(XMDJSONProcess.java:144)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:338)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:320)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:57)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:399)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:199)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:57)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:606)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:629)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:584)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1438)
11:13:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:14:10 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
11:14:11 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
11:17:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1153)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:431)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
11:18:58 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1153)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:431)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
11:22:12 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to verify DONE bit after configuring FPGA


11:22:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:23:09 INFO  : ps7_init is completed.
11:23:09 INFO  : ps7_post_config is completed.
11:23:09 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:40:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:56:11 INFO  : Processor reset is completed for ps7_cortexa9_0
12:57:36 INFO  : Processor reset is completed for ps7_cortexa9_0
12:59:06 INFO  : Processor reset is completed for ps7_cortexa9_0
12:59:39 INFO  : Processor reset is completed for ps7_cortexa9_0
13:01:07 INFO  : Processor reset is completed for ps7_cortexa9_0
14:22:11 INFO  : Processor reset is completed for ps7_cortexa9_0
15:07:37 INFO  : Processor reset is completed for ps7_cortexa9_0
15:07:53 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:17 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:16 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:44 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:46 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:49 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to verify DONE bit after configuring FPGA


17:09:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:09:11 INFO  : ps7_init is completed.
17:09:11 INFO  : ps7_post_config is completed.
17:09:12 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:23 INFO  : Processor reset is completed for ps7_cortexa9_0
17:40:15 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:55 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:25 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:06 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:45 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:24 INFO  : Processor reset is completed for ps7_cortexa9_0
09:52:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:19:39 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
10:19:40 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
10:26:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:46:07 INFO  : ps7_init is completed.
10:46:07 INFO  : ps7_post_config is completed.
10:46:07 INFO  : Processor reset is completed for ps7_cortexa9_0
10:46:07 ERROR : No such port: COM15
10:47:52 INFO  : ps7_init is completed.
10:47:52 INFO  : ps7_post_config is completed.
10:47:52 INFO  : Processor reset is completed for ps7_cortexa9_0
10:47:52 ERROR : No such port: COM15
10:52:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:52:16 INFO  : Processor reset is completed for ps7_cortexa9_0
10:52:16 ERROR : No such port: COM15
10:52:16 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:752)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
14:54:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
14:59:15 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:05:04 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
15:05:05 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
16:01:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:02:21 INFO  : ps7_init is completed.
16:02:21 INFO  : ps7_post_config is completed.
16:02:21 INFO  : Processor reset is completed for ps7_cortexa9_0
17:29:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430234881209,  Project:1429631844000
17:30:11 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:30:15 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:33:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:34:29 INFO  : 
17:34:30 INFO  : 
17:34:32 INFO  : Updating hardware inferred compiler options for adc_config.
17:34:33 INFO  : Updating hardware inferred compiler options for uart.
17:34:33 INFO  : Clearing existing target manager status.
17:34:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:38:10 INFO  : Processor reset is completed for ps7_cortexa9_0
17:41:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:44:52 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:28 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:59 INFO  : Processor reset is completed for ps7_cortexa9_0
17:49:08 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:51 INFO  : Processor reset is completed for ps7_cortexa9_0
17:52:28 INFO  : Processor reset is completed for ps7_cortexa9_0
17:52:36 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:08 INFO  : Processor reset is completed for ps7_cortexa9_0
09:20:59 INFO  : Processor reset is completed for ps7_cortexa9_0
09:52:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430293871702,  Project:1430234881209
09:53:05 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:53:05 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
09:54:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:55:43 INFO  : 
09:55:44 INFO  : 
09:55:51 INFO  : Updating hardware inferred compiler options for adc_config.
09:55:51 INFO  : Updating hardware inferred compiler options for uart.
09:55:52 INFO  : Clearing existing target manager status.
09:55:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:27:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:27:56 INFO  : Processor reset is completed for ps7_cortexa9_0
10:28:21 INFO  : Processor reset is completed for ps7_cortexa9_0
10:29:08 INFO  : Processor reset is completed for ps7_cortexa9_0
10:29:17 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:32:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430299772000,  Project:1430293871702
11:32:22 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:32:22 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:33:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:34:41 INFO  : 
11:34:42 INFO  : 
11:34:46 INFO  : Updating hardware inferred compiler options for adc_config.
11:34:47 INFO  : Updating hardware inferred compiler options for uart.
11:34:48 INFO  : Clearing existing target manager status.
11:34:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:49:20 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:06:41 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
12:06:44 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
12:10:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:11:53 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:09 INFO  : Processor reset is completed for ps7_cortexa9_0
12:14:07 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:39 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:20:10 INFO  : Processor reset is completed for ps7_cortexa9_0
12:20:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:58 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:42 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:05 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:41 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:09 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:22 INFO  : Processor reset is completed for ps7_cortexa9_0
12:41:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:15 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:46:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430305842247,  Project:1430299772000
13:12:54 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:12:54 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:13:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:13:53 INFO  : 
13:13:54 INFO  : 
13:13:55 INFO  : Updating hardware inferred compiler options for adc_config.
13:13:56 INFO  : Updating hardware inferred compiler options for uart.
13:13:56 INFO  : Clearing existing target manager status.
13:13:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:17:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
13:17:41 INFO  : ps7_init is completed.
13:17:41 INFO  : ps7_post_config is completed.
13:17:41 INFO  : Processor reset is completed for ps7_cortexa9_0
13:18:00 INFO  : Processor reset is completed for ps7_cortexa9_0
13:18:50 INFO  : Processor reset is completed for ps7_cortexa9_0
13:19:09 INFO  : Processor reset is completed for ps7_cortexa9_0
13:19:48 INFO  : Processor reset is completed for ps7_cortexa9_0
13:19:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:20:15 INFO  : Processor reset is completed for ps7_cortexa9_0
13:20:24 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:23 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:54 INFO  : Processor reset is completed for ps7_cortexa9_0
13:22:02 INFO  : Processor reset is completed for ps7_cortexa9_0
13:23:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:23:28 INFO  : Processor reset is completed for ps7_cortexa9_0
13:28:02 INFO  : Processor reset is completed for ps7_cortexa9_0
13:28:13 INFO  : Processor reset is completed for ps7_cortexa9_0
13:36:36 INFO  : Processor reset is completed for ps7_cortexa9_0
13:36:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:40:21 INFO  : Processor reset is completed for ps7_cortexa9_0
13:40:35 INFO  : Processor reset is completed for ps7_cortexa9_0
14:00:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430308491477,  Project:1430305842247
14:00:15 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:00:15 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
14:00:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:01:13 INFO  : 
14:01:14 INFO  : 
14:01:15 INFO  : Updating hardware inferred compiler options for adc_config.
14:01:16 INFO  : Updating hardware inferred compiler options for uart.
14:01:16 INFO  : Clearing existing target manager status.
14:01:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:31:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
14:31:35 INFO  : Processor reset is completed for ps7_cortexa9_0
14:31:55 INFO  : Processor reset is completed for ps7_cortexa9_0
14:39:40 INFO  : Processor reset is completed for ps7_cortexa9_0
14:41:44 INFO  : Processor reset is completed for ps7_cortexa9_0
14:41:58 INFO  : Processor reset is completed for ps7_cortexa9_0
14:42:57 INFO  : Processor reset is completed for ps7_cortexa9_0
14:43:08 INFO  : Processor reset is completed for ps7_cortexa9_0
14:45:01 INFO  : Processor reset is completed for ps7_cortexa9_0
14:45:11 INFO  : Processor reset is completed for ps7_cortexa9_0
14:47:48 INFO  : Processor reset is completed for ps7_cortexa9_0
14:47:59 INFO  : Processor reset is completed for ps7_cortexa9_0
14:48:42 INFO  : Processor reset is completed for ps7_cortexa9_0
14:49:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:50:02 INFO  : Processor reset is completed for ps7_cortexa9_0
14:51:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:52:12 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:01 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:50 INFO  : Processor reset is completed for ps7_cortexa9_0
14:54:04 INFO  : Processor reset is completed for ps7_cortexa9_0
14:54:24 INFO  : Processor reset is completed for ps7_cortexa9_0
14:54:31 INFO  : Processor reset is completed for ps7_cortexa9_0
14:54:46 INFO  : Processor reset is completed for ps7_cortexa9_0
15:05:40 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:13:37 INFO  : Processor reset is completed for ps7_cortexa9_0
15:15:58 INFO  : Processor reset is completed for ps7_cortexa9_0
15:18:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430313563162,  Project:1430308491477
15:20:25 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:20:25 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
15:20:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:21:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:21:22 INFO  : 
15:21:23 INFO  : 
15:21:24 INFO  : Updating hardware inferred compiler options for adc_config.
15:21:25 INFO  : Updating hardware inferred compiler options for uart.
15:21:25 INFO  : Clearing existing target manager status.
15:21:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:23:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
15:23:17 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:39 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:00 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:27:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:29:38 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:03:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430316205352,  Project:1430313563162
16:03:58 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:03:59 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:04:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:05:17 INFO  : 
16:05:18 INFO  : 
16:05:19 INFO  : Updating hardware inferred compiler options for adc_config.
16:05:20 INFO  : Updating hardware inferred compiler options for uart.
16:05:20 INFO  : Clearing existing target manager status.
16:05:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:07:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:07:47 INFO  : Processor reset is completed for ps7_cortexa9_0
16:08:16 INFO  : Processor reset is completed for ps7_cortexa9_0
16:09:13 INFO  : Processor reset is completed for ps7_cortexa9_0
16:09:24 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:05 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:16 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:09 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:19 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:27 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:53 INFO  : Processor reset is completed for ps7_cortexa9_0
16:15:29 INFO  : Processor reset is completed for ps7_cortexa9_0
16:16:47 INFO  : Processor reset is completed for ps7_cortexa9_0
16:38:43 INFO  : Processor reset is completed for ps7_cortexa9_0
16:49:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430318733142,  Project:1430316205352
16:49:37 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:49:37 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:50:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:50:40 INFO  : 
16:50:41 INFO  : 
16:50:43 INFO  : Updating hardware inferred compiler options for adc_config.
16:50:43 INFO  : Updating hardware inferred compiler options for uart.
16:50:43 INFO  : Clearing existing target manager status.
16:50:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:54:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:00:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:00:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:01:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:01:47 INFO  : Processor reset is completed for ps7_cortexa9_0
17:14:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:15:18 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:22:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430320898153,  Project:1430318733142
17:22:11 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:22:11 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:22:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:23:09 INFO  : 
17:23:10 INFO  : 
17:23:11 INFO  : Updating hardware inferred compiler options for adc_config.
17:23:12 INFO  : Updating hardware inferred compiler options for uart.
17:23:12 INFO  : Clearing existing target manager status.
17:23:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:24:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:25:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:36 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430322483163,  Project:1430320898153
17:48:27 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:48:27 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:49:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:49:28 INFO  : 
17:49:29 INFO  : 
17:49:30 INFO  : Updating hardware inferred compiler options for adc_config.
17:49:31 INFO  : Updating hardware inferred compiler options for uart.
17:49:31 INFO  : Clearing existing target manager status.
17:49:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:53:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:53:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:55 INFO  : Processor reset is completed for ps7_cortexa9_0
17:54:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:55:20 INFO  : Processor reset is completed for ps7_cortexa9_0
10:36:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430324091340,  Project:1430322483163
10:36:23 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:36:23 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
10:36:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:37:13 INFO  : 
10:37:14 INFO  : 
10:37:16 INFO  : Updating hardware inferred compiler options for adc_config.
10:37:16 INFO  : Updating hardware inferred compiler options for uart.
10:37:16 INFO  : Clearing existing target manager status.
10:37:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:42:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
10:43:01 INFO  : Processor reset is completed for ps7_cortexa9_0
10:44:06 INFO  : Processor reset is completed for ps7_cortexa9_0
10:44:19 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:15:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:15:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:25:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:25:40 INFO  : Processor reset is completed for ps7_cortexa9_0
12:04:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430387870591,  Project:1430324091340
12:04:46 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:04:47 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:05:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:06:01 INFO  : 
12:06:03 INFO  : 
12:06:05 INFO  : Updating hardware inferred compiler options for adc_config.
12:06:06 INFO  : Updating hardware inferred compiler options for uart.
12:06:06 INFO  : Clearing existing target manager status.
12:06:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:08:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:09:58 INFO  : Processor reset is completed for ps7_cortexa9_0
12:10:43 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:18 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
12:12:18 ERROR : Timeout occured while waiting to get reply for command "xfpga_isconfigured -cable type xilinx_tcf url TCP:127.0.0.1:3121"
12:12:19 ERROR : Checking FPGA configuration failed..
12:12:20 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:386)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:297)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:245)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
12:12:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:14:01 INFO  : Processor reset is completed for ps7_cortexa9_0
12:14:40 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:56 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:39 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:10:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430405643598,  Project:1430387870591
17:10:54 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:10:54 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
17:11:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:12:07 INFO  : 
17:12:08 INFO  : 
17:12:09 INFO  : Updating hardware inferred compiler options for adc_config.
17:12:10 INFO  : Updating hardware inferred compiler options for uart.
17:12:10 INFO  : Clearing existing target manager status.
17:12:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:18:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:22:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:02 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:26:44 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:58 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:35:22 INFO  : Processor reset is completed for ps7_cortexa9_0
17:35:33 INFO  : Processor reset is completed for ps7_cortexa9_0
20:02:40 INFO  : Invoking Bootgen: bootgen -image adc_config.bif -o i C:\Xilinx\Vivado\2014.2\progetti\WP1\WP1\adc_config\bootimage\BOOT.bin
20:02:40 INFO  : Creating new bif file C:\Xilinx\Vivado\2014.2\progetti\WP1\WP1\adc_config\bootimage\adc_config.bif
20:02:41 INFO  : Bootgen command execution is done.
09:47:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
09:51:51 INFO  : ps7_init is completed.
09:51:51 INFO  : ps7_post_config is completed.
09:51:51 INFO  : Processor reset is completed for ps7_cortexa9_0
09:52:04 INFO  : Processor reset is completed for ps7_cortexa9_0
09:52:16 INFO  : Processor reset is completed for ps7_cortexa9_0
09:52:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:01:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430727093397,  Project:1430405643598
11:01:32 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:01:32 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:02:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:02:30 INFO  : 
11:02:31 INFO  : 
11:02:32 INFO  : Updating hardware inferred compiler options for adc_config.
11:02:33 INFO  : Updating hardware inferred compiler options for uart.
11:02:33 INFO  : Clearing existing target manager status.
11:02:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:22:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
11:23:11 INFO  : ps7_init is completed.
11:23:11 INFO  : ps7_post_config is completed.
11:23:11 INFO  : Processor reset is completed for ps7_cortexa9_0
11:28:39 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:09:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430734154219,  Project:1430727093397
12:10:09 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:10:10 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:11:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:12:09 INFO  : 
12:12:10 INFO  : 
12:12:12 INFO  : Updating hardware inferred compiler options for adc_config.
12:12:13 INFO  : Updating hardware inferred compiler options for uart.
12:12:13 INFO  : Clearing existing target manager status.
12:12:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:13:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:14:18 INFO  : ps7_init is completed.
12:14:18 INFO  : ps7_post_config is completed.
12:14:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:55 INFO  : Processor reset is completed for ps7_cortexa9_0
12:16:09 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:06 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:14 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:28:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:23 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:59 INFO  : Processor reset is completed for ps7_cortexa9_0
12:33:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:33:44 INFO  : Processor reset is completed for ps7_cortexa9_0
12:34:31 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:09 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:13 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:55 INFO  : Processor reset is completed for ps7_cortexa9_0
12:37:42 INFO  : Processor reset is completed for ps7_cortexa9_0
12:38:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:38:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430735887168,  Project:1430734154219
12:39:30 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:39:30 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
12:40:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:40:32 INFO  : 
12:40:33 INFO  : 
12:40:35 INFO  : Updating hardware inferred compiler options for adc_config.
12:40:35 INFO  : Updating hardware inferred compiler options for uart.
12:40:35 INFO  : Clearing existing target manager status.
12:40:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:42:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:44:59 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:11 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:31 INFO  : Processor reset is completed for ps7_cortexa9_0
13:30:27 INFO  : Processor reset is completed for ps7_cortexa9_0
13:31:03 INFO  : Processor reset is completed for ps7_cortexa9_0
13:31:39 INFO  : Processor reset is completed for ps7_cortexa9_0
13:31:51 INFO  : Processor reset is completed for ps7_cortexa9_0
13:32:39 INFO  : Processor reset is completed for ps7_cortexa9_0
13:33:02 INFO  : Processor reset is completed for ps7_cortexa9_0
13:36:11 INFO  : Processor reset is completed for ps7_cortexa9_0
13:36:42 INFO  : Processor reset is completed for ps7_cortexa9_0
16:07:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430740335690,  Project:1430735887168
16:07:52 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:07:52 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
16:08:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:09:16 INFO  : 
16:09:18 INFO  : 
16:09:19 INFO  : Updating hardware inferred compiler options for adc_config.
16:09:20 INFO  : Updating hardware inferred compiler options for uart.
16:09:20 INFO  : Clearing existing target manager status.
16:09:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:11:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:11:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:59 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:05 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:26 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:35 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:43 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:26:39 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:41:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:43:23 INFO  : ps7_init is completed.
16:43:23 INFO  : ps7_post_config is completed.
16:43:24 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:59 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:06 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:56:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:02:47 INFO  : Processor reset is completed for ps7_cortexa9_0
17:06:46 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:10 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:57 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430752757275,  Project:1430740335690
18:12:40 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:12:40 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
18:13:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:14:07 INFO  : 
18:14:08 INFO  : 
18:14:09 INFO  : Updating hardware inferred compiler options for adc_config.
18:14:10 INFO  : Updating hardware inferred compiler options for uart.
18:14:10 INFO  : Clearing existing target manager status.
18:14:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:16:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
18:16:30 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:35 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:03 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:03 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:50 INFO  : Processor reset is completed for ps7_cortexa9_0
19:22:22 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
19:22:24 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
19:24:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:26:04 INFO  : ps7_init is completed.
19:26:04 INFO  : ps7_post_config is completed.
19:26:04 INFO  : Processor reset is completed for ps7_cortexa9_0
19:27:54 INFO  : Processor reset is completed for ps7_cortexa9_0
19:37:55 INFO  : Processor reset is completed for ps7_cortexa9_0
19:38:18 INFO  : Processor reset is completed for ps7_cortexa9_0
11:40:04 INFO  : Processor reset is completed for ps7_cortexa9_0
11:49:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430905745355,  Project:1430752757275
11:49:35 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:49:35 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
11:50:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:51:36 INFO  : 
11:51:37 INFO  : 
11:51:39 INFO  : Updating hardware inferred compiler options for adc_config.
11:51:40 INFO  : Updating hardware inferred compiler options for uart.
11:51:40 INFO  : Clearing existing target manager status.
11:51:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:19:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
12:19:49 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:12 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:23 INFO  : Processor reset is completed for ps7_cortexa9_0
12:25:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:54 INFO  : Processor reset is completed for ps7_cortexa9_0
12:30:25 INFO  : Processor reset is completed for ps7_cortexa9_0
12:30:53 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:25 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:45 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

13:12:45 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:386)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:297)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:245)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
13:12:53 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

13:12:53 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:386)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:297)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:245)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
13:13:10 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:23 INFO  : Processor reset is completed for ps7_cortexa9_0
13:14:15 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:23 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:39 INFO  : Processor reset is completed for ps7_cortexa9_0
13:26:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430911022394,  Project:1430905745355
13:26:09 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:26:09 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
13:26:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:28:13 INFO  : 
13:28:14 INFO  : 
13:28:15 INFO  : Updating hardware inferred compiler options for adc_config.
13:28:16 INFO  : Updating hardware inferred compiler options for uart.
13:28:16 INFO  : Clearing existing target manager status.
13:28:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:52:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
16:52:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:14 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:752)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
16:55:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:06:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:07:03 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
17:07:04 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
17:08:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
17:09:10 INFO  : ps7_init is completed.
17:09:10 INFO  : ps7_post_config is completed.
17:09:10 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:21:18 INFO  : Processor reset is completed for ps7_cortexa9_0
17:38:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:44:03 INFO  : Invoking Bootgen: bootgen -image adc_config.bif -o i C:\Xilinx\Vivado\2014.2\progetti\WP1\WP1\adc_config\bootimage\BOOT.bin -w on
17:44:04 INFO  : Bootgen command execution is done.
19:07:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1430927693943,  Project:1430911022394
19:07:56 INFO  : Project WP1_system_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:07:56 INFO  : Copied contents of C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf into \WP1_system_hw_platform_0\system.hdf.
19:08:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:09:20 INFO  : 
19:09:21 INFO  : 
19:09:23 INFO  : Updating hardware inferred compiler options for adc_config.
19:09:23 INFO  : Updating hardware inferred compiler options for uart.
19:09:23 INFO  : Clearing existing target manager status.
19:09:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:16:22 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

19:16:22 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:386)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:297)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:245)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
19:16:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:17:13 INFO  : ps7_init is completed.
19:17:13 INFO  : ps7_post_config is completed.
19:17:13 INFO  : Processor reset is completed for ps7_cortexa9_0
19:17:13 ERROR : Port COM3 is already in use.
19:17:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:17:20 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unable to Stop Processor. System could be in unknown state.
                     Please reset the system
Unknown Error Occured
    

	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:850)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(CPURunSession.java:27)
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:897)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:493)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
19:17:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:19:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:19:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:830)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(CPURunSession.java:27)
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:897)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:493)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
19:19:49 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:20:21 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf.
19:20:23 INFO  : Checking for hwspec changes in the project WP1_system_hw_platform_0.
19:20:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:20:57 INFO  : ps7_init is completed.
19:20:57 INFO  : ps7_post_config is completed.
19:20:58 INFO  : Processor reset is completed for ps7_cortexa9_0
19:21:23 INFO  : Processor reset is completed for ps7_cortexa9_0
19:21:35 INFO  : Processor reset is completed for ps7_cortexa9_0
19:23:33 INFO  : Processor reset is completed for ps7_cortexa9_0
19:24:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:25:07 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1230)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:411)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:513)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:252)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:855)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:704)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1047)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1251)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:54)
19:26:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:31:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system_hw_platform_0/WP1_system.bit"
19:31:26 INFO  : ps7_init is completed.
19:31:26 INFO  : ps7_post_config is completed.
19:31:26 INFO  : Processor reset is completed for ps7_cortexa9_0
11:35:36 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
