$date
	Sat Nov  9 01:49:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 16 ! aluresult [15:0] $end
$var reg 12 " alusignals [11:0] $end
$var reg 1 # clk $end
$var reg 5 $ immx [4:0] $end
$var reg 1 % isimmediate $end
$var reg 16 & op1 [15:0] $end
$var reg 16 ' op2 [15:0] $end
$scope module uut $end
$var wire 16 ( A [15:0] $end
$var wire 12 ) alusignals [11:0] $end
$var wire 1 # clk $end
$var wire 5 * immx [4:0] $end
$var wire 1 % isimmediate $end
$var wire 16 + op1 [15:0] $end
$var wire 16 , op2 [15:0] $end
$var wire 1 - issub $end
$var wire 1 . isst $end
$var wire 1 / isor $end
$var wire 1 0 isnot $end
$var wire 1 1 ismul $end
$var wire 1 2 ismov $end
$var wire 1 3 islsr $end
$var wire 1 4 islsl $end
$var wire 1 5 isld $end
$var wire 1 6 iscmp $end
$var wire 1 7 isand $end
$var wire 1 8 isadd $end
$var wire 16 9 B [15:0] $end
$var reg 16 : aluresult [15:0] $end
$var reg 16 ; result [15:0] $end
$var integer 32 < file [31:0] $end
$var integer 32 = i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx =
bx <
bx ;
bx :
b11 9
08
07
06
05
04
03
02
01
00
0/
0.
0-
b11 ,
b101 +
b11 *
b0 )
b101 (
b11 '
b101 &
0%
b11 $
0#
b0 "
bx !
$end
#5000
b0 !
b0 :
b0 ;
1#
#10000
18
0#
b1 "
b1 )
#15000
b1000 !
b1000 :
b1000 ;
1#
#20000
08
1-
0#
b1000 "
b1000 )
#25000
b10 !
b10 :
b10 ;
1#
#30000
0-
11
0#
b10000 "
b10000 )
#35000
b1111 !
b1111 :
b1111 ;
1#
#40000
01
12
0#
b1000000 "
b1000000 )
#45000
b11 !
b11 :
b11 ;
1#
#50000
02
1/
0#
b10000000 "
b10000000 )
#55000
b111 !
b111 :
b111 ;
1#
#60000
0/
17
0#
b100000000 "
b100000000 )
#65000
b1 !
b1 :
b1 ;
1#
#70000
07
10
0#
b1000000000 "
b1000000000 )
#75000
b1111111111111010 !
b1111111111111010 :
b1111111111111010 ;
1#
#80000
0#
#85000
1#
#90000
00
14
0#
b10000000000 "
b10000000000 )
#95000
b101000 !
b101000 :
b101000 ;
1#
#100000
b1000 =
b10000000000000000000000000000011 <
16
04
0#
b100000 "
b100000 )
#105000
b0 !
b0 :
b1000 =
b0 ;
1#
#110000
0#
