--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml FPGA_main.twx FPGA_main.ncd -o FPGA_main.twr FPGA_main.pcf
-ucf constraints.ucf

Design file:              FPGA_main.ncd
Physical constraint file: FPGA_main.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 324 paths analyzed, 59 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point pps_status (SLICE_X16Y29.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_3 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.033 - 0.053)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_3 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y5.YQ       Tcko                  0.511   pps_status_count<2>
                                                       pps_status_count_3
    SLICE_X19Y8.F1       net (fanout=2)        1.465   pps_status_count<3>
    SLICE_X19Y8.COUT     Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X19Y9.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X19Y10.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X19Y11.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X19Y12.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X19Y13.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X16Y29.CE      net (fanout=1)        1.024   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X16Y29.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (2.520ns logic, 2.489ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.033 - 0.053)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y5.XQ       Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X19Y8.F3       net (fanout=2)        1.417   pps_status_count<2>
    SLICE_X19Y8.COUT     Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X19Y9.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X19Y10.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X19Y11.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X19Y12.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X19Y13.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X16Y29.CE      net (fanout=1)        1.024   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X16Y29.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (2.523ns logic, 2.441ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.033 - 0.053)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.YQ       Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICE_X19Y8.F2       net (fanout=2)        0.909   pps_status_count<1>
    SLICE_X19Y8.COUT     Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X19Y9.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X19Y10.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X19Y11.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X19Y12.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X19Y13.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X16Y29.CE      net (fanout=1)        1.024   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X16Y29.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (2.520ns logic, 1.933ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_23 (SLICE_X17Y15.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.018 - 0.021)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y5.XQ       Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X17Y5.F3       net (fanout=2)        0.557   pps_status_count<2>
    SLICE_X17Y5.COUT     Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X17Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X17Y6.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X17Y15.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (3.324ns logic, 0.557ns route)
                                                       (85.6% logic, 14.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 12)
  Clock Path Skew:      -0.003ns (0.018 - 0.021)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.XQ       Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X17Y4.F2       net (fanout=2)        0.442   pps_status_count<0>
    SLICE_X17Y4.COUT     Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X17Y5.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X17Y5.COUT     Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X17Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X17Y6.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X17Y15.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (3.427ns logic, 0.442ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_5 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.018 - 0.019)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_5 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.YQ       Tcko                  0.511   pps_status_count<4>
                                                       pps_status_count_5
    SLICE_X17Y6.G1       net (fanout=2)        0.708   pps_status_count<5>
    SLICE_X17Y6.COUT     Topcyg                0.871   pps_status_count<4>
                                                       pps_status_count<5>_rt
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X17Y15.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (3.078ns logic, 0.708ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_21 (SLICE_X17Y14.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.018 - 0.021)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y5.XQ       Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X17Y5.F3       net (fanout=2)        0.557   pps_status_count<2>
    SLICE_X17Y5.COUT     Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X17Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X17Y6.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (3.221ns logic, 0.557ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.018 - 0.021)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.XQ       Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X17Y4.F2       net (fanout=2)        0.442   pps_status_count<0>
    SLICE_X17Y4.COUT     Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X17Y5.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X17Y5.COUT     Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X17Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X17Y6.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (3.324ns logic, 0.442ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_5 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.018 - 0.019)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_5 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.YQ       Tcko                  0.511   pps_status_count<4>
                                                       pps_status_count_5
    SLICE_X17Y6.G1       net (fanout=2)        0.708   pps_status_count<5>
    SLICE_X17Y6.COUT     Topcyg                0.871   pps_status_count<4>
                                                       pps_status_count<5>_rt
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X17Y7.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X17Y8.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X17Y9.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X17Y10.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X17Y11.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X17Y12.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X17Y13.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X17Y14.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (2.975ns logic, 0.708ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point pps_status_count_14 (SLICE_X17Y11.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_14 (FF)
  Destination:          pps_status_count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_14 to pps_status_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y11.XQ      Tcko                  0.411   pps_status_count<14>
                                                       pps_status_count_14
    SLICE_X17Y11.F4      net (fanout=2)        0.290   pps_status_count<14>
    SLICE_X17Y11.CLK     Tckf        (-Th)    -0.696   pps_status_count<14>
                                                       pps_status_count<14>_rt
                                                       Mcount_pps_status_count_xor<14>
                                                       pps_status_count_14
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_0 (SLICE_X17Y4.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_0 to pps_status_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.XQ       Tcko                  0.411   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X17Y4.F2       net (fanout=2)        0.354   pps_status_count<0>
    SLICE_X17Y4.CLK      Tckf        (-Th)    -0.696   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_xor<0>
                                                       pps_status_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (1.107ns logic, 0.354ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_4 (SLICE_X17Y6.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_4 (FF)
  Destination:          pps_status_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_4 to pps_status_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.XQ       Tcko                  0.411   pps_status_count<4>
                                                       pps_status_count_4
    SLICE_X17Y6.F2       net (fanout=2)        0.354   pps_status_count<4>
    SLICE_X17Y6.CLK      Tckf        (-Th)    -0.696   pps_status_count<4>
                                                       pps_status_count<4>_rt
                                                       Mcount_pps_status_count_xor<4>
                                                       pps_status_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (1.107ns logic, 0.354ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 6.933ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.067ns (326.052MHz) (Tdcmpfx)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: PLL_clock_gen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 18960 paths analyzed, 2441 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.694ns.
--------------------------------------------------------------------------------

Paths for end point serial_interface/state_FSM_FFd2 (SLICE_X0Y32.F4), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_4 (FF)
  Destination:          serial_interface/state_FSM_FFd2 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.194ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_4 to serial_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.XQ      Tcko                  0.514   serial_interface/recieve_byte<4>
                                                       serial_interface/recieve_byte_4
    SLICE_X12Y31.G4      net (fanout=4)        0.505   serial_interface/recieve_byte<4>
    SLICE_X12Y31.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y31.F3      net (fanout=1)        0.020   N147
    SLICE_X12Y31.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X3Y30.G3       net (fanout=2)        0.374   serial_interface/state_cmp_eq0010
    SLICE_X3Y30.Y        Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X0Y31.G4       net (fanout=2)        0.375   serial_interface/state_FSM_N2
    SLICE_X0Y31.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2-In72
                                                       serial_interface/state_FSM_FFd2-In115
    SLICE_X0Y32.G1       net (fanout=1)        0.358   serial_interface/state_FSM_FFd2-In115
    SLICE_X0Y32.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In140
    SLICE_X0Y32.F4       net (fanout=1)        0.020   serial_interface/state_FSM_FFd2-In140
    SLICE_X0Y32.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In167
                                                       serial_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.194ns (4.542ns logic, 1.652ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_2 (FF)
  Destination:          serial_interface/state_FSM_FFd2 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.182ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_2 to serial_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.XQ      Tcko                  0.515   serial_interface/recieve_byte<2>
                                                       serial_interface/recieve_byte_2
    SLICE_X12Y31.G1      net (fanout=4)        0.492   serial_interface/recieve_byte<2>
    SLICE_X12Y31.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y31.F3      net (fanout=1)        0.020   N147
    SLICE_X12Y31.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X3Y30.G3       net (fanout=2)        0.374   serial_interface/state_cmp_eq0010
    SLICE_X3Y30.Y        Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X0Y31.G4       net (fanout=2)        0.375   serial_interface/state_FSM_N2
    SLICE_X0Y31.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2-In72
                                                       serial_interface/state_FSM_FFd2-In115
    SLICE_X0Y32.G1       net (fanout=1)        0.358   serial_interface/state_FSM_FFd2-In115
    SLICE_X0Y32.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In140
    SLICE_X0Y32.F4       net (fanout=1)        0.020   serial_interface/state_FSM_FFd2-In140
    SLICE_X0Y32.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In167
                                                       serial_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (4.543ns logic, 1.639ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_1 (FF)
  Destination:          serial_interface/state_FSM_FFd2 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.144ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_1 to serial_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.XQ      Tcko                  0.514   serial_interface/recieve_byte<1>
                                                       serial_interface/recieve_byte_1
    SLICE_X12Y31.G2      net (fanout=4)        0.455   serial_interface/recieve_byte<1>
    SLICE_X12Y31.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y31.F3      net (fanout=1)        0.020   N147
    SLICE_X12Y31.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X3Y30.G3       net (fanout=2)        0.374   serial_interface/state_cmp_eq0010
    SLICE_X3Y30.Y        Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X0Y31.G4       net (fanout=2)        0.375   serial_interface/state_FSM_N2
    SLICE_X0Y31.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2-In72
                                                       serial_interface/state_FSM_FFd2-In115
    SLICE_X0Y32.G1       net (fanout=1)        0.358   serial_interface/state_FSM_FFd2-In115
    SLICE_X0Y32.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In140
    SLICE_X0Y32.F4       net (fanout=1)        0.020   serial_interface/state_FSM_FFd2-In140
    SLICE_X0Y32.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In167
                                                       serial_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (4.542ns logic, 1.602ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Paths for end point serial_interface/state_FSM_FFd4 (SLICE_X2Y30.F2), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_4 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.193ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_4 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.XQ      Tcko                  0.514   serial_interface/recieve_byte<4>
                                                       serial_interface/recieve_byte_4
    SLICE_X12Y31.G4      net (fanout=4)        0.505   serial_interface/recieve_byte<4>
    SLICE_X12Y31.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y31.F3      net (fanout=1)        0.020   N147
    SLICE_X12Y31.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X3Y30.G3       net (fanout=2)        0.374   serial_interface/state_cmp_eq0010
    SLICE_X3Y30.Y        Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X3Y30.F3       net (fanout=2)        0.038   serial_interface/state_FSM_N2
    SLICE_X3Y30.X        Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICE_X2Y31.G3       net (fanout=1)        0.019   serial_interface/state_FSM_FFd4-In136
    SLICE_X2Y31.Y        Tilo                  0.660   N328
                                                       serial_interface/state_FSM_FFd4-In179
    SLICE_X2Y31.F3       net (fanout=1)        0.020   serial_interface/state_FSM_FFd4-In179
    SLICE_X2Y31.X        Tilo                  0.660   N328
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICE_X2Y30.F2       net (fanout=1)        0.063   N328
    SLICE_X2Y30.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.193ns (5.154ns logic, 1.039ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_2 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.181ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_2 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.XQ      Tcko                  0.515   serial_interface/recieve_byte<2>
                                                       serial_interface/recieve_byte_2
    SLICE_X12Y31.G1      net (fanout=4)        0.492   serial_interface/recieve_byte<2>
    SLICE_X12Y31.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y31.F3      net (fanout=1)        0.020   N147
    SLICE_X12Y31.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X3Y30.G3       net (fanout=2)        0.374   serial_interface/state_cmp_eq0010
    SLICE_X3Y30.Y        Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X3Y30.F3       net (fanout=2)        0.038   serial_interface/state_FSM_N2
    SLICE_X3Y30.X        Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICE_X2Y31.G3       net (fanout=1)        0.019   serial_interface/state_FSM_FFd4-In136
    SLICE_X2Y31.Y        Tilo                  0.660   N328
                                                       serial_interface/state_FSM_FFd4-In179
    SLICE_X2Y31.F3       net (fanout=1)        0.020   serial_interface/state_FSM_FFd4-In179
    SLICE_X2Y31.X        Tilo                  0.660   N328
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICE_X2Y30.F2       net (fanout=1)        0.063   N328
    SLICE_X2Y30.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (5.155ns logic, 1.026ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_1 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.143ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_1 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.XQ      Tcko                  0.514   serial_interface/recieve_byte<1>
                                                       serial_interface/recieve_byte_1
    SLICE_X12Y31.G2      net (fanout=4)        0.455   serial_interface/recieve_byte<1>
    SLICE_X12Y31.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y31.F3      net (fanout=1)        0.020   N147
    SLICE_X12Y31.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X3Y30.G3       net (fanout=2)        0.374   serial_interface/state_cmp_eq0010
    SLICE_X3Y30.Y        Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X3Y30.F3       net (fanout=2)        0.038   serial_interface/state_FSM_N2
    SLICE_X3Y30.X        Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICE_X2Y31.G3       net (fanout=1)        0.019   serial_interface/state_FSM_FFd4-In136
    SLICE_X2Y31.Y        Tilo                  0.660   N328
                                                       serial_interface/state_FSM_FFd4-In179
    SLICE_X2Y31.F3       net (fanout=1)        0.020   serial_interface/state_FSM_FFd4-In179
    SLICE_X2Y31.X        Tilo                  0.660   N328
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICE_X2Y30.F2       net (fanout=1)        0.063   N328
    SLICE_X2Y30.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.143ns (5.154ns logic, 0.989ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/period_count_3 (SLICE_X49Y64.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/period_count_14 (FF)
  Destination:          LTC_A/LTC_clockgenerator/period_count_3 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.171ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/period_count_14 to LTC_A/LTC_clockgenerator/period_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.YQ      Tcko                  0.511   LTC_A/LTC_clockgenerator/period_count<3>
                                                       LTC_A/LTC_clockgenerator/period_count_14
    SLICE_X50Y61.G1      net (fanout=2)        0.672   LTC_A/LTC_clockgenerator/period_count<14>
    SLICE_X50Y61.Y       Tilo                  0.660   LTC_A/LTC_clockgenerator/ltc_frame_tick_o
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061
    SLICE_X50Y61.F2      net (fanout=1)        0.593   LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061
    SLICE_X50Y61.X       Tilo                  0.660   LTC_A/LTC_clockgenerator/ltc_frame_tick_o
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000075
    SLICE_X50Y56.G4      net (fanout=17)       0.600   LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq0000
    SLICE_X50Y56.Y       Tilo                  0.660   LTC_A/LTC_clockgenerator/period_count<1>
                                                       LTC_A/LTC_clockgenerator/period_count_mux0003<10>11
    SLICE_X49Y64.SR      net (fanout=6)        1.021   LTC_A/LTC_clockgenerator/N5
    SLICE_X49Y64.CLK     Tsrck                 0.794   LTC_A/LTC_clockgenerator/period_count<3>
                                                       LTC_A/LTC_clockgenerator/period_count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (3.285ns logic, 2.886ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/period_count_15 (FF)
  Destination:          LTC_A/LTC_clockgenerator/period_count_3 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.163ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/period_count_15 to LTC_A/LTC_clockgenerator/period_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.YQ      Tcko                  0.567   LTC_A/LTC_clockgenerator/period_count<15>
                                                       LTC_A/LTC_clockgenerator/period_count_15
    SLICE_X50Y61.G4      net (fanout=2)        0.608   LTC_A/LTC_clockgenerator/period_count<15>
    SLICE_X50Y61.Y       Tilo                  0.660   LTC_A/LTC_clockgenerator/ltc_frame_tick_o
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061
    SLICE_X50Y61.F2      net (fanout=1)        0.593   LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061
    SLICE_X50Y61.X       Tilo                  0.660   LTC_A/LTC_clockgenerator/ltc_frame_tick_o
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000075
    SLICE_X50Y56.G4      net (fanout=17)       0.600   LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq0000
    SLICE_X50Y56.Y       Tilo                  0.660   LTC_A/LTC_clockgenerator/period_count<1>
                                                       LTC_A/LTC_clockgenerator/period_count_mux0003<10>11
    SLICE_X49Y64.SR      net (fanout=6)        1.021   LTC_A/LTC_clockgenerator/N5
    SLICE_X49Y64.CLK     Tsrck                 0.794   LTC_A/LTC_clockgenerator/period_count<3>
                                                       LTC_A/LTC_clockgenerator/period_count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (3.341ns logic, 2.822ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/period_count_13 (FF)
  Destination:          LTC_A/LTC_clockgenerator/period_count_3 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.030 - 0.033)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/period_count_13 to LTC_A/LTC_clockgenerator/period_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.XQ      Tcko                  0.515   LTC_A/LTC_clockgenerator/period_count<13>
                                                       LTC_A/LTC_clockgenerator/period_count_13
    SLICE_X50Y61.G2      net (fanout=2)        0.623   LTC_A/LTC_clockgenerator/period_count<13>
    SLICE_X50Y61.Y       Tilo                  0.660   LTC_A/LTC_clockgenerator/ltc_frame_tick_o
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061
    SLICE_X50Y61.F2      net (fanout=1)        0.593   LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061
    SLICE_X50Y61.X       Tilo                  0.660   LTC_A/LTC_clockgenerator/ltc_frame_tick_o
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000075
    SLICE_X50Y56.G4      net (fanout=17)       0.600   LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq0000
    SLICE_X50Y56.Y       Tilo                  0.660   LTC_A/LTC_clockgenerator/period_count<1>
                                                       LTC_A/LTC_clockgenerator/period_count_mux0003<10>11
    SLICE_X49Y64.SR      net (fanout=6)        1.021   LTC_A/LTC_clockgenerator/N5
    SLICE_X49Y64.CLK     Tsrck                 0.794   LTC_A/LTC_clockgenerator/period_count<3>
                                                       LTC_A/LTC_clockgenerator/period_count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.126ns (3.289ns logic, 2.837ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point LTC_b_delay_9 (SLICE_X19Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genlock_register_16_1 (FF)
  Destination:          LTC_b_delay_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.003 - 0.002)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genlock_register_16_1 to LTC_b_delay_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.XQ      Tcko                  0.411   genlock_register_16_1
                                                       genlock_register_16_1
    SLICE_X19Y45.BX      net (fanout=2)        0.346   genlock_register_16_1
    SLICE_X19Y45.CLK     Tckdi       (-Th)    -0.080   LTC_b_delay<9>
                                                       LTC_b_delay_9
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.491ns logic, 0.346ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point serial_interface/SDA_delay_1 (SLICE_X1Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               serial_interface/SDA_delay_0 (FF)
  Destination:          serial_interface/SDA_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: serial_interface/SDA_delay_0 to serial_interface/SDA_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.YQ       Tcko                  0.409   serial_interface/SDA_delay<1>
                                                       serial_interface/SDA_delay_0
    SLICE_X1Y36.BX       net (fanout=4)        0.353   serial_interface/SDA_delay<0>
    SLICE_X1Y36.CLK      Tckdi       (-Th)    -0.080   serial_interface/SDA_delay<1>
                                                       serial_interface/SDA_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point LTC_a_secs_3 (SLICE_X51Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genlock_register_5_3 (FF)
  Destination:          LTC_a_secs_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.029 - 0.027)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genlock_register_5_3 to LTC_a_secs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y31.XQ      Tcko                  0.411   genlock_register_5_3
                                                       genlock_register_5_3
    SLICE_X51Y31.BX      net (fanout=2)        0.353   genlock_register_5_3
    SLICE_X51Y31.CLK     Tckdi       (-Th)    -0.080   LTC_a_secs<3>
                                                       LTC_a_secs_3
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.491ns logic, 0.353ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.711ns
  Low pulse: 3.355ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.711ns
  High pulse: 3.355ns
  High pulse limit: 0.876ns (Twph)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.711ns
  Low pulse: 3.355ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: VCXO_pll/phase_detector/clk_ref_dec_delayed<1>/CLK
  Logical resource: VCXO_pll/phase_detector/Mshreg_clk_ref_dec_delayed_0/SRL16E/WS
  Location pin: SLICE_X18Y54.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" 
TO TIMEGRP         "multi_cycle_100" TS_clk_10 / 1000;

 649943 paths analyzed, 107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  13.464ns.
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_2 (SLICE_X26Y9.F4), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99986.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_2 (FF)
  Destination:          dac_OCXO/shift_reg_2 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      12.964ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_2 to dac_OCXO/shift_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.YQ       Tcko                  0.567   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_2
    SLICE_X37Y2.F2       net (fanout=2)        0.657   OCXO_pll/phase_loop/integrator<2>
    SLICE_X37Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.F3       net (fanout=17)       0.970   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X35Y14.F1      net (fanout=34)       1.742   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X33Y14.F1      net (fanout=1)        0.879   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X33Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y9.F4       net (fanout=18)       1.748   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y9.CLK      Tfck                  0.776   dac_OCXO/shift_reg<2>
                                                       dac_OCXO/shift_reg_mux0000<2>1
                                                       dac_OCXO/shift_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.964ns (6.968ns logic, 5.996ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_7 (FF)
  Destination:          dac_OCXO/shift_reg_2 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      12.890ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_7 to dac_OCXO/shift_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y3.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<7>
                                                       OCXO_pll/phase_loop/integrator_7
    SLICE_X37Y2.G1       net (fanout=2)        0.775   OCXO_pll/phase_loop/integrator<7>
    SLICE_X37Y2.COUT     Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.F3       net (fanout=17)       0.970   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X35Y14.F1      net (fanout=34)       1.742   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X33Y14.F1      net (fanout=1)        0.879   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X33Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y9.F4       net (fanout=18)       1.748   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y9.CLK      Tfck                  0.776   dac_OCXO/shift_reg<2>
                                                       dac_OCXO/shift_reg_mux0000<2>1
                                                       dac_OCXO/shift_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.890ns (6.776ns logic, 6.114ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_2 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      12.845ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X37Y2.F4       net (fanout=2)        0.590   OCXO_pll/phase_loop/integrator<3>
    SLICE_X37Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.F3       net (fanout=17)       0.970   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X35Y14.F1      net (fanout=34)       1.742   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X33Y14.F1      net (fanout=1)        0.879   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X33Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y9.F4       net (fanout=18)       1.748   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y9.CLK      Tfck                  0.776   dac_OCXO/shift_reg<2>
                                                       dac_OCXO/shift_reg_mux0000<2>1
                                                       dac_OCXO/shift_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.845ns (6.916ns logic, 5.929ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_1 (SLICE_X27Y11.F3), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99986.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_2 (FF)
  Destination:          dac_OCXO/shift_reg_1 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      12.629ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_2 to dac_OCXO/shift_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.YQ       Tcko                  0.567   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_2
    SLICE_X37Y2.F2       net (fanout=2)        0.657   OCXO_pll/phase_loop/integrator<2>
    SLICE_X37Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.F3       net (fanout=17)       0.970   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X35Y14.F1      net (fanout=34)       1.742   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X33Y14.F1      net (fanout=1)        0.879   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X33Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X27Y11.F3      net (fanout=18)       1.461   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X27Y11.CLK     Tfck                  0.728   dac_OCXO/shift_reg<1>
                                                       dac_OCXO/shift_reg_mux0000<1>1
                                                       dac_OCXO/shift_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.629ns (6.920ns logic, 5.709ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_7 (FF)
  Destination:          dac_OCXO/shift_reg_1 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      12.555ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_7 to dac_OCXO/shift_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y3.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<7>
                                                       OCXO_pll/phase_loop/integrator_7
    SLICE_X37Y2.G1       net (fanout=2)        0.775   OCXO_pll/phase_loop/integrator<7>
    SLICE_X37Y2.COUT     Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.F3       net (fanout=17)       0.970   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X35Y14.F1      net (fanout=34)       1.742   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X33Y14.F1      net (fanout=1)        0.879   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X33Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X27Y11.F3      net (fanout=18)       1.461   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X27Y11.CLK     Tfck                  0.728   dac_OCXO/shift_reg<1>
                                                       dac_OCXO/shift_reg_mux0000<1>1
                                                       dac_OCXO/shift_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.555ns (6.728ns logic, 5.827ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_1 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      12.510ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X37Y2.F4       net (fanout=2)        0.590   OCXO_pll/phase_loop/integrator<3>
    SLICE_X37Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.F3       net (fanout=17)       0.970   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X35Y14.F1      net (fanout=34)       1.742   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X33Y14.F1      net (fanout=1)        0.879   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X33Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X27Y11.F3      net (fanout=18)       1.461   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X27Y11.CLK     Tfck                  0.728   dac_OCXO/shift_reg<1>
                                                       dac_OCXO/shift_reg_mux0000<1>1
                                                       dac_OCXO/shift_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.510ns (6.868ns logic, 5.642ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_12 (SLICE_X29Y11.F3), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99986.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_2 (FF)
  Destination:          dac_OCXO/shift_reg_12 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      12.623ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_2 to dac_OCXO/shift_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.YQ       Tcko                  0.567   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_2
    SLICE_X37Y2.F2       net (fanout=2)        0.657   OCXO_pll/phase_loop/integrator<2>
    SLICE_X37Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.F3       net (fanout=17)       0.970   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X35Y14.F1      net (fanout=34)       1.742   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X33Y14.F1      net (fanout=1)        0.879   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X33Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.F3      net (fanout=18)       1.455   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.CLK     Tfck                  0.728   dac_OCXO/shift_reg<12>
                                                       dac_OCXO/shift_reg_mux0000<12>1
                                                       dac_OCXO/shift_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     12.623ns (6.920ns logic, 5.703ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_7 (FF)
  Destination:          dac_OCXO/shift_reg_12 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      12.549ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_7 to dac_OCXO/shift_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y3.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<7>
                                                       OCXO_pll/phase_loop/integrator_7
    SLICE_X37Y2.G1       net (fanout=2)        0.775   OCXO_pll/phase_loop/integrator<7>
    SLICE_X37Y2.COUT     Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.F3       net (fanout=17)       0.970   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X35Y14.F1      net (fanout=34)       1.742   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X33Y14.F1      net (fanout=1)        0.879   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X33Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.F3      net (fanout=18)       1.455   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.CLK     Tfck                  0.728   dac_OCXO/shift_reg<12>
                                                       dac_OCXO/shift_reg_mux0000<12>1
                                                       dac_OCXO/shift_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     12.549ns (6.728ns logic, 5.821ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_12 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      12.504ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X37Y2.F4       net (fanout=2)        0.590   OCXO_pll/phase_loop/integrator<3>
    SLICE_X37Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X37Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X37Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X37Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X37Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X37Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X37Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.F3       net (fanout=17)       0.970   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X34Y2.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X35Y14.F1      net (fanout=34)       1.742   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X35Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X35Y16.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X33Y14.F1      net (fanout=1)        0.879   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X33Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.F3      net (fanout=18)       1.455   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.CLK     Tfck                  0.728   dac_OCXO/shift_reg<12>
                                                       dac_OCXO/shift_reg_mux0000<12>1
                                                       dac_OCXO/shift_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     12.504ns (6.868ns logic, 5.636ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" TO TIMEGRP
        "multi_cycle_100" TS_clk_10 / 1000;
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_23 (SLICE_X14Y6.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_22 (FF)
  Destination:          dac_OCXO/shift_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_22 to dac_OCXO/shift_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.YQ       Tcko                  0.454   dac_OCXO/shift_reg<23>
                                                       dac_OCXO/shift_reg_22
    SLICE_X14Y6.F4       net (fanout=1)        0.253   dac_OCXO/shift_reg<22>
    SLICE_X14Y6.CLK      Tckf        (-Th)    -0.487   dac_OCXO/shift_reg<23>
                                                       dac_OCXO/shift_reg_mux0000<23>1
                                                       dac_OCXO/shift_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.941ns logic, 0.253ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_21 (SLICE_X15Y6.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_20 (FF)
  Destination:          dac_OCXO/shift_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_20 to dac_OCXO/shift_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.YQ       Tcko                  0.409   dac_OCXO/shift_reg<21>
                                                       dac_OCXO/shift_reg_20
    SLICE_X15Y6.F2       net (fanout=1)        0.321   dac_OCXO/shift_reg<20>
    SLICE_X15Y6.CLK      Tckf        (-Th)    -0.448   dac_OCXO/shift_reg<21>
                                                       dac_OCXO/shift_reg_mux0000<21>1
                                                       dac_OCXO/shift_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.857ns logic, 0.321ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_22 (SLICE_X14Y6.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_21 (FF)
  Destination:          dac_OCXO/shift_reg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_21 to dac_OCXO/shift_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.XQ       Tcko                  0.411   dac_OCXO/shift_reg<21>
                                                       dac_OCXO/shift_reg_21
    SLICE_X14Y6.G1       net (fanout=1)        0.320   dac_OCXO/shift_reg<21>
    SLICE_X14Y6.CLK      Tckg        (-Th)    -0.487   dac_OCXO/shift_reg<23>
                                                       dac_OCXO/shift_reg_mux0000<22>1
                                                       dac_OCXO/shift_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.898ns logic, 0.320ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" 
TO TIMEGRP         "multi_cycle_LTC" TS_clk_148 / 15;

 1520 paths analyzed, 274 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.806ns.
--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_biphase_generator/biphase_code (SLICE_X47Y60.CE), 85 paths
--------------------------------------------------------------------------------
Slack (setup paths):    90.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.306ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_5 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y65.YQ      Tcko                  0.511   LTC_B/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X38Y57.G1      net (fanout=20)       1.940   LTC_B/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X38Y57.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X36Y55.BX      net (fanout=6)        0.642   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X36Y55.F5      Tbxf5                 0.595   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X36Y54.FXINB   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X36Y54.FX      Tinbfx                0.315   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X36Y55.FXINA   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X36Y55.Y       Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X39Y62.G3      net (fanout=1)        0.759   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X39Y62.Y       Tilo                  0.612   LTC_B/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X41Y62.G1      net (fanout=1)        0.445   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X41Y62.Y       Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X41Y62.F3      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X41Y62.X       Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X47Y60.CE      net (fanout=1)        0.746   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X47Y60.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.306ns (4.754ns logic, 4.552ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    90.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.306ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_5 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y65.YQ      Tcko                  0.511   LTC_B/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X38Y57.G1      net (fanout=20)       1.940   LTC_B/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X38Y57.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X36Y54.BX      net (fanout=6)        0.642   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X36Y54.F5      Tbxf5                 0.595   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0
    SLICE_X36Y54.FXINA   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
    SLICE_X36Y54.FX      Tinafx                0.315   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X36Y55.FXINA   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X36Y55.Y       Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X39Y62.G3      net (fanout=1)        0.759   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X39Y62.Y       Tilo                  0.612   LTC_B/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X41Y62.G1      net (fanout=1)        0.445   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X41Y62.Y       Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X41Y62.F3      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X41Y62.X       Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X47Y60.CE      net (fanout=1)        0.746   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X47Y60.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.306ns (4.754ns logic, 4.552ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.127ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_5 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y65.YQ      Tcko                  0.511   LTC_B/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X38Y57.G1      net (fanout=20)       1.940   LTC_B/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X38Y57.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X37Y54.BX      net (fanout=6)        0.462   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X37Y54.F5      Tbxf5                 0.510   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0
    SLICE_X37Y54.FXINA   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
    SLICE_X37Y54.FX      Tinafx                0.401   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X36Y55.FXINB   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X36Y55.Y       Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X39Y62.G3      net (fanout=1)        0.759   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X39Y62.Y       Tilo                  0.612   LTC_B/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X41Y62.G1      net (fanout=1)        0.445   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X41Y62.Y       Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X41Y62.F3      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X41Y62.X       Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X47Y60.CE      net (fanout=1)        0.746   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X47Y60.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.127ns (4.755ns logic, 4.372ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_frame_count/hour_tens_0 (SLICE_X32Y49.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup paths):    91.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_1 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_0 (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.378ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.040 - 0.060)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_1 to LTC_B/LTC_frame_count/hour_tens_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.XQ      Tcko                  0.515   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_1
    SLICE_X32Y53.G1      net (fanout=4)        1.213   LTC_B/LTC_frame_count/sec_tens<1>
    SLICE_X32Y53.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X32Y51.F2      net (fanout=4)        0.383   LTC_B/LTC_frame_count/N49
    SLICE_X32Y51.X       Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X33Y53.G4      net (fanout=1)        0.272   N127
    SLICE_X33Y53.Y       Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X33Y53.F4      net (fanout=3)        0.057   LTC_B/LTC_frame_count/N9
    SLICE_X33Y53.X       Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X34Y48.G4      net (fanout=4)        0.581   LTC_B/LTC_frame_count/N111
    SLICE_X34Y48.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X34Y48.F4      net (fanout=1)        0.020   N366
    SLICE_X34Y48.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X32Y49.CE      net (fanout=2)        0.990   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X32Y49.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<0>
                                                       LTC_B/LTC_frame_count/hour_tens_0
    -------------------------------------------------  ---------------------------
    Total                                      8.378ns (4.862ns logic, 3.516ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    92.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_units_2 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_0 (FF)
  Requirement:          100.671ns
  Data Path Delay:      7.995ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.040 - 0.061)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_units_2 to LTC_B/LTC_frame_count/hour_tens_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.XQ      Tcko                  0.515   LTC_B/LTC_frame_count/sec_units<2>
                                                       LTC_B/LTC_frame_count/sec_units_2
    SLICE_X32Y51.G4      net (fanout=4)        1.133   LTC_B/LTC_frame_count/sec_units<2>
    SLICE_X32Y51.Y       Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>211
    SLICE_X32Y51.F3      net (fanout=6)        0.080   LTC_B/LTC_frame_count/N12
    SLICE_X32Y51.X       Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X33Y53.G4      net (fanout=1)        0.272   N127
    SLICE_X33Y53.Y       Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X33Y53.F4      net (fanout=3)        0.057   LTC_B/LTC_frame_count/N9
    SLICE_X33Y53.X       Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X34Y48.G4      net (fanout=4)        0.581   LTC_B/LTC_frame_count/N111
    SLICE_X34Y48.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X34Y48.F4      net (fanout=1)        0.020   N366
    SLICE_X34Y48.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X32Y49.CE      net (fanout=2)        0.990   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X32Y49.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<0>
                                                       LTC_B/LTC_frame_count/hour_tens_0
    -------------------------------------------------  ---------------------------
    Total                                      7.995ns (4.862ns logic, 3.133ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    92.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_0 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_0 (FF)
  Requirement:          100.671ns
  Data Path Delay:      7.857ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.040 - 0.060)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_0 to LTC_B/LTC_frame_count/hour_tens_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.YQ      Tcko                  0.567   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_0
    SLICE_X32Y53.G3      net (fanout=5)        0.640   LTC_B/LTC_frame_count/sec_tens<0>
    SLICE_X32Y53.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X32Y51.F2      net (fanout=4)        0.383   LTC_B/LTC_frame_count/N49
    SLICE_X32Y51.X       Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X33Y53.G4      net (fanout=1)        0.272   N127
    SLICE_X33Y53.Y       Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X33Y53.F4      net (fanout=3)        0.057   LTC_B/LTC_frame_count/N9
    SLICE_X33Y53.X       Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X34Y48.G4      net (fanout=4)        0.581   LTC_B/LTC_frame_count/N111
    SLICE_X34Y48.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X34Y48.F4      net (fanout=1)        0.020   N366
    SLICE_X34Y48.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X32Y49.CE      net (fanout=2)        0.990   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X32Y49.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<0>
                                                       LTC_B/LTC_frame_count/hour_tens_0
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (4.914ns logic, 2.943ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_biphase_generator/biphase_code (SLICE_X50Y53.CE), 85 paths
--------------------------------------------------------------------------------
Slack (setup paths):    91.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.221ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_5 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcko                  0.511   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X50Y55.G1      net (fanout=20)       1.359   LTC_A/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X50Y55.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X50Y51.BX      net (fanout=6)        0.599   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X50Y51.F5      Tbxf5                 0.595   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X50Y50.FXINB   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X50Y50.FX      Tinbfx                0.315   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y51.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y51.Y       Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y58.G4      net (fanout=1)        0.735   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y58.Y       Tilo                  0.612   LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y59.G2      net (fanout=1)        0.096   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y59.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y59.F3      net (fanout=1)        0.020   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y59.X       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y53.CE      net (fanout=1)        0.562   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y53.CLK     Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      8.221ns (4.850ns logic, 3.371ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.221ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_5 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcko                  0.511   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X50Y55.G1      net (fanout=20)       1.359   LTC_A/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X50Y55.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X50Y50.BX      net (fanout=6)        0.599   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X50Y50.F5      Tbxf5                 0.595   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0
    SLICE_X50Y50.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
    SLICE_X50Y50.FX      Tinafx                0.315   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y51.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y51.Y       Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y58.G4      net (fanout=1)        0.735   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y58.Y       Tilo                  0.612   LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y59.G2      net (fanout=1)        0.096   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y59.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y59.F3      net (fanout=1)        0.020   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y59.X       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y53.CE      net (fanout=1)        0.562   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y53.CLK     Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      8.221ns (4.850ns logic, 3.371ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    92.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.062ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_5 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcko                  0.511   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X50Y51.G1      net (fanout=20)       2.158   LTC_A/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X50Y51.F5      Tif5                  0.896   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_18
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X50Y50.FXINB   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X50Y50.FX      Tinbfx                0.315   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y51.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y51.Y       Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y58.G4      net (fanout=1)        0.735   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y58.Y       Tilo                  0.612   LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y59.G2      net (fanout=1)        0.096   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y59.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y59.F3      net (fanout=1)        0.020   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y59.X       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y53.CE      net (fanout=1)        0.562   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y53.CLK     Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      8.062ns (4.491ns logic, 3.571ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" TO TIMEGRP
        "multi_cycle_LTC" TS_clk_148 / 15;
--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_5 (SLICE_X49Y61.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_5 to LTC_A/LTC_clockgenerator/ltc_bitcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcko                  0.409   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X49Y61.G4      net (fanout=20)       0.288   LTC_A/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X49Y61.CLK     Tckg        (-Th)    -0.815   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<5>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<5>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (1.224ns logic, 0.288ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_6 (SLICE_X49Y62.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_6 to LTC_A/LTC_clockgenerator/ltc_bitcount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y62.XQ      Tcko                  0.411   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    SLICE_X49Y62.F4      net (fanout=8)        0.296   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
    SLICE_X49Y62.CLK     Tckf        (-Th)    -0.696   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<6>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (1.107ns logic, 0.296ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_7 (SLICE_X49Y62.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_6 to LTC_A/LTC_clockgenerator/ltc_bitcount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y62.XQ      Tcko                  0.411   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    SLICE_X49Y62.F4      net (fanout=8)        0.296   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
    SLICE_X49Y62.CLK     Tckf        (-Th)    -1.100   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<6>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_cy<6>
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<7>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_7
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (1.511ns logic, 0.296ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP 
"PLL_clock_gen_CLKFX_BUF"         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;

 1819 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.097ns.
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_9 (SLICE_X33Y16.F3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/shift_reg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.597ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/shift_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y6.XQ       Tcko                  0.514   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X33Y17.F4      net (fanout=49)       3.923   OCXO_pll/phase_detect/update_tick
    SLICE_X33Y17.X       Tilo                  0.612   N199
                                                       OCXO_pll/phase_loop/dac_word_o<9>1_SW0
    SLICE_X33Y16.G1      net (fanout=2)        0.188   N199
    SLICE_X33Y16.Y       Tilo                  0.612   dac_OCXO/shift_reg<9>
                                                       OCXO_pll/phase_loop/dac_word_o<10>11_SW3
    SLICE_X33Y16.F3      net (fanout=1)        0.020   OCXO_pll/phase_loop/dac_word_o<10>11_SW3/O
    SLICE_X33Y16.CLK     Tfck                  0.728   dac_OCXO/shift_reg<9>
                                                       dac_OCXO/shift_reg_mux0000<9>1
                                                       dac_OCXO/shift_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      6.597ns (2.466ns logic, 4.131ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/shift_reg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/shift_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y6.XQ       Tcko                  0.514   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X33Y16.G3      net (fanout=49)       3.697   OCXO_pll/phase_detect/update_tick
    SLICE_X33Y16.Y       Tilo                  0.612   dac_OCXO/shift_reg<9>
                                                       OCXO_pll/phase_loop/dac_word_o<10>11_SW3
    SLICE_X33Y16.F3      net (fanout=1)        0.020   OCXO_pll/phase_loop/dac_word_o<10>11_SW3/O
    SLICE_X33Y16.CLK     Tfck                  0.728   dac_OCXO/shift_reg<9>
                                                       dac_OCXO/shift_reg_mux0000<9>1
                                                       dac_OCXO/shift_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.854ns logic, 3.717ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_19 (SLICE_X50Y8.BY), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_20 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.575ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_20 to OCXO_pll/phase_detect/phase_counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y10.XQ      Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_20
    SLICE_X47Y5.F2       net (fanout=3)        1.149   OCXO_pll/phase_detect/phase_counter<20>
    SLICE_X47Y5.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X47Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X47Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X47Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X47Y7.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X47Y4.F1       net (fanout=4)        0.475   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X47Y4.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X50Y8.BY       net (fanout=11)       1.387   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X50Y8.CLK      Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<19>
                                                       OCXO_pll/phase_detect/phase_counter_19
    -------------------------------------------------  ---------------------------
    Total                                      6.575ns (3.564ns logic, 3.011ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_22 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.557ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_22 to OCXO_pll/phase_detect/phase_counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y11.XQ      Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    SLICE_X47Y5.G1       net (fanout=3)        1.271   OCXO_pll/phase_detect/phase_counter<22>
    SLICE_X47Y5.COUT     Topcyg                0.871   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X47Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X47Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X47Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X47Y7.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X47Y4.F1       net (fanout=4)        0.475   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X47Y4.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X50Y8.BY       net (fanout=11)       1.387   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X50Y8.CLK      Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<19>
                                                       OCXO_pll/phase_detect/phase_counter_19
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (3.424ns logic, 3.133ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_21 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.311ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_21 to OCXO_pll/phase_detect/phase_counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y10.YQ      Tcko                  0.511   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_21
    SLICE_X47Y5.F4       net (fanout=3)        0.888   OCXO_pll/phase_detect/phase_counter<21>
    SLICE_X47Y5.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X47Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X47Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X47Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X47Y7.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X47Y4.F1       net (fanout=4)        0.475   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X47Y4.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X50Y8.BY       net (fanout=11)       1.387   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X50Y8.CLK      Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<19>
                                                       OCXO_pll/phase_detect/phase_counter_19
    -------------------------------------------------  ---------------------------
    Total                                      6.311ns (3.561ns logic, 2.750ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_2 (SLICE_X26Y9.F2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/shift_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.511ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/shift_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y6.XQ       Tcko                  0.514   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X29Y10.F1      net (fanout=49)       2.934   OCXO_pll/phase_detect/update_tick
    SLICE_X29Y10.X       Tilo                  0.612   N284
                                                       OCXO_pll/phase_loop/dac_word_o<2>_SW1_SW1
    SLICE_X26Y9.G2       net (fanout=2)        0.667   N284
    SLICE_X26Y9.Y        Tilo                  0.660   dac_OCXO/shift_reg<2>
                                                       OCXO_pll/phase_loop/dac_word_o<0>11_SW11
    SLICE_X26Y9.F2       net (fanout=1)        0.348   OCXO_pll/phase_loop/dac_word_o<0>11_SW11/O
    SLICE_X26Y9.CLK      Tfck                  0.776   dac_OCXO/shift_reg<2>
                                                       dac_OCXO/shift_reg_mux0000<2>1
                                                       dac_OCXO/shift_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.511ns (2.562ns logic, 3.949ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/shift_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/shift_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y6.XQ       Tcko                  0.514   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X26Y8.F1       net (fanout=49)       2.542   OCXO_pll/phase_detect/update_tick
    SLICE_X26Y8.X        Tilo                  0.660   N283
                                                       OCXO_pll/phase_loop/dac_word_o<2>_SW1_SW0
    SLICE_X26Y9.G1       net (fanout=1)        0.107   N283
    SLICE_X26Y9.Y        Tilo                  0.660   dac_OCXO/shift_reg<2>
                                                       OCXO_pll/phase_loop/dac_word_o<0>11_SW11
    SLICE_X26Y9.F2       net (fanout=1)        0.348   OCXO_pll/phase_loop/dac_word_o<0>11_SW11/O
    SLICE_X26Y9.CLK      Tfck                  0.776   dac_OCXO/shift_reg<2>
                                                       dac_OCXO/shift_reg_mux0000<2>1
                                                       dac_OCXO/shift_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (2.610ns logic, 2.997ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point pps_edge_1 (SLICE_X51Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_edge_0 (FF)
  Destination:          pps_edge_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_edge_0 to pps_edge_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y19.YQ      Tcko                  0.409   pps_edge<1>
                                                       pps_edge_0
    SLICE_X51Y19.BX      net (fanout=2)        0.359   pps_edge<0>
    SLICE_X51Y19.CLK     Tckdi       (-Th)    -0.080   pps_edge<1>
                                                       pps_edge_1
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.489ns logic, 0.359ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point VCXO_pll/ref_clk_edge_1 (SLICE_X27Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/ref_clk_edge_0 (FF)
  Destination:          VCXO_pll/ref_clk_edge_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/ref_clk_edge_0 to VCXO_pll/ref_clk_edge_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.YQ      Tcko                  0.409   VCXO_pll/ref_clk_edge<1>
                                                       VCXO_pll/ref_clk_edge_0
    SLICE_X27Y47.BX      net (fanout=3)        0.378   VCXO_pll/ref_clk_edge<0>
    SLICE_X27Y47.CLK     Tckdi       (-Th)    -0.080   VCXO_pll/ref_clk_edge<1>
                                                       VCXO_pll/ref_clk_edge_1
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.489ns logic, 0.378ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_diff_21 (SLICE_X51Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OCXO_pll/phase_detect/phase_counter_20 (FF)
  Destination:          OCXO_pll/phase_detect/phase_diff_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.026 - 0.024)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OCXO_pll/phase_detect/phase_counter_20 to OCXO_pll/phase_detect/phase_diff_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y10.XQ      Tcko                  0.411   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_20
    SLICE_X51Y10.BY      net (fanout=3)        0.372   OCXO_pll/phase_detect/phase_counter<20>
    SLICE_X51Y10.CLK     Tckdi       (-Th)    -0.117   OCXO_pll/phase_detect/phase_diff<22>
                                                       OCXO_pll/phase_detect/phase_diff_21
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.528ns logic, 0.372ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: OCXO_pll/phase_detect/phase_diff<2>/CLK
  Logical resource: OCXO_pll/phase_detect/phase_diff_2/CK
  Location pin: SLICE_X40Y5.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: OCXO_pll/phase_detect/phase_diff<2>/CLK
  Logical resource: OCXO_pll/phase_detect/phase_diff_2/CK
  Location pin: SLICE_X40Y5.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: OCXO_pll/phase_detect/phase_diff<2>/CLK
  Logical resource: OCXO_pll/phase_detect/phase_diff_1/CK
  Location pin: SLICE_X40Y5.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_10
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_10                      |    100.000ns|     20.000ns|     70.970ns|            0|            0|          324|       651762|
| TS_multi_cycle_100            | 100000.000ns|     13.464ns|          N/A|            0|            0|       649943|            0|
| TS_PLL_clock_gen_CLKFX_BUF    |     10.000ns|      7.097ns|          N/A|            0|            0|         1819|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_148
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_148                     |      6.711ns|      6.694ns|      0.654ns|            0|            0|        18960|         1520|
| TS_multi_cycle_LTC            |    100.671ns|      9.806ns|          N/A|            0|            0|         1520|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_10_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_10_i       |   13.464|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    9.806|         |         |         |
clk_148_p      |    9.806|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    9.806|         |         |         |
clk_148_p      |    9.806|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 672566 paths, 0 nets, and 5510 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:  13.464ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 08 14:33:26 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 103 MB



