Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1995affe731d4385a79f1f7a3468775d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSource [C:/Users/Zonghui Wang/Desktop/risc v/code/Exp1/code/core/RV32core.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Addr [C:/Users/Zonghui Wang/Desktop/risc v/code/Exp1/code/core/RV32core.v:182]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port DatatoReg [C:/Users/Zonghui Wang/Desktop/risc v/code/Exp1/code/core/RV32core.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
