FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VTT\G";
2"ECL_IN\I";
3"VBB_TRANS\G";
4"UN$1$10E116$I33$Y";
5"NIM_OUT\I";
6"UN$1$MPSH81$I4$C";
7"VEE\G";
%"RSMD0805"
"1","(-1075,2700)","1","resistors","I16";
;
$LOCATION"R244"
CDS_LOCATION"R244"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"2;
%"RSMD0805"
"1","(0,2700)","1","resistors","I27";
;
$LOCATION"R245"
CDS_LOCATION"R245"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"4;
%"10E116"
"1","(-900,3175)","0","ecl","I33";
SECTION"1";
$LOCATION"U38"
CDS_LOCATION"U38"
$SEC"5"
CDS_SEC"5"
PACK_TYPE"PLCC"
ABBREV"10E116"
TITLE"10E116"
CDS_LIB"ecl";
"A <SIZE-1..0>"
$PN"3"2;
"B <SIZE-1..0>* \B"
$PN"4"3;
"REF"
$PN"2"3;
"Y <SIZE-1..0>"
$PN"8"4;
"Y <SIZE-1..0>* \B"
$PN"9"0;
%"MPSH81"
"1","(350,3000)","0","transistors","I4";
;
$LOCATION"U137"
CDS_LOCATION"U137"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"transistors";
"C"
$PN"3"6;
"B"
$PN"1"4;
"E"
$PN"2"5;
%"RSMD0805"
"1","(350,2650)","1","resistors","I6";
;
$LOCATION"R246"
CDS_LOCATION"R246"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"7;
"B<0>"
$PN"2"6;
END.
