

================================================================
== Vitis HLS Report for 'AES_Full_Pipeline_L_rounds2'
================================================================
* Date:           Thu Apr 17 13:41:52 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_InvShiftRows_fu_94    |InvShiftRows   |        8|        8|  80.000 ns|  80.000 ns|    9|    9|      yes|
        |grp_InvSubBytes_fu_100    |InvSubBytes    |       17|       17|   0.170 us|   0.170 us|   18|   18|      yes|
        |grp_AddRoundKey_fu_108    |AddRoundKey    |       16|       16|   0.160 us|   0.160 us|   17|   17|      yes|
        |grp_InvMixColumns_fu_117  |InvMixColumns  |       17|       17|   0.170 us|   0.170 us|   18|   18|      yes|
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_rounds  |        ?|        ?|        63|         62|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     81|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|    -|     670|   2473|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    523|    -|
|Register         |        -|    -|      91|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    0|     761|   3077|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+----+-----+------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------+---------------+---------+----+-----+------+-----+
    |grp_AddRoundKey_fu_108    |AddRoundKey    |        0|   0|  169|   759|    0|
    |grp_InvMixColumns_fu_117  |InvMixColumns  |        4|   0|  330|  1059|    0|
    |grp_InvShiftRows_fu_94    |InvShiftRows   |        0|   0|   41|   227|    0|
    |grp_InvSubBytes_fu_100    |InvSubBytes    |        1|   0|  130|   428|    0|
    +--------------------------+---------------+---------+----+-----+------+-----+
    |Total                     |               |        5|   0|  670|  2473|    0|
    +--------------------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |grp_AddRoundKey_fu_108_roundKey          |         +|   0|  0|  15|           8|           6|
    |i_2_fu_145_p2                            |         +|   0|  0|  23|          16|           1|
    |sub_ln226_fu_159_p2                      |         -|   0|  0|  13|           4|           4|
    |ap_predicate_op133_call_state46_state45  |       and|   0|  0|   2|           1|           1|
    |icmp_ln222_fu_139_p2                     |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln227_fu_165_p2                     |      icmp|   0|  0|  13|          17|          17|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|  81|          63|          47|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  269|         63|    1|         63|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |    9|          2|   16|         32|
    |i_fu_72                      |    9|          2|   16|         32|
    |state_1_address0             |   25|          5|    4|         20|
    |state_1_address1             |   25|          5|    4|         20|
    |state_1_ce0                  |   25|          5|    1|          5|
    |state_1_ce1                  |   25|          5|    1|          5|
    |state_1_d0                   |   25|          5|    8|         40|
    |state_1_d1                   |   25|          5|    8|         40|
    |state_1_we0                  |   25|          5|    1|          5|
    |state_1_we1                  |   25|          5|    1|          5|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  523|        115|   65|        275|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  62|   0|   62|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |grp_AddRoundKey_fu_108_ap_start_reg    |   1|   0|    1|          0|
    |grp_InvMixColumns_fu_117_ap_start_reg  |   1|   0|    1|          0|
    |grp_InvShiftRows_fu_94_ap_start_reg    |   1|   0|    1|          0|
    |grp_InvSubBytes_fu_100_ap_start_reg    |   1|   0|    1|          0|
    |i_fu_72                                |  16|   0|   16|          0|
    |icmp_ln222_reg_197                     |   1|   0|    1|          0|
    |icmp_ln227_reg_206                     |   1|   0|    1|          0|
    |sub_ln226_reg_201                      |   4|   0|    4|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  91|   0|   91|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds2|  return value|
|Nr                    |   in|   16|     ap_none|                           Nr|        scalar|
|state_1_address0      |  out|    4|   ap_memory|                      state_1|         array|
|state_1_ce0           |  out|    1|   ap_memory|                      state_1|         array|
|state_1_we0           |  out|    1|   ap_memory|                      state_1|         array|
|state_1_d0            |  out|    8|   ap_memory|                      state_1|         array|
|state_1_q0            |   in|    8|   ap_memory|                      state_1|         array|
|state_1_address1      |  out|    4|   ap_memory|                      state_1|         array|
|state_1_ce1           |  out|    1|   ap_memory|                      state_1|         array|
|state_1_we1           |  out|    1|   ap_memory|                      state_1|         array|
|state_1_d1            |  out|    8|   ap_memory|                      state_1|         array|
|state_1_q1            |   in|    8|   ap_memory|                      state_1|         array|
|trunc_ln              |   in|    4|     ap_none|                     trunc_ln|        scalar|
|expandedKey_address0  |  out|    8|   ap_memory|                  expandedKey|         array|
|expandedKey_ce0       |  out|    1|   ap_memory|                  expandedKey|         array|
|expandedKey_q0        |   in|    8|   ap_memory|                  expandedKey|         array|
|sub19_i               |   in|   17|     ap_none|                      sub19_i|        scalar|
+----------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 62, depth = 63


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 1
  Pipeline-0 : II = 62, D = 63, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 66 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %expandedKey, i64 666, i64 207, i64 1"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %expandedKey, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sub19_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %sub19_i"   --->   Operation 69 'read' 'sub19_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln"   --->   Operation 70 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%Nr_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Nr"   --->   Operation 71 'read' 'Nr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 74 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.42ns)   --->   "%icmp_ln222 = icmp_eq  i16 %i_1, i16 %Nr_read" [source/AESfunctions.cpp:222->source/AESfunctions.cpp:257]   --->   Operation 76 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.07ns)   --->   "%i_2 = add i16 %i_1, i16 1" [source/AESfunctions.cpp:222->source/AESfunctions.cpp:257]   --->   Operation 77 'add' 'i_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %.split3.i16, void %._crit_edge.loopexit.i20.preheader.exitStub" [source/AESfunctions.cpp:222->source/AESfunctions.cpp:257]   --->   Operation 78 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i16 %i_1" [source/AESfunctions.cpp:222->source/AESfunctions.cpp:257]   --->   Operation 79 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i16 %i_1" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 80 'trunc' 'trunc_ln226' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.73ns)   --->   "%sub_ln226 = sub i4 %trunc_ln_read, i4 %trunc_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 81 'sub' 'sub_ln226' <Predicate = (!icmp_ln222)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (2.43ns)   --->   "%icmp_ln227 = icmp_eq  i17 %zext_ln222, i17 %sub19_i_read" [source/AESfunctions.cpp:227->source/AESfunctions.cpp:257]   --->   Operation 82 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln222)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void, void %.split3._crit_edge.i17" [source/AESfunctions.cpp:227->source/AESfunctions.cpp:257]   --->   Operation 83 'br' 'br_ln227' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln222 = store i16 %i_2, i16 %i" [source/AESfunctions.cpp:222->source/AESfunctions.cpp:257]   --->   Operation 84 'store' 'store_ln222' <Predicate = (!icmp_ln222)> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 86 [9/9] (0.00ns)   --->   "%call_ln224 = call void @InvShiftRows, i8 %state_1" [source/AESfunctions.cpp:224->source/AESfunctions.cpp:257]   --->   Operation 86 'call' 'call_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 87 [8/9] (4.64ns)   --->   "%call_ln224 = call void @InvShiftRows, i8 %state_1" [source/AESfunctions.cpp:224->source/AESfunctions.cpp:257]   --->   Operation 87 'call' 'call_ln224' <Predicate = (!icmp_ln222)> <Delay = 4.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 88 [7/9] (4.64ns)   --->   "%call_ln224 = call void @InvShiftRows, i8 %state_1" [source/AESfunctions.cpp:224->source/AESfunctions.cpp:257]   --->   Operation 88 'call' 'call_ln224' <Predicate = (!icmp_ln222)> <Delay = 4.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 89 [6/9] (4.64ns)   --->   "%call_ln224 = call void @InvShiftRows, i8 %state_1" [source/AESfunctions.cpp:224->source/AESfunctions.cpp:257]   --->   Operation 89 'call' 'call_ln224' <Predicate = (!icmp_ln222)> <Delay = 4.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 90 [5/9] (4.64ns)   --->   "%call_ln224 = call void @InvShiftRows, i8 %state_1" [source/AESfunctions.cpp:224->source/AESfunctions.cpp:257]   --->   Operation 90 'call' 'call_ln224' <Predicate = (!icmp_ln222)> <Delay = 4.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 91 [4/9] (4.64ns)   --->   "%call_ln224 = call void @InvShiftRows, i8 %state_1" [source/AESfunctions.cpp:224->source/AESfunctions.cpp:257]   --->   Operation 91 'call' 'call_ln224' <Predicate = (!icmp_ln222)> <Delay = 4.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 92 [3/9] (4.64ns)   --->   "%call_ln224 = call void @InvShiftRows, i8 %state_1" [source/AESfunctions.cpp:224->source/AESfunctions.cpp:257]   --->   Operation 92 'call' 'call_ln224' <Predicate = (!icmp_ln222)> <Delay = 4.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 93 [2/9] (4.64ns)   --->   "%call_ln224 = call void @InvShiftRows, i8 %state_1" [source/AESfunctions.cpp:224->source/AESfunctions.cpp:257]   --->   Operation 93 'call' 'call_ln224' <Predicate = (!icmp_ln222)> <Delay = 4.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 94 [1/9] (0.00ns)   --->   "%call_ln224 = call void @InvShiftRows, i8 %state_1" [source/AESfunctions.cpp:224->source/AESfunctions.cpp:257]   --->   Operation 94 'call' 'call_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 95 [18/18] (0.00ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 95 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.57>
ST_12 : Operation 96 [17/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 96 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.57>
ST_13 : Operation 97 [16/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 97 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 98 [15/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 98 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.57>
ST_15 : Operation 99 [14/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 99 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.57>
ST_16 : Operation 100 [13/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 100 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.57>
ST_17 : Operation 101 [12/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 101 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.57>
ST_18 : Operation 102 [11/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 102 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.57>
ST_19 : Operation 103 [10/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 103 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.57>
ST_20 : Operation 104 [9/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 104 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.57>
ST_21 : Operation 105 [8/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 105 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 106 [7/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 106 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.57>
ST_23 : Operation 107 [6/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 107 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.57>
ST_24 : Operation 108 [5/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 108 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 5.57>
ST_25 : Operation 109 [4/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 109 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 5.57>
ST_26 : Operation 110 [3/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 110 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 5.57>
ST_27 : Operation 111 [2/18] (5.57ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 111 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 112 [1/18] (0.00ns)   --->   "%call_ln225 = call void @InvSubBytes, i8 %state_1, i8 %inverted_s_box" [source/AESfunctions.cpp:225->source/AESfunctions.cpp:257]   --->   Operation 112 'call' 'call_ln225' <Predicate = (!icmp_ln222)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 5.16>
ST_29 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %sub_ln226, i4 0" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 113 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_29 : Operation 114 [1/1] (1.91ns)   --->   "%add_ln226 = add i8 %shl_ln2, i8 240" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 114 'add' 'add_ln226' <Predicate = (!icmp_ln222)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 115 [17/17] (3.25ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 115 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 6.56>
ST_30 : Operation 116 [16/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 116 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.56>
ST_31 : Operation 117 [15/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 117 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 6.56>
ST_32 : Operation 118 [14/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 118 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 6.56>
ST_33 : Operation 119 [13/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 119 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 6.56>
ST_34 : Operation 120 [12/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 120 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 6.56>
ST_35 : Operation 121 [11/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 121 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 6.56>
ST_36 : Operation 122 [10/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 122 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 6.56>
ST_37 : Operation 123 [9/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 123 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 6.56>
ST_38 : Operation 124 [8/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 124 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 6.56>
ST_39 : Operation 125 [7/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 125 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 6.56>
ST_40 : Operation 126 [6/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 126 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 6.56>
ST_41 : Operation 127 [5/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 127 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 6.56>
ST_42 : Operation 128 [4/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 128 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 6.56>
ST_43 : Operation 129 [3/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 129 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 6.56>
ST_44 : Operation 130 [2/17] (6.56ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 130 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [source/AESfunctions.cpp:222->source/AESfunctions.cpp:257]   --->   Operation 131 'specloopname' 'specloopname_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_45 : Operation 132 [1/17] (0.00ns)   --->   "%call_ln226 = call void @AddRoundKey, i8 %state_1, i8 %expandedKey, i8 %add_ln226" [source/AESfunctions.cpp:226->source/AESfunctions.cpp:257]   --->   Operation 132 'call' 'call_ln226' <Predicate = (!icmp_ln222)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 133 [18/18] (0.00ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 133 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 6.56>
ST_47 : Operation 134 [17/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 134 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 6.56>
ST_48 : Operation 135 [16/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 135 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 6.56>
ST_49 : Operation 136 [15/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 136 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 6.56>
ST_50 : Operation 137 [14/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 137 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 6.56>
ST_51 : Operation 138 [13/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 138 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 6.56>
ST_52 : Operation 139 [12/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 139 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 6.56>
ST_53 : Operation 140 [11/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 140 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 6.56>
ST_54 : Operation 141 [10/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 141 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 6.56>
ST_55 : Operation 142 [9/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 142 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 6.56>
ST_56 : Operation 143 [8/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 143 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 6.56>
ST_57 : Operation 144 [7/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 144 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 6.56>
ST_58 : Operation 145 [6/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 145 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 6.56>
ST_59 : Operation 146 [5/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 146 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 6.56>
ST_60 : Operation 147 [4/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 147 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 6.56>
ST_61 : Operation 148 [3/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 148 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 6.56>
ST_62 : Operation 149 [2/18] (6.56ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 149 'call' 'call_ln228' <Predicate = (!icmp_ln222 & !icmp_ln227)> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 150 [1/18] (0.00ns)   --->   "%call_ln228 = call void @InvMixColumns, i8 %state_1, i8 %mul14, i8 %mul11, i8 %mul13, i8 %mul09" [source/AESfunctions.cpp:228->source/AESfunctions.cpp:257]   --->   Operation 150 'call' 'call_ln228' <Predicate = (!icmp_ln227)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln229 = br void %.split3._crit_edge.i17" [source/AESfunctions.cpp:229->source/AESfunctions.cpp:257]   --->   Operation 151 'br' 'br_ln229' <Predicate = (!icmp_ln227)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Nr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expandedKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sub19_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inverted_s_box]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mul14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mul11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mul13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mul09]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca        ) [ 0100000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0    (specmemcore   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub19_i_read       (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln_read      (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
Nr_read            (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln0          (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
i_1                (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln222         (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111110]
i_2                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln222           (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln222         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln226        (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln226          (sub           ) [ 0011111111111111111111111111110000000000000000000000000000000000]
icmp_ln227         (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111]
br_ln227           (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln222        (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln224         (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln225         (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln2            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln226          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln222 (specloopname  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln226         (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln228         (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln229           (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ret_ln0            (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Nr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Nr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="expandedKey">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub19_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub19_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inverted_s_box">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverted_s_box"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mul14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mul11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mul13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mul09">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul09"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InvShiftRows"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InvSubBytes"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AddRoundKey"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InvMixColumns"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub19_i_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="17" slack="0"/>
<pin id="78" dir="0" index="1" bw="17" slack="0"/>
<pin id="79" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub19_i_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="trunc_ln_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Nr_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Nr_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_InvShiftRows_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln224/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_InvSubBytes_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/11 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_AddRoundKey_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="0" index="3" bw="8" slack="0"/>
<pin id="113" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln226/29 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_InvMixColumns_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="0" index="3" bw="8" slack="0"/>
<pin id="122" dir="0" index="4" bw="8" slack="0"/>
<pin id="123" dir="0" index="5" bw="8" slack="0"/>
<pin id="124" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln228/46 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln222_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln222_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln226_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln226/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln226_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="4" slack="28"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln226/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln227_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="17" slack="0"/>
<pin id="167" dir="0" index="1" bw="17" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="45"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln222_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shl_ln2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="28"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/29 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln226_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="5" slack="0"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/29 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln222_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="201" class="1005" name="sub_ln226_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="28"/>
<pin id="203" dir="1" index="1" bw="4" slack="28"/>
</pin_list>
<bind>
<opset="sub_ln226 "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln227_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="45"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln227 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="114"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="117" pin=5"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="88" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="136" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="136" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="82" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="151" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="76" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="145" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="2"/><net_sink comp="108" pin=3"/></net>

<net id="193"><net_src comp="72" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="200"><net_src comp="139" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="159" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="209"><net_src comp="165" pin="2"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_1 | {3 5 6 7 8 9 10 19 20 21 22 23 24 25 26 27 28 37 38 39 40 41 42 43 44 45 54 55 56 57 58 59 60 61 62 63 }
	Port: expandedKey | {}
	Port: inverted_s_box | {}
	Port: mul14 | {}
	Port: mul11 | {}
	Port: mul13 | {}
	Port: mul09 | {}
 - Input state : 
	Port: AES_Full_Pipeline_L_rounds2 : Nr | {1 }
	Port: AES_Full_Pipeline_L_rounds2 : state_1 | {2 3 4 5 6 7 8 11 12 13 14 15 16 17 18 19 29 30 31 32 33 34 35 36 37 46 47 48 49 50 51 52 53 54 }
	Port: AES_Full_Pipeline_L_rounds2 : trunc_ln | {1 }
	Port: AES_Full_Pipeline_L_rounds2 : expandedKey | {29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
	Port: AES_Full_Pipeline_L_rounds2 : sub19_i | {1 }
	Port: AES_Full_Pipeline_L_rounds2 : inverted_s_box | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
	Port: AES_Full_Pipeline_L_rounds2 : mul14 | {47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
	Port: AES_Full_Pipeline_L_rounds2 : mul11 | {47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
	Port: AES_Full_Pipeline_L_rounds2 : mul13 | {47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
	Port: AES_Full_Pipeline_L_rounds2 : mul09 | {47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln222 : 2
		i_2 : 2
		br_ln222 : 3
		zext_ln222 : 2
		trunc_ln226 : 2
		sub_ln226 : 3
		icmp_ln227 : 3
		br_ln227 : 4
		store_ln222 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		add_ln226 : 1
		call_ln226 : 2
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |  grp_InvShiftRows_fu_94  | 12.0327 |    80   |   188   |
|   call   |  grp_InvSubBytes_fu_100  | 19.0123 |   304   |   397   |
|          |  grp_AddRoundKey_fu_108  | 19.6686 |   344   |   721   |
|          | grp_InvMixColumns_fu_117 | 23.1104 |   1784  |   1210  |
|----------|--------------------------|---------|---------|---------|
|    add   |        i_2_fu_145        |    0    |    0    |    23   |
|          |     add_ln226_fu_183     |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln222_fu_139    |    0    |    0    |    13   |
|          |     icmp_ln227_fu_165    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|    sub   |     sub_ln226_fu_159     |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |  sub19_i_read_read_fu_76 |    0    |    0    |    0    |
|   read   | trunc_ln_read_read_fu_82 |    0    |    0    |    0    |
|          |    Nr_read_read_fu_88    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln222_fu_151    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln226_fu_155    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln2_fu_176      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  73.824 |   2512  |   2593  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_190    |   16   |
|icmp_ln222_reg_197|    1   |
|icmp_ln227_reg_206|    1   |
| sub_ln226_reg_201|    4   |
+------------------+--------+
|       Total      |   22   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   73   |  2512  |  2593  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |   73   |  2534  |  2593  |
+-----------+--------+--------+--------+
