Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Sun Feb  7 17:40:08 2021
| Host             : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command          : report_power -file wrapped_mmult_hw_power_routed.rpt -pb wrapped_mmult_hw_power_summary_routed.pb -rpx wrapped_mmult_hw_power_routed.rpx
| Design           : wrapped_mmult_hw
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.151  |
| Dynamic (W)              | 0.033  |
| Device Static (W)        | 0.119  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.3   |
| Junction Temperature (C) | 26.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        3 |       --- |             --- |
| Slice Logic              |     0.006 |     2896 |       --- |             --- |
|   LUT as Logic           |     0.005 |     1066 |     53200 |            2.00 |
|   Register               |    <0.001 |     1214 |    106400 |            1.14 |
|   LUT as Distributed RAM |    <0.001 |       40 |     17400 |            0.23 |
|   CARRY4                 |    <0.001 |       68 |     13300 |            0.51 |
|   F7/F8 Muxes            |    <0.001 |        6 |     53200 |            0.01 |
|   Others                 |     0.000 |      247 |       --- |             --- |
| Signals                  |     0.010 |     2409 |       --- |             --- |
| Block RAM                |     0.004 |        2 |       140 |            1.43 |
| DSPs                     |     0.005 |        7 |       220 |            3.18 |
| Static Power             |     0.119 |          |           |                 |
| Total                    |     0.151 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.040 |       0.032 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| wrapped_mmult_hw                                           |     0.033 |
|   Block_preheader117_U0                                    |     0.010 |
|     vectorMedia1_U                                         |    <0.001 |
|       Block_preheader11bkb_rom_U                           |    <0.001 |
|     wrapped_mmult_hw_cud_U8                                |     0.005 |
|       wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u             |     0.005 |
|         U0                                                 |     0.005 |
|           i_synth                                          |     0.005 |
|             ADDSUB_OP.ADDSUB                               |     0.005 |
|               SPEED_OP.DSP.OP                              |     0.005 |
|                 A_IP_DELAY                                 |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 B_IP_DELAY                                 |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                   DSP2                                     |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                   ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                     CARRY_ZERO_DET                         |    <0.001 |
|                   Z_14_LZD_DELAY                           |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                 DSP48E1_BODY.EXP                           |     0.002 |
|                   A_EXP_DELAY                              |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   A_SIGN_DELAY                             |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   BMA_EXP_DELAY                            |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   B_EXP_DELAY                              |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   B_SIGN_DELAY                             |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   CANCELLATION_DELAY                       |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   COND_DET_A                               |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                       i_pipe                               |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                       i_pipe                               |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                       CARRY_ZERO_DET                       |    <0.001 |
|                   COND_DET_B                               |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL           |     0.000 |
|                       i_pipe                               |     0.000 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                       CARRY_ZERO_DET                       |    <0.001 |
|                   DET_SIGN_DELAY                           |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   NUMB_CMP                                 |    <0.001 |
|                     NOT_FAST.CMP                           |    <0.001 |
|                       C_CHAIN                              |    <0.001 |
|                   STATE_DELAY                              |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   SUB_DELAY                                |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                   FULL_USAGE_DSP.LOD                       |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                 |    <0.001 |
|     wrapped_mmult_hw_dEe_U10                               |     0.001 |
|       wrapped_mmult_hw_ap_sitofp_4_no_dsp_32_u             |    <0.001 |
|         U0                                                 |    <0.001 |
|           i_synth                                          |    <0.001 |
|             FIX_TO_FLT_OP.SPD.OP                           |    <0.001 |
|               EXP                                          |    <0.001 |
|                 ZERO_DELAY                                 |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|               FIXED_DATA_SIGNED.M_ABS                      |    <0.001 |
|                 Q_DEL                                      |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|               LZE                                          |    <0.001 |
|                 ENCODE[0].DIST_DEL                         |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 ENCODE[1].DIST_DEL                         |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 ENCODE[1].MUX_0                            |    <0.001 |
|                   OP_DEL                                   |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                 ZERO_DET_CC_1                              |    <0.001 |
|                 ZERO_DET_CC_2.CC                           |    <0.001 |
|               NEED_Z_DET.Z_DET                             |    <0.001 |
|                 ENCODE[1].Z_DET_DEL                        |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 Z_C_DEL                                    |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|               NORM_SHIFT                                   |    <0.001 |
|                 MUX_LOOP[1].DEL_SHIFT                      |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|               OP                                           |    <0.001 |
|               ROUND                                        |    <0.001 |
|                 LOGIC.RND1                                 |    <0.001 |
|                 LOGIC.RND2                                 |    <0.001 |
|                 RND_BIT_GEN                                |     0.000 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1      |     0.000 |
|               Z_C_DEL                                      |    <0.001 |
|                 i_pipe                                     |    <0.001 |
|     wrapped_mmult_hw_dEe_U9                                |    <0.001 |
|       wrapped_mmult_hw_ap_sitofp_4_no_dsp_32_u             |    <0.001 |
|         U0                                                 |    <0.001 |
|           i_synth                                          |    <0.001 |
|             FIX_TO_FLT_OP.SPD.OP                           |    <0.001 |
|               EXP                                          |    <0.001 |
|                 ZERO_DELAY                                 |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|               FIXED_DATA_SIGNED.M_ABS                      |    <0.001 |
|                 Q_DEL                                      |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|               LZE                                          |    <0.001 |
|                 ENCODE[0].DIST_DEL                         |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 ENCODE[1].DIST_DEL                         |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 ENCODE[1].MUX_0                            |    <0.001 |
|                   OP_DEL                                   |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                 ZERO_DET_CC_1                              |    <0.001 |
|                 ZERO_DET_CC_2.CC                           |    <0.001 |
|               NEED_Z_DET.Z_DET                             |    <0.001 |
|                 ENCODE[1].Z_DET_DEL                        |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 Z_C_DEL                                    |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|               NORM_SHIFT                                   |    <0.001 |
|                 MUX_LOOP[1].DEL_SHIFT                      |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|               OP                                           |    <0.001 |
|               ROUND                                        |    <0.001 |
|                 LOGIC.RND1                                 |    <0.001 |
|                 LOGIC.RND2                                 |    <0.001 |
|                 RND_BIT_GEN                                |     0.000 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1      |     0.000 |
|               Z_C_DEL                                      |    <0.001 |
|                 i_pipe                                     |    <0.001 |
|   Loop_3_proc_U0                                           |     0.001 |
|   Loop_L1_proc_U0                                          |     0.015 |
|     coeff_U                                                |    <0.001 |
|       Loop_L1_proc_coeff_rom_U                             |    <0.001 |
|     wrapped_mmult_hw_eOg_U14                               |     0.008 |
|       wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u             |     0.007 |
|         U0                                                 |     0.007 |
|           i_synth                                          |     0.007 |
|             ADDSUB_OP.ADDSUB                               |     0.007 |
|               SPEED_OP.DSP.OP                              |     0.007 |
|                 A_IP_DELAY                                 |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 B_IP_DELAY                                 |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                   DSP2                                     |     0.001 |
|                   ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                   ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                     CARRY_ZERO_DET                         |    <0.001 |
|                   Z_14_LZD_DELAY                           |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                 DSP48E1_BODY.EXP                           |     0.002 |
|                   A_EXP_DELAY                              |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   A_SIGN_DELAY                             |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   BMA_EXP_DELAY                            |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   B_EXP_DELAY                              |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   B_SIGN_DELAY                             |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   CANCELLATION_DELAY                       |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   COND_DET_A                               |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                       i_pipe                               |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                       i_pipe                               |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                       CARRY_ZERO_DET                       |    <0.001 |
|                   COND_DET_B                               |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                       i_pipe                               |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                       i_pipe                               |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                       CARRY_ZERO_DET                       |    <0.001 |
|                   DET_SIGN_DELAY                           |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   NUMB_CMP                                 |    <0.001 |
|                     NOT_FAST.CMP                           |    <0.001 |
|                       C_CHAIN                              |    <0.001 |
|                   STATE_DELAY                              |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   SUB_DELAY                                |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                      |     0.002 |
|                   FULL_USAGE_DSP.LOD                       |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                     i_pipe                                 |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|     wrapped_mmult_hw_fYi_U15                               |     0.006 |
|       wrapped_mmult_hw_ap_fmul_2_max_dsp_32_u              |     0.005 |
|         U0                                                 |     0.005 |
|           i_synth                                          |     0.005 |
|             MULT.OP                                        |     0.005 |
|               EXP                                          |    <0.001 |
|                 COND_DET_A                                 |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                     CARRY_ZERO_DET                         |    <0.001 |
|                 COND_DET_B                                 |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                     CARRY_ZERO_DET                         |    <0.001 |
|                 EXP_ADD.C_CHAIN                            |    <0.001 |
|                 EXP_PRE_RND_DEL                            |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 IP_SIGN_DELAY                              |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 SIG_DELAY                                  |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|                 STATE_DELAY                                |    <0.001 |
|                   i_pipe                                   |    <0.001 |
|               MULT                                         |     0.002 |
|                 DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                   DSP1                                     |    <0.001 |
|                   DSP2                                     |     0.002 |
|               OP                                           |    <0.001 |
|               R_AND_R                                      |     0.001 |
|                 LAT_OPT.FULL.R_AND_R                       |     0.001 |
|                   DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |     0.001 |
|   X_MAT_0_U                                                |     0.004 |
|     gen_buffer[0].wrapped_mmult_hw_hbi_memcore_U           |     0.002 |
|       wrapped_mmult_hw_hbi_memcore_ram_U                   |     0.002 |
|     gen_buffer[1].wrapped_mmult_hw_hbi_memcore_U           |     0.002 |
|       wrapped_mmult_hw_hbi_memcore_ram_U                   |     0.002 |
|   X_OUT_0_U                                                |    <0.001 |
|     wrapped_mmult_hw_ibs_memcore_U                         |    <0.001 |
|       wrapped_mmult_hw_ibs_memcore_ram_U                   |    <0.001 |
|         ram_reg_0_7_0_5                                    |    <0.001 |
|         ram_reg_0_7_12_17                                  |    <0.001 |
|         ram_reg_0_7_18_23                                  |    <0.001 |
|         ram_reg_0_7_24_29                                  |    <0.001 |
|         ram_reg_0_7_30_31                                  |    <0.001 |
|         ram_reg_0_7_6_11                                   |    <0.001 |
|   dato_V_U                                                 |    <0.001 |
|     wrapped_mmult_hw_g8j_memcore_U                         |    <0.001 |
|       wrapped_mmult_hw_g8j_memcore_ram_U                   |    <0.001 |
|         ram_reg_0_7_0_5                                    |    <0.001 |
|         ram_reg_0_7_12_17                                  |    <0.001 |
|         ram_reg_0_7_18_23                                  |    <0.001 |
|         ram_reg_0_7_6_11                                   |    <0.001 |
|   read_data_U0                                             |    <0.001 |
+------------------------------------------------------------+-----------+


