<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3701" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3701{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3701{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3701{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3701{left:586px;bottom:1051px;letter-spacing:0.25px;word-spacing:0.56px;}
#t5_3701{left:440px;bottom:993px;letter-spacing:-0.13px;}
#t6_3701{left:123px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t7_3701{left:123px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_3701{left:123px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3701{left:69px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3701{left:69px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3701{left:69px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3701{left:69px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3701{left:69px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_3701{left:69px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tf_3701{left:69px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_3701{left:69px;bottom:754px;}
#th_3701{left:95px;bottom:758px;letter-spacing:-0.16px;}
#ti_3701{left:256px;bottom:756px;}
#tj_3701{left:270px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_3701{left:69px;bottom:731px;}
#tl_3701{left:95px;bottom:735px;letter-spacing:-0.18px;}
#tm_3701{left:235px;bottom:733px;}
#tn_3701{left:249px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_3701{left:69px;bottom:708px;}
#tp_3701{left:95px;bottom:712px;letter-spacing:-0.15px;}
#tq_3701{left:227px;bottom:710px;}
#tr_3701{left:241px;bottom:712px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#ts_3701{left:95px;bottom:695px;letter-spacing:-0.16px;}
#tt_3701{left:69px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_3701{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3701{left:69px;bottom:639px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_3701{left:69px;bottom:622px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tx_3701{left:69px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#ty_3701{left:69px;bottom:582px;letter-spacing:-0.17px;word-spacing:-1px;}
#tz_3701{left:69px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_3701{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3701{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_3701{left:69px;bottom:509px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t13_3701{left:69px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t14_3701{left:69px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3701{left:69px;bottom:443px;}
#t16_3701{left:95px;bottom:446px;letter-spacing:-0.23px;word-spacing:-0.37px;}
#t17_3701{left:244px;bottom:444px;}
#t18_3701{left:258px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3701{left:69px;bottom:420px;}
#t1a_3701{left:95px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1b_3701{left:297px;bottom:421px;}
#t1c_3701{left:311px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_3701{left:69px;bottom:397px;}
#t1e_3701{left:95px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1f_3701{left:175px;bottom:398px;}
#t1g_3701{left:189px;bottom:400px;letter-spacing:-0.17px;word-spacing:-0.98px;}
#t1h_3701{left:95px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_3701{left:69px;bottom:360px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1j_3701{left:69px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_3701{left:69px;bottom:276px;letter-spacing:0.16px;}
#t1l_3701{left:150px;bottom:276px;letter-spacing:0.22px;}
#t1m_3701{left:69px;bottom:216px;letter-spacing:0.13px;}
#t1n_3701{left:151px;bottom:216px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1o_3701{left:69px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1p_3701{left:69px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_3701{left:69px;bottom:154px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1r_3701{left:69px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_3701{left:69px;bottom:108px;letter-spacing:-0.16px;word-spacing:-0.43px;}

.s1_3701{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3701{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3701{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3701{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3701{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3701{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s7_3701{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3701{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3701" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3701Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3701" style="-webkit-user-select: none;"><object width="935" height="1210" data="3701/3701.svg" type="image/svg+xml" id="pdf3701" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3701" class="t s1_3701">Vol. 3B </span><span id="t2_3701" class="t s1_3701">19-1 </span>
<span id="t3_3701" class="t s2_3701">CHAPTER 19 </span>
<span id="t4_3701" class="t s2_3701">LAST BRANCH RECORDS </span>
<span id="t5_3701" class="t s3_3701">NOTE </span>
<span id="t6_3701" class="t s4_3701">This chapter defines a last-branch recording (LBR) facility that is architectural and part of the Intel </span>
<span id="t7_3701" class="t s4_3701">64 architecture. This facility is an enhancement of but distinct from earlier LBR facilities that were </span>
<span id="t8_3701" class="t s4_3701">not architectural. Those earlier facilities are documented in Chapter 18. </span>
<span id="t9_3701" class="t s4_3701">Support of the architectural LBR feature in a logical processor is reported in CPUID.(EAX=07H, </span>
<span id="ta_3701" class="t s4_3701">ECX=0):EDX[19]=1. When the architectural LBR feature is supported, capability details like the number of LBR </span>
<span id="tb_3701" class="t s4_3701">records that are available is indicated in CPUID.(EAX=1CH, ECX=0):EAX[7:0]. The number of LBR records avail- </span>
<span id="tc_3701" class="t s4_3701">able varies across processor generations, so software is expected to query the CPUID.(EAX=1CH, </span>
<span id="td_3701" class="t s4_3701">ECX=0):EAX[7:0] reported value and only access the available LBR records. </span>
<span id="te_3701" class="t s4_3701">Last Branch Records (LBRs) enable recording of software path history by logging taken branches and other control </span>
<span id="tf_3701" class="t s4_3701">flow transfers within processor registers. Each LBR record or entry is comprised of three MSRs: </span>
<span id="tg_3701" class="t s5_3701">• </span><span id="th_3701" class="t s4_3701">IA32_LBR_x_FROM_IP </span><span id="ti_3701" class="t s6_3701">− </span><span id="tj_3701" class="t s4_3701">Holds the source IP of the operation. </span>
<span id="tk_3701" class="t s5_3701">• </span><span id="tl_3701" class="t s4_3701">IA32_LBR_x_TO_IP </span><span id="tm_3701" class="t s6_3701">− </span><span id="tn_3701" class="t s4_3701">Holds the destination IP of the operation. </span>
<span id="to_3701" class="t s5_3701">• </span><span id="tp_3701" class="t s4_3701">IA32_LBR_x_INFO </span><span id="tq_3701" class="t s6_3701">− </span><span id="tr_3701" class="t s4_3701">Holds metadata for the operation, including mispredict, TSX, and elapsed cycle time infor- </span>
<span id="ts_3701" class="t s4_3701">mation. </span>
<span id="tt_3701" class="t s4_3701">LBR records are stored in age order. The most recent LBR entry is stored in IA32_LBR_0_*, the next youngest in </span>
<span id="tu_3701" class="t s4_3701">IA32_LBR_1_*, and so on. When an operation to be recorded completes (retires) with LBRs enabled </span>
<span id="tv_3701" class="t s4_3701">(IA32_LBR_CTL.LBREn=1), older LBR entries are shifted in the LBR array by one entry, then a record of the new </span>
<span id="tw_3701" class="t s4_3701">operation is written into entry 0. See Section 19.1.1 for the list of recorded operations. </span>
<span id="tx_3701" class="t s4_3701">The number of LBR entries available for recording operations is dictated by the value in IA32_LBR_DEPTH.DEPTH. </span>
<span id="ty_3701" class="t s4_3701">By default, the DEPTH value matches the maximum number of LBRs supported by the processor, but software may </span>
<span id="tz_3701" class="t s4_3701">opt to use fewer in order to achieve reduced context switch latency. </span>
<span id="t10_3701" class="t s4_3701">In addition to the LBRs, there is a single Last Event Record (LER). It records the last taken branch preceding the </span>
<span id="t11_3701" class="t s4_3701">last exception, hardware interrupt, or software interrupt. Like LBRs, the LER is comprised of three MSRs </span>
<span id="t12_3701" class="t s4_3701">(IA32_LER_FROM_IP, IA32_LER_TO_IP, IA32_LER_INFO), and is subject to the same dependencies on enabling </span>
<span id="t13_3701" class="t s4_3701">and filtering. </span>
<span id="t14_3701" class="t s4_3701">Which operations are recorded in LBRs depends upon a series of factors: </span>
<span id="t15_3701" class="t s5_3701">• </span><span id="t16_3701" class="t s4_3701">Branch Type Filtering </span><span id="t17_3701" class="t s6_3701">− </span><span id="t18_3701" class="t s4_3701">Software must opt in to the types of branches to be logged; see Section 19.1.2.3. </span>
<span id="t19_3701" class="t s5_3701">• </span><span id="t1a_3701" class="t s4_3701">Current Privilege Level (CPL) </span><span id="t1b_3701" class="t s6_3701">− </span><span id="t1c_3701" class="t s4_3701">LBRs can be filtered based on CPL; see Section 19.1.2.5. </span>
<span id="t1d_3701" class="t s5_3701">• </span><span id="t1e_3701" class="t s4_3701">LBR Freeze </span><span id="t1f_3701" class="t s6_3701">− </span><span id="t1g_3701" class="t s4_3701">LBR and LER recording can be suspended by setting IA32_PERF_GLOBAL_STATUS.LBR_FRZ to 1. </span>
<span id="t1h_3701" class="t s4_3701">See Section 18.4.7 for details on LBR_FRZ. </span>
<span id="t1i_3701" class="t s4_3701">On some implementations, recording LBRs may require constraining the number of operations that can complete in </span>
<span id="t1j_3701" class="t s4_3701">a cycle. As a result, on these implementations, enabling LBRs may have some performance overhead. </span>
<span id="t1k_3701" class="t s7_3701">19.1 </span><span id="t1l_3701" class="t s7_3701">BEHAVIOR </span>
<span id="t1m_3701" class="t s8_3701">19.1.1 </span><span id="t1n_3701" class="t s8_3701">Logged Operations </span>
<span id="t1o_3701" class="t s4_3701">LBRs can log most control flow transfer operations. </span>
<span id="t1p_3701" class="t s4_3701">The source IP recorded for a branch instruction is the IP of that instruction. For events that take place between </span>
<span id="t1q_3701" class="t s4_3701">instructions, the source IP recorded is the IP of the next sequential instruction. </span>
<span id="t1r_3701" class="t s4_3701">The destination IP recorded is always the target of the branch or event, the next instruction that will execute. </span>
<span id="t1s_3701" class="t s4_3701">The full list of operations and the respective IPs recorded is shown in Table 19-1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
