#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e807f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e80980 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e732d0 .functor NOT 1, L_0x1ece520, C4<0>, C4<0>, C4<0>;
L_0x1ece300 .functor XOR 2, L_0x1ece1a0, L_0x1ece260, C4<00>, C4<00>;
L_0x1ece410 .functor XOR 2, L_0x1ece300, L_0x1ece370, C4<00>, C4<00>;
v0x1ec9e00_0 .net *"_ivl_10", 1 0, L_0x1ece370;  1 drivers
v0x1ec9f00_0 .net *"_ivl_12", 1 0, L_0x1ece410;  1 drivers
v0x1ec9fe0_0 .net *"_ivl_2", 1 0, L_0x1ecd1c0;  1 drivers
v0x1eca0a0_0 .net *"_ivl_4", 1 0, L_0x1ece1a0;  1 drivers
v0x1eca180_0 .net *"_ivl_6", 1 0, L_0x1ece260;  1 drivers
v0x1eca2b0_0 .net *"_ivl_8", 1 0, L_0x1ece300;  1 drivers
v0x1eca390_0 .net "a", 0 0, v0x1ec6f30_0;  1 drivers
v0x1eca430_0 .net "b", 0 0, v0x1ec6fd0_0;  1 drivers
v0x1eca4d0_0 .net "c", 0 0, v0x1ec7070_0;  1 drivers
v0x1eca570_0 .var "clk", 0 0;
v0x1eca610_0 .net "d", 0 0, v0x1ec71b0_0;  1 drivers
v0x1eca6b0_0 .net "out_pos_dut", 0 0, L_0x1ece020;  1 drivers
v0x1eca750_0 .net "out_pos_ref", 0 0, L_0x1ecbc80;  1 drivers
v0x1eca7f0_0 .net "out_sop_dut", 0 0, L_0x1eccbe0;  1 drivers
v0x1eca890_0 .net "out_sop_ref", 0 0, L_0x1ea16e0;  1 drivers
v0x1eca930_0 .var/2u "stats1", 223 0;
v0x1eca9d0_0 .var/2u "strobe", 0 0;
v0x1ecaa70_0 .net "tb_match", 0 0, L_0x1ece520;  1 drivers
v0x1ecab40_0 .net "tb_mismatch", 0 0, L_0x1e732d0;  1 drivers
v0x1ecabe0_0 .net "wavedrom_enable", 0 0, v0x1ec7480_0;  1 drivers
v0x1ecacb0_0 .net "wavedrom_title", 511 0, v0x1ec7520_0;  1 drivers
L_0x1ecd1c0 .concat [ 1 1 0 0], L_0x1ecbc80, L_0x1ea16e0;
L_0x1ece1a0 .concat [ 1 1 0 0], L_0x1ecbc80, L_0x1ea16e0;
L_0x1ece260 .concat [ 1 1 0 0], L_0x1ece020, L_0x1eccbe0;
L_0x1ece370 .concat [ 1 1 0 0], L_0x1ecbc80, L_0x1ea16e0;
L_0x1ece520 .cmp/eeq 2, L_0x1ecd1c0, L_0x1ece410;
S_0x1e80b10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e80980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e736b0 .functor AND 1, v0x1ec7070_0, v0x1ec71b0_0, C4<1>, C4<1>;
L_0x1e73a90 .functor NOT 1, v0x1ec6f30_0, C4<0>, C4<0>, C4<0>;
L_0x1e73e70 .functor NOT 1, v0x1ec6fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1e740f0 .functor AND 1, L_0x1e73a90, L_0x1e73e70, C4<1>, C4<1>;
L_0x1e8b380 .functor AND 1, L_0x1e740f0, v0x1ec7070_0, C4<1>, C4<1>;
L_0x1ea16e0 .functor OR 1, L_0x1e736b0, L_0x1e8b380, C4<0>, C4<0>;
L_0x1ecb100 .functor NOT 1, v0x1ec6fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1ecb170 .functor OR 1, L_0x1ecb100, v0x1ec71b0_0, C4<0>, C4<0>;
L_0x1ecb280 .functor AND 1, v0x1ec7070_0, L_0x1ecb170, C4<1>, C4<1>;
L_0x1ecb340 .functor NOT 1, v0x1ec6f30_0, C4<0>, C4<0>, C4<0>;
L_0x1ecb410 .functor OR 1, L_0x1ecb340, v0x1ec6fd0_0, C4<0>, C4<0>;
L_0x1ecb480 .functor AND 1, L_0x1ecb280, L_0x1ecb410, C4<1>, C4<1>;
L_0x1ecb600 .functor NOT 1, v0x1ec6fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1ecb670 .functor OR 1, L_0x1ecb600, v0x1ec71b0_0, C4<0>, C4<0>;
L_0x1ecb590 .functor AND 1, v0x1ec7070_0, L_0x1ecb670, C4<1>, C4<1>;
L_0x1ecb800 .functor NOT 1, v0x1ec6f30_0, C4<0>, C4<0>, C4<0>;
L_0x1ecb900 .functor OR 1, L_0x1ecb800, v0x1ec71b0_0, C4<0>, C4<0>;
L_0x1ecb9c0 .functor AND 1, L_0x1ecb590, L_0x1ecb900, C4<1>, C4<1>;
L_0x1ecbb70 .functor XNOR 1, L_0x1ecb480, L_0x1ecb9c0, C4<0>, C4<0>;
v0x1e72c00_0 .net *"_ivl_0", 0 0, L_0x1e736b0;  1 drivers
v0x1e73000_0 .net *"_ivl_12", 0 0, L_0x1ecb100;  1 drivers
v0x1e733e0_0 .net *"_ivl_14", 0 0, L_0x1ecb170;  1 drivers
v0x1e737c0_0 .net *"_ivl_16", 0 0, L_0x1ecb280;  1 drivers
v0x1e73ba0_0 .net *"_ivl_18", 0 0, L_0x1ecb340;  1 drivers
v0x1e73f80_0 .net *"_ivl_2", 0 0, L_0x1e73a90;  1 drivers
v0x1e74200_0 .net *"_ivl_20", 0 0, L_0x1ecb410;  1 drivers
v0x1ec54a0_0 .net *"_ivl_24", 0 0, L_0x1ecb600;  1 drivers
v0x1ec5580_0 .net *"_ivl_26", 0 0, L_0x1ecb670;  1 drivers
v0x1ec5660_0 .net *"_ivl_28", 0 0, L_0x1ecb590;  1 drivers
v0x1ec5740_0 .net *"_ivl_30", 0 0, L_0x1ecb800;  1 drivers
v0x1ec5820_0 .net *"_ivl_32", 0 0, L_0x1ecb900;  1 drivers
v0x1ec5900_0 .net *"_ivl_36", 0 0, L_0x1ecbb70;  1 drivers
L_0x7fdf4c9b1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ec59c0_0 .net *"_ivl_38", 0 0, L_0x7fdf4c9b1018;  1 drivers
v0x1ec5aa0_0 .net *"_ivl_4", 0 0, L_0x1e73e70;  1 drivers
v0x1ec5b80_0 .net *"_ivl_6", 0 0, L_0x1e740f0;  1 drivers
v0x1ec5c60_0 .net *"_ivl_8", 0 0, L_0x1e8b380;  1 drivers
v0x1ec5d40_0 .net "a", 0 0, v0x1ec6f30_0;  alias, 1 drivers
v0x1ec5e00_0 .net "b", 0 0, v0x1ec6fd0_0;  alias, 1 drivers
v0x1ec5ec0_0 .net "c", 0 0, v0x1ec7070_0;  alias, 1 drivers
v0x1ec5f80_0 .net "d", 0 0, v0x1ec71b0_0;  alias, 1 drivers
v0x1ec6040_0 .net "out_pos", 0 0, L_0x1ecbc80;  alias, 1 drivers
v0x1ec6100_0 .net "out_sop", 0 0, L_0x1ea16e0;  alias, 1 drivers
v0x1ec61c0_0 .net "pos0", 0 0, L_0x1ecb480;  1 drivers
v0x1ec6280_0 .net "pos1", 0 0, L_0x1ecb9c0;  1 drivers
L_0x1ecbc80 .functor MUXZ 1, L_0x7fdf4c9b1018, L_0x1ecb480, L_0x1ecbb70, C4<>;
S_0x1ec6400 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e80980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ec6f30_0 .var "a", 0 0;
v0x1ec6fd0_0 .var "b", 0 0;
v0x1ec7070_0 .var "c", 0 0;
v0x1ec7110_0 .net "clk", 0 0, v0x1eca570_0;  1 drivers
v0x1ec71b0_0 .var "d", 0 0;
v0x1ec72a0_0 .var/2u "fail", 0 0;
v0x1ec7340_0 .var/2u "fail1", 0 0;
v0x1ec73e0_0 .net "tb_match", 0 0, L_0x1ece520;  alias, 1 drivers
v0x1ec7480_0 .var "wavedrom_enable", 0 0;
v0x1ec7520_0 .var "wavedrom_title", 511 0;
E_0x1e7f160/0 .event negedge, v0x1ec7110_0;
E_0x1e7f160/1 .event posedge, v0x1ec7110_0;
E_0x1e7f160 .event/or E_0x1e7f160/0, E_0x1e7f160/1;
S_0x1ec6730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ec6400;
 .timescale -12 -12;
v0x1ec6970_0 .var/2s "i", 31 0;
E_0x1e7f000 .event posedge, v0x1ec7110_0;
S_0x1ec6a70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ec6400;
 .timescale -12 -12;
v0x1ec6c70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ec6d50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ec6400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ec7700 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e80980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ecbe30 .functor NOT 1, v0x1ec6f30_0, C4<0>, C4<0>, C4<0>;
L_0x1ecbec0 .functor AND 1, L_0x1ecbe30, v0x1ec6fd0_0, C4<1>, C4<1>;
L_0x1ecc0b0 .functor NOT 1, v0x1ec7070_0, C4<0>, C4<0>, C4<0>;
L_0x1ecc230 .functor AND 1, L_0x1ecbec0, L_0x1ecc0b0, C4<1>, C4<1>;
L_0x1ecc370 .functor AND 1, L_0x1ecc230, v0x1ec71b0_0, C4<1>, C4<1>;
L_0x1ecc540 .functor AND 1, v0x1ec6f30_0, v0x1ec6fd0_0, C4<1>, C4<1>;
L_0x1ecc700 .functor AND 1, L_0x1ecc540, v0x1ec7070_0, C4<1>, C4<1>;
L_0x1ecc7c0 .functor AND 1, L_0x1ecc700, v0x1ec71b0_0, C4<1>, C4<1>;
L_0x1ecc8d0 .functor OR 1, L_0x1ecc370, L_0x1ecc7c0, C4<0>, C4<0>;
L_0x1ecc9e0 .functor AND 1, v0x1ec6f30_0, v0x1ec6fd0_0, C4<1>, C4<1>;
L_0x1eccab0 .functor NOT 1, v0x1ec7070_0, C4<0>, C4<0>, C4<0>;
L_0x1eccb20 .functor AND 1, L_0x1ecc9e0, L_0x1eccab0, C4<1>, C4<1>;
L_0x1eccc50 .functor NOT 1, v0x1ec71b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ecccc0 .functor AND 1, L_0x1eccb20, L_0x1eccc50, C4<1>, C4<1>;
L_0x1eccbe0 .functor OR 1, L_0x1ecc8d0, L_0x1ecccc0, C4<0>, C4<0>;
L_0x1eccf40 .functor NOT 1, v0x1ec6fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1ecd040 .functor OR 1, v0x1ec6f30_0, L_0x1eccf40, C4<0>, C4<0>;
L_0x1ecd100 .functor OR 1, L_0x1ecd040, v0x1ec7070_0, C4<0>, C4<0>;
L_0x1ecd260 .functor OR 1, L_0x1ecd100, v0x1ec71b0_0, C4<0>, C4<0>;
L_0x1ecd320 .functor OR 1, v0x1ec6f30_0, v0x1ec6fd0_0, C4<0>, C4<0>;
L_0x1ecd440 .functor OR 1, L_0x1ecd320, v0x1ec7070_0, C4<0>, C4<0>;
L_0x1ecd500 .functor NOT 1, v0x1ec71b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ecd630 .functor OR 1, L_0x1ecd440, L_0x1ecd500, C4<0>, C4<0>;
L_0x1ecd740 .functor AND 1, L_0x1ecd260, L_0x1ecd630, C4<1>, C4<1>;
L_0x1ecd920 .functor NOT 1, v0x1ec6f30_0, C4<0>, C4<0>, C4<0>;
L_0x1ecd990 .functor NOT 1, v0x1ec6fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1ecdae0 .functor OR 1, L_0x1ecd920, L_0x1ecd990, C4<0>, C4<0>;
L_0x1ecdbf0 .functor OR 1, L_0x1ecdae0, v0x1ec7070_0, C4<0>, C4<0>;
L_0x1ecdda0 .functor NOT 1, v0x1ec71b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ecde10 .functor OR 1, L_0x1ecdbf0, L_0x1ecdda0, C4<0>, C4<0>;
L_0x1ece020 .functor AND 1, L_0x1ecd740, L_0x1ecde10, C4<1>, C4<1>;
v0x1ec78c0_0 .net *"_ivl_0", 0 0, L_0x1ecbe30;  1 drivers
v0x1ec79a0_0 .net *"_ivl_10", 0 0, L_0x1ecc540;  1 drivers
v0x1ec7a80_0 .net *"_ivl_12", 0 0, L_0x1ecc700;  1 drivers
v0x1ec7b70_0 .net *"_ivl_14", 0 0, L_0x1ecc7c0;  1 drivers
v0x1ec7c50_0 .net *"_ivl_16", 0 0, L_0x1ecc8d0;  1 drivers
v0x1ec7d80_0 .net *"_ivl_18", 0 0, L_0x1ecc9e0;  1 drivers
v0x1ec7e60_0 .net *"_ivl_2", 0 0, L_0x1ecbec0;  1 drivers
v0x1ec7f40_0 .net *"_ivl_20", 0 0, L_0x1eccab0;  1 drivers
v0x1ec8020_0 .net *"_ivl_22", 0 0, L_0x1eccb20;  1 drivers
v0x1ec8190_0 .net *"_ivl_24", 0 0, L_0x1eccc50;  1 drivers
v0x1ec8270_0 .net *"_ivl_26", 0 0, L_0x1ecccc0;  1 drivers
v0x1ec8350_0 .net *"_ivl_30", 0 0, L_0x1eccf40;  1 drivers
v0x1ec8430_0 .net *"_ivl_32", 0 0, L_0x1ecd040;  1 drivers
v0x1ec8510_0 .net *"_ivl_34", 0 0, L_0x1ecd100;  1 drivers
v0x1ec85f0_0 .net *"_ivl_36", 0 0, L_0x1ecd260;  1 drivers
v0x1ec86d0_0 .net *"_ivl_38", 0 0, L_0x1ecd320;  1 drivers
v0x1ec87b0_0 .net *"_ivl_4", 0 0, L_0x1ecc0b0;  1 drivers
v0x1ec89a0_0 .net *"_ivl_40", 0 0, L_0x1ecd440;  1 drivers
v0x1ec8a80_0 .net *"_ivl_42", 0 0, L_0x1ecd500;  1 drivers
v0x1ec8b60_0 .net *"_ivl_44", 0 0, L_0x1ecd630;  1 drivers
v0x1ec8c40_0 .net *"_ivl_46", 0 0, L_0x1ecd740;  1 drivers
v0x1ec8d20_0 .net *"_ivl_48", 0 0, L_0x1ecd920;  1 drivers
v0x1ec8e00_0 .net *"_ivl_50", 0 0, L_0x1ecd990;  1 drivers
v0x1ec8ee0_0 .net *"_ivl_52", 0 0, L_0x1ecdae0;  1 drivers
v0x1ec8fc0_0 .net *"_ivl_54", 0 0, L_0x1ecdbf0;  1 drivers
v0x1ec90a0_0 .net *"_ivl_56", 0 0, L_0x1ecdda0;  1 drivers
v0x1ec9180_0 .net *"_ivl_58", 0 0, L_0x1ecde10;  1 drivers
v0x1ec9260_0 .net *"_ivl_6", 0 0, L_0x1ecc230;  1 drivers
v0x1ec9340_0 .net *"_ivl_8", 0 0, L_0x1ecc370;  1 drivers
v0x1ec9420_0 .net "a", 0 0, v0x1ec6f30_0;  alias, 1 drivers
v0x1ec94c0_0 .net "b", 0 0, v0x1ec6fd0_0;  alias, 1 drivers
v0x1ec95b0_0 .net "c", 0 0, v0x1ec7070_0;  alias, 1 drivers
v0x1ec96a0_0 .net "d", 0 0, v0x1ec71b0_0;  alias, 1 drivers
v0x1ec99a0_0 .net "out_pos", 0 0, L_0x1ece020;  alias, 1 drivers
v0x1ec9a60_0 .net "out_sop", 0 0, L_0x1eccbe0;  alias, 1 drivers
S_0x1ec9be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e80980;
 .timescale -12 -12;
E_0x1e689f0 .event anyedge, v0x1eca9d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eca9d0_0;
    %nor/r;
    %assign/vec4 v0x1eca9d0_0, 0;
    %wait E_0x1e689f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ec6400;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec72a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec7340_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ec6400;
T_4 ;
    %wait E_0x1e7f160;
    %load/vec4 v0x1ec73e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec72a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ec6400;
T_5 ;
    %wait E_0x1e7f000;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %wait E_0x1e7f000;
    %load/vec4 v0x1ec72a0_0;
    %store/vec4 v0x1ec7340_0, 0, 1;
    %fork t_1, S_0x1ec6730;
    %jmp t_0;
    .scope S_0x1ec6730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ec6970_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ec6970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e7f000;
    %load/vec4 v0x1ec6970_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ec6970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ec6970_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ec6400;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e7f160;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ec71b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec6fd0_0, 0;
    %assign/vec4 v0x1ec6f30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ec72a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ec7340_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e80980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eca570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eca9d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e80980;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1eca570_0;
    %inv;
    %store/vec4 v0x1eca570_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e80980;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ec7110_0, v0x1ecab40_0, v0x1eca390_0, v0x1eca430_0, v0x1eca4d0_0, v0x1eca610_0, v0x1eca890_0, v0x1eca7f0_0, v0x1eca750_0, v0x1eca6b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e80980;
T_9 ;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e80980;
T_10 ;
    %wait E_0x1e7f160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eca930_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eca930_0, 4, 32;
    %load/vec4 v0x1ecaa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eca930_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eca930_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eca930_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1eca890_0;
    %load/vec4 v0x1eca890_0;
    %load/vec4 v0x1eca7f0_0;
    %xor;
    %load/vec4 v0x1eca890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eca930_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eca930_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1eca750_0;
    %load/vec4 v0x1eca750_0;
    %load/vec4 v0x1eca6b0_0;
    %xor;
    %load/vec4 v0x1eca750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eca930_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1eca930_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eca930_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/ece241_2013_q2/iter0/response0/top_module.sv";
