==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.1
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock with a period of 5ns.
@I [HLS-10] Setting target device to 'xc5vtx240tff1759-2'
@I [HLS-10] Importing test bench file 'src/2flujos' ... 
@I [HLS-10] Importing test bench file 'src/50_pkts' ... 
@I [HLS-10] Importing test bench file 'src/simpleParser_test.cpp' ... 
@I [HLS-10] Analyzing design file 'src/parser.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-101] Partitioning array 'reg2analyze.V' (parser.cpp:52) in dimension 1 completely.
@W [XFORM-124] Array 'data_input.data.V' (parser.cpp:31) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'data_input.strb.V' (parser.cpp:31) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'data_input.last.V' (parser.cpp:31) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'data_output1.data.V' (parser.cpp:31) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'data_output1.strb.V' (parser.cpp:31) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'data_output1.last.V' (parser.cpp:31) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'data_output2.data.V' (parser.cpp:31) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'data_output2.strb.V' (parser.cpp:31) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'data_output2.last.V' (parser.cpp:31) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@I [HLS-111] Elapsed time: 2.16 seconds; current memory usage: 29.6 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'parser_top' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'parser_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 30 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'parser_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 30.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'parser_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'parser_top/data_input_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'parser_top/data_input_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'parser_top/data_input_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'parser_top/data_output1_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'parser_top/data_output1_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'parser_top/data_output1_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'parser_top/data_output2_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'parser_top/data_output2_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'parser_top/data_output2_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'parser_top/pross_pkts' to 'ap_vld' (register).
@I [RTGEN-500] Setting interface mode on port 'parser_top/protocol_selection' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'parser_top' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global scalar 'p_pross_pkts' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'parser_top'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 30.9 MB.
@I [WSYSC-301] Generating RTL SystemC for 'parser_top'.
@I [WVHDL-304] Generating RTL VHDL for 'parser_top'.
@I [WVLOG-307] Generating RTL Verilog for 'parser_top'.
@I [HLS-10] Finished generating all RTL models.
@I [IMPL-278] Implementing memory 'parser_top_internal_buffer_V_ram' as block RAMs.
@I [HLS-112] Total elapsed time: 18.57 seconds; peak memory usage: 30.9 MB.
