/**
 ******************************************************************************
 * Xenia : Xbox 360 Emulator Research Project                                 *
 ******************************************************************************
 * Copyright 2022 Ben Vanik. All rights reserved.                             *
 * Released under the BSD license - see LICENSE in the root for more details. *
 ******************************************************************************
 */

// A note about vectors:
// Xenia represents vectors as xyzw pairs, with indices 0123.
// XMM registers are xyzw pairs with indices 3210, making them more like wzyx.
// This makes things somewhat confusing. It'd be nice to just shuffle the
// registers around on load/store, however certain operations require that
// data be in the right offset.
// Basically, this identity must hold:
//   shuffle(vec, b00011011) -> {x,y,z,w} => {x,y,z,w}
// All indices and operations must respect that.
//
// Memory (big endian):
// [00 01 02 03] [04 05 06 07] [08 09 0A 0B] [0C 0D 0E 0F] (x, y, z, w)
// load into xmm register:
// [0F 0E 0D 0C] [0B 0A 09 08] [07 06 05 04] [03 02 01 00] (w, z, y, x)

#include "xenia/cpu/backend/x64/x64_sequences.h"

#include <cstdio>
#include <cstring>

#include "xenia/base/assert.h"
#include "xenia/base/clock.h"
#include "xenia/base/logging.h"
#include "xenia/base/threading.h"
#include "xenia/cpu/backend/x64/x64_emitter.h"
#include "xenia/cpu/backend/x64/x64_op.h"
#include "xenia/cpu/backend/x64/x64_tracers.h"
// Needed for MXCSR scratch storage.
#include "xenia/cpu/backend/x64/x64_stack_layout.h"
#include "xenia/cpu/backend/x64/x64_util.h"
#include "xenia/cpu/cpu_flags.h"
#include "xenia/cpu/hir/hir_builder.h"
#include "xenia/cpu/processor.h"

DEFINE_bool(use_fast_dot_product, false,
            "Use less accurate dot-product exception handling that converts "
            "all infinite results to QNaN.",
            "CPU");

DEFINE_bool(inline_loadclock, false,
            "Directly read cached guest clock without calling the LoadClock "
            "method (it gets repeatedly updated by calls from other threads)",
            "CPU");
DEFINE_bool(delay_via_maybeyield, false,
            "implement the db16cyc instruction via MaybeYield, may improve "
            "scheduling of guest threads",
            "x64");
namespace xe {
namespace cpu {
namespace backend {
namespace x64 {

using namespace Xbyak;

// TODO(benvanik): direct usings.
using namespace xe::cpu;
using namespace xe::cpu::hir;

using xe::cpu::hir::Instr;

// The multiply-add family and the dot products flush denormals whatever NJM
// says. Pinning that on needs an MXCSR of its own, which costs a mode switch
// wherever they interleave with the rest of VMX, so it is opt in. Without it
// they follow NJM like every other VMX op, which only differs once a title
// clears VSCR.NJ.
static MXCSRMode VmxDenormalFlushMode() {
  return cvars::accurate_vmx_denormal_flush ? MXCSRMode::VmxDaz
                                            : MXCSRMode::Vmx;
}

typedef bool (*SequenceSelectFn)(X64Emitter&, const Instr*, InstrKeyValue ikey);
std::unordered_map<uint32_t, SequenceSelectFn>& SequenceTable() {
  static auto* table = new std::unordered_map<uint32_t, SequenceSelectFn>();
  return *table;
}

// ============================================================================
// OPCODE_COMMENT
// ============================================================================
struct COMMENT : Sequence<COMMENT, I<OPCODE_COMMENT, VoidOp, OffsetOp>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (IsTracingInstr()) {
      auto str = reinterpret_cast<const char*>(i.src1.value);
      // TODO(benvanik): pass through.
      // TODO(benvanik): don't just leak this memory.
      auto str_copy = strdup(str);
      e.mov(e.rdx, reinterpret_cast<uint64_t>(str_copy));
      e.CallNative(reinterpret_cast<void*>(TraceString));
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_COMMENT, COMMENT);

// ============================================================================
// OPCODE_NOP
// ============================================================================
struct NOP : Sequence<NOP, I<OPCODE_NOP, VoidOp>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) { e.nop(); }
};
EMITTER_OPCODE_TABLE(OPCODE_NOP, NOP);

// ============================================================================
// OPCODE_SOURCE_OFFSET
// ============================================================================
struct SOURCE_OFFSET
    : Sequence<SOURCE_OFFSET, I<OPCODE_SOURCE_OFFSET, VoidOp, OffsetOp>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.MarkSourceOffset(i.instr);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_SOURCE_OFFSET, SOURCE_OFFSET);

// ============================================================================
// OPCODE_ASSIGN
// ============================================================================
struct ASSIGN_I8 : Sequence<ASSIGN_I8, I<OPCODE_ASSIGN, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.mov(i.dest, i.src1);
  }
};
struct ASSIGN_I16 : Sequence<ASSIGN_I16, I<OPCODE_ASSIGN, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.mov(i.dest, i.src1);
  }
};
struct ASSIGN_I32 : Sequence<ASSIGN_I32, I<OPCODE_ASSIGN, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.mov(i.dest, i.src1);
  }
};
struct ASSIGN_I64 : Sequence<ASSIGN_I64, I<OPCODE_ASSIGN, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.mov(i.dest, i.src1);
  }
};
struct ASSIGN_F32 : Sequence<ASSIGN_F32, I<OPCODE_ASSIGN, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.vmovaps(i.dest, i.src1);
  }
};
struct ASSIGN_F64 : Sequence<ASSIGN_F64, I<OPCODE_ASSIGN, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.vmovaps(i.dest, i.src1);
  }
};
struct ASSIGN_V128 : Sequence<ASSIGN_V128, I<OPCODE_ASSIGN, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    SimdDomain domain = e.DeduceSimdDomain(i.src1.value);
    if (domain == SimdDomain::INTEGER) {
      e.vmovdqa(i.dest, i.src1);
    } else {
      e.vmovaps(i.dest, i.src1);
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_ASSIGN, ASSIGN_I8, ASSIGN_I16, ASSIGN_I32,
                     ASSIGN_I64, ASSIGN_F32, ASSIGN_F64, ASSIGN_V128);

// ============================================================================
// OPCODE_CAST
// ============================================================================
struct CAST_I32_F32 : Sequence<CAST_I32_F32, I<OPCODE_CAST, I32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.vmovd(i.dest, i.src1);
  }
};
struct CAST_I64_F64 : Sequence<CAST_I64_F64, I<OPCODE_CAST, I64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.vmovq(i.dest, i.src1);
  }
};
struct CAST_F32_I32 : Sequence<CAST_F32_I32, I<OPCODE_CAST, F32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.vmovd(i.dest, i.src1);
  }
};
struct CAST_F64_I64 : Sequence<CAST_F64_I64, I<OPCODE_CAST, F64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.vmovq(i.dest, i.src1);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_CAST, CAST_I32_F32, CAST_I64_F64, CAST_F32_I32,
                     CAST_F64_I64);

// ============================================================================
// OPCODE_ZERO_EXTEND
// ============================================================================
struct ZERO_EXTEND_I16_I8
    : Sequence<ZERO_EXTEND_I16_I8, I<OPCODE_ZERO_EXTEND, I16Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest, i.src1);
  }
};
struct ZERO_EXTEND_I32_I8
    : Sequence<ZERO_EXTEND_I32_I8, I<OPCODE_ZERO_EXTEND, I32Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest, i.src1);
  }
};
struct ZERO_EXTEND_I64_I8
    : Sequence<ZERO_EXTEND_I64_I8, I<OPCODE_ZERO_EXTEND, I64Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest.reg().cvt32(), i.src1);
  }
};
struct ZERO_EXTEND_I32_I16
    : Sequence<ZERO_EXTEND_I32_I16, I<OPCODE_ZERO_EXTEND, I32Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest, i.src1);
  }
};
struct ZERO_EXTEND_I64_I16
    : Sequence<ZERO_EXTEND_I64_I16, I<OPCODE_ZERO_EXTEND, I64Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest.reg().cvt32(), i.src1);
  }
};
struct ZERO_EXTEND_I64_I32
    : Sequence<ZERO_EXTEND_I64_I32, I<OPCODE_ZERO_EXTEND, I64Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.mov(i.dest.reg().cvt32(), i.src1);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_ZERO_EXTEND, ZERO_EXTEND_I16_I8, ZERO_EXTEND_I32_I8,
                     ZERO_EXTEND_I64_I8, ZERO_EXTEND_I32_I16,
                     ZERO_EXTEND_I64_I16, ZERO_EXTEND_I64_I32);

// ============================================================================
// OPCODE_SIGN_EXTEND
// ============================================================================
struct SIGN_EXTEND_I16_I8
    : Sequence<SIGN_EXTEND_I16_I8, I<OPCODE_SIGN_EXTEND, I16Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movsx(i.dest, i.src1);
  }
};
struct SIGN_EXTEND_I32_I8
    : Sequence<SIGN_EXTEND_I32_I8, I<OPCODE_SIGN_EXTEND, I32Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movsx(i.dest, i.src1);
  }
};
struct SIGN_EXTEND_I64_I8
    : Sequence<SIGN_EXTEND_I64_I8, I<OPCODE_SIGN_EXTEND, I64Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movsx(i.dest, i.src1);
  }
};
struct SIGN_EXTEND_I32_I16
    : Sequence<SIGN_EXTEND_I32_I16, I<OPCODE_SIGN_EXTEND, I32Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movsx(i.dest, i.src1);
  }
};
struct SIGN_EXTEND_I64_I16
    : Sequence<SIGN_EXTEND_I64_I16, I<OPCODE_SIGN_EXTEND, I64Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movsx(i.dest, i.src1);
  }
};
struct SIGN_EXTEND_I64_I32
    : Sequence<SIGN_EXTEND_I64_I32, I<OPCODE_SIGN_EXTEND, I64Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movsxd(i.dest, i.src1);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_SIGN_EXTEND, SIGN_EXTEND_I16_I8, SIGN_EXTEND_I32_I8,
                     SIGN_EXTEND_I64_I8, SIGN_EXTEND_I32_I16,
                     SIGN_EXTEND_I64_I16, SIGN_EXTEND_I64_I32);

// ============================================================================
// OPCODE_TRUNCATE
// ============================================================================
struct TRUNCATE_I8_I16
    : Sequence<TRUNCATE_I8_I16, I<OPCODE_TRUNCATE, I8Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest.reg().cvt32(), i.src1.reg().cvt8());
  }
};
struct TRUNCATE_I8_I32
    : Sequence<TRUNCATE_I8_I32, I<OPCODE_TRUNCATE, I8Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest.reg().cvt32(), i.src1.reg().cvt8());
  }
};
struct TRUNCATE_I8_I64
    : Sequence<TRUNCATE_I8_I64, I<OPCODE_TRUNCATE, I8Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest.reg().cvt32(), i.src1.reg().cvt8());
  }
};
struct TRUNCATE_I16_I32
    : Sequence<TRUNCATE_I16_I32, I<OPCODE_TRUNCATE, I16Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest.reg().cvt32(), i.src1.reg().cvt16());
  }
};
struct TRUNCATE_I16_I64
    : Sequence<TRUNCATE_I16_I64, I<OPCODE_TRUNCATE, I16Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.movzx(i.dest.reg().cvt32(), i.src1.reg().cvt16());
  }
};
struct TRUNCATE_I32_I64
    : Sequence<TRUNCATE_I32_I64, I<OPCODE_TRUNCATE, I32Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.mov(i.dest, i.src1.reg().cvt32());
  }
};
EMITTER_OPCODE_TABLE(OPCODE_TRUNCATE, TRUNCATE_I8_I16, TRUNCATE_I8_I32,
                     TRUNCATE_I8_I64, TRUNCATE_I16_I32, TRUNCATE_I16_I64,
                     TRUNCATE_I32_I64);

// ============================================================================
// OPCODE_CONVERT
// ============================================================================
struct CONVERT_I32_F32
    : Sequence<CONVERT_I32_F32, I<OPCODE_CONVERT, I32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    // TODO(benvanik): saturation check? cvtt* (trunc?)
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    if (i.instr->flags == ROUND_TO_ZERO) {
      e.vcvttss2si(i.dest, src1);
    } else {
      e.vcvtss2si(i.dest, src1);
    }
  }
};
struct CONVERT_I32_F64
    : Sequence<CONVERT_I32_F64, I<OPCODE_CONVERT, I32Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    // Intel returns 0x80000000 if the double value does not fit within an int32
    // PPC saturates the value instead.
    // So, we can clamp the double value to (double)0x7FFFFFFF.
    e.vminsd(e.xmm1, GetInputRegOrConstant(e, i.src1, e.xmm0),
             e.GetXmmConstPtr(XMMIntMaxPD));
    if (i.instr->flags == ROUND_TO_ZERO) {
      e.vcvttsd2si(i.dest, e.xmm1);
    } else {
      e.vcvtsd2si(i.dest, e.xmm1);
    }
  }
};
struct CONVERT_I64_F64
    : Sequence<CONVERT_I64_F64, I<OPCODE_CONVERT, I64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    // Copy src1.
    e.movq(e.rcx, src1);

    // TODO(benvanik): saturation check? cvtt* (trunc?)
    if (i.instr->flags == ROUND_TO_ZERO) {
      e.vcvttsd2si(i.dest, src1);
    } else {
      e.vcvtsd2si(i.dest, src1);
    }

    // 0x8000000000000000
    e.mov(e.rax, 0x1);
    e.shl(e.rax, 63);

    // Saturate positive overflow
    // TODO(DrChat): Find a shorter equivalent sequence.
    // if (result ind. && src1 >= 0)
    //   result = 0x7FFFFFFFFFFFFFFF;
    e.cmp(e.rax, i.dest);
    e.sete(e.al);
    e.movzx(e.rax, e.al);
    e.shr(e.rcx, 63);
    e.xor_(e.rcx, 0x01);
    e.and_(e.rax, e.rcx);

    e.sub(i.dest, e.rax);
  }
};
struct CONVERT_F32_I32
    : Sequence<CONVERT_F32_I32, I<OPCODE_CONVERT, F32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(CONVERT_F32_I32);
  }
};
struct CONVERT_F32_F64
    : Sequence<CONVERT_F32_F64, I<OPCODE_CONVERT, F32Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    // TODO(benvanik): saturation check? cvtt* (trunc?)
    e.vcvtsd2ss(i.dest, GetInputRegOrConstant(e, i.src1, e.xmm0));
  }
};
struct CONVERT_F64_I64
    : Sequence<CONVERT_F64_I64, I<OPCODE_CONVERT, F64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);

    Reg64 input = i.src1;
    if (i.src1.is_constant) {
      input = e.rax;
      e.mov(input, (uintptr_t)i.src1.constant());
    }
    // TODO(benvanik): saturation check? cvtt* (trunc?)
    e.vcvtsi2sd(i.dest, input);
  }
};
struct CONVERT_F64_F32
    : Sequence<CONVERT_F64_F32, I<OPCODE_CONVERT, F64Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    e.vcvtss2sd(i.dest, GetInputRegOrConstant(e, i.src1, e.xmm0));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_CONVERT, CONVERT_I32_F32, CONVERT_I32_F64,
                     CONVERT_I64_F64, CONVERT_F32_I32, CONVERT_F32_F64,
                     CONVERT_F64_I64, CONVERT_F64_F32);

struct TOSINGLE_F64_F64
    : Sequence<TOSINGLE_F64_F64, I<OPCODE_TO_SINGLE, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);

    Xmm srcreg = GetInputRegOrConstant(e, i.src1, e.xmm1);

    if (cvars::no_round_to_single) {
      if (i.dest != i.src1 || i.src1.is_constant) {
        e.vmovapd(i.dest, srcreg);
      }

    } else {
      /*
         i compared the results for this cvtss/cvtsd to results generated
         on actual hardware, it looks good to me
      */
      e.vcvtsd2ss(e.xmm0, srcreg);
      e.vcvtss2sd(i.dest, e.xmm0);
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_TO_SINGLE, TOSINGLE_F64_F64);

// ============================================================================
// OPCODE_UNPACK_SINGLE
// ============================================================================
// lfs widens without quieting, so only a signaling NaN needs the quiet bit the
// host convert set cleared again.
struct UNPACK_SINGLE
    : Sequence<UNPACK_SINGLE, I<OPCODE_UNPACK_SINGLE, F64Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    if (i.src1.is_constant) {
      e.mov(e.eax, i.src1.constant());
    } else {
      e.mov(e.eax, i.src1);
    }
    e.vmovd(e.xmm0, e.eax);
    e.vcvtss2sd(i.dest, e.xmm0);

    Xbyak::Label done;
    // An all-ones exponent is a NaN or an infinity; an infinity's bit 51 is
    // already clear.
    e.mov(e.edx, e.eax);
    e.and_(e.edx, 0x7FFFFFFFu);
    e.cmp(e.edx, 0x7F800000u);
    e.jb(done);
    // A quiet NaN already has the bit the convert set.
    e.test(e.eax, 1u << 22);
    e.jnz(done);
    e.vmovq(e.rdx, i.dest);
    e.btr(e.rdx, 51);
    e.vmovq(i.dest, e.rdx);
    e.L(done);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_UNPACK_SINGLE, UNPACK_SINGLE);

// ============================================================================
// OPCODE_PACK_SINGLE
// ============================================================================
// stfs narrows without quieting: a NaN gets the double's quiet bit back.
struct PACK_SINGLE
    : Sequence<PACK_SINGLE, I<OPCODE_PACK_SINGLE, I32Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    Xbyak::Xmm src = GetInputRegOrConstant(e, i.src1, e.xmm1);
    e.vcvtsd2ss(e.xmm0, src);
    e.vmovd(i.dest, e.xmm0);

    Xbyak::Label done;
    e.vmovq(e.rax, src);
    e.mov(e.rdx, e.rax);
    // AND r64 only takes a sign-extended imm32, so clear the sign with BTR.
    e.btr(e.rdx, 63);
    e.mov(e.rcx, 0x7FF0000000000000ull);
    e.cmp(e.rdx, e.rcx);
    e.jbe(done);
    e.shr(e.rax, 51 - 22);
    e.and_(e.eax, 1u << 22);
    e.and_(i.dest, ~(1u << 22));
    e.or_(i.dest, e.eax);
    e.L(done);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_PACK_SINGLE, PACK_SINGLE);
// ============================================================================
// OPCODE_ROUND
// ============================================================================
struct ROUND_F32 : Sequence<ROUND_F32, I<OPCODE_ROUND, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(ROUND_F32);
  }
};
struct ROUND_F64 : Sequence<ROUND_F64, I<OPCODE_ROUND, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    switch (i.instr->flags) {
      case ROUND_TO_ZERO:
        e.vroundsd(i.dest, src1, 0b00000011);
        break;
      case ROUND_TO_NEAREST:
        e.vroundsd(i.dest, src1, 0b00000000);
        break;
      case ROUND_TO_MINUS_INFINITY:
        e.vroundsd(i.dest, src1, 0b00000001);
        break;
      case ROUND_TO_POSITIVE_INFINITY:
        e.vroundsd(i.dest, src1, 0b00000010);
        break;
      case ROUND_DYNAMIC:
        // Bit 2 takes the mode from MXCSR, which carries the guest's.
        e.vroundsd(i.dest, src1, 0b00000100);
        break;
    }
  }
};
struct ROUND_V128 : Sequence<ROUND_V128, I<OPCODE_ROUND, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    // likely dead code
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    switch (i.instr->flags) {
      case ROUND_TO_ZERO:
        e.vroundps(i.dest, src1, 0b00000011);
        break;
      case ROUND_TO_NEAREST:
        e.vroundps(i.dest, src1, 0b00000000);
        break;
      case ROUND_TO_MINUS_INFINITY:
        e.vroundps(i.dest, src1, 0b00000001);
        break;
      case ROUND_TO_POSITIVE_INFINITY:
        e.vroundps(i.dest, src1, 0b00000010);
        break;
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_ROUND, ROUND_F32, ROUND_F64, ROUND_V128);

// ============================================================================
// OPCODE_CLEAR_FP_EXCEPTIONS
// ============================================================================
struct CLEAR_FP_EXCEPTIONS
    : Sequence<CLEAR_FP_EXCEPTIONS, I<OPCODE_CLEAR_FP_EXCEPTIONS, VoidOp>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    // The stored mxcsr always has the sticky flags clear, so reloading it is
    // both the mode we want and the clear.
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    e.vldmxcsr(e.GetBackendCtxPtr(offsetof(X64BackendContext, mxcsr_fpu)));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_CLEAR_FP_EXCEPTIONS, CLEAR_FP_EXCEPTIONS);

// ============================================================================
// OPCODE_LOAD_FP_EXCEPTIONS
// ============================================================================
struct LOAD_FP_EXCEPTIONS
    : Sequence<LOAD_FP_EXCEPTIONS, I<OPCODE_LOAD_FP_EXCEPTIONS, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    auto scratch =
        e.GetBackendCtxPtr(offsetof(X64BackendContext, helper_scratch_u64s[0]));
    e.vstmxcsr(scratch);
    e.mov(i.dest, scratch);
    // IE DE ZE OE UE PE -> invalid, div by zero, overflow, underflow, inexact.
    // Dropping DE closes the gap, so everything above it shifts down one.
    e.mov(e.eax, i.dest);
    e.shr(i.dest, 1);
    e.and_(i.dest, 0x1E);
    e.and_(e.eax, FP_EXCEPTION_INVALID);
    e.or_(i.dest, e.eax);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_LOAD_FP_EXCEPTIONS, LOAD_FP_EXCEPTIONS);

// ============================================================================
// OPCODE_LOAD_CLOCK
// ============================================================================
struct LOAD_CLOCK : Sequence<LOAD_CLOCK, I<OPCODE_LOAD_CLOCK, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (cvars::inline_loadclock) {
      e.mov(e.rcx,
            e.GetBackendCtxPtr(offsetof(X64BackendContext, guest_tick_count)));
      e.mov(i.dest, e.qword[e.rcx]);
    } else {
      // When scaling is disabled and the raw clock source is selected, the code
      // in the Clock class is actually just forwarding tick counts after one
      // simple multiply and division. In that case we rather bake the scaling
      // in here to cut extra function calls with CPU cache misses and stack
      // frame overhead.
      if (cvars::clock_no_scaling && cvars::clock_source_raw) {
        auto ratio = Clock::guest_tick_ratio();
        // The 360 CPU is an in-order CPU, AMD64 usually isn't. Without
        // mfence/lfence magic the rdtsc instruction can be executed sooner or
        // later in the cache window. Since it's resolution however is much
        // higher than the 360's mftb instruction this can safely be ignored.

        // Read time stamp in edx (high part) and eax (low part).
        e.rdtsc();
        // Make it a 64 bit number in rax.
        e.shl(e.rdx, 32);
        e.or_(e.rax, e.rdx);
        // Apply tick frequency scaling.
        e.mov(e.rcx, ratio.first);
        e.mul(e.rcx);
        // We actually now have a 128 bit number in rdx:rax.
        e.mov(e.rcx, ratio.second);
        e.div(e.rcx);
        e.mov(i.dest, e.rax);
      } else {
        e.CallNative(LoadClock);
        e.mov(i.dest, e.rax);
      }
    }
  }
  static uint64_t LoadClock(void* raw_context) {
    return Clock::QueryGuestTickCount();
  }
};
EMITTER_OPCODE_TABLE(OPCODE_LOAD_CLOCK, LOAD_CLOCK);

// ============================================================================
// OPCODE_CONTEXT_BARRIER
// ============================================================================
struct CONTEXT_BARRIER
    : Sequence<CONTEXT_BARRIER, I<OPCODE_CONTEXT_BARRIER, VoidOp>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {}
};
EMITTER_OPCODE_TABLE(OPCODE_CONTEXT_BARRIER, CONTEXT_BARRIER);

// ============================================================================
// OPCODE_MAX
// ============================================================================
struct MAX_F32 : Sequence<MAX_F32, I<OPCODE_MAX, F32Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MAX_F32);
  }
};
struct MAX_F64 : Sequence<MAX_F64, I<OPCODE_MAX, F64Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    EmitCommutativeBinaryXmmOp(e, i,
                               [](X64Emitter& e, Xmm dest, Xmm src1, Xmm src2) {
                                 e.vmaxsd(dest, src1, src2);
                               });
  }
};
struct MAX_V128 : Sequence<MAX_V128, I<OPCODE_MAX, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    // if 0 and -0, return 0! opposite of minfp
    const Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    const Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);

    e.vmaxps(e.xmm2, src1, src2);
    e.vmaxps(e.xmm3, src2, src1);
    e.vandps(e.xmm2, e.xmm2, e.xmm3);

    e.vcmpunordps(e.xmm3, src1, src1);  // mask: vA is NaN
    e.vblendvps(e.xmm3, src2, src1, e.xmm3);
    // Hardware returns that operand quieted. Lanes with no NaN are dropped by
    // the blend below, so this needs no mask of its own.
    e.vorps(e.xmm3, e.xmm3, e.GetXmmConstPtr(XMMQuietBit));

    e.vcmpunordps(i.dest, src1, src2);  // mask: vA or vB is NaN
    e.vblendvps(i.dest, e.xmm2, e.xmm3, i.dest);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_MAX, MAX_F32, MAX_F64, MAX_V128);

// ============================================================================
// OPCODE_DENORMAL_QUIRK
// ============================================================================
// quirk = (any operand denormal) && (all operands finite), as i8 0/1.
struct DENORMAL_QUIRK
    : Sequence<DENORMAL_QUIRK,
               I<OPCODE_DENORMAL_QUIRK, I8Op, F64Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    const Xmm ops[3] = {GetInputRegOrConstant(e, i.src1, e.xmm0),
                        GetInputRegOrConstant(e, i.src2, e.xmm1),
                        GetInputRegOrConstant(e, i.src3, e.xmm2)};
    // rcx = min(|op| - 1): below 0x000FFFFFFFFFFFFF iff some operand is
    // denormal. Subtracting one wraps a zero up to the top.
    for (int k = 0; k < 3; ++k) {
      const auto& gp = (k == 0) ? e.rcx : e.rax;
      e.vmovq(gp, ops[k]);
      e.btr(gp, 63);
      e.sub(gp, 1);
      if (k != 0) {
        e.cmp(e.rax, e.rcx);
        e.cmovb(e.rcx, e.rax);
      }
    }
    e.mov(e.rax, 0x000FFFFFFFFFFFFFull);
    e.cmp(e.rcx, e.rax);
    Xbyak::Label slow, done;
    e.jb(slow);
    e.xor_(i.dest.reg().cvt32(), i.dest.reg().cvt32());
    e.jmp(done);

    // rcx = max(|op|): below infinity iff every operand is finite.
    e.L(slow);
    for (int k = 0; k < 3; ++k) {
      const auto& gp = (k == 0) ? e.rcx : e.rax;
      e.vmovq(gp, ops[k]);
      e.btr(gp, 63);
      if (k != 0) {
        e.cmp(e.rax, e.rcx);
        e.cmova(e.rcx, e.rax);
      }
    }
    e.mov(e.rax, 0x7FF0000000000000ull);
    e.cmp(e.rcx, e.rax);
    e.setb(i.dest);
    e.L(done);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_DENORMAL_QUIRK, DENORMAL_QUIRK);

// ============================================================================
// OPCODE_MIN
// ============================================================================
struct MIN_I8 : Sequence<MIN_I8, I<OPCODE_MIN, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitCommutativeBinaryOp(
        e, i,
        [](X64Emitter& e, const Reg8& dest_src, const Reg8& src) {
          e.cmp(dest_src, src);
          e.cmovg(dest_src.cvt32(), src.cvt32());
        },
        [](X64Emitter& e, const Reg8& dest_src, int32_t constant) {
          e.mov(e.al, constant);
          e.cmp(dest_src, e.al);
          e.cmovg(dest_src.cvt32(), e.eax);
        });
  }
};
struct MIN_I16 : Sequence<MIN_I16, I<OPCODE_MIN, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MIN_I16);
  }
};
struct MIN_I32 : Sequence<MIN_I32, I<OPCODE_MIN, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MIN_I32);
  }
};
struct MIN_I64 : Sequence<MIN_I64, I<OPCODE_MIN, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MIN_I64);
  }
};
struct MIN_F32 : Sequence<MIN_F32, I<OPCODE_MIN, F32Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MIN_F32);
  }
};
struct MIN_F64 : Sequence<MIN_F64, I<OPCODE_MIN, F64Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    EmitCommutativeBinaryXmmOp(e, i,
                               [](X64Emitter& e, Xmm dest, Xmm src1, Xmm src2) {
                                 e.vminsd(dest, src1, src2);
                               });
  }
};
struct MIN_V128 : Sequence<MIN_V128, I<OPCODE_MIN, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    const Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    const Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);

    e.vminps(e.xmm2, src1, src2);
    e.vminps(e.xmm3, src2, src1);
    e.vorps(e.xmm2, e.xmm2, e.xmm3);

    e.vcmpunordps(e.xmm3, src1, src1);  // mask: vA is NaN
    e.vblendvps(e.xmm3, src2, src1, e.xmm3);
    // Hardware returns that operand quieted. Lanes with no NaN are dropped by
    // the blend below, so this needs no mask of its own.
    e.vorps(e.xmm3, e.xmm3, e.GetXmmConstPtr(XMMQuietBit));

    e.vcmpunordps(i.dest, src1, src2);  // mask: vA or vB is NaN
    e.vblendvps(i.dest, e.xmm2, e.xmm3, i.dest);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_MIN, MIN_I8, MIN_I16, MIN_I32, MIN_I64, MIN_F32,
                     MIN_F64, MIN_V128);

// ============================================================================
// OPCODE_SELECT
// ============================================================================
// dest = src1 ? src2 : src3
// TODO(benvanik): match compare + select sequences, as often it's something
//     like SELECT(VECTOR_COMPARE_SGE(a, b), a, b)
struct SELECT_I8
    : Sequence<SELECT_I8, I<OPCODE_SELECT, I8Op, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    Reg8 src2;
    if (i.src2.is_constant) {
      src2 = e.al;
      e.mov(src2, i.src2.constant());
    } else {
      src2 = i.src2;
    }
    e.test(i.src1, i.src1);
    e.cmovnz(i.dest.reg().cvt32(), src2.cvt32());
    e.cmovz(i.dest.reg().cvt32(), i.src3.reg().cvt32());
  }
};
struct SELECT_I16
    : Sequence<SELECT_I16, I<OPCODE_SELECT, I16Op, I8Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    Reg16 src2;
    if (i.src2.is_constant) {
      src2 = e.ax;
      e.mov(src2, i.src2.constant());
    } else {
      src2 = i.src2;
    }
    e.test(i.src1, i.src1);
    e.cmovnz(i.dest.reg().cvt32(), src2.cvt32());
    e.cmovz(i.dest.reg().cvt32(), i.src3.reg().cvt32());
  }
};
struct SELECT_I32
    : Sequence<SELECT_I32, I<OPCODE_SELECT, I32Op, I8Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    Reg32 src2;
    if (i.src2.is_constant) {
      src2 = e.eax;
      e.mov(src2, i.src2.constant());
    } else {
      src2 = i.src2;
    }
    e.test(i.src1, i.src1);
    e.cmovnz(i.dest, src2);
    e.cmovz(i.dest, i.src3);
  }
};
struct SELECT_I64
    : Sequence<SELECT_I64, I<OPCODE_SELECT, I64Op, I8Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    Reg64 src2;
    if (i.src2.is_constant) {
      src2 = e.rax;
      e.mov(src2, i.src2.constant());
    } else {
      src2 = i.src2;
    }
    e.test(i.src1, i.src1);
    e.cmovnz(i.dest, src2);
    e.cmovz(i.dest, i.src3);
  }
};
struct SELECT_F32
    : Sequence<SELECT_F32, I<OPCODE_SELECT, F32Op, I8Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(SELECT_F32);
  }
};
struct SELECT_F64
    : Sequence<SELECT_F64, I<OPCODE_SELECT, F64Op, I8Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    // dest = src1 != 0 ? src2 : src3

    // A constant arm starts free in a GPR rather than needing an xmm of its
    // own, so the choice itself runs on the integer ports and only the other
    // arm and the result cross domains.
    if (i.src2.is_constant != i.src3.is_constant) {
      const bool constant_is_true_arm = i.src2.is_constant;
      e.mov(e.rax, constant_is_true_arm ? i.src2.value->constant.u64
                                        : i.src3.value->constant.u64);
      e.vmovq(e.rcx, constant_is_true_arm ? i.src3.reg() : i.src2.reg());
      e.test(i.src1, i.src1);
      if (constant_is_true_arm) {
        e.cmovz(e.rax, e.rcx);
      } else {
        e.cmovnz(e.rax, e.rcx);
      }
      e.vmovq(i.dest, e.rax);
      return;
    }

    if (e.IsFeatureEnabled(kX64EmitAVX512Ortho)) {
      e.movzx(e.rax, i.src1);
      e.vmovq(e.xmm0, e.rax);
      e.vptestmq(e.k1, e.xmm0, e.xmm0);

      const Xmm src2 = i.src2.is_constant ? e.xmm1 : i.src2;
      if (i.src2.is_constant) {
        e.LoadConstantXmm(src2, i.src2.constant());
      }

      const Xmm src3 = i.src3.is_constant ? e.xmm2 : i.src3;
      if (i.src3.is_constant) {
        e.LoadConstantXmm(src3, i.src3.constant());
      }

      e.vpblendmq(i.dest.reg() | e.k1, src3, src2);
      return;
    }

    // Negating the 0/1 condition fills the sign bit the blend selects on.
    e.movzx(e.eax, i.src1);
    e.neg(e.rax);
    e.vmovq(e.xmm0, e.rax);

    // Distinct scratch per arm: a blend reads both at once.
    Xmm src2 = i.src2.is_constant ? e.xmm1 : i.src2;
    if (i.src2.is_constant) {
      e.LoadConstantXmm(src2, i.src2.constant());
    }

    Xmm src3 = i.src3.is_constant ? e.xmm2 : i.src3;
    if (i.src3.is_constant) {
      e.LoadConstantXmm(src3, i.src3.constant());
    }

    e.vblendvpd(i.dest, src3, src2, e.xmm0);
  }
};
struct SELECT_V128_I8
    : Sequence<SELECT_V128_I8, I<OPCODE_SELECT, V128Op, I8Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(SELECT_V128_I8);
  }
};

enum class PermittedBlend : uint32_t { NotPermitted, Int8, Ps };
static bool IsVectorCompare(const Instr* i) {
  Opcode op = i->opcode->num;
  return op >= OPCODE_VECTOR_COMPARE_EQ && op <= OPCODE_VECTOR_COMPARE_UGE;
}
// vpblendvb only needs each byte to be 0x00 or 0xFF, but vblendvps picks a
// whole 32-bit lane off that lane's high bit, so it additionally needs the
// lane to be uniform.
static PermittedBlend GetPermittedBlendForConstant(const vec128_t& c) {
  for (int i = 0; i < 16; ++i) {
    if (c.u8[i] != 0x00 && c.u8[i] != 0xFF) {
      return PermittedBlend::NotPermitted;
    }
  }
  for (int i = 0; i < 4; ++i) {
    if (c.u32[i] != 0x00000000u && c.u32[i] != 0xFFFFFFFFu) {
      return PermittedBlend::Int8;
    }
  }
  return PermittedBlend::Ps;
}

// Bounds the walk below over selectors built from chained bitwise ops.
static constexpr unsigned kMaxBlendSelectorDepth = 4;

/*
    OPCODE_SELECT does a bit by bit selection, however, if the selector is the
   result of a comparison or if each element may only be 0xff or 0 we may use a
   blend instruction instead
*/
static PermittedBlend GetPermittedBlendForSelectV128(const Value* src1v,
                                                     unsigned depth = 0) {
  if (src1v->IsConstant()) {
    return GetPermittedBlendForConstant(src1v->constant.v128);
  }
  const Instr* df = src1v->def;
  if (!df) {
    return PermittedBlend::NotPermitted;
  }
  if (IsVectorCompare(df)) {
    switch (df->flags) {  // check what datatype we compared as
      case INT16_TYPE:
      case INT32_TYPE:
      case INT8_TYPE:
        return PermittedBlend::Int8;  // use vpblendvb
      case FLOAT32_TYPE:
        return PermittedBlend::Ps;  // use vblendvps
      default:                      // unknown type! just ignore
        return PermittedBlend::NotPermitted;
    }
  }
  if (depth >= kMaxBlendSelectorDepth) {
    return PermittedBlend::NotPermitted;
  }
  // The bitwise ops map {0x00, 0xFF} onto itself bytewise, so a selector built
  // by combining comparisons still blends.
  switch (df->opcode->num) {
    case OPCODE_NOT:
      return GetPermittedBlendForSelectV128(df->src1.value, depth + 1);
    case OPCODE_AND:
    case OPCODE_AND_NOT:
    case OPCODE_OR:
    case OPCODE_XOR: {
      PermittedBlend lhs =
          GetPermittedBlendForSelectV128(df->src1.value, depth + 1);
      if (lhs == PermittedBlend::NotPermitted) {
        return PermittedBlend::NotPermitted;
      }
      PermittedBlend rhs =
          GetPermittedBlendForSelectV128(df->src2.value, depth + 1);
      if (rhs == PermittedBlend::NotPermitted) {
        return PermittedBlend::NotPermitted;
      }
      // Lane uniformity only survives if both sides had it.
      return (lhs == PermittedBlend::Ps && rhs == PermittedBlend::Ps)
                 ? PermittedBlend::Ps
                 : PermittedBlend::Int8;
    }
    default:
      return PermittedBlend::NotPermitted;
  }
}
struct SELECT_V128_V128
    : Sequence<SELECT_V128_V128,
               I<OPCODE_SELECT, V128Op, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    const Xmm src1 = i.src1.is_constant ? e.xmm0 : i.src1;
    PermittedBlend mayblend = GetPermittedBlendForSelectV128(i.src1.value);
    // todo: prove src1 is only 0 or FFFF for the cases the walk above can't
    // reach, e.g. a mask loaded from memory
    if (i.src1.is_constant) {
      e.LoadConstantXmm(src1, i.src1.constant());
    }

    const Xmm src2 = i.src2.is_constant ? e.xmm1 : i.src2;
    if (i.src2.is_constant) {
      e.LoadConstantXmm(src2, i.src2.constant());
    }

    const Xmm src3 = i.src3.is_constant ? e.xmm2 : i.src3;
    if (i.src3.is_constant) {
      e.LoadConstantXmm(src3, i.src3.constant());
    }

    if (e.IsFeatureEnabled(kX64EmitAVX512Ortho)) {
      e.vmovdqa(e.xmm3, src1);
      e.vpternlogd(e.xmm3, src2, src3,
                   (~TernaryOperand::a & TernaryOperand::b) |
                       (TernaryOperand::c & TernaryOperand::a));
      e.vmovdqa(i.dest, e.xmm3);
      return;
    }

    if (mayblend == PermittedBlend::Int8) {
      e.vpblendvb(i.dest, src2, src3, src1);
    } else if (mayblend == PermittedBlend::Ps) {
      e.vblendvps(i.dest, src2, src3, src1);
    } else {
      if (e.IsFeatureEnabled(kX64EmitXOP)) {
        e.vpcmov(i.dest, src3, src2, src1);
      } else {
        // src1 ? src2 : src3;

        e.vpandn(e.xmm3, src1, src2);
        e.vpand(i.dest, src1, src3);
        e.vpor(i.dest, i.dest, e.xmm3);
      }
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_SELECT, SELECT_I8, SELECT_I16, SELECT_I32,
                     SELECT_I64, SELECT_F32, SELECT_F64, SELECT_V128_I8,
                     SELECT_V128_V128);

static const hir::Instr* GetFirstPrecedingInstrWithPossibleFlagEffects(
    const hir::Instr* i) {
  Opcode iop;

go_further:
  i = i->GetNonFakePrev();
  if (!i) {
    return nullptr;
  }
  iop = i->opcode->num;
  // context/local loads are just movs from mem. we know they will not spoil the
  // flags
  switch (iop) {
    case OPCODE_LOAD_CONTEXT:
    case OPCODE_STORE_CONTEXT:
    case OPCODE_LOAD_LOCAL:
    case OPCODE_STORE_LOCAL:
    case OPCODE_ASSIGN:
      goto go_further;
    default:
      return i;
  }
}

static bool HasPrecedingCmpOfSameValues(const hir::Instr* i) {
  if (IsTracingData()) {
    return false;  // no cmp elim if tracing
  }
  auto prev = GetFirstPrecedingInstrWithPossibleFlagEffects(i);

  if (prev == nullptr) {
    return false;
  }

  Opcode num = prev->opcode->num;

  if (num < OPCODE_COMPARE_EQ || num > OPCODE_COMPARE_UGE) {
    return false;
  }

  return prev->src1.value->IsEqual(i->src1.value) &&
         prev->src2.value->IsEqual(i->src2.value);
}
static bool MayCombineSetxWithFollowingCtxStore(const hir::Instr* setx_insn,
                                                unsigned& out_offset) {
  if (IsTracingData()) {
    return false;
  }
  hir::Value* defed = setx_insn->dest;

  if (!defed->HasSingleUse()) {
    return false;
  }
  hir::Value::Use* single_use = defed->use_head;

  hir::Instr* shouldbestore = single_use->instr;

  if (!shouldbestore) {
    return false;  // probs impossible
  }

  if (shouldbestore->opcode->num == OPCODE_STORE_CONTEXT) {
    if (shouldbestore->GetNonFakePrev() == setx_insn) {
      out_offset = static_cast<unsigned>(shouldbestore->src1.offset);
      shouldbestore->backend_flags |=
          INSTR_X64_FLAGS_ELIMINATED;  // eliminate store
      return true;
    }
  }
  return false;
}

// ============================================================================
// OPCODE_IS_NAN
// ============================================================================
struct IS_NAN_F32 : Sequence<IS_NAN_F32, I<OPCODE_IS_NAN, I8Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(IS_NAN_F32);
  }
};

struct IS_NAN_F64 : Sequence<IS_NAN_F64, I<OPCODE_IS_NAN, I8Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    e.vucomisd(i.src1, i.src1);
    e.setp(i.dest);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_IS_NAN, IS_NAN_F32, IS_NAN_F64);

template <typename dest>
static void CompareEqDoSete(X64Emitter& e, const Instr* instr,
                            const dest& dst) {
  unsigned ctxoffset = 0;
  if (MayCombineSetxWithFollowingCtxStore(instr, ctxoffset)) {
    e.sete(e.byte[e.GetContextReg() + ctxoffset]);
  } else {
    e.sete(dst);
  }
}

// ============================================================================
// OPCODE_COMPARE_EQ
// ============================================================================
struct COMPARE_EQ_I8
    : Sequence<COMPARE_EQ_I8, I<OPCODE_COMPARE_EQ, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    // x86 flags already set?
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeCompareOp(
          e, i,
          [](X64Emitter& e, const Reg8& src1, const Reg8& src2) {
            e.cmp(src1, src2);
          },
          [](X64Emitter& e, const Reg8& src1, int32_t constant) {
            if (constant == 0) {
              e.test(src1, src1);
            } else {
              e.cmp(src1, constant);
            }
          });
    }
    CompareEqDoSete(e, i.instr, i.dest);
  }
};
struct COMPARE_EQ_I16
    : Sequence<COMPARE_EQ_I16, I<OPCODE_COMPARE_EQ, I8Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeCompareOp(
          e, i,
          [](X64Emitter& e, const Reg16& src1, const Reg16& src2) {
            e.cmp(src1, src2);
          },
          [](X64Emitter& e, const Reg16& src1, int32_t constant) {
            if (constant == 0) {
              e.test(src1, src1);
            } else {
              e.cmp(src1, constant);
            }
          });
    }
    CompareEqDoSete(e, i.instr, i.dest);
  }
};
struct COMPARE_EQ_I32
    : Sequence<COMPARE_EQ_I32, I<OPCODE_COMPARE_EQ, I8Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeCompareOp(
          e, i,
          [](X64Emitter& e, const Reg32& src1, const Reg32& src2) {
            e.cmp(src1, src2);
          },
          [](X64Emitter& e, const Reg32& src1, int32_t constant) {
            if (constant == 0) {
              e.test(src1, src1);
            } else {
              e.cmp(src1, constant);
            }
          });
    }
    CompareEqDoSete(e, i.instr, i.dest);
  }
};
struct COMPARE_EQ_I64
    : Sequence<COMPARE_EQ_I64, I<OPCODE_COMPARE_EQ, I8Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeCompareOp(
          e, i,
          [](X64Emitter& e, const Reg64& src1, const Reg64& src2) {
            e.cmp(src1, src2);
          },
          [](X64Emitter& e, const Reg64& src1, int32_t constant) {
            if (constant == 0) {
              e.test(src1, src1);
            } else {
              e.cmp(src1, constant);
            }
          });
    }
    CompareEqDoSete(e, i.instr, i.dest);
  }
};
struct COMPARE_EQ_F32
    : Sequence<COMPARE_EQ_F32, I<OPCODE_COMPARE_EQ, I8Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeBinaryXmmOp(
          e, i, [](X64Emitter& e, I8Op dest, const Xmm& src1, const Xmm& src2) {
            e.vcomiss(src1, src2);
          });
    }
    CompareEqDoSete(e, i.instr, i.dest);
  }
};
struct COMPARE_EQ_F64
    : Sequence<COMPARE_EQ_F64, I<OPCODE_COMPARE_EQ, I8Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeBinaryXmmOp(
          e, i, [](X64Emitter& e, I8Op dest, const Xmm& src1, const Xmm& src2) {
            e.vcomisd(src1, src2);
          });
    }
    CompareEqDoSete(e, i.instr, i.dest);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_COMPARE_EQ, COMPARE_EQ_I8, COMPARE_EQ_I16,
                     COMPARE_EQ_I32, COMPARE_EQ_I64, COMPARE_EQ_F32,
                     COMPARE_EQ_F64);

template <typename dest>
static void CompareNeDoSetne(X64Emitter& e, const Instr* instr,
                             const dest& dst) {
  unsigned ctxoffset = 0;
  if (MayCombineSetxWithFollowingCtxStore(instr, ctxoffset)) {
    e.setne(e.byte[e.GetContextReg() + ctxoffset]);
  } else {
    e.setne(dst);
  }
}
// ============================================================================
// OPCODE_COMPARE_NE
// ============================================================================
struct COMPARE_NE_I8
    : Sequence<COMPARE_NE_I8, I<OPCODE_COMPARE_NE, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeCompareOp(
          e, i,
          [](X64Emitter& e, const Reg8& src1, const Reg8& src2) {
            e.cmp(src1, src2);
          },
          [](X64Emitter& e, const Reg8& src1, int32_t constant) {
            e.cmp(src1, constant);
          });
    }
    CompareNeDoSetne(e, i.instr, i.dest);
  }
};
struct COMPARE_NE_I16
    : Sequence<COMPARE_NE_I16, I<OPCODE_COMPARE_NE, I8Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeCompareOp(
          e, i,
          [](X64Emitter& e, const Reg16& src1, const Reg16& src2) {
            e.cmp(src1, src2);
          },
          [](X64Emitter& e, const Reg16& src1, int32_t constant) {
            e.cmp(src1, constant);
          });
    }
    CompareNeDoSetne(e, i.instr, i.dest);
  }
};
struct COMPARE_NE_I32
    : Sequence<COMPARE_NE_I32, I<OPCODE_COMPARE_NE, I8Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeCompareOp(
          e, i,
          [](X64Emitter& e, const Reg32& src1, const Reg32& src2) {
            e.cmp(src1, src2);
          },
          [](X64Emitter& e, const Reg32& src1, int32_t constant) {
            if (constant == 0 && e.CanUseMembaseLow32As0()) {
              e.cmp(src1, e.GetMembaseReg().cvt32());
            } else {
              e.cmp(src1, constant);
            }
          });
    }
    CompareNeDoSetne(e, i.instr, i.dest);
  }
};
struct COMPARE_NE_I64
    : Sequence<COMPARE_NE_I64, I<OPCODE_COMPARE_NE, I8Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      EmitCommutativeCompareOp(
          e, i,
          [](X64Emitter& e, const Reg64& src1, const Reg64& src2) {
            e.cmp(src1, src2);
          },
          [](X64Emitter& e, const Reg64& src1, int32_t constant) {
            e.cmp(src1, constant);
          });
    }
    CompareNeDoSetne(e, i.instr, i.dest);
  }
};
struct COMPARE_NE_F32
    : Sequence<COMPARE_NE_F32, I<OPCODE_COMPARE_NE, I8Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      e.vcomiss(i.src1, i.src2);
    }
    CompareNeDoSetne(e, i.instr, i.dest);
  }
};
struct COMPARE_NE_F64
    : Sequence<COMPARE_NE_F64, I<OPCODE_COMPARE_NE, I8Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    if (!HasPrecedingCmpOfSameValues(i.instr)) {
      e.vcomisd(i.src1, i.src2);
    }
    CompareNeDoSetne(e, i.instr, i.dest);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_COMPARE_NE, COMPARE_NE_I8, COMPARE_NE_I16,
                     COMPARE_NE_I32, COMPARE_NE_I64, COMPARE_NE_F32,
                     COMPARE_NE_F64);

#define EMITTER_ASSOCIATE_CMP_INT_DO_SET(emit_instr, inverse_instr) \
  unsigned ctxoffset = 0;                                           \
  if (MayCombineSetxWithFollowingCtxStore(i.instr, ctxoffset)) {    \
    auto addr = e.byte[e.GetContextReg() + ctxoffset];              \
    if (!inverse) {                                                 \
      e.emit_instr(addr);                                           \
    } else {                                                        \
      e.inverse_instr(addr);                                        \
    }                                                               \
  } else {                                                          \
    if (!inverse) {                                                 \
      e.emit_instr(dest);                                           \
    } else {                                                        \
      e.inverse_instr(dest);                                        \
    }                                                               \
  }
// ============================================================================
// OPCODE_COMPARE_*
// ============================================================================
#define EMITTER_ASSOCIATIVE_COMPARE_INT(op, emit_instr, inverse_instr, type, \
                                        reg_type)                            \
  struct COMPARE_##op##_##type                                               \
      : Sequence<COMPARE_##op##_##type,                                      \
                 I<OPCODE_COMPARE_##op, I8Op, type, type>> {                 \
    static void Emit(X64Emitter& e, const EmitArgType& i) {                  \
      EmitAssociativeCompareOp(                                              \
          e, i,                                                              \
          [&i](X64Emitter& e, const Reg8& dest, const reg_type& src1,        \
               const reg_type& src2, bool inverse) {                         \
            if (!HasPrecedingCmpOfSameValues(i.instr)) {                     \
              e.cmp(src1, src2);                                             \
            }                                                                \
            EMITTER_ASSOCIATE_CMP_INT_DO_SET(emit_instr, inverse_instr)      \
          },                                                                 \
          [&i](X64Emitter& e, const Reg8& dest, const reg_type& src1,        \
               int32_t constant, bool inverse) {                             \
            if (!HasPrecedingCmpOfSameValues(i.instr)) {                     \
              e.cmp(src1, constant);                                         \
            }                                                                \
            EMITTER_ASSOCIATE_CMP_INT_DO_SET(emit_instr, inverse_instr)      \
          });                                                                \
    }                                                                        \
  };
#define EMITTER_ASSOCIATIVE_COMPARE_XX(op, instr, inverse_instr)           \
  EMITTER_ASSOCIATIVE_COMPARE_INT(op, instr, inverse_instr, I8Op, Reg8);   \
  EMITTER_ASSOCIATIVE_COMPARE_INT(op, instr, inverse_instr, I16Op, Reg16); \
  EMITTER_ASSOCIATIVE_COMPARE_INT(op, instr, inverse_instr, I32Op, Reg32); \
  EMITTER_ASSOCIATIVE_COMPARE_INT(op, instr, inverse_instr, I64Op, Reg64); \
  EMITTER_OPCODE_TABLE(OPCODE_COMPARE_##op, COMPARE_##op##_I8Op,           \
                       COMPARE_##op##_I16Op, COMPARE_##op##_I32Op,         \
                       COMPARE_##op##_I64Op);
EMITTER_ASSOCIATIVE_COMPARE_XX(SLT, setl, setg);
EMITTER_ASSOCIATIVE_COMPARE_XX(SLE, setle, setge);
EMITTER_ASSOCIATIVE_COMPARE_XX(SGT, setg, setl);
EMITTER_ASSOCIATIVE_COMPARE_XX(SGE, setge, setle);
EMITTER_ASSOCIATIVE_COMPARE_XX(ULT, setb, seta);
EMITTER_ASSOCIATIVE_COMPARE_XX(ULE, setbe, setae);
EMITTER_ASSOCIATIVE_COMPARE_XX(UGT, seta, setb);
EMITTER_ASSOCIATIVE_COMPARE_XX(UGE, setae, setbe);

// https://web.archive.org/web/20171129015931/https://x86.renejeschke.de/html/file_module_x86_id_288.html
// Original link: https://x86.renejeschke.de/html/file_module_x86_id_288.html
#define EMITTER_ASSOCIATIVE_COMPARE_FLT_XX(op, emit_instr)            \
  struct COMPARE_##op##_F32                                           \
      : Sequence<COMPARE_##op##_F32,                                  \
                 I<OPCODE_COMPARE_##op, I8Op, F32Op, F32Op>> {        \
    static void Emit(X64Emitter& e, const EmitArgType& i) {           \
      e.ChangeMxcsrMode(MXCSRMode::Fpu);                              \
      if (!HasPrecedingCmpOfSameValues(i.instr)) {                    \
        e.vcomiss(i.src1, i.src2);                                    \
      }                                                               \
      unsigned ctxoffset = 0;                                         \
      if (MayCombineSetxWithFollowingCtxStore(i.instr, ctxoffset)) {  \
        e.emit_instr(e.byte[e.GetContextReg() + ctxoffset]);          \
      } else {                                                        \
        e.emit_instr(i.dest);                                         \
      }                                                               \
    }                                                                 \
  };                                                                  \
  struct COMPARE_##op##_F64                                           \
      : Sequence<COMPARE_##op##_F64,                                  \
                 I<OPCODE_COMPARE_##op, I8Op, F64Op, F64Op>> {        \
    static void Emit(X64Emitter& e, const EmitArgType& i) {           \
      e.ChangeMxcsrMode(MXCSRMode::Fpu);                              \
      if (!HasPrecedingCmpOfSameValues(i.instr)) {                    \
        if (i.src1.is_constant) {                                     \
          e.LoadConstantXmm(e.xmm0, i.src1.constant());               \
          e.vcomisd(e.xmm0, i.src2);                                  \
        } else if (i.src2.is_constant) {                              \
          e.LoadConstantXmm(e.xmm0, i.src2.constant());               \
          e.vcomisd(i.src1, e.xmm0);                                  \
        } else {                                                      \
          e.vcomisd(i.src1, i.src2);                                  \
        }                                                             \
      }                                                               \
      unsigned ctxoffset = 0;                                         \
      if (MayCombineSetxWithFollowingCtxStore(i.instr, ctxoffset)) {  \
        e.emit_instr(e.byte[e.GetContextReg() + ctxoffset]);          \
      } else {                                                        \
        e.emit_instr(i.dest);                                         \
      }                                                               \
    }                                                                 \
  };                                                                  \
  EMITTER_OPCODE_TABLE(OPCODE_COMPARE_##op##_FLT, COMPARE_##op##_F32, \
                       COMPARE_##op##_F64);
EMITTER_ASSOCIATIVE_COMPARE_FLT_XX(SLT, setb);
EMITTER_ASSOCIATIVE_COMPARE_FLT_XX(SLE, setbe);
EMITTER_ASSOCIATIVE_COMPARE_FLT_XX(SGT, seta);
EMITTER_ASSOCIATIVE_COMPARE_FLT_XX(SGE, setae);
EMITTER_ASSOCIATIVE_COMPARE_FLT_XX(ULT, setb);
EMITTER_ASSOCIATIVE_COMPARE_FLT_XX(ULE, setbe);
EMITTER_ASSOCIATIVE_COMPARE_FLT_XX(UGT, seta);
EMITTER_ASSOCIATIVE_COMPARE_FLT_XX(UGE, setae);

// ============================================================================
// OPCODE_DID_SATURATE
// ============================================================================
struct DID_SATURATE
    : Sequence<DID_SATURATE, I<OPCODE_DID_SATURATE, I8Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    // TODO(benvanik): implement saturation check (VECTOR_ADD, etc).
    e.xor_(i.dest, i.dest);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_DID_SATURATE, DID_SATURATE);

// An invalid operation with no NaN operand answers with the default QNaN, and
// x86's is negative where PPC's is positive. Only a NaN result can need the
// fixup, so the test stays off the result's dependency chain and the work goes
// to a tail block.
template <typename ARGS, typename FN>
static void EmitBinaryFpWithPpcDefaultNan_F64(X64Emitter& e, const ARGS& i,
                                              FN&& emit_op) {
  // The tail reads the original operands, so an aliased dest stages via xmm2.
  const bool aliased = (!i.src1.is_constant && i.dest.reg() == i.src1.reg()) ||
                       (!i.src2.is_constant && i.dest.reg() == i.src2.reg());
  const Xmm target = aliased ? e.xmm2 : i.dest.reg();
  Xbyak::Label& done = e.NewCachedLabel();
  Xbyak::Label& invalid =
      e.AddToTail([i, aliased, &done](X64Emitter& e, Xbyak::Label& tail) {
        e.L(tail);
        Xbyak::Label propagate;
        // Re-derive rather than capture: a constant operand lives in xmm0 or
        // xmm1, which the hot path is free to reuse.
        Xmm s1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
        Xmm s2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
        e.vucomisd(s1, s1);
        e.jp(propagate);
        e.vucomisd(s2, s2);
        e.jp(propagate);
        e.mov(e.rax, 0x7FF8000000000000ull);
        e.vmovq(i.dest, e.rax);
        e.jmp(done, X64Emitter::T_NEAR);
        e.L(propagate);
        if (aliased) {
          e.vmovapd(i.dest, e.xmm2);
        }
        e.jmp(done, X64Emitter::T_NEAR);
      });
  Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
  Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
  emit_op(e, target, src1, src2);
  e.vucomisd(target, target);
  e.jp(invalid, X64Emitter::T_NEAR);
  if (aliased) {
    e.vmovapd(i.dest, e.xmm2);
  }
  e.L(done);
}

// ============================================================================
// OPCODE_ADD
// ============================================================================
// TODO(benvanik): put dest/src1|2 together.
template <typename SEQ, typename REG, typename ARGS>
void EmitAddXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitCommutativeBinaryOp(
      e, i,
      [](X64Emitter& e, const REG& dest_src, const REG& src) {
        e.add(dest_src, src);
      },
      [](X64Emitter& e, const REG& dest_src, int32_t constant) {
        if (constant == 1 && e.IsFeatureEnabled(kX64FlagsIndependentVars)) {
          e.inc(dest_src);
        } else {
          e.add(dest_src, constant);
        }
      });
}
struct ADD_I8 : Sequence<ADD_I8, I<OPCODE_ADD, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAddXX<ADD_I8, Reg8>(e, i);
  }
};
struct ADD_I16 : Sequence<ADD_I16, I<OPCODE_ADD, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAddXX<ADD_I16, Reg16>(e, i);
  }
};
struct ADD_I32 : Sequence<ADD_I32, I<OPCODE_ADD, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAddXX<ADD_I32, Reg32>(e, i);
  }
};
struct ADD_I64 : Sequence<ADD_I64, I<OPCODE_ADD, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAddXX<ADD_I64, Reg64>(e, i);
  }
};
struct ADD_F32 : Sequence<ADD_F32, I<OPCODE_ADD, F32Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);

    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    e.vaddss(i.dest, src1, src2);
  }
};
struct ADD_F64 : Sequence<ADD_F64, I<OPCODE_ADD, F64Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    EmitBinaryFpWithPpcDefaultNan_F64(
        e, i, [](X64Emitter& e, const Xmm& dest, const Xmm& s1, const Xmm& s2) {
          e.vaddsd(dest, s1, s2);
        });
  }
};
struct ADD_V128 : Sequence<ADD_V128, I<OPCODE_ADD, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Vmx);

    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    e.vaddps(i.dest, src1, src2);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_ADD, ADD_I8, ADD_I16, ADD_I32, ADD_I64, ADD_F32,
                     ADD_F64, ADD_V128);

// ============================================================================
// OPCODE_ADD_CARRY
// ============================================================================
// TODO(benvanik): put dest/src1|2 together.
template <typename SEQ, typename REG, typename ARGS>
void EmitAddCarryXX(X64Emitter& e, const ARGS& i) {
  // TODO(benvanik): faster setting? we could probably do some fun math tricks
  // here to get the carry flag set.
  if (i.src3.is_constant) {
    if (i.src3.constant()) {
      e.stc();
    } else {
      e.clc();
    }
  } else {
    e.bt(i.src3.reg().cvt32(), 0);
  }
  SEQ::EmitCommutativeBinaryOp(
      e, i,
      [](X64Emitter& e, const REG& dest_src, const REG& src) {
        e.adc(dest_src, src);
      },
      [](X64Emitter& e, const REG& dest_src, int32_t constant) {
        e.adc(dest_src, constant);
      });
}
struct ADD_CARRY_I8
    : Sequence<ADD_CARRY_I8, I<OPCODE_ADD_CARRY, I8Op, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAddCarryXX<ADD_CARRY_I8, Reg8>(e, i);
  }
};
struct ADD_CARRY_I16
    : Sequence<ADD_CARRY_I16, I<OPCODE_ADD_CARRY, I16Op, I16Op, I16Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAddCarryXX<ADD_CARRY_I16, Reg16>(e, i);
  }
};
struct ADD_CARRY_I32
    : Sequence<ADD_CARRY_I32, I<OPCODE_ADD_CARRY, I32Op, I32Op, I32Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAddCarryXX<ADD_CARRY_I32, Reg32>(e, i);
  }
};
struct ADD_CARRY_I64
    : Sequence<ADD_CARRY_I64, I<OPCODE_ADD_CARRY, I64Op, I64Op, I64Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAddCarryXX<ADD_CARRY_I64, Reg64>(e, i);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_ADD_CARRY, ADD_CARRY_I8, ADD_CARRY_I16,
                     ADD_CARRY_I32, ADD_CARRY_I64);

// ============================================================================
// OPCODE_SUB
// ============================================================================
// TODO(benvanik): put dest/src1|2 together.
template <typename SEQ, typename REG, typename ARGS>
void EmitSubXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitAssociativeBinaryOp(
      e, i,
      [](X64Emitter& e, const REG& dest_src, const REG& src) {
        e.sub(dest_src, src);
      },
      [](X64Emitter& e, const REG& dest_src, int32_t constant) {
        if (constant == 1 && e.IsFeatureEnabled(kX64FlagsIndependentVars)) {
          e.dec(dest_src);
        } else {
          e.sub(dest_src, constant);
        }
      });
}
struct SUB_I8 : Sequence<SUB_I8, I<OPCODE_SUB, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitSubXX<SUB_I8, Reg8>(e, i);
  }
};
struct SUB_I16 : Sequence<SUB_I16, I<OPCODE_SUB, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitSubXX<SUB_I16, Reg16>(e, i);
  }
};
struct SUB_I32 : Sequence<SUB_I32, I<OPCODE_SUB, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitSubXX<SUB_I32, Reg32>(e, i);
  }
};
struct SUB_I64 : Sequence<SUB_I64, I<OPCODE_SUB, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitSubXX<SUB_I64, Reg64>(e, i);
  }
};
struct SUB_F32 : Sequence<SUB_F32, I<OPCODE_SUB, F32Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_true(!i.instr->flags);
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    e.vsubss(i.dest, src1, src2);
  }
};
struct SUB_F64 : Sequence<SUB_F64, I<OPCODE_SUB, F64Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_true(!i.instr->flags);
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    EmitBinaryFpWithPpcDefaultNan_F64(
        e, i, [](X64Emitter& e, const Xmm& dest, const Xmm& s1, const Xmm& s2) {
          e.vsubsd(dest, s1, s2);
        });
  }
};
struct SUB_V128 : Sequence<SUB_V128, I<OPCODE_SUB, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_true(!i.instr->flags);
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    e.vsubps(i.dest, src1, src2);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_SUB, SUB_I8, SUB_I16, SUB_I32, SUB_I64, SUB_F32,
                     SUB_F64, SUB_V128);

// ============================================================================
// OPCODE_MUL
// ============================================================================
// Sign doesn't matter here, as we don't use the high bits.
// We exploit mulx here to avoid creating too much register pressure.
struct MUL_I8 : Sequence<MUL_I8, I<OPCODE_MUL, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MUL_I8);
  }
};
struct MUL_I16 : Sequence<MUL_I16, I<OPCODE_MUL, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MUL_I8);
  }
};
struct MUL_I32 : Sequence<MUL_I32, I<OPCODE_MUL, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (i.src2.is_constant) {
      uint32_t multiplier = i.src2.value->constant.u32;
      if (multiplier == 3 || multiplier == 5 || multiplier == 9) {
        e.lea(i.dest, e.ptr[i.src1.reg() * (multiplier - 1) + i.src1.reg()]);
        return;
      }
    }

    if (e.IsFeatureEnabled(kX64EmitBMI2)) {
      // mulx: $1:$2 = EDX * $3

      // TODO(benvanik): place src2 in edx?
      if (i.src1.is_constant) {
        assert_true(!i.src2.is_constant);
        e.mov(e.edx, i.src2);
        e.mov(e.eax, i.src1.constant());
        e.mulx(e.edx, i.dest, e.eax);
      } else if (i.src2.is_constant) {
        e.mov(e.edx, i.src1);
        e.mov(e.eax, i.src2.constant());
        e.mulx(e.edx, i.dest, e.eax);
      } else {
        e.mov(e.edx, i.src2);
        e.mulx(e.edx, i.dest, i.src1);
      }
    } else {
      // x86 mul instruction
      // EDX:EAX = EAX * $1;

      // is_constant AKA not a register
      if (i.src1.is_constant) {
        assert_true(!i.src2.is_constant);  // can't multiply 2 constants
        e.mov(e.eax, i.src1.constant());
        e.mul(i.src2);
        e.mov(i.dest, e.eax);
      } else if (i.src2.is_constant) {
        assert_true(!i.src1.is_constant);  // can't multiply 2 constants
        e.mov(e.eax, i.src2.constant());
        e.mul(i.src1);
        e.mov(i.dest, e.eax);
      } else {
        e.mov(e.eax, i.src1);
        e.mul(i.src2);
        e.mov(i.dest, e.eax);
      }
    }
  }
};
struct MUL_I64 : Sequence<MUL_I64, I<OPCODE_MUL, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (i.src2.is_constant) {
      uint64_t multiplier = i.src2.value->constant.u64;
      if (multiplier == 3 || multiplier == 5 || multiplier == 9) {
        e.lea(i.dest,
              e.ptr[i.src1.reg() * ((int)multiplier - 1) + i.src1.reg()]);
        return;
      }
    }

    if (e.IsFeatureEnabled(kX64EmitBMI2)) {
      // mulx: $1:$2 = RDX * $3

      // TODO(benvanik): place src2 in edx?
      if (i.src1.is_constant) {
        assert_true(!i.src2.is_constant);
        e.mov(e.rdx, i.src2);
        e.mov(e.rax, i.src1.constant());
        e.mulx(e.rdx, i.dest, e.rax);
      } else if (i.src2.is_constant) {
        e.mov(e.rdx, i.src1);
        e.mov(e.rax, i.src2.constant());
        e.mulx(e.rdx, i.dest, e.rax);
      } else {
        e.mov(e.rdx, i.src2);
        e.mulx(e.rdx, i.dest, i.src1);
      }
    } else {
      // x86 mul instruction
      // RDX:RAX = RAX * $1;

      if (i.src1.is_constant) {
        assert_true(!i.src2.is_constant);  // can't multiply 2 constants
        e.mov(e.rax, i.src1.constant());
        e.mul(i.src2);
        e.mov(i.dest, e.rax);
      } else if (i.src2.is_constant) {
        assert_true(!i.src1.is_constant);  // can't multiply 2 constants
        e.mov(e.rax, i.src2.constant());
        e.mul(i.src1);
        e.mov(i.dest, e.rax);
      } else {
        e.mov(e.rax, i.src1);
        e.mul(i.src2);
        e.mov(i.dest, e.rax);
      }
    }
  }
};
struct MUL_F32 : Sequence<MUL_F32, I<OPCODE_MUL, F32Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_true(!i.instr->flags);
    e.ChangeMxcsrMode(MXCSRMode::Fpu);

    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    e.vmulss(i.dest, src1, src2);
  }
};
struct MUL_F64 : Sequence<MUL_F64, I<OPCODE_MUL, F64Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_true(!i.instr->flags);
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    EmitBinaryFpWithPpcDefaultNan_F64(
        e, i, [](X64Emitter& e, const Xmm& dest, const Xmm& s1, const Xmm& s2) {
          e.vmulsd(dest, s1, s2);
        });
  }
};
struct MUL_V128 : Sequence<MUL_V128, I<OPCODE_MUL, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_true(!i.instr->flags);
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    EmitVmxFloatBinOp(e, i.dest, src1, src2,
                      [](X64Emitter& e, const Xmm& d, const Xmm& a,
                         const Xmm& b) { e.vmulps(d, a, b); });
  }
};
EMITTER_OPCODE_TABLE(OPCODE_MUL, MUL_I8, MUL_I16, MUL_I32, MUL_I64, MUL_F32,
                     MUL_F64, MUL_V128);

// ============================================================================
// OPCODE_MUL_HI
// ============================================================================
struct MUL_HI_I8 : Sequence<MUL_HI_I8, I<OPCODE_MUL_HI, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MUL_HI_I8);
  }
};
struct MUL_HI_I16
    : Sequence<MUL_HI_I16, I<OPCODE_MUL_HI, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MUL_HI_I8);
  }
};
struct MUL_HI_I32
    : Sequence<MUL_HI_I32, I<OPCODE_MUL_HI, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(MUL_HI_I32);
  }
};
struct MUL_HI_I64
    : Sequence<MUL_HI_I64, I<OPCODE_MUL_HI, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (i.instr->flags & ARITHMETIC_UNSIGNED) {
      if (e.IsFeatureEnabled(kX64EmitBMI2)) {
        // TODO(benvanik): place src1 in eax? still need to sign extend
        e.mov(e.rdx, i.src1);
        if (i.src2.is_constant) {
          e.mov(e.rax, i.src2.constant());
          e.mulx(i.dest, e.rdx, e.rax);
        } else {
          e.mulx(i.dest, e.rax, i.src2);
        }
      } else {
        // x86 mul instruction
        // RDX:RAX < RAX * REG(op1);
        if (i.src1.is_constant) {
          assert_true(!i.src2.is_constant);  // can't multiply 2 constants
          e.mov(e.rax, i.src1.constant());
          e.mul(i.src2);
          e.mov(i.dest, e.rdx);
        } else if (i.src2.is_constant) {
          assert_true(!i.src1.is_constant);  // can't multiply 2 constants
          e.mov(e.rax, i.src2.constant());
          e.mul(i.src1);
          e.mov(i.dest, e.rdx);
        } else {
          e.mov(e.rax, i.src1);
          e.mul(i.src2);
          e.mov(i.dest, e.rdx);
        }
      }
    } else {
      if (i.src1.is_constant) {
        e.mov(e.rax, i.src1.constant());
      } else {
        e.mov(e.rax, i.src1);
      }
      if (i.src2.is_constant) {
        e.mov(e.rdx, i.src2.constant());
        e.imul(e.rdx);
      } else {
        e.imul(i.src2);
      }
      e.mov(i.dest, e.rdx);
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_MUL_HI, MUL_HI_I8, MUL_HI_I16, MUL_HI_I32,
                     MUL_HI_I64);

// ============================================================================
// OPCODE_DIV
// ============================================================================
// TODO(benvanik): optimize common constant cases.
// TODO(benvanik): simplify code!
struct DIV_I8 : Sequence<DIV_I8, I<OPCODE_DIV, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(DIV_I8);
  }
};
struct DIV_I16 : Sequence<DIV_I16, I<OPCODE_DIV, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(DIV_I16);
  }
};
/*
        TODO: hoist the overflow/zero checks into HIR
*/
struct DIV_I32 : Sequence<DIV_I32, I<OPCODE_DIV, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    Xbyak::Label skip;
    e.inLocalLabel();
    e.xor_(e.eax,
           e.eax);  // need to make sure that we're zeroed if its divide by zero
    if (i.src2.is_constant) {
      assert_true(!i.src1.is_constant);

      if (i.instr->flags & ARITHMETIC_UNSIGNED) {
        e.mov(e.ecx, i.src2.constant());
        e.mov(e.eax, i.src1);
        // Zero upper bits.
        e.xor_(e.edx, e.edx);
        e.div(e.ecx);
      } else {
        e.mov(e.ecx, i.src2.constant());
        if (i.src2.constant() == -1) {  // we might have signed overflow, so
                                        // check src1 for 0x80000000 at runtime
          e.cmp(i.src1, 1);

          e.jo(skip, CodeGenerator::T_SHORT);
        }
        e.mov(e.eax, i.src1);

        e.cdq();  // edx:eax = sign-extend eax
        e.idiv(e.ecx);
      }

    } else {
      // Skip if src2 is zero.
      e.test(i.src2, i.src2);
      // branches are assumed not taken, so a newly executed divide instruction
      // that divides by 0 will probably end up speculatively executing the
      // divide instruction :/ hopefully no games rely on divide by zero
      // behavior
      e.jz(skip, CodeGenerator::T_SHORT);

      if (i.instr->flags & ARITHMETIC_UNSIGNED) {
        if (i.src1.is_constant) {
          e.mov(e.eax, i.src1.constant());
        } else {
          e.mov(e.eax, i.src1);
        }
        // Zero upper bits.
        e.xor_(e.edx, e.edx);
        e.div(i.src2);
      } else {
        // check for signed overflow
        if (i.src1.is_constant) {
          if (i.src1.constant() != (1 << 31)) {
            // we're good, overflow is impossible
          } else {
            e.cmp(i.src2, -1);  // otherwise, if src2 is -1 then we have
                                // overflow
            e.jz(skip, CodeGenerator::T_SHORT);
          }
        } else {
          e.xor_(e.ecx, e.ecx);
          e.cmp(i.src1, 1);  //== 0x80000000
          e.seto(e.cl);
          e.cmp(i.src2, -1);
          e.setz(e.ch);
          e.cmp(e.ecx, 0x0101);
          e.jz(skip, CodeGenerator::T_SHORT);
        }

        if (i.src1.is_constant) {
          e.mov(e.eax, i.src1.constant());
        } else {
          e.mov(e.eax, i.src1);
        }

        e.cdq();  // edx:eax = sign-extend eax
        e.idiv(i.src2);
      }
    }

    e.L(skip);
    e.outLocalLabel();
    e.mov(i.dest, e.eax);
  }
};
/*
        TODO: hoist the overflow/zero checks into HIR
*/
struct DIV_I64 : Sequence<DIV_I64, I<OPCODE_DIV, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    Xbyak::Label skip;
    e.inLocalLabel();
    e.xor_(e.eax,
           e.eax);  // need to make sure that we're zeroed if its divide by zero
    if (i.src2.is_constant) {
      assert_true(!i.src1.is_constant);

      if (i.instr->flags & ARITHMETIC_UNSIGNED) {
        e.mov(e.rcx, i.src2.constant());
        e.mov(e.rax, i.src1);
        // Zero upper bits.
        e.xor_(e.edx, e.edx);
        e.div(e.rcx);
      } else {
        if (i.src2.constant() ==
            -1LL) {  // we might have signed overflow, so
                     // check src1 for 0x80000000 at runtime
          e.cmp(i.src1, 1);

          e.jo(skip, CodeGenerator::T_SHORT);
        }
        e.mov(e.rcx, i.src2.constant());
        e.mov(e.rax, i.src1);
        e.cqo();  // rdx:rax = sign-extend rax
        e.idiv(e.rcx);
      }
    } else {
      // Skip if src2 is zero.
      e.test(i.src2, i.src2);
      e.jz(skip, CodeGenerator::T_SHORT);

      if (i.instr->flags & ARITHMETIC_UNSIGNED) {
        if (i.src1.is_constant) {
          e.mov(e.rax, i.src1.constant());
        } else {
          e.mov(e.rax, i.src1);
        }
        // Zero upper bits.
        e.xor_(e.edx, e.edx);
        e.div(i.src2);
      } else {
        // check for signed overflow
        if (i.src1.is_constant) {
          if (i.src1.constant() != (1ll << 63)) {
            // we're good, overflow is impossible
          } else {
            e.cmp(i.src2, -1);  // otherwise, if src2 is -1 then we have
                                // overflow
            e.jz(skip, CodeGenerator::T_SHORT);
          }
        } else {
          e.xor_(e.ecx, e.ecx);
          e.cmp(i.src1, 1);  //== 0x80000000
          e.seto(e.cl);
          e.cmp(i.src2, -1);
          e.setz(e.ch);
          e.cmp(e.ecx, 0x0101);
          e.jz(skip, CodeGenerator::T_SHORT);
        }

        if (i.src1.is_constant) {
          e.mov(e.rax, i.src1.constant());
        } else {
          e.mov(e.rax, i.src1);
        }
        e.cqo();  // rdx:rax = sign-extend rax
        e.idiv(i.src2);
      }
    }

    e.L(skip);
    e.outLocalLabel();
    e.mov(i.dest, e.rax);
  }
};
struct DIV_F32 : Sequence<DIV_F32, I<OPCODE_DIV, F32Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_true(!i.instr->flags);
    e.ChangeMxcsrMode(MXCSRMode::Fpu);

    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    e.vdivss(i.dest, src1, src2);
  }
};
struct DIV_F64 : Sequence<DIV_F64, I<OPCODE_DIV, F64Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_true(!i.instr->flags);
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    EmitBinaryFpWithPpcDefaultNan_F64(
        e, i, [](X64Emitter& e, const Xmm& dest, const Xmm& s1, const Xmm& s2) {
          e.vdivsd(dest, s1, s2);
        });
  }
};
struct DIV_V128 : Sequence<DIV_V128, I<OPCODE_DIV, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(DIV_V128);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_DIV, DIV_I8, DIV_I16, DIV_I32, DIV_I64, DIV_F32,
                     DIV_F64, DIV_V128);

// ============================================================================
// OPCODE_MUL_ADD
// ============================================================================
// d = 1 * 2 + 3
// $0 = $1x$0 + $2
// Forms of vfmadd/vfmsub:
// - 132 -> $1 = $1 * $3 + $2
// - 213 -> $1 = $2 * $1 + $3
// - 231 -> $1 = $2 * $3 + $1
//
// PPC multiply-add NaN semantics. Hardware returns the first NaN operand in
// A, B, C order (the HIR operands are A, C, B, so the walk is src1, src3,
// src2), quieted, rather than whatever the host FMA picked, and leaves its sign
// alone even for the negated forms.
//
// Every scalar form takes the fixup; of the packed ones only the negated
// vnmsubfp does. Putting it on vmaddfp as well costs ~8.5fps, and vmaddfp is
// the only multiply-add hot enough to notice.
//
// The fixup is only reached when the result is already NaN, which covers every
// case needing one: a NaN operand always yields a NaN result, and an invalid
// operation with no NaN operand needs the PPC default rather than x86's.

// Packed single. Branchless, since every lane may need a different answer. The
// sources are stashed first so xmm0-2 can be clobbered even when they hold
// materialized constants.
static void EmitFmaPpcNanFixup_V128(X64Emitter& e, const Xmm& dest,
                                    const Xmm& result, const Xmm& src1,
                                    const Xmm& src2, const Xmm& src3) {
  e.StashXmm(0, src1);
  e.StashXmm(1, src2);
  e.StashXmm(2, src3);
  auto stash = [&e](int index) {
    return e.ptr[e.rsp + X64Emitter::kStashOffset + index * 16];
  };
  // Lowest priority first, so an earlier operand overwrites a later one:
  // src2 (C), then src3 (B), then src1 (A).
  const int order[3] = {1, 2, 0};

  e.vmovaps(e.xmm0, e.GetXmmConstPtr(XMMQNaN));
  for (int step = 0; step < 3; ++step) {
    e.vmovaps(e.xmm1, stash(order[step]));
    e.vcmpunordps(e.xmm2, e.xmm1, e.xmm1);
    e.vorps(e.xmm1, e.xmm1, e.GetXmmConstPtr(XMMQuietBit));
    e.vblendvps(e.xmm0, e.xmm0, e.xmm1, e.xmm2);
  }
  // Lanes whose result is not NaN keep the arithmetic answer.
  e.vcmpunordps(e.xmm2, result, result);
  e.vblendvps(dest, result, e.xmm0, e.xmm2);
}

// Scalar double. One lane, so a branch chain beats the blend sequence.
static void EmitFmaPpcNanFixup_F64(X64Emitter& e, const Xmm& dest,
                                   const Xmm& src1, const Xmm& src2,
                                   const Xmm& src3, Xbyak::Label& done) {
  const Xmm order[3] = {src1, src3, src2};  // A, B, C
  for (int step = 0; step < 3; ++step) {
    Xbyak::Label not_nan;
    e.vucomisd(order[step], order[step]);
    e.jnp(not_nan);
    e.vmovq(e.rax, order[step]);
    e.mov(e.rdx, 1ull << 51);  // ensure quiet
    e.or_(e.rax, e.rdx);
    e.vmovq(dest, e.rax);
    e.jmp(done, e.T_NEAR);
    e.L(not_nan);
  }
  // No NaN operand, so this is an invalid operation.
  e.mov(e.rax, 0x7FF8000000000000ull);
  e.vmovq(dest, e.rax);
  e.jmp(done, e.T_NEAR);
}

// Negates the arithmetic result in xmm3 when the opcode asks for it, then
// routes a NaN result to the fixup.
template <typename ARGS>
static void EmitPpcFmaResult_F64(X64Emitter& e, const ARGS& i, bool negate) {
  if (negate) {
    // Not the vfnmadd/vfnmsub forms: those negate the operands, which differs
    // from negating the result when the addends are zeros of opposite sign.
    e.vxorps(e.xmm3, e.xmm3, e.GetXmmConstPtr(XMMSignMaskPD));
  }
  // Tail code is emitted at the end of the whole function, so the label has to
  // outlive this sequence.
  Xbyak::Label& done = e.NewCachedLabel();
  Xbyak::Label& fixup =
      e.AddToTail([&done, i](X64Emitter& e, Xbyak::Label& tail) {
        e.L(tail);
        Xmm s1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
        Xmm s2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
        Xmm s3 = GetInputRegOrConstant(e, i.src3, e.xmm2);
        EmitFmaPpcNanFixup_F64(e, i.dest, s1, s2, s3, done);
      });
  e.vucomisd(e.xmm3, e.xmm3);
  e.jp(fixup, e.T_NEAR);
  e.vmovapd(i.dest, e.xmm3);
  e.L(done);
}

template <typename ARGS>
static void EmitNegatedFma_V128(X64Emitter& e, const ARGS& i) {
  e.vxorps(e.xmm3, e.xmm3, e.GetXmmConstPtr(XMMSignMaskPS));
  Xbyak::Label& done = e.NewCachedLabel();
  Xbyak::Label& fixup =
      e.AddToTail([&done, i](X64Emitter& e, Xbyak::Label& tail) {
        e.L(tail);
        // Re-derive rather than capture: the hot path's NaN test clobbers
        // xmm0, which is where a constant operand would have been placed.
        Xmm s1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
        Xmm s2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
        Xmm s3 = GetInputRegOrConstant(e, i.src3, e.xmm2);
        EmitFmaPpcNanFixup_V128(e, i.dest, e.xmm3, s1, s2, s3);
        e.jmp(done, e.T_NEAR);
      });
  e.vcmpunordps(e.xmm0, e.xmm3, e.xmm3);
  e.vptest(e.xmm0, e.xmm0);
  e.jnz(fixup, e.T_NEAR);
  e.vmovaps(i.dest, e.xmm3);
  e.L(done);
}

struct MUL_ADD_F32
    : Sequence<MUL_ADD_F32, I<OPCODE_MUL_ADD, F32Op, F32Op, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(
        MUL_ADD_F32);  // this can never happen, there are very few actual
                       // float32 instructions
  }
};
struct MUL_ADD_F64
    : Sequence<MUL_ADD_F64, I<OPCODE_MUL_ADD, F64Op, F64Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);

    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    Xmm src3 = GetInputRegOrConstant(e, i.src3, e.xmm2);
    if (e.IsFeatureEnabled(kX64EmitFMA)) {
      // todo: this is garbage
      e.vmovapd(e.xmm3, src1);
      e.vfmadd213sd(e.xmm3, src2, src3);
    } else {
      // todo: might need to use x87 in this case...
      e.vmulsd(e.xmm3, src1, src2);
      e.vaddsd(e.xmm3, e.xmm3, src3);
    }
    EmitPpcFmaResult_F64(e, i,
                         (i.instr->flags & ARITHMETIC_NEGATE_RESULT) != 0);
  }
};
struct MUL_ADD_V128
    : Sequence<MUL_ADD_V128,
               I<OPCODE_MUL_ADD, V128Op, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(VmxDenormalFlushMode());

    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    Xmm src3 = GetInputRegOrConstant(e, i.src3, e.xmm2);
    const bool negate = (i.instr->flags & ARITHMETIC_NEGATE_RESULT) != 0;
    if (e.IsFeatureEnabled(kX64EmitFMA)) {
      // todo: this is garbage
      // 132 rather than 213, for free: the host ranks NaN operands
      // multiplicand, multiplier, addend, so this form propagates A, C, B where
      // 213 propagates C, A, B. PPC wants A, B, C.
      if (!negate) {
        // Which leaves B outranking C, and the host cannot express that: the
        // addend is always ranked last. Zeroing the multiplier wherever the
        // addend is a NaN makes the host fall through to it. Nothing else
        // moves: a NaN addend means the result is a NaN from A or B whatever C
        // held, and A still outranks both.
        e.vcmpunordps(e.xmm3, src3, src3);
        e.vandnps(e.xmm1, e.xmm3, src2);
        src2 = e.xmm1;
      }
      e.vmovaps(e.xmm3, src1);
      e.vfmadd132ps(e.xmm3, src3, src2);
      if (!negate) {
        e.vmovaps(i.dest, e.xmm3);
      }
    } else {
      // todo: might need to use x87 in this case...
      e.vmulps(e.xmm3, src1, src2);
      if (negate) {
        e.vaddps(e.xmm3, e.xmm3, src3);
      } else {
        e.vaddps(i.dest, e.xmm3, src3);
      }
    }
    if (negate) {
      EmitNegatedFma_V128(e, i);
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_MUL_ADD, MUL_ADD_F32, MUL_ADD_F64, MUL_ADD_V128);

// ============================================================================
// OPCODE_MUL_SUB
// ============================================================================
// d = 1 * 2 - 3
// $0 = $2x$0 - $3
// TODO(benvanik): use other forms (132/213/etc) to avoid register shuffling.
// dest could be src2 or src3 - need to ensure it's not before overwriting dest
// perhaps use other 132/213/etc
// Forms:
// - 132 -> $1 = $1 * $3 - $2
// - 213 -> $1 = $2 * $1 - $3
// - 231 -> $1 = $2 * $3 - $1

struct MUL_SUB_F64
    : Sequence<MUL_SUB_F64, I<OPCODE_MUL_SUB, F64Op, F64Op, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);

    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    Xmm src3 = GetInputRegOrConstant(e, i.src3, e.xmm2);
    if (e.IsFeatureEnabled(kX64EmitFMA)) {
      // todo: this is garbage
      e.vmovapd(e.xmm3, src1);
      e.vfmsub213sd(e.xmm3, src2, src3);
    } else {
      // todo: might need to use x87 in this case...
      e.vmulsd(e.xmm3, src1, src2);
      e.vsubsd(e.xmm3, e.xmm3, src3);
    }
    EmitPpcFmaResult_F64(e, i,
                         (i.instr->flags & ARITHMETIC_NEGATE_RESULT) != 0);
  }
};
struct MUL_SUB_V128
    : Sequence<MUL_SUB_V128,
               I<OPCODE_MUL_SUB, V128Op, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(VmxDenormalFlushMode());

    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm0);
    Xmm src2 = GetInputRegOrConstant(e, i.src2, e.xmm1);
    Xmm src3 = GetInputRegOrConstant(e, i.src3, e.xmm2);
    const bool negate = (i.instr->flags & ARITHMETIC_NEGATE_RESULT) != 0;
    if (e.IsFeatureEnabled(kX64EmitFMA)) {
      // todo: this is garbage
      e.vmovaps(e.xmm3, src1);
      e.vfmsub213ps(e.xmm3, src2, src3);
      if (!negate) {
        e.vmovaps(i.dest, e.xmm3);
      }
    } else {
      // todo: might need to use x87 in this case...
      e.vmulps(e.xmm3, src1, src2);
      if (negate) {
        e.vsubps(e.xmm3, e.xmm3, src3);
      } else {
        e.vsubps(i.dest, e.xmm3, src3);
      }
    }
    if (negate) {
      EmitNegatedFma_V128(e, i);
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_MUL_SUB, MUL_SUB_F64, MUL_SUB_V128);

// ============================================================================
// OPCODE_NEG
// ============================================================================
// TODO(benvanik): put dest/src1 together.
template <typename SEQ, typename REG, typename ARGS>
void EmitNegXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitUnaryOp(e, i,
                   [](X64Emitter& e, const REG& dest_src) { e.neg(dest_src); });
}
struct NEG_I8 : Sequence<NEG_I8, I<OPCODE_NEG, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitNegXX<NEG_I8, Reg8>(e, i);
  }
};
struct NEG_I16 : Sequence<NEG_I16, I<OPCODE_NEG, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitNegXX<NEG_I16, Reg16>(e, i);
  }
};
struct NEG_I32 : Sequence<NEG_I32, I<OPCODE_NEG, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitNegXX<NEG_I32, Reg32>(e, i);
  }
};
struct NEG_I64 : Sequence<NEG_I64, I<OPCODE_NEG, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitNegXX<NEG_I64, Reg64>(e, i);
  }
};
struct NEG_F32 : Sequence<NEG_F32, I<OPCODE_NEG, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    e.vxorps(i.dest, i.src1, e.GetXmmConstPtr(XMMSignMaskPS));
  }
};
struct NEG_F64 : Sequence<NEG_F64, I<OPCODE_NEG, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    e.vxorpd(i.dest, i.src1, e.GetXmmConstPtr(XMMSignMaskPD));
  }
};
struct NEG_V128 : Sequence<NEG_V128, I<OPCODE_NEG, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_true(!i.instr->flags);
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    e.vxorps(i.dest, i.src1, e.GetXmmConstPtr(XMMSignMaskPS));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_NEG, NEG_I8, NEG_I16, NEG_I32, NEG_I64, NEG_F32,
                     NEG_F64, NEG_V128);

// ============================================================================
// OPCODE_ABS
// ============================================================================
struct ABS_F32 : Sequence<ABS_F32, I<OPCODE_ABS, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    e.vandps(i.dest, i.src1, e.GetXmmConstPtr(XMMAbsMaskPS));
  }
};
struct ABS_F64 : Sequence<ABS_F64, I<OPCODE_ABS, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    e.vandpd(i.dest, i.src1, e.GetXmmConstPtr(XMMAbsMaskPD));
  }
};
struct ABS_V128 : Sequence<ABS_V128, I<OPCODE_ABS, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    e.vandps(i.dest, i.src1, e.GetXmmConstPtr(XMMAbsMaskPS));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_ABS, ABS_F32, ABS_F64, ABS_V128);

// ============================================================================
// OPCODE_SQRT
// ============================================================================
struct SQRT_F32 : Sequence<SQRT_F32, I<OPCODE_SQRT, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);

    e.vsqrtss(i.dest, GetInputRegOrConstant(e, i.src1, e.xmm0));
  }
};
struct SQRT_F64 : Sequence<SQRT_F64, I<OPCODE_SQRT, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    Xmm src = GetInputRegOrConstant(e, i.src1, e.xmm0);
    // A negative operand is an invalid operation, and PPC answers it with the
    // positive default QNaN where x86 answers with the negative one. Only a NaN
    // result can need the fixup, so the test stays off the result's dependency
    // chain. The sqrt lands in a scratch because dest may share a register with
    // src, and the tail still needs the operand to tell the two NaNs apart.
    Xbyak::Label& done = e.NewCachedLabel();
    Xbyak::Label& invalid =
        e.AddToTail([i, &done](X64Emitter& e, Xbyak::Label& tail) {
          e.L(tail);
          Xbyak::Label propagate;
          Xmm src = GetInputRegOrConstant(e, i.src1, e.xmm0);
          e.vucomisd(src, src);
          e.jp(propagate);  // NaN operand: keep the one sqrtsd propagated
          e.mov(e.rax, 0x7FF8000000000000ull);
          e.vmovq(i.dest, e.rax);
          e.jmp(done, X64Emitter::T_NEAR);
          e.L(propagate);
          e.vmovapd(i.dest, e.xmm1);
          e.jmp(done, X64Emitter::T_NEAR);
        });
    e.vsqrtsd(e.xmm1, src);
    e.vucomisd(e.xmm1, e.xmm1);
    e.jp(invalid, X64Emitter::T_NEAR);
    e.vmovapd(i.dest, e.xmm1);
    e.L(done);
  }
};
struct SQRT_V128 : Sequence<SQRT_V128, I<OPCODE_SQRT, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    e.vsqrtps(i.dest, GetInputRegOrConstant(e, i.src1, e.xmm0));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_SQRT, SQRT_F32, SQRT_F64, SQRT_V128);

// ============================================================================
// OPCODE_RSQRT
// ============================================================================
// Altivec guarantees an error of < 1/4096 for vrsqrtefp while AVX only gives
// < 1.5*2^-12 ≈ 1/2730 for vrsqrtps.
struct RSQRT_F32 : Sequence<RSQRT_F32, I<OPCODE_RSQRT, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm3);

    if (e.IsFeatureEnabled(kX64EmitAVX512Ortho)) {
      e.vrsqrt14ss(i.dest, src1, src1);
    } else {
      e.vmovaps(e.xmm0, e.GetXmmConstPtr(XMMOne));
      e.vsqrtss(e.xmm1, src1, src1);
      e.vdivss(i.dest, e.xmm0, e.xmm1);
    }
  }
};
struct RSQRT_F64 : Sequence<RSQRT_F64, I<OPCODE_RSQRT, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm3);
    e.vmovsd(e.xmm0, src1);
    e.call(e.backend()->frsqrtefp_helper);
    e.vmovsd(i.dest, e.xmm0);
  }
};
struct RSQRT_V128 : Sequence<RSQRT_V128, I<OPCODE_RSQRT, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm3);
    /*
        the vast majority of inputs to vrsqrte come from vmsum3 or vmsum4 as
       part of a vector normalization sequence. in fact, its difficult to find
       uses of vrsqrte in titles that have inputs which do not come from vmsum.
    */
    if (i.src1.value && i.src1.value->AllFloatVectorLanesSameValue()) {
      e.vmovss(e.xmm0, src1);
      e.call(e.backend()->vrsqrtefp_scalar_helper);
      e.vshufps(i.dest, e.xmm0, e.xmm0, 0);
    } else {
      e.vmovaps(e.xmm0, src1);
      e.call(e.backend()->vrsqrtefp_vector_helper);
      e.vmovaps(i.dest, e.xmm0);
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_RSQRT, RSQRT_F32, RSQRT_F64, RSQRT_V128);

// ============================================================================
// OPCODE_RECIP
// ============================================================================
// Altivec guarantees an error of < 1/4096 for vrefp while AVX only gives
// < 1.5*2^-12 ≈ 1/2730 for rcpps. This breaks camp, horse and random event
// spawning, breaks cactus collision as well as flickering grass in 5454082B
struct RECIP_F32 : Sequence<RECIP_F32, I<OPCODE_RECIP, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm3);
    // Note: AVX512's vrcp14ss has precision issues
    // For now, always use division which gives exact results
    e.vmovaps(e.xmm0, e.GetXmmConstPtr(XMMOne));
    e.vdivss(i.dest, e.xmm0, src1);
  }
};
struct RECIP_F64 : Sequence<RECIP_F64, I<OPCODE_RECIP, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Fpu);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm3);
    // Note: AVX512's vrcp14sd has precision issues
    // For now, always use division which gives exact results
    e.vmovapd(e.xmm0, e.GetXmmConstPtr(XMMOnePD));
    e.vdivsd(i.dest, e.xmm0, src1);
  }
};
struct RECIP_V128 : Sequence<RECIP_V128, I<OPCODE_RECIP, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm3);
    // Note: AVX512's vrcp14ps has precision issues so best to avoid
    e.vmovaps(e.xmm0, e.GetXmmConstPtr(XMMOne));
    e.vdivps(i.dest, e.xmm0, src1);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_RECIP, RECIP_F32, RECIP_F64, RECIP_V128);

// ============================================================================
// OPCODE_POW2
// ============================================================================
// TODO(benvanik): use approx here:
//     https://jrfonseca.blogspot.com/2008/09/fast-sse2-pow-tables-or-polynomials.html
struct POW2_F32 : Sequence<POW2_F32, I<OPCODE_POW2, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(POW2_F32);
  }
};
struct POW2_F64 : Sequence<POW2_F64, I<OPCODE_POW2, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(POW2_F64);
  }
};
// Evaluate a minimax polynomial in xmm2 by Horner's rule, with the variable in
// xmm1 and `count` coefficients starting at `first` in descending order.
static void EmitEstPoly(X64Emitter& e, XmmConst first, int count) {
  e.vmovaps(e.xmm2, e.GetXmmConstPtr(XmmConst(first + count - 1)));
  for (int k = count - 2; k >= 0; k--) {
    auto coeff = e.GetXmmConstPtr(XmmConst(first + k));
    if (e.IsFeatureEnabled(kX64EmitFMA)) {
      e.vfmadd213ps(e.xmm2, e.xmm1, coeff);
    } else {
      e.vmulps(e.xmm2, e.xmm2, e.xmm1);
      e.vaddps(e.xmm2, e.xmm2, coeff);
    }
  }
}

// Snap xmm2 onto the guest's 2^-11 estimate grid. This is not cosmetic: it is
// what keeps 2^0 == 1.0 and log2(2^n) == n exact once the math is a polynomial.
static void EmitEstGridSnap(X64Emitter& e) {
  e.vmulps(e.xmm2, e.xmm2, e.GetXmmConstPtr(XMMEstScale));
  e.vroundps(e.xmm2, e.xmm2, 0);  // round to nearest even, ignoring MXCSR.RC
  e.vmulps(e.xmm2, e.xmm2, e.GetXmmConstPtr(XMMEstUnscale));
}

struct POW2_V128 : Sequence<POW2_V128, I<OPCODE_POW2, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm3);

    // 2^x = 2^floor(x) * 2^frac(x). Splitting on floor rather than nearest
    // puts the second factor in [1,2), so it lands on the grid directly.
    e.vroundps(e.xmm0, src1, 1);     // floor(x)
    e.vsubps(e.xmm1, src1, e.xmm0);  // frac(x)
    EmitEstPoly(e, XMMExp2Poly, 6);
    EmitEstGridSnap(e);
    e.vcvtps2dq(e.xmm0, e.xmm0);
    e.vpslld(e.xmm0, e.xmm0, 23);
    e.vpaddd(e.xmm0, e.xmm0, e.GetXmmConstPtr(XMMOne));  // (127 + n) << 23
    e.vmulps(e.xmm2, e.xmm2, e.xmm0);

    // Out-of-range and non-finite inputs never reached the guest's estimator.
    // Denormals need no case of their own: DAZ flushes them, so frac is 0.
    e.vcmpgeps(e.xmm1, src1, e.GetXmmConstPtr(XMMExp2Max));
    e.vblendvps(e.xmm2, e.xmm2, e.GetXmmConstPtr(XMMFloatInf), e.xmm1);
    e.vcmpltps(e.xmm1, src1, e.GetXmmConstPtr(XMMExp2Min));
    e.vblendvps(e.xmm2, e.xmm2, e.GetXmmConstPtr(XMMZero), e.xmm1);
    e.vcmpunordps(e.xmm1, src1, src1);
    e.vorps(e.xmm0, src1, e.GetXmmConstPtr(XMMQuietBit));
    e.vblendvps(i.dest, e.xmm2, e.xmm0, e.xmm1);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_POW2, POW2_F32, POW2_F64, POW2_V128);

// ============================================================================
// OPCODE_LOG2
// ============================================================================
struct LOG2_F32 : Sequence<LOG2_F32, I<OPCODE_LOG2, F32Op, F32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(LOG2_F32);
  }
};
struct LOG2_F64 : Sequence<LOG2_F64, I<OPCODE_LOG2, F64Op, F64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(LOG2_F64);
  }
};
struct LOG2_V128 : Sequence<LOG2_V128, I<OPCODE_LOG2, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(MXCSRMode::Vmx);
    Xmm src1 = GetInputRegOrConstant(e, i.src1, e.xmm3);

    // log2(x) = exponent(x) + log2(mantissa(x)). Negatives are masked off
    // below, so the sign bit can ride along in the exponent shift.
    e.vpsrld(e.xmm0, src1, 23);
    e.vpsubd(e.xmm0, e.xmm0, e.GetXmmConstPtr(XMMInt127));
    e.vcvtdq2ps(e.xmm0, e.xmm0);
    e.vandps(e.xmm1, src1, e.GetXmmConstPtr(XMMMantissaMask));
    e.vorps(e.xmm1, e.xmm1, e.GetXmmConstPtr(XMMOne));  // mantissa in [1,2)
    e.vsubps(e.xmm1, e.xmm1, e.GetXmmConstPtr(XMMOne));
    EmitEstPoly(e, XMMLog2Poly, 7);
    e.vaddps(e.xmm2, e.xmm2, e.xmm0);
    EmitEstGridSnap(e);

    // Zero and denormal both reach the estimator as zero, so both give -inf.
    e.vcmpeqps(e.xmm1, src1, e.GetXmmConstPtr(XMMFloatInf));
    e.vblendvps(e.xmm2, e.xmm2, e.GetXmmConstPtr(XMMFloatInf), e.xmm1);
    e.vpsrad(e.xmm1, src1, 31);
    e.vblendvps(e.xmm2, e.xmm2, e.GetXmmConstPtr(XMMQNaN), e.xmm1);
    e.vandps(e.xmm1, src1, e.GetXmmConstPtr(XMMFloatInf));
    e.vpcmpeqd(e.xmm1, e.xmm1, e.GetXmmConstPtr(XMMZero));
    e.vblendvps(e.xmm2, e.xmm2, e.GetXmmConstPtr(XMMFloatNegInf), e.xmm1);
    e.vcmpunordps(e.xmm1, src1, src1);
    e.vorps(e.xmm0, src1, e.GetXmmConstPtr(XMMQuietBit));
    e.vblendvps(i.dest, e.xmm2, e.xmm0, e.xmm1);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_LOG2, LOG2_F32, LOG2_F64, LOG2_V128);

// ============================================================================
// OPCODE_DOT_PRODUCT_3
// ============================================================================
// Keep the float64 accumulation below: it closely matches Xbox 360 vmsum
// results, which may differ from a host float32 dot product by one bit.
template <typename EmitArgType>
static void EmitDotProductResult(X64Emitter& e, const EmitArgType& i) {
  Xbyak::Label& done = e.NewCachedLabel();
  Xbyak::Label& exceptional_result =
      e.AddToTail([i, &done](X64Emitter& e, Xbyak::Label& exceptional_result) {
        e.L(exceptional_result);

        if (!cvars::use_fast_dot_product) {
          // A dot product of four float32 values can't overflow float64, so
          // float32 overflow happened exactly when the float64 sum is finite
          // but its float32 conversion has an all-ones exponent. Preserve
          // infinities and NaNs originating in the inputs, as the previous
          // MXCSR overflow-flag check did.
          Xbyak::Label double_result_was_non_finite;
          e.vmovq(e.rax, e.xmm2);
          e.shr(e.rax, 52);
          e.and_(e.eax, 0x7FF);
          e.cmp(e.eax, 0x7FF);
          e.je(double_result_was_non_finite);
          e.vmovaps(i.dest, e.GetXmmConstPtr(XMMQNaN));
          e.jmp(done, X64Emitter::T_NEAR);
          e.L(double_result_was_non_finite);
        } else {
          // Preserve the existing opt-in behavior, which maps infinity to the
          // canonical quiet NaN but leaves an existing NaN unchanged.
          Xbyak::Label input_was_nan;
          e.vmovd(e.eax, e.xmm1);
          e.test(e.eax, 0x007FFFFF);
          e.jnz(input_was_nan);
          e.vmovaps(i.dest, e.GetXmmConstPtr(XMMQNaN));
          e.jmp(done, X64Emitter::T_NEAR);
          e.L(input_was_nan);
        }

        e.vshufps(i.dest, e.xmm1, e.xmm1, 0);
        e.jmp(done, X64Emitter::T_NEAR);
      });

  // The common finite result needs no MXCSR status round trip. Check only the
  // float32 exponent and leave all exceptional handling in cold tail code.
  e.vmovd(e.eax, e.xmm1);
  e.add(e.eax, e.eax);  // Discard the sign bit.
  e.cmp(e.eax, 0xFF000000);
  e.jae(exceptional_result, X64Emitter::T_NEAR);
  e.vshufps(i.dest, e.xmm1, e.xmm1, 0);
  e.L(done);
}

struct DOT_PRODUCT_3_V128
    : Sequence<DOT_PRODUCT_3_V128,
               I<OPCODE_DOT_PRODUCT_3, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(VmxDenormalFlushMode());
    e.vmovaps(e.xmm2, e.GetXmmConstPtr(XMMThreeFloatMask));
    bool is_lensqr = i.instr->src1.value == i.instr->src2.value;

    auto src1v = e.xmm0;
    auto src2v = e.xmm1;
    if (i.src1.is_constant) {
      src1v = e.xmm0;
      e.LoadConstantXmm(src1v, i.src1.constant());
    } else {
      src1v = i.src1.reg();
    }
    if (i.src2.is_constant) {
      src2v = e.xmm1;
      e.LoadConstantXmm(src2v, i.src2.constant());
    } else {
      src2v = i.src2.reg();
    }
    // todo: maybe the top element should be cleared by the InstrEmit_ function
    // so that in the future this could be optimized away if the top is known to
    // be zero. Right now im not sure that happens often though and its
    // currently not worth it also, maybe pre-and if constant
    if (!is_lensqr) {
      e.vandps(e.xmm3, src1v, e.xmm2);

      e.vandps(e.xmm2, src2v, e.xmm2);

      e.vcvtps2pd(e.ymm0, e.xmm3);
      e.vcvtps2pd(e.ymm1, e.xmm2);

      /*
          ymm0 = src1 as doubles, ele 3 cleared
          ymm1 = src2 as doubles, ele 3 cleared
      */
      e.vmulpd(e.ymm3, e.ymm0, e.ymm1);
    } else {
      e.vandps(e.xmm3, src1v, e.xmm2);
      e.vcvtps2pd(e.ymm0, e.xmm3);
      e.vmulpd(e.ymm3, e.ymm0, e.ymm0);
    }
    e.vextractf128(e.xmm2, e.ymm3, 1);
    e.vunpckhpd(e.xmm0, e.xmm3, e.xmm3);  // get element [1] in xmm3
    e.vaddsd(e.xmm3, e.xmm3, e.xmm2);
    e.vaddsd(e.xmm2, e.xmm3, e.xmm0);
    e.vcvtsd2ss(e.xmm1, e.xmm2);
    EmitDotProductResult(e, i);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_DOT_PRODUCT_3, DOT_PRODUCT_3_V128);

// ============================================================================
// OPCODE_DOT_PRODUCT_4
// ============================================================================
struct DOT_PRODUCT_4_V128
    : Sequence<DOT_PRODUCT_4_V128,
               I<OPCODE_DOT_PRODUCT_4, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    e.ChangeMxcsrMode(VmxDenormalFlushMode());
    bool is_lensqr = i.instr->src1.value == i.instr->src2.value;

    auto src1v = e.xmm3;
    auto src2v = e.xmm2;
    if (i.src1.is_constant) {
      src1v = e.xmm3;
      e.LoadConstantXmm(src1v, i.src1.constant());
    } else {
      src1v = i.src1.reg();
    }
    if (i.src2.is_constant) {
      src2v = e.xmm2;
      e.LoadConstantXmm(src2v, i.src2.constant());
    } else {
      src2v = i.src2.reg();
    }
    if (is_lensqr) {
      e.vcvtps2pd(e.ymm0, src1v);

      e.vmulpd(e.ymm3, e.ymm0, e.ymm0);
    } else {
      e.vcvtps2pd(e.ymm0, src1v);
      e.vcvtps2pd(e.ymm1, src2v);

      e.vmulpd(e.ymm3, e.ymm0, e.ymm1);
    }
    e.vextractf128(e.xmm2, e.ymm3, 1);
    e.vaddpd(e.xmm3, e.xmm3, e.xmm2);

    e.vunpckhpd(e.xmm0, e.xmm3, e.xmm3);
    e.vaddsd(e.xmm2, e.xmm3, e.xmm0);
    e.vcvtsd2ss(e.xmm1, e.xmm2);
    EmitDotProductResult(e, i);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_DOT_PRODUCT_4, DOT_PRODUCT_4_V128);

// ============================================================================
// OPCODE_AND
// ============================================================================
// TODO(benvanik): put dest/src1|2 together.
template <typename SEQ, typename REG, typename ARGS>
void EmitAndXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitCommutativeBinaryOp(
      e, i,
      [](X64Emitter& e, const REG& dest_src, const REG& src) {
        e.and_(dest_src, src);
      },
      [](X64Emitter& e, const REG& dest_src, int32_t constant) {
        if (constant == 0xFF) {
          if (dest_src.getBit() == 16 || dest_src.getBit() == 32) {
            e.movzx(dest_src, dest_src.cvt8());
            return;
          } else if (dest_src.getBit() == 64) {
            // take advantage of automatic zeroing of upper 32 bits
            e.movzx(dest_src.cvt32(), dest_src.cvt8());
            return;
          }
        } else if (constant == 0xFFFF) {
          if (dest_src.getBit() == 32) {
            e.movzx(dest_src, dest_src.cvt16());
            return;
          } else if (dest_src.getBit() == 64) {
            e.movzx(dest_src.cvt32(), dest_src.cvt16());
            return;
          }
        } else if (constant == -1) {
          if (dest_src.getBit() == 64) {
            // todo: verify that mov eax, eax will properly zero upper 64 bits
          }
        } else if (dest_src.getBit() == 64 && constant > 0) {
          // do 32 bit and, not the full 64, because the upper 32 of the mask
          // are zero and the 32 bit op will auto clear the top, save space on
          // the immediate and avoid a rex prefix
          e.and_(dest_src.cvt32(), constant);
          return;
        }
        e.and_(dest_src, constant);
      });
}
struct AND_I8 : Sequence<AND_I8, I<OPCODE_AND, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAndXX<AND_I8, Reg8>(e, i);
  }
};
struct AND_I16 : Sequence<AND_I16, I<OPCODE_AND, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAndXX<AND_I16, Reg16>(e, i);
  }
};
struct AND_I32 : Sequence<AND_I32, I<OPCODE_AND, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAndXX<AND_I32, Reg32>(e, i);
  }
};
// btr/bts is 5 bytes where movabs + and/or is 10; nothing consumes the flags.
static bool TryEmitSingleBitMask(X64Emitter& e, const I64Op& dest,
                                 const I64Op& src, uint64_t constant,
                                 bool set) {
  const uint64_t bit = set ? constant : ~constant;
  if (!bit || (bit & (bit - 1))) {
    return false;
  }
  if (static_cast<int64_t>(constant) ==
      static_cast<int64_t>(static_cast<int32_t>(constant))) {
    return false;
  }
  if (dest != src.reg()) {
    e.mov(dest, src);
  }
  if (set) {
    e.bts(dest, xe::tzcnt(bit));
  } else {
    e.btr(dest, xe::tzcnt(bit));
  }
  return true;
}
struct AND_I64 : Sequence<AND_I64, I<OPCODE_AND, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (i.src2.is_constant && i.src2.constant() == 0xFFFFFFFF) {
      // special case for rlwinm codegen
      e.mov(((Reg64)i.dest).cvt32(), ((Reg64)i.src1).cvt32());
      return;
    }
    if (i.src2.is_constant && !i.src1.is_constant &&
        TryEmitSingleBitMask(e, i.dest, i.src1, i.src2.constant(), false)) {
      return;
    }
    if (i.src1.is_constant && !i.src2.is_constant &&
        TryEmitSingleBitMask(e, i.dest, i.src2, i.src1.constant(), false)) {
      return;
    }
    EmitAndXX<AND_I64, Reg64>(e, i);
  }
};
struct AND_V128 : Sequence<AND_V128, I<OPCODE_AND, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    SimdDomain dom = PickDomain2(e.DeduceSimdDomain(i.src1.value),
                                 e.DeduceSimdDomain(i.src2.value));

    EmitCommutativeBinaryXmmOp(
        e, i, [dom](X64Emitter& e, Xmm dest, Xmm src1, Xmm src2) {
          if (dom == SimdDomain::FLOATING) {
            e.vandps(dest, src2, src1);
          } else {
            e.vpand(dest, src2, src1);
          }
        });
  }
};
EMITTER_OPCODE_TABLE(OPCODE_AND, AND_I8, AND_I16, AND_I32, AND_I64, AND_V128);

// ============================================================================
// OPCODE_AND_NOT
// ============================================================================
template <typename SEQ, typename REG, typename ARGS>
void EmitAndNotXX(X64Emitter& e, const ARGS& i) {
  if (i.src1.is_constant) {
    // src1 constant.
    // `and` instruction only supports up to 32-bit immediate constants
    // 64-bit constants will need a temp register
    // only possible with 64 bit inputs, andc is the only instruction that
    // generates this
    auto temp = GetTempReg<typename decltype(i.src1)::reg_type>(e);
    e.mov(temp, i.src1.constant());

    if (e.IsFeatureEnabled(kX64EmitBMI1)) {
      e.andn(i.dest.reg().cvt64(), i.src2.reg().cvt64(), temp.cvt64());
    } else {
      e.mov(i.dest, i.src2);
      e.not_(i.dest);
      e.and_(i.dest, temp);
    }
  } else if (i.src2.is_constant) {
    // src2 constant.
    if (i.dest == i.src1) {
      auto temp = GetTempReg<typename decltype(i.src2)::reg_type>(e);
      e.mov(temp, ~i.src2.constant());
      e.and_(i.dest, temp);
    } else {
      e.mov(i.dest, i.src1);
      auto temp = GetTempReg<typename decltype(i.src2)::reg_type>(e);
      e.mov(temp, ~i.src2.constant());
      e.and_(i.dest, temp);
    }
  } else {
    // neither are constant
    if (e.IsFeatureEnabled(kX64EmitBMI1)) {
      e.andn(i.dest.reg().cvt64(), i.src2.reg().cvt64(), i.src1.reg().cvt64());
    } else {
      if (i.dest == i.src2) {
        e.not_(i.dest);
        e.and_(i.dest, i.src1);
      } else if (i.dest == i.src1) {
        auto temp = GetTempReg<typename decltype(i.dest)::reg_type>(e);
        e.mov(temp, i.src2);
        e.not_(temp);
        e.and_(i.dest, temp);
      } else {
        e.mov(i.dest, i.src2);
        e.not_(i.dest);
        e.and_(i.dest, i.src1);
      }
    }
  }
}
struct AND_NOT_I8 : Sequence<AND_NOT_I8, I<OPCODE_AND_NOT, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAndNotXX<AND_NOT_I8, Reg8>(e, i);
  }
};
struct AND_NOT_I16
    : Sequence<AND_NOT_I16, I<OPCODE_AND_NOT, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAndNotXX<AND_NOT_I16, Reg16>(e, i);
  }
};
struct AND_NOT_I32
    : Sequence<AND_NOT_I32, I<OPCODE_AND_NOT, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAndNotXX<AND_NOT_I32, Reg32>(e, i);
  }
};
struct AND_NOT_I64
    : Sequence<AND_NOT_I64, I<OPCODE_AND_NOT, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitAndNotXX<AND_NOT_I64, Reg64>(e, i);
  }
};
struct AND_NOT_V128
    : Sequence<AND_NOT_V128, I<OPCODE_AND_NOT, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    SimdDomain dom = PickDomain2(e.DeduceSimdDomain(i.src1.value),
                                 e.DeduceSimdDomain(i.src2.value));

    EmitCommutativeBinaryXmmOp(
        e, i, [dom](X64Emitter& e, Xmm dest, Xmm src1, Xmm src2) {
          if (dom == SimdDomain::FLOATING) {
            e.vandnps(dest, src2, src1);
          } else {
            e.vpandn(dest, src2, src1);
          }
        });
  }
};
EMITTER_OPCODE_TABLE(OPCODE_AND_NOT, AND_NOT_I8, AND_NOT_I16, AND_NOT_I32,
                     AND_NOT_I64, AND_NOT_V128);

// ============================================================================
// OPCODE_OR
// ============================================================================
// TODO(benvanik): put dest/src1|2 together.
template <typename SEQ, typename REG, typename ARGS>
void EmitOrXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitCommutativeBinaryOp(
      e, i,
      [](X64Emitter& e, const REG& dest_src, const REG& src) {
        e.or_(dest_src, src);
      },
      [](X64Emitter& e, const REG& dest_src, int32_t constant) {
        e.or_(dest_src, constant);
      });
}
struct OR_I8 : Sequence<OR_I8, I<OPCODE_OR, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitOrXX<OR_I8, Reg8>(e, i);
  }
};
struct OR_I16 : Sequence<OR_I16, I<OPCODE_OR, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitOrXX<OR_I16, Reg16>(e, i);
  }
};
struct OR_I32 : Sequence<OR_I32, I<OPCODE_OR, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitOrXX<OR_I32, Reg32>(e, i);
  }
};
struct OR_I64 : Sequence<OR_I64, I<OPCODE_OR, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (i.src2.is_constant && !i.src1.is_constant &&
        TryEmitSingleBitMask(e, i.dest, i.src1, i.src2.constant(), true)) {
      return;
    }
    if (i.src1.is_constant && !i.src2.is_constant &&
        TryEmitSingleBitMask(e, i.dest, i.src2, i.src1.constant(), true)) {
      return;
    }
    EmitOrXX<OR_I64, Reg64>(e, i);
  }
};
struct OR_V128 : Sequence<OR_V128, I<OPCODE_OR, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    SimdDomain dom = PickDomain2(e.DeduceSimdDomain(i.src1.value),
                                 e.DeduceSimdDomain(i.src2.value));

    EmitCommutativeBinaryXmmOp(
        e, i, [dom](X64Emitter& e, Xmm dest, Xmm src1, Xmm src2) {
          if (dom == SimdDomain::FLOATING) {
            e.vorps(dest, src1, src2);
          } else {
            e.vpor(dest, src1, src2);
          }
        });
  }
};
EMITTER_OPCODE_TABLE(OPCODE_OR, OR_I8, OR_I16, OR_I32, OR_I64, OR_V128);

// ============================================================================
// OPCODE_XOR
// ============================================================================
// TODO(benvanik): put dest/src1|2 together.
template <typename SEQ, typename REG, typename ARGS>
void EmitXorXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitCommutativeBinaryOp(
      e, i,
      [](X64Emitter& e, const REG& dest_src, const REG& src) {
        e.xor_(dest_src, src);
      },
      [](X64Emitter& e, const REG& dest_src, int32_t constant) {
        e.xor_(dest_src, constant);
      });
}
struct XOR_I8 : Sequence<XOR_I8, I<OPCODE_XOR, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitXorXX<XOR_I8, Reg8>(e, i);
  }
};
struct XOR_I16 : Sequence<XOR_I16, I<OPCODE_XOR, I16Op, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitXorXX<XOR_I16, Reg16>(e, i);
  }
};
struct XOR_I32 : Sequence<XOR_I32, I<OPCODE_XOR, I32Op, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitXorXX<XOR_I32, Reg32>(e, i);
  }
};
struct XOR_I64 : Sequence<XOR_I64, I<OPCODE_XOR, I64Op, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitXorXX<XOR_I64, Reg64>(e, i);
  }
};
struct XOR_V128 : Sequence<XOR_V128, I<OPCODE_XOR, V128Op, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    SimdDomain dom = PickDomain2(e.DeduceSimdDomain(i.src1.value),
                                 e.DeduceSimdDomain(i.src2.value));

    EmitCommutativeBinaryXmmOp(
        e, i, [dom](X64Emitter& e, Xmm dest, Xmm src1, Xmm src2) {
          if (dom == SimdDomain::FLOATING) {
            e.vxorps(dest, src1, src2);
          } else {
            e.vpxor(dest, src1, src2);
          }
        });
  }
};
EMITTER_OPCODE_TABLE(OPCODE_XOR, XOR_I8, XOR_I16, XOR_I32, XOR_I64, XOR_V128);

// ============================================================================
// OPCODE_NOT
// ============================================================================
// TODO(benvanik): put dest/src1 together.
template <typename SEQ, typename REG, typename ARGS>
void EmitNotXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitUnaryOp(
      e, i, [](X64Emitter& e, const REG& dest_src) { e.not_(dest_src); });
}
struct NOT_I8 : Sequence<NOT_I8, I<OPCODE_NOT, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitNotXX<NOT_I8, Reg8>(e, i);
  }
};
struct NOT_I16 : Sequence<NOT_I16, I<OPCODE_NOT, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitNotXX<NOT_I16, Reg16>(e, i);
  }
};
struct NOT_I32 : Sequence<NOT_I32, I<OPCODE_NOT, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitNotXX<NOT_I32, Reg32>(e, i);
  }
};
struct NOT_I64 : Sequence<NOT_I64, I<OPCODE_NOT, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitNotXX<NOT_I64, Reg64>(e, i);
  }
};
struct NOT_V128 : Sequence<NOT_V128, I<OPCODE_NOT, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (e.IsFeatureEnabled(kX64EmitAVX512Ortho)) {
      e.vpternlogd(i.dest, i.src1, i.src1, 0b01010101);
      return;
    }
    SimdDomain domain = e.DeduceSimdDomain(i.src1.value);
    if (domain == SimdDomain::FLOATING) {
      e.vxorps(i.dest, i.src1, e.GetXmmConstPtr(XMMFFFF /* FF... */));
    } else {
      // dest = src ^ 0xFFFF...
      e.vpxor(i.dest, i.src1, e.GetXmmConstPtr(XMMFFFF /* FF... */));
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_NOT, NOT_I8, NOT_I16, NOT_I32, NOT_I64, NOT_V128);

// ============================================================================
// OPCODE_SHL
// ============================================================================
// TODO(benvanik): optimize common shifts.
template <typename SEQ, typename REG, typename ARGS>
void EmitShlXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitAssociativeBinaryOp(
      e, i,
      [](X64Emitter& e, const REG& dest_src, const Reg8& src) {
        // shlx: $1 = $2 << $3
        // shl: $1 = $1 << $2
        if (e.IsFeatureEnabled(kX64EmitBMI2)) {
          if (dest_src.getBit() == 64) {
            e.shlx(dest_src.cvt64(), dest_src.cvt64(), src.cvt64());
          } else {
            e.shlx(dest_src.cvt32(), dest_src.cvt32(), src.cvt32());
          }
        } else {
          e.mov(e.cl, src);
          e.shl(dest_src, e.cl);
        }
      },
      [](X64Emitter& e, const REG& dest_src, int8_t constant) {
        e.shl(dest_src, constant);
      });
}
struct SHL_I8 : Sequence<SHL_I8, I<OPCODE_SHL, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitShlXX<SHL_I8, Reg8>(e, i);
  }
};
struct SHL_I16 : Sequence<SHL_I16, I<OPCODE_SHL, I16Op, I16Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitShlXX<SHL_I16, Reg16>(e, i);
  }
};
struct SHL_I32 : Sequence<SHL_I32, I<OPCODE_SHL, I32Op, I32Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitShlXX<SHL_I32, Reg32>(e, i);
  }
};
struct SHL_I64 : Sequence<SHL_I64, I<OPCODE_SHL, I64Op, I64Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitShlXX<SHL_I64, Reg64>(e, i);
  }
};
struct SHL_V128 : Sequence<SHL_V128, I<OPCODE_SHL, V128Op, V128Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    // TODO(benvanik): native version (with shift magic).

    auto src1 = GetInputRegOrConstant(e, i.src1, e.xmm3);

#if XE_PLATFORM_WIN32
    // Windows x64 ABI: __m128i is passed by implicit pointer
    e.lea(e.GetNativeParam(0), e.StashXmm(0, src1));
    if (i.src2.is_constant) {
      e.mov(e.GetNativeParam(1), i.src2.constant());
    } else {
      // Zero-extend the 8-bit register to avoid garbage in upper bits
      e.movzx(e.GetNativeParam(1).cvt32(), i.src2);
    }
#else
    // Linux/Mac System V ABI: __m128i passed in xmm0, return in xmm0
    e.vmovaps(e.xmm0, src1);
    if (i.src2.is_constant) {
      e.mov(e.GetNativeParam(0), i.src2.constant());
    } else {
      // Zero-extend the 8-bit register to avoid garbage in upper bits
      e.movzx(e.GetNativeParam(0).cvt32(), i.src2);
    }
#endif
    e.CallNativeSafe(reinterpret_cast<void*>(EmulateShlV128));
    e.vmovaps(i.dest, e.xmm0);
  }
  static __m128i EmulateShlV128(void*, __m128i src1, uint8_t src2) {
    // Almost all instances are shamt = 1, but non-constant.
    // shamt is [0,7]
    uint8_t shamt = src2 & 0x7;
    alignas(16) vec128_t value;
    _mm_store_si128(reinterpret_cast<__m128i*>(&value), src1);
    for (int i = 0; i < 15; ++i) {
      value.u8[i ^ 0x3] = (value.u8[i ^ 0x3] << shamt) |
                          (value.u8[(i + 1) ^ 0x3] >> (8 - shamt));
    }
    value.u8[15 ^ 0x3] = value.u8[15 ^ 0x3] << shamt;
    return _mm_load_si128(reinterpret_cast<__m128i*>(&value));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_SHL, SHL_I8, SHL_I16, SHL_I32, SHL_I64, SHL_V128);

// ============================================================================
// OPCODE_SHR
// ============================================================================
// TODO(benvanik): optimize common shifts.
template <typename SEQ, typename REG, typename ARGS>
void EmitShrXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitAssociativeBinaryOp(
      e, i,
      [](X64Emitter& e, const REG& dest_src, const Reg8& src) {
        // shrx: op1 dest, op2 src, op3 count
        // shr: op1 src/dest, op2 count
        if (e.IsFeatureEnabled(kX64EmitBMI2)) {
          if (dest_src.getBit() == 64) {
            e.shrx(dest_src.cvt64(), dest_src.cvt64(), src.cvt64());
          } else if (dest_src.getBit() == 32) {
            e.shrx(dest_src.cvt32(), dest_src.cvt32(), src.cvt32());
          } else {
            e.movzx(dest_src.cvt32(), dest_src);
            e.shrx(dest_src.cvt32(), dest_src.cvt32(), src.cvt32());
          }
        } else {
          e.mov(e.cl, src);
          e.shr(dest_src, e.cl);
        }
      },
      [](X64Emitter& e, const REG& dest_src, int8_t constant) {
        e.shr(dest_src, constant);
      });
}
struct SHR_I8 : Sequence<SHR_I8, I<OPCODE_SHR, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitShrXX<SHR_I8, Reg8>(e, i);
  }
};
struct SHR_I16 : Sequence<SHR_I16, I<OPCODE_SHR, I16Op, I16Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitShrXX<SHR_I16, Reg16>(e, i);
  }
};
struct SHR_I32 : Sequence<SHR_I32, I<OPCODE_SHR, I32Op, I32Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitShrXX<SHR_I32, Reg32>(e, i);
  }
};
struct SHR_I64 : Sequence<SHR_I64, I<OPCODE_SHR, I64Op, I64Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitShrXX<SHR_I64, Reg64>(e, i);
  }
};
struct SHR_V128 : Sequence<SHR_V128, I<OPCODE_SHR, V128Op, V128Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    /*
          godbolt link:
    https://godbolt.org/#z:OYLghAFBqd5QCxAYwPYBMCmBRdBLAF1QCcAaPECAMzwBtMA7AQwFtMQByARg9KtQYEAysib0QXACx8BBAKoBnTAAUAHpwAMvAFYTStJg1DIApACYAQuYukl9ZATwDKjdAGFUtAK4sGIMwAcpK4AMngMmAByPgBGmMQgAGwaAJykAA6oCoRODB7evv5BmdmOAmER0SxxCclpdpgOuUIETMQE%2BT5%2BgbaY9mUMLW0EFVGx8Umptq3tnYU9CjMj4WPVE3UAlLaoXsTI7BzmAMzhyN5YANQmR26qAYnhBMThAHQI19gmGgCCx6fnmCuNxihA%2BX1%2BZhODDOXku1zci3wgjeYJ%2B4L%2BVAuGnRkLwmKwNAi6AgAH0SQBxSJyNxkjbgi4XAgAT3SmAJDI5nIutAEwG5vO5tGuVh%2BDOZrPZXgY2WARP5RnlfK8tCFRxF3wZxwJKwuZMeiUkisV9KukO1EV1JMeRzMF0eJq1mEJgL1gi4iQuCgQJAIDrNTp1roIAQZyAQbT9R3NgIAst8ANLYEIhCAMHwbC5plimo7HC7JyPRi4AMRjABUSQbTWYVeYzDijn08Rdo8SSTGhDSAGrYABKdNFjJZbKdXK5QartbVJvFI8xUplconhuVqvVmv9zouccTydT6czPhzebwBsLAYtpYrVbrAEkz2Z62jIU38Re2RdSSSLAB5Xshb5IgAERpEkBw1IcJVHMcOWXQVhRnYdJWlPBZQ/ODVwQwdHS3HckxTLMMyzY9ITtM9sM3HUr0rQ06xCOsGz6JRI3iYgSGrKUAGsGFQAB3BgLjQFh0joeIGOfRsGHwKhwVnZDFw/R4Li8e1px%2BOTRwXVC5TDNplN04gsO%2BDT5xQtD0E9b12mUr0fSMkzlLMuUeQVZVeSM2SkOgmDBPDYgOUeAJ7K8zEGQUiyDI5bJBCCtTjJCxzwt8vSGRUmLgqg0KfNs6y7TdRIMrnKLtI/HKCDCx53UK%2BSSossrUsqgq4ocny8vKgLBBtarvKSpTis6%2BtmoSrTzLazk0oILqhsywVWq5fVJG6zEVTmzlooIM9pqK1dVoawRNvVcEAHojouZRhjwMRaCZFt3ws2cFBeC4ywQTAbraQEvCUCzeNegSCFe26hJE%2Bh/PQVBMAUTNUHK7i%2BOO07DCZAHwj5JgYh2cqAcBWcLkwVR9nScrCCh7IAC9MBeBsi2/ABNMtsD24NqffXUAHU/yApmqokmmgI53suYmrredZkkAEUBaFhaG2bMAwFbUkO27PtwJwwMQh/SJyU17XLUqwJGKkvF0R%2BE6LkiAQAFpFkMdA2gsjHPEwQxIMhp6Xrei4Ppsj9fsYRlAawYHRP80QGB48qvswBHA8BW2pId6snaFR83YuOJRGji5UExbHPTwCmLhYPBFhYJgCDDDOvCxwGSmyGJ6FjgA3MQvEh73iEBARrqxb2pIuLgnqETBATEBRUAuMAOF/H8Qmn9O4h5XiqfUhLAt1WeQi4Ja2vdTefznwb1Qc61bW/Q%2BQkWrb2QWg%2B59iw6JLxKTRxJNnb2An82aEElPJmjeFh6afBvqORqFwpa7zPhcfmnMoEDXzFrck8Dypb2FDBc2Xh0isj2EwJQFwt52ihl9LwV0bqGhiMjSGRtpL/yKnfSWcC4oYlfpiMkyB0jeAUJwr6dDb6CAzqgTw6Cxzm14oCXihgsaT2zinPKOddgXDcBcdIbFgDEFYAoGhJszanSEKgNggkBDN0YHgRg%2Bxi5MGQGxKGRBLGcUBOkC6YhvbIH2AoJQUMGB4H2IZUWW4AJCArJ/ICEBVAZGGCSWcGYOQQHJpgXOYSNhHXiYkpx7QonDgzFbQeatcRvmdG2OmDMSSc1VqaAqZgPRkiASUspvYgRAWuFzGpt5yQkmwMBW8gEGwMiLJrNmJIQlhIiRk6JHJAnBOAiM9JBBMmsjyUcPprMAASbSVlDOmeE2Z8zMAxOxBJJiMcJLLK3Gs8kGzhnbMieM/M3wgmbNCdcsZWTem3QCd/R5MyblZI5AciEklaH%2BJ1LU7ADARmZhiZ%2BAAVFAYp2BoV0iqUk6wDANiLKLFLcF4TIWxNhaSKWiLzCJBRZYNFGLWawMFti0guKYVwqpUBIlyLVBIosOS02AL%2Bk/lBUkhkoKaUDK%2BeE%2BF6KWYfKlnyiBnNBWfKuaQd%2BnMxXAotJrRlfLGWysGfKkkjLlVctWbeXlrL%2BXAJpecy5WyFWgv1erC0azJUmuldSkZFrhUKqlrayi9rbzqpNZq116z3W6s9RSrcoKuBSoIWaiFuTWrm0oQQQEXBPxoClI4BUVA2LZg0GGkFwCzBRoFbGsweaLSgqOEWmNOKLhHDLYCUFkgq0MxpQySQ9bo0MwAKzNrBbGrtHbQUkqdZ2vtNbEiDuAQAdl7a2i4U7J0MwCLO2NARF3YBSCumtKR11cA0FK4tOK927sjU6w9tKuBcF3YWs91aL2lvFfmhmXBK23pbRCl9u6m1vrHRe9tj7y3AK4D2n9rbgMdqlqeqFWLY1XoA4CKWN7oMypLVC0Rp0UbEB%2BiQCyuc445xiNoRoBBaUjSJPB51QFX3IZdTWutFGpbfpo0BOd/6VUIc5iB5jc6B0Mc5sO7jsaJ18cFjOkdMGa0Ls5ebHivEC6jXLtYrIn584KFYICGINcLi8UIAgeTAl8ZJpQgIDtQhz10vpRAQKzKBOoq9VGVmQgJO0rRXiqAjUbOkvZfZosQgA04tc5Zs%2BnnWV2bVuxi4QhNbGpiWZu9Qr5WBR845gZnMpVOZQ%2BEhLVrGrJa3FFn8fqMx%2Bec9lp55ABp5Z1EINZMWGRxffeEt1iWYpVYtDV28jrYvOeazl/KbXAQdaK5F/zpBevlbPgNyLEao0Nd/QyODEW5tIY5HNudD6lsVtm%2BZ2tpnG3bbvW2vbwCuOrZ27xzbwCBNncOxcYTl2GZiahWt2NUmHvYGXSOl7Na10Ubm5ur7O2d1/Yjfup132L25pB0BqD9XzOXuO8%2Blb03DtcA2wa/LEbqNw9R/R97Uh0vw7Yxj6rEbTso8axei7JP2uQdm85hbpnEP08y7Si46O7WDaltj%2BrDPdt/cYyz2jbPiec8i1Lcn4vWcMmp2LjLgtru8%2Bl3dpnnMnurb52934uiLjkkYPECuY8VFMDwP5PDqAcF20epFz0rQpJQ34P5ae4Vp4UbJEIZQ3xby9ndGSCACBUIIFpcvGJUArP9YZP7wPGZ4TwgZGuq4U7lEQAmgniAIeO3u8997m0fuA/ACD/yXiof3OVcj/nhAMebhx/dDHpPn4Jq1/T3xKbWeve9gNHnwPweW%2BR9Lxtdt5fo9AjcHHm0dfk/C1Lc34vmeSQe/b2jgIXeC89%2BL5%2BfvS%2BMxR4L1X0fNw7uD5MPXlPC0Ngz9bySbPPvEgr8LyH2JUBG8Ts/BXvfceLgJ%2BP5PpLn4M9u6v3b1zxJB33v17z71PzL1APfwP1r0Tx/36wvzn2v07xAIrzXyhTDwmgNG3zfxHzH1LXgIb0myQIAOvyXzvwwIgMb0CHPzwNjwPxwKIMgIH3P3/zRB%2BC%2BlRmN2QAcXQCiXxhJDQBwwUCiUaUSlqjag8h%2BEWGIC8AcAuBMWQDMDEOP3XA5CoB5ArguBxSZA8inSaWYWfkxB3h%2BHBi8EbkBGDgMXSC/Dvi7gUGVBIxbB2EsO9l%2BzRCnXUKUmbmPguHNmIBSBNCDH3mblzDVH8NOmIEvRNB8OvgsEiIuGICCkHB8K7XQQCL3WCKtHykUKagSMyNMIgnMLcJiCsU4iEPDHCAyNOhMC7QsG4WsA0HeC7S5jqIsCtj3RaKaUHBKPoEUMfkSPaMaMsDMGaLqLaPqOsC6ImM5QZGbhDGaXcKMgZGbAgHcMaSWI0BeA0AuHAk1C8JNHmNtC2JWMTx6IgiOQdEOMHHmKWSWIdTSyYF%2Bzik5DWM/EeMFggGeJjyqSxFUCnWLGLFzU2KOC5n%2BTHGJWJQ32blojBIuDWXVR%2BNpWbi7XELVUlWRI%2BN9UxK/z%2BI0FUCBKJIzHli2In2/0QSRLXQzH2I5DUKOI5F8PEM6I0DMB3lePmkxHWIgBmx%2BIqX%2BOPVBPBL2IZIOPULHHBlFLpJuIgh8lhIuGhSWOPilM5ERMlQWKry5lhLOJ8neNRJHz7lpJ8npNuNanlO/yWK4C8B1NajVLSw1PEO1I5ONIMJVMZPuPhM%2BNCQ1JtLHH1MVPhOVNNLHCtitl8N9OlIuJ8l%2BlEk/E/BmwdOhIJMFOaS2JFOdK5AxPtK/3hNRIjOPyjK5Gbg9CWLCP5IJKBOwGLAjK9IgETNzPyKlPeOeINO2N2KNK5FrPrK1JLPrwJICA0EHIjLKN4MqJNwElLMfilNrJHIqN0nCE1IRM62zN%2BI9H7MHOLCIIJKOGLGwGxAzILIZKuNNJNNlI5FnLHPCHEOeJrOXK%2BIvPnNcweLvNCT5KTLuA3K3NUB3L3IjKZKWKfycnQhyIICb1rLfPxIBKBJBLBCOEZkHxyT3UfBtMPNNJbKWIfKqIYDONQoglhRDU5gVI2AcKcMdKDIgi7gIF2AEhvOYVdMOWNhkh%2BD6kcJiBJACDMHqMSBSCOH3RCI9GhSYC4FpSUiYDMBEoESYCOAkvKiYGkDGiYC7Rku9kSGUqYC11PNWIEQWJqKSKyNSIERItoF9AiICNzAMvKmbiyNMqiPMogh8JiJsqSKOCKK0ssrR10uIF4tiO0pfU8rMCCIssUKkH8pSO1wggWOvJ3nqPrFaLOPeO%2BJOIP0TJPykoNKEvaNzFaIn0/DkvSuiosEWmyuYMUqBEZgyvqPSOKopO%2BJLLgu9gKoKmqtSqnTKoavaKnQmJpOuPFLtC5O9iSuUUisQpFODIuGABhkngAgsCTBJACptKst2KWIqosCysMN6ubI9KGr3QuBGo7IZAmrsWmtmvmozKspTWWoKqKvWoZObLhO2pTT2qlMOqmu%2BBmpCDmqCLOrRyivaKqputNObLRI%2BGCpOMsEHlGrPIOsmruXes%2BoWpfV%2Bq4tmIzObLqsZisvuPBpTX2vGphuOo%2BtOt6qsrhK5hWs6ritRv6vUrapJtNASJxuevxrepOq%2Bo2upqSoxpDFxrEsdKnMBupo9Ixp2p5o9LJoKrWptLutpsvUhrHDysuvaOuqlupuBuSp%2Bp5rVvFr%2BpRvZrjKYDqu2qWR5rqu1uRspr1vWJprjzpp5tasVvqIpoBrPIStKpyTEozGhVyo9HdrrQVNytavdoQs/DppyXOs9pDsRrDsFK9rrJ%2BrDpzMZltA7NPIJs%2BpAClKMvKlOIPPorPOPLPM0q5BWtiraPhLEojKzvEPZN6oZBWrWuvPCNrvavqOuuvPiKlJWv%2BuvPSIzLrsaomOvMbLGvJsHuWs6tzsLNwoZALrFIZKrstJwrzoZEouoqSMhicP0IuPBDkQUA0R0xTyAoskwBiBNSLs1E4KPsUPEJPtUH5KgAuur1gOyVySMjkVPsdKnjABzvVDIw/GiK4AsiWNvrKpBuTJkjilXuIAEg/uhIAfQC3uk0VMvqShcj5DQaSNoB0wYBYEPtQYFAwfCHSBrlIyvrYmcL/osnLgUE4jr16soaNAwbOBdi7iAfhMAt6kEA2CIZrjpCMLPOYY%2BiAaTyWMEdYYYLcCmifnCs5CgYEjJE0zoAzRJHIcN3oCoAHwgDEbZFpXIaRUSGoc4kQY4O%2BAYaUiTUWEjQYYwcIYYGIYIDofBDkcwewdwZ4ecOTKYAvT4cOjzuhSOk5TMYEXBkICujwckKUhxQMi9teiZE03QHQCZEcdNLkTDEaE4kIHEKoHHhjiprCQNJ3UT2btDFel4MyaWKeHbgjIZBOmcaJoZOno5GhVificSfELSbKZMukbeKoC0dKYyYcaKbdIUZUmMvCBJClC7isXDEsIgB8YaeXo5Gcd4rZvRDzttkcGQAuE0NQG0PDFoCoDMB2YrnCdGh0OSbPOcZJBYBYCEObgIA8RJCoBtFJBubuYIHSAQBJHSAUFedueQHueyFz2yCXw4Yia4dZTFToouI2Z8QkNGnqmOYIDMH2d6aRe2YufnswCougdtwrh8SELwRMrcAYbKg%2BD%2BfeZBcCBJCBcLWuf%2BfuZ%2Be%2BYQApaUDmQ8WoC2F1BjBjBJGLF7B/DkGAhJEiB/A6QAA1lEKT2xeX%2BXBXhWywxWAAtPsH8dFeZzwi49F1QRgAQEkVFo5rQggU5uUc5oZkx8aK%2BhQWUcQu%2B98gcoc/hy1pKfGdIcQvlaEiAFy/A2AqHKmz8eWV1i5nyZxxEEAEAEEOZUQRYeEJF8l61icp%2B5RWvFCvO26gRZAYSQxm%2B1QN11M9hlyiRlMnc3alNEALEG0k6V13agCzN9IbNz19k/fNwY9DVs8hh9etAaURwKipNNhrmO%2BnJLRrNvBTie%2Bpt%2BEVt6Qs89FlgJwvAThMxfyJY2F5AQlmNm4ONuCqAOthtv4wgmqiAAAP13dHdXNyTbbmI0KNcEnuaiWEnEINaRYgC7i7cWEIBrjZDbdkexbXoBbmQIAfa9rnbGcXbEn4bWe3pfEYs5QxArZMfpDJBYCXx0N1YYH1bEEOefaQ6XzwDNfPv8OQaho5DfbtweYZP8YZJw8CDw9RZJFdYEEYDmQbfhPpZpexa4Ho5EndC9a4DkB9eTb9d6uo4CDw8XFEJY5aTebZc48wG45JXXMHLkG/dgmudw7xlzcY8EBJGDi7jYG08k91Gk44647wB48fubcHiE6o7U5o%2B2aNfo804iG09OD06Y%2BudHfELY5k9M5eb44E/Z3oyddU%2BQ7s4pjYi7j5CWO8%2BxfC9QBpbM8CDmZtJE7w9dahmi7ebtgS9BZxTo4Y%2Bc%2BY7PZS9s9E9uh4mIHLloAk888y/%2BeEkwAAEdTOeP0vaU4vIvL2LWQv1OsAKuquauaGSQbQvO3mpQnFeCeQWuSU%2BuSABuPOaHaVZvKvx4FvaGajmwKyiTaVM4DFAQtuiSiSnoIgRwLJHcM56ApJm5uRDc/EZGOQq3c2hTa0LOa8ISeu7Ou5GuVIHDHO5kNEjBMA1vRv6vWRmu5OzOSU2uLh8unP3PDGVOGRUuNP0gdPGg3ODPR2Pw6uSRsuqXl0vufvIY/uVHDBgAgfDHaUCv3PdPMB9OiuaHEfLRQuyudMAZHPMhCvcf0BtAvo%2B2QeaWLDpuIVXW0frE6f4esf0AmeROjEGATF2g2QSQ2fvQa4SeAfyfufefFgBf/3PnvnfmVeOetO5kmAee%2Bev3p3ORkfxOBe8fEvPtaVxO1uuuzybftIFARucfxvyipuIeeOOvMBgAnePefHIjy4HELhtfypxOr2kfSu8PCfTdifDNSfAevfWOxu7Hff4v/eSVA/g/17vvk/RDU%2BNeKfiuMzkey%2ByegekWcjxf6e7epIcukuk/fua/0/xL7Pdm5lqeXPoQMeGf1vgv4%2BWe8Ok1iBnhLCVHMBHh4hVFsWhDjF4h%2Becfo2PnRD8etGV/Ff%2BCVfMZ1fa%2Bte%2Bew%2BTpvRe4vRR5iZBA%2BhaBS5GB8E8Abm2RLok1L%2BvBgByfFgPwUYoZtC2OcfZnup0n7T96ATzXPP3zmQ0BVAWCO3gk186FpQBeAGfl3Hn7EBF%2BUbXfn2yp6qB/ux/evq5wl5cNp2NncfpYiwBo9%2BuW/WqCSDi4dwcelhK7qZ2XTICZ%2BzzFQlAKeZ4BYB6QEPrKE97d9lu83QxsNwfSj916OLeRm8w3748DeEAcuJQOEE0DzIdA%2BIBDAUCu9YOedI6ER05BEBwY5bZ/qolQAmJA4pccEJR1FDI8dWPEdDkixRaYcvwLPDFua3u5j91O9fdGINzHY48fOEPF5gSUBKHcgSXgV3tbwT76ZRBPzAXv4JEiBCPyg5JIdZ1NLI9TB8QHZrxDT7k9YhJnAIYWgJKSBghe5QcmEJK7kCpQWAYgJkOyGAg/BeQ%2BIQUO/IBAHWSQsoVX0iHpDqhy8Wfo4WMq5DQKwvIIUSXaHCdIhi4UQfvHqGDC8%2BEARTikLd6lc8WGSQzK4CV7l8BhnHH5hAESBdou0GgSQDsSoAy9IhovWnvTwz5SdbmcQvAH5344SNAuJw8gaLyIH08phmfa4Q0Mh4QB/ODw49Fbw%2B5lcC%2BAwuLq32XRPD1OkbSOJF114NdweIkZdAX3a7qDOu5QlDlQFx4xBvoTzEgEIQfY49su2wqgLSjY6yCHe8grwViJd7hDAReHDEd4KV7z91ELidfkSyZbb96RWIpXo7jxHpAmeugt0lYiopkJaUaaWgBZGzglwGAR0cuHfXCA/8zeOcTEHW36F2I6wbAYgOTzrB5QJmr8boXxFqFHRxmXQmoeXwo4BNUhkQyODkRJAmiehGw9fsJGMqIDqAmI7EUyI0S0BaUdog0eXwhF2dxmlQjIfaNr6wjOEffRoa6IZH8EPRYgUhlUNNG19/RZXY0Qr0TGA8BeqgXEdv2tGpjgxvo2vjt0IDQig%2BNIjwYECL5E9S%2BeAtYfwQdEfDeRwAOZESLdHcjcRdbJ3ksD%2B61jahZYq4Ah1uLmw0haYnobiKDH6i5MOPbMQ73Dy2iRxBYwHhJV1EJiQxgPPscj3b4p8axr8OscfzQG38MBlFbHg2I37siZxm46sUZiwC7i1xaIuzhiP3GT9MBx4q4eu035gjOWAI8sWV3OFMd4gzffgtvwvHdidxtQ2fugOfHoBcBqPX8ZVi/HAC7OsEvtjiOIBH8MxfgoXvkNdGPiF%2BR4qCUDCH7xB1xSwwwDDFeioSmAvEKgMqHAkHjMBuvIlnIO2FIS2xqEzvuTz7FkD1O%2BzExKIWtEwClecA9foy1EKfNvikccibjyok0ScJh47FiSJ5Z8sBWQrICCKzFbYBJWRBGVkpPlaqTFWJIFVgK35FHRsY%2BCH2JgOZDjUbECgWlEyGoSWjyBwE1YaBPL7vDXxE3TiKX0jFOTtx14sCbJMgnIiIupYu8WVx9G8Q3JRnW5h5K8m3DC0eYicbUKCkkAQpHQioXqMyGRS2OMUl0YGIymrjyeyU1EWlPU7hTfcY4/KXxCylvNpxoLMqapUcgriqpwmCDg5PU6utXO1U25vb1BY%2BSrx6w2vu6GgkN8h%2BKbCQdX1zbcCdW/bKKdz34KzCeJxPfiTwMEl8CUenUlqb1ROiyZPQfQYjJ6FZDIBLotARQm3GOSLDyB3CRoMdJJCtxvAdQhsT1KS71TvR84rIVnSZ5XSjpYgW6WdIF61SkuX0m6XdPbgkisuLfbfqLwEn4SJho7EkLXmInkDoZKEmlodOOkZcGxTA9AM3BYEQAoZK0mGWjJ%2BkgzMAr0/MRFNvwVSmpFMvsc42Rk8igZ48HCpq3BDYFJAYhEDgPiICgs2ZYhC3MJWUgLQ%2BZ6QDnDKXGhCyo4j9LmBAH5nllVAVABWYrIVlM9eZ7ld1hbjBprl5ZSsxWSrIlmMh3WXgFNF7Ssp6z9o7M8qLxDFoqY5ZOs3WTaVVkXBfB7DbOnBRBrj54Jss2CiAi5hSMGSrs6WbLJNlXp6aTsm0s7OlnZ1IKds5WQ7P1kRT3WrskBIzA9kSCNZoDN2fCT9mmkA5DeY2TnBFm/EEiRjDMhHJtneza04g7pks1/a4sZZ6QfORrKLnaYLq4NEudI1wrHBXAOicKg5FkLyFZK9/WUHgh%2BEv4lCFBDLmLMci5A3Ba0SpgoQI4MhtWEZdFnoT7o99tCZMFeTe14iptnac8uQgvKnlvEBoYhHgRGTPhny15zdS%2BcTC3nrzb5doXeZPRtL9yj5zdKfGIS8CqAIyn8qONfKlJ/zlI98j%2BY/K8DPzeqh5DMuiw4FK1daDJPooCCoBngYq8CwGjFDPlBR6iVUC2gyVTxfysFFgHBfvI6igVb8xMHBRYCwUkLuY5C5SJQuoVS1T5xMLqK3TQXtswFrCwquwpPkD4z5KCiwKXTjnmyv5AioRRmTfnZ1j5HIR2cvF/n6yK8e8pes7RNByILcBuIgIZDBLNId%2B3bRQo0AnnQkYgGYUjrPJrlSCi8z3GIC8GXgVJoSFeKxW8EDzKLVFQiE6eoo0SaLSSYJXRTr3HnUstEfxYxXLx14EdnGti7xVzGsW2KLS9eBxZEozhOKC8LiwcP4uXxQwPFFcEgHUWwC%2BLLKBigJUYpMUCBQl0itJTS29jiFoUf/G0kwCSV6YclGFepbUpsV8QrgXaH2YkrkUZlnGTAFxRyXKWBKPQmSzRY0p8WmLBlRSsxQyGqUB4MZXMWZaXHaWMwYgNpZxosq0QckoF6hQZQXI0XZLkUEygpekqmWmKCOuypgFUpqUZk6lDiqEvCWsWKKblrSycVUiaXdLeqvS/pTsuOU0toSIyg5U1FCRHLkAhioJcGyaZ/8rlcy/kqsp6W1yBIGy75SaF2UArDISePJfotBWFLwVISqRcTV%2BX/9oVFg55XcpEYPLmlzymJeSqiUvK1lCK72MitSWEr/lluUZTSsxWTLcVBHDZcSsnnKI4VnyhlUiq2WuloWWKigl0zmKrsEJZXbACB0NxCAEAxALsKCxt57ABZ%2BCmPnsAPbSLzY3wWgCwCyCDyTp8ou3O4k7jxxwwLAXOQLM0zlQ7BVsUjlIlXhnlzYXoVgMTAy71ENApAJ2ngsChiEPVNq8QnvWUJyyJ6vVMQNpBHlwFylllM6Sl2k6aKgeQEufnRMopvj4QqXAMrkuJQkyuWYauDAeUhCqImAwAcuIJAMCuQGAbEFUCSB5AW4GS53cPMTGrq90EieHMBuglDJ4AIVnIEmS8C8CEKu1HS/4g3QAqDrh17RUdYzG3Jj1M5jMYNYMwtJjVdoPkOsmdKHWEKrMu1ONDkvHULrLOEAEMDkmXVQtIFizeYluunU%2Brllh61oo6RvWEKlqY6%2BdY%2BornLr6VFitjloUAnnj01T4zNRv2zUJ9c1EAfNWdIvXXFt61gyIRY0n5zM3BXEz7hvX6HTC2JCIuYdrIvS0pu%2B0lC4PJSUp3ZaUU6WlEEAuBpArOF6AWWjgvQEapAVOJns43lXKhFVyq1VW3zQ3OEpM0LPhJpCvqRRE0mAJQmITJAVwngKAz9n7jrLEZpxFMCAIaC9qpJemjwdVm2xt4IAvACs0GM4PU5FrSMga7VcoUxYyEdV9yoCEEIWq/KY%2BWmnTUDyzr0kxVBK7Fcvls3abNCqa5VU5poUSrqW7m%2BzTSwQBChDizmvBVfX67RrxC%2B5Xqi2qUhdr4SwGdBAlrnU9qrYeAUgJFvv7WBrA/arkF6A83gCs626mdfevfVl0uYWWvANU0siFavNxAErfUSq0LquYs6w9evLCh2bPNQW2gI1vZRzdo1LWz8Hh0Qox43135JRaaQK2Bbitt6iwK%2BrnUTaP18JZrRIq63gCvQDWubc1uW3CkD1TdBktNu61ehet22gbdlt23/EByNpYTaJts3EBptL42aUdvAEQ9l0BmhUgFOA1EtQN4/cDcShe31boNKTKhHdssjVc7NT27zutqB5va4kGq2lNCi%2B1L8QNNwHNeSwB0w6etwOs8ptse1sNk5K7czWtoh3abjxzbACqes9A6rEZ6nbQKgBWAzS8dkO4RsohO347v1a9aHXVtxn07GdiO5HVGx%2B1o6wNGOqpIDt6FOEcdncn4Mj2bh714ZemuzkWry2hsYdxAeHaCrw2XsDCHALYLQE4BdpeAfgDgFoFICoBOAo%2BSwNYE9A7A9gdQyEDwFIAEBNAeurYJxBACSBEgLwSQCkD3QpANARwAcgFUSA9ADdHASQMbtd3m7OAvABQCAF9Uu7Tdeu0gHAFgBIAQ4oMcgJQEz0TAzgZPKJHIQYCcQ%2BASjeIPHogAxBo9IIZgMQCZCcAndQkenj%2BAYDXRo9WAcuEYHEDJ7SA%2BAV9o4F4nR78YjQT9g3t4Dz9w9Zu%2B/jEA0R16PAWAaPZJpYBj6tgmhctQoC7BmJeIP4VkCbqd38BBAIgMQOwEY0H75ASgNQNHt0DCVq1xgHLZYH0AoD49kALYBbgGDx6OAVsH8Nkx167Vy4ewd4GCTJjy94gtoG2AQAQZglZQ1pa3aMSYBx69pTQZwHjKkhzA/AwlUICsCqA1A9AJQHIAIDQO4Gsg%2BBhgKMGwMTBhKDQJA4MCWCEHKDiBgYEMHaBkHxgCQSg7Qc8BdA9AtsZg1gdYMSAtgE8XYPsD0BPBR4K%2B/QIbqj096LdHAO4IkCthVh89CoCAJU2L3b4rdVgB/RcFwCEB2IxwAWR4GEihwcwV6XgEnq0DopSAr0M3hMDmakAPdXaMwC8CnQvpJARwJw5ICKEcUihkhiPdIbN2yG49Ce53a7q2Bp7EAIATGPY2z079jDoMSIOpk4CqAqwLABQM3C2ZWUUgLwKQJ%2BA/iRBsAGwXgK/00V4B0AegM/UfvECn7ZAigFQOoB73X7SAvEDROkAkPh6jdmW6PbIZ/A1x7GSonQvcEUOGhlDfIVQ0XtoafgjDIMf8QYaKOhHk9Vhj3dsSnQpAu0RQ9w1Ol91skqkRwaQOHsj1dGZDse2wCEYsNu6/DZgAI7wCCMLHLDWwBXtkGcCSAgAA%3D%3D%3D
    */
    // https://github.com/xenia-canary/xenia-canary/blob/968f656d96b3ca9c14d6467423df77d3583f7d18/src/xenia/cpu/backend/x64/x64_sequences.cc
    /*
        todo: this is a naive version, we can do far more optimizations for
    constant src2
    */
    bool consts2 = false;

    if (i.src1.is_constant) {
      e.LoadConstantXmm(e.xmm0, i.src1.constant());
    } else {
      e.vmovdqa(e.xmm0, i.src1);
    }
    if (i.src2.is_constant) {
      consts2 = true;
      e.mov(e.r8d, i.src2.constant() & 7);
      e.mov(e.eax, 8 - (i.src2.constant() & 7));
    } else {
      e.movzx(e.r8d, i.src2);
      e.and_(e.r8d, 7);
    }

    e.vpshufd(e.xmm1, e.xmm0, 27);
    e.vpcmpeqd(e.xmm3, e.xmm3, e.xmm3);
    e.vpshufb(e.xmm0, e.xmm0, e.GetXmmConstPtr(XMMVSRShlByteshuf));
    if (!consts2) {
      e.mov(e.eax, 8);
    }
    e.vmovd(e.xmm2, e.r8d);
    if (!consts2) {
      e.sub(e.eax, e.r8d);
    }
    e.vpsrlw(e.xmm1, e.xmm1, e.xmm2);
    e.vpsrlw(e.xmm2, e.xmm3, e.xmm2);
    e.vpshufb(e.xmm2, e.xmm2, e.GetXmmConstPtr(XMMVSRMask));
    e.vpand(e.xmm1, e.xmm1, e.xmm2);
    e.vmovd(e.xmm2, e.eax);
    e.vpsllw(e.xmm0, e.xmm0, e.xmm2);
    e.vpsllw(e.xmm2, e.xmm3, e.xmm2);
    e.vpshufb(e.xmm2, e.xmm2, e.GetXmmConstPtr(XMMZero));
    e.vpand(e.xmm0, e.xmm0, e.xmm2);
    e.vpor(e.xmm0, e.xmm0, e.xmm1);
    e.vpshufd(i.dest, e.xmm0, 27);
  }
  static __m128i EmulateShrV128(void*, __m128i src1, uint8_t src2) {
    // Almost all instances are shamt = 1, but non-constant.
    // shamt is [0,7]
    uint8_t shamt = src2 & 0x7;
    alignas(16) vec128_t value;
    _mm_store_si128(reinterpret_cast<__m128i*>(&value), src1);
    for (int i = 15; i > 0; --i) {
      value.u8[i ^ 0x3] = (value.u8[i ^ 0x3] >> shamt) |
                          (value.u8[(i - 1) ^ 0x3] << (8 - shamt));
    }
    value.u8[0 ^ 0x3] = value.u8[0 ^ 0x3] >> shamt;
    return _mm_load_si128(reinterpret_cast<__m128i*>(&value));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_SHR, SHR_I8, SHR_I16, SHR_I32, SHR_I64, SHR_V128);

// ============================================================================
// OPCODE_SHA
// ============================================================================
// TODO(benvanik): optimize common shifts.
template <typename SEQ, typename REG, typename ARGS>
void EmitSarXX(X64Emitter& e, const ARGS& i) {
  SEQ::EmitAssociativeBinaryOp(
      e, i,
      [](X64Emitter& e, const REG& dest_src, const Reg8& src) {
        if (e.IsFeatureEnabled(kX64EmitBMI2)) {
          if (dest_src.getBit() == 64) {
            e.sarx(dest_src.cvt64(), dest_src.cvt64(), src.cvt64());
          } else if (dest_src.getBit() == 32) {
            e.sarx(dest_src.cvt32(), dest_src.cvt32(), src.cvt32());
          } else {
            e.movsx(dest_src.cvt32(), dest_src);
            e.sarx(dest_src.cvt32(), dest_src.cvt32(), src.cvt32());
          }
        } else {
          e.mov(e.cl, src);
          e.sar(dest_src, e.cl);
        }
      },
      [](X64Emitter& e, const REG& dest_src, int8_t constant) {
        e.sar(dest_src, constant);
      });
}
struct SHA_I8 : Sequence<SHA_I8, I<OPCODE_SHA, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitSarXX<SHA_I8, Reg8>(e, i);
  }
};
struct SHA_I16 : Sequence<SHA_I16, I<OPCODE_SHA, I16Op, I16Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitSarXX<SHA_I16, Reg16>(e, i);
  }
};
struct SHA_I32 : Sequence<SHA_I32, I<OPCODE_SHA, I32Op, I32Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitSarXX<SHA_I32, Reg32>(e, i);
  }
};
struct SHA_I64 : Sequence<SHA_I64, I<OPCODE_SHA, I64Op, I64Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitSarXX<SHA_I64, Reg64>(e, i);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_SHA, SHA_I8, SHA_I16, SHA_I32, SHA_I64);

// ============================================================================
// OPCODE_ROTATE_LEFT
// ============================================================================
// TODO(benvanik): put dest/src1 together, src2 in cl.
template <typename SEQ, typename REG, typename ARGS>
void EmitRotateLeftXX(X64Emitter& e, const ARGS& i) {
  if (i.src2.is_constant) {
    // Constant rotate.
    if (i.dest != i.src1) {
      if (i.src1.is_constant) {
        e.mov(i.dest, i.src1.constant());
      } else {
        e.mov(i.dest, i.src1);
      }
    }
    e.rol(i.dest, i.src2.constant());
  } else {
    // Variable rotate.
    if (i.src2.reg().getIdx() != e.cl.getIdx()) {
      e.mov(e.cl, i.src2);
    }
    if (i.dest != i.src1) {
      if (i.src1.is_constant) {
        e.mov(i.dest, i.src1.constant());
      } else {
        e.mov(i.dest, i.src1);
      }
    }
    e.rol(i.dest, e.cl);
  }
}
struct ROTATE_LEFT_I8
    : Sequence<ROTATE_LEFT_I8, I<OPCODE_ROTATE_LEFT, I8Op, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitRotateLeftXX<ROTATE_LEFT_I8, Reg8>(e, i);
  }
};
struct ROTATE_LEFT_I16
    : Sequence<ROTATE_LEFT_I16, I<OPCODE_ROTATE_LEFT, I16Op, I16Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitRotateLeftXX<ROTATE_LEFT_I16, Reg16>(e, i);
  }
};
struct ROTATE_LEFT_I32
    : Sequence<ROTATE_LEFT_I32, I<OPCODE_ROTATE_LEFT, I32Op, I32Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitRotateLeftXX<ROTATE_LEFT_I32, Reg32>(e, i);
  }
};
struct ROTATE_LEFT_I64
    : Sequence<ROTATE_LEFT_I64, I<OPCODE_ROTATE_LEFT, I64Op, I64Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitRotateLeftXX<ROTATE_LEFT_I64, Reg64>(e, i);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_ROTATE_LEFT, ROTATE_LEFT_I8, ROTATE_LEFT_I16,
                     ROTATE_LEFT_I32, ROTATE_LEFT_I64);

// ============================================================================
// OPCODE_BYTE_SWAP
// ============================================================================
// TODO(benvanik): put dest/src1 together.
struct BYTE_SWAP_I16
    : Sequence<BYTE_SWAP_I16, I<OPCODE_BYTE_SWAP, I16Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitUnaryOp(
        e, i, [](X64Emitter& e, const Reg16& dest_src) { e.ror(dest_src, 8); });
  }
};
struct BYTE_SWAP_I32
    : Sequence<BYTE_SWAP_I32, I<OPCODE_BYTE_SWAP, I32Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitUnaryOp(
        e, i, [](X64Emitter& e, const Reg32& dest_src) { e.bswap(dest_src); });
  }
};
struct BYTE_SWAP_I64
    : Sequence<BYTE_SWAP_I64, I<OPCODE_BYTE_SWAP, I64Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    EmitUnaryOp(
        e, i, [](X64Emitter& e, const Reg64& dest_src) { e.bswap(dest_src); });
  }
};
struct BYTE_SWAP_V128
    : Sequence<BYTE_SWAP_V128, I<OPCODE_BYTE_SWAP, V128Op, V128Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    // TODO(benvanik): find a way to do this without the memory load.
    e.vpshufb(i.dest, i.src1, e.GetXmmConstPtr(XMMByteSwapMask));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_BYTE_SWAP, BYTE_SWAP_I16, BYTE_SWAP_I32,
                     BYTE_SWAP_I64, BYTE_SWAP_V128);

// ============================================================================
// OPCODE_CNTLZ
// Count leading zeroes
// ============================================================================
struct CNTLZ_I8 : Sequence<CNTLZ_I8, I<OPCODE_CNTLZ, I8Op, I8Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(CNTLZ_I8);
  }
};
struct CNTLZ_I16 : Sequence<CNTLZ_I16, I<OPCODE_CNTLZ, I8Op, I16Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    assert_impossible_sequence(CNTLZ_I16);
  }
};
struct CNTLZ_I32 : Sequence<CNTLZ_I32, I<OPCODE_CNTLZ, I8Op, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (e.IsFeatureEnabled(kX64EmitLZCNT)) {
      e.lzcnt(i.dest.reg().cvt32(), i.src1);
    } else {
      Xbyak::Label end;
      e.inLocalLabel();

      e.bsr(e.eax, i.src1);  // ZF set if i.src1 is 0
      e.mov(i.dest, 0x20);
      e.jz(end);

      e.xor_(e.eax, 0x1F);
      e.mov(i.dest, e.al);

      e.L(end);
      e.outLocalLabel();
    }
  }
};
struct CNTLZ_I64 : Sequence<CNTLZ_I64, I<OPCODE_CNTLZ, I8Op, I64Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    if (e.IsFeatureEnabled(kX64EmitLZCNT)) {
      e.lzcnt(i.dest.reg().cvt64(), i.src1);
    } else {
      Xbyak::Label end;
      e.inLocalLabel();

      e.bsr(e.rax, i.src1);  // ZF set if i.src1 is 0
      e.mov(i.dest, 0x40);
      e.jz(end);

      e.xor_(e.rax, 0x3F);
      e.mov(i.dest, e.al);

      e.L(end);
      e.outLocalLabel();
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_CNTLZ, CNTLZ_I8, CNTLZ_I16, CNTLZ_I32, CNTLZ_I64);

// ============================================================================
// OPCODE_SET_ROUNDING_MODE
// ============================================================================
// Input: FPSCR (PPC format)

struct SET_ROUNDING_MODE_I32
    : Sequence<SET_ROUNDING_MODE_I32,
               I<OPCODE_SET_ROUNDING_MODE, VoidOp, I32Op>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    // removed the And with 7 and hoisted that and into the InstrEmit_'s that
    // generate OPCODE_SET_ROUNDING_MODE so that it can be constant folded and
    // backends dont have to worry about it
    auto flags_ptr = e.GetBackendFlagsPtr();
    if (i.src1.is_constant) {
      unsigned constant_value = i.src1.constant();
      e.mov(e.eax, mxcsr_table[constant_value]);

      if (constant_value & 4) {
        e.or_(flags_ptr, 1U << kX64BackendNonIEEEMode);
      } else {
        e.btr(flags_ptr, kX64BackendNonIEEEMode);
      }
      e.mov(e.dword[e.rsp + StackLayout::GUEST_SCRATCH], e.eax);
      e.mov(e.GetBackendCtxPtr(offsetof(X64BackendContext, mxcsr_fpu)), e.eax);
      e.vldmxcsr(e.dword[e.rsp + StackLayout::GUEST_SCRATCH]);

    } else {
      // can andnot, but this is a very infrequently used opcode
      e.mov(e.eax, 1U << kX64BackendNonIEEEMode);
      e.mov(e.edx, e.eax);
      e.not_(e.edx);
      e.mov(e.ecx, flags_ptr);
      // edx = flags w/ non ieee cleared
      e.and_(e.edx, e.ecx);
      // eax = flags w/ non ieee set
      e.or_(e.eax, e.ecx);
      e.bt(i.src1, 2);

      e.mov(e.ecx, i.src1);
      e.cmovc(e.edx, e.eax);
      e.mov(e.rax, uintptr_t(mxcsr_table));
      e.mov(flags_ptr, e.edx);
      e.mov(e.edx, e.ptr[e.rax + e.rcx * 4]);
      // this was not here
      e.mov(e.GetBackendCtxPtr(offsetof(X64BackendContext, mxcsr_fpu)), e.edx);

      e.vldmxcsr(e.GetBackendCtxPtr(offsetof(X64BackendContext, mxcsr_fpu)));
    }
    e.ChangeMxcsrMode(MXCSRMode::Fpu, true);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_SET_ROUNDING_MODE, SET_ROUNDING_MODE_I32);

static void MaybeYieldForwarder(void* ctx) { xe::threading::MaybeYield(); }
// ============================================================================
// OPCODE_DELAY_EXECUTION
// ============================================================================
struct DELAY_EXECUTION
    : Sequence<DELAY_EXECUTION, I<OPCODE_DELAY_EXECUTION, VoidOp>> {
  static void Emit(X64Emitter& e, const EmitArgType& i) {
    // todo: what if they dont have smt?
    if (cvars::delay_via_maybeyield) {
      e.CallNativeSafe((void*)MaybeYieldForwarder);
    } else {
      e.pause();
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_DELAY_EXECUTION, DELAY_EXECUTION);
// Include anchors to other sequence sources so they get included in the build.
extern volatile int anchor_control;
static int anchor_control_dest = anchor_control;

extern volatile int anchor_memory;
static int anchor_memory_dest = anchor_memory;

extern volatile int anchor_vector;
static int anchor_vector_dest = anchor_vector;

static const char* KeyTypeName(uint32_t type) {
  switch (type) {
    case KEY_TYPE_X:
      return "-";
    case KEY_TYPE_L:
      return "label";
    case KEY_TYPE_O:
      return "offset";
    case KEY_TYPE_S:
      return "symbol";
    case KEY_TYPE_V_I8:
      return "i8";
    case KEY_TYPE_V_I16:
      return "i16";
    case KEY_TYPE_V_I32:
      return "i32";
    case KEY_TYPE_V_I64:
      return "i64";
    case KEY_TYPE_V_F32:
      return "f32";
    case KEY_TYPE_V_F64:
      return "f64";
    case KEY_TYPE_V_V128:
      return "v128";
    default:
      return "?";
  }
}

std::string FormatSequenceKey(uint64_t key) {
  const InstrKey decoded(hir::SequenceSampleBackendKey(key));
  std::string result = GetOpcodeName(static_cast<Opcode>(decoded.opcode));
  // Space separated so the rendered label stays free of commas and the CSV
  // column can be split naively.
  result += ' ';
  result += KeyTypeName(decoded.dest);
  const uint32_t srcs[3] = {decoded.src1, decoded.src2, decoded.src3};
  for (uint32_t n = 0; n < 3; ++n) {
    result += ' ';
    if (hir::SequenceSampleSrcIsConstant(key, n)) {
      result += 'c';
    }
    result += KeyTypeName(srcs[n]);
  }
  const uint16_t flags = hir::SequenceSampleFlags(key);
  if (flags) {
    char buffer[16];
    std::snprintf(buffer, sizeof(buffer), " f%X",
                  static_cast<unsigned int>(flags));
    result += buffer;
  }
  return result;
}

// The emitted code reads a stale register in place of the constant.
static void ReportConstantReadAsReg(const X64Emitter& e, const Instr* i,
                                    const InstrKey& key) {
  // The nearest SOURCE_OFFSET before it names the guest instruction.
  uint32_t guest_address = 0;
  for (const Instr* p = i; p;) {
    if (p->GetOpcodeNum() == OPCODE_SOURCE_OFFSET) {
      guest_address = static_cast<uint32_t>(p->src1.offset);
      break;
    }
    p = p->prev ? p->prev
                : (p->block->prev ? p->block->prev->instr_tail : nullptr);
  }
  static constexpr const char* kTypeNames[] = {"i8",  "i16", "i32", "i64",
                                               "f32", "f64", "v128"};
  auto describe = [](uint32_t key_type, const Value* value) -> std::string {
    if (key_type < OPCODE_SIG_TYPE_V) {
      return "-";
    }
    return fmt::format("{}{}", kTypeNames[key_type - OPCODE_SIG_TYPE_V],
                       value->IsConstant() ? " const" : "");
  };
  XELOGE(
      "x64: {} read a constant operand as a register in function {:08X} at "
      "guest {:08X} (flags {:X}, src1 {}, src2 {}, src3 {})",
      GetOpcodeName(i->opcode), e.current_guest_function(), guest_address,
      i->flags, describe(key.src1, i->src1.value),
      describe(key.src2, i->src2.value), describe(key.src3, i->src3.value));
}

bool SelectSequence(X64Emitter* e, const Instr* i, const Instr** new_tail) {
  if ((i->backend_flags & INSTR_X64_FLAGS_ELIMINATED) != 0) {
    // skip
    *new_tail = i->next;
    return true;
  } else {
    const InstrKey key(i);

    auto& table = SequenceTable();
    auto it = table.find(key);
    if (it != table.end()) {
      const size_t size_before = e->getSize();
      constant_read_as_reg = false;
      const bool emitted = it->second(*e, i, key);
      if (constant_read_as_reg) {
        ReportConstantReadAsReg(*e, i, key);
      }
      if (emitted) {
        // Skip the bookkeeping opcodes: they carry no guest work, and
        // SOURCE_OFFSET would otherwise charge the coverage counter's own
        // code to the instruction it is counting.
        const Opcode num = i->GetOpcodeNum();
        if (num != OPCODE_SOURCE_OFFSET && num != OPCODE_COMMENT &&
            num != OPCODE_NOP) {
          e->RecordSequenceSample(
              i, key.value, static_cast<uint32_t>(e->getSize() - size_before));
        }
        *new_tail = i->next;
        return true;
      }
    }
    XELOGE("No sequence match for variant {}", GetOpcodeName(i->opcode));
    return false;
  }
}

}  // namespace x64
}  // namespace backend
}  // namespace cpu
}  // namespace xe
