//Verilog HDL for "AMS_VERILOG", "adder" "functional"


module adder ( );

endmodule
