Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Wed Nov 12 18:18:40 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/FIR_HLS_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.925        0.000                      0                  337        0.090        0.000                      0                  337        4.423        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.925        0.000                      0                  337        0.090        0.000                      0                  337        4.423        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 3.841ns (76.705%)  route 1.166ns (23.295%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.798     2.172    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[21]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.258     2.430 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     2.430    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.114     2.544 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     2.544    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[23])
                                                      0.700     3.244 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.067     3.311 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.727     4.038 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.146     4.184 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=2, routed)           0.317     4.501    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[24]
    SLICE_X29Y69         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     4.727 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9/O
                         net (fo=1, routed)           0.017     4.744    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9_n_2
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.336     5.080 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.034     5.114    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_25
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X29Y69         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  4.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.112ns (55.075%)  route 0.091ns (44.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     0.142 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[19]/Q
                         net (fo=3, routed)           0.091     0.233    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[3]
    SLICE_X30Y68         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y68         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[3]/C
                         clock pessimism              0.000     0.041    
    SLICE_X30Y68         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     0.143    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y28  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y28  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y28  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK



