// Seed: 1375600553
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    input tri id_3
    , id_14,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    input wand id_10,
    input wire id_11,
    input wand id_12
);
  assign id_8 = 1;
endmodule
module module_1 (
    input logic id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output uwire id_4
    , id_12,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wor id_9,
    output logic id_10
);
  wire id_13;
  wire id_14;
  wire id_15;
  module_0(
      id_8, id_9, id_7, id_6, id_2, id_4, id_7, id_5, id_1, id_5, id_3, id_7, id_7
  );
  initial begin
    id_10 <= id_0;
  end
endmodule
