
MidProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007658  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  080077f8  080077f8  000177f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007af0  08007af0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007af0  08007af0  00017af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007af8  08007af8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007af8  08007af8  00017af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007afc  08007afc  00017afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007b00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  200001dc  08007cdc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  08007cdc  000203a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ffd2  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020a3  00000000  00000000  000301de  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001068  00000000  00000000  00032288  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f88  00000000  00000000  000332f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001722e  00000000  00000000  00034278  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bda2  00000000  00000000  0004b4a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000912b9  00000000  00000000  00057248  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e8501  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005070  00000000  00000000  000e857c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080077e0 	.word	0x080077e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080077e0 	.word	0x080077e0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <HX711_Init>:
#include "hx711.h"

void HX711_Init(HX711 data)
{
 8000f58:	b084      	sub	sp, #16
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b086      	sub	sp, #24
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	f107 0c20 	add.w	ip, r7, #32
 8000f64:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Pin = data.pinSck;
 8000f68:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000f6a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f74:	2300      	movs	r3, #0
 8000f76:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(data.gpioSck, &GPIO_InitStruct);
 8000f78:	6a3b      	ldr	r3, [r7, #32]
 8000f7a:	1d3a      	adds	r2, r7, #4
 8000f7c:	4611      	mov	r1, r2
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fb3a 	bl	80025f8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = data.pinData;
 8000f84:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000f86:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f90:	2300      	movs	r3, #0
 8000f92:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(data.gpioData, &GPIO_InitStruct);
 8000f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f96:	1d3a      	adds	r2, r7, #4
 8000f98:	4611      	mov	r1, r2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f001 fb2c 	bl	80025f8 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_SET);
 8000fa0:	6a3b      	ldr	r3, [r7, #32]
 8000fa2:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f001 fcc0 	bl	800292c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000fac:	2032      	movs	r0, #50	; 0x32
 8000fae:	f001 f9ef 	bl	8002390 <HAL_Delay>
	HAL_GPIO_WritePin(data.gpioData, data.pinSck, GPIO_PIN_RESET);
 8000fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb4:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f001 fcb7 	bl	800292c <HAL_GPIO_WritePin>

}
 8000fbe:	bf00      	nop
 8000fc0:	3718      	adds	r7, #24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fc8:	b004      	add	sp, #16
 8000fca:	4770      	bx	lr

08000fcc <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af02      	add	r7, sp, #8
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	f023 030f 	bic.w	r3, r3, #15
 8000fdc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	011b      	lsls	r3, r3, #4
 8000fe2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
 8000fe6:	f043 030c 	orr.w	r3, r3, #12
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	f043 0308 	orr.w	r3, r3, #8
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000ff8:	7bbb      	ldrb	r3, [r7, #14]
 8000ffa:	f043 030c 	orr.w	r3, r3, #12
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001002:	7bbb      	ldrb	r3, [r7, #14]
 8001004:	f043 0308 	orr.w	r3, r3, #8
 8001008:	b2db      	uxtb	r3, r3
 800100a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800100c:	f107 0208 	add.w	r2, r7, #8
 8001010:	2364      	movs	r3, #100	; 0x64
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	2304      	movs	r3, #4
 8001016:	214e      	movs	r1, #78	; 0x4e
 8001018:	4803      	ldr	r0, [pc, #12]	; (8001028 <lcd_send_cmd+0x5c>)
 800101a:	f001 fdd9 	bl	8002bd0 <HAL_I2C_Master_Transmit>
}
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2000022c 	.word	0x2000022c

0800102c <lcd_send_data>:

void lcd_send_data (char data)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af02      	add	r7, sp, #8
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	f023 030f 	bic.w	r3, r3, #15
 800103c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	011b      	lsls	r3, r3, #4
 8001042:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	f043 030d 	orr.w	r3, r3, #13
 800104a:	b2db      	uxtb	r3, r3
 800104c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	f043 0309 	orr.w	r3, r3, #9
 8001054:	b2db      	uxtb	r3, r3
 8001056:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001058:	7bbb      	ldrb	r3, [r7, #14]
 800105a:	f043 030d 	orr.w	r3, r3, #13
 800105e:	b2db      	uxtb	r3, r3
 8001060:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001062:	7bbb      	ldrb	r3, [r7, #14]
 8001064:	f043 0309 	orr.w	r3, r3, #9
 8001068:	b2db      	uxtb	r3, r3
 800106a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800106c:	f107 0208 	add.w	r2, r7, #8
 8001070:	2364      	movs	r3, #100	; 0x64
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2304      	movs	r3, #4
 8001076:	214e      	movs	r1, #78	; 0x4e
 8001078:	4803      	ldr	r0, [pc, #12]	; (8001088 <lcd_send_data+0x5c>)
 800107a:	f001 fda9 	bl	8002bd0 <HAL_I2C_Master_Transmit>
}
 800107e:	bf00      	nop
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	2000022c 	.word	0x2000022c

0800108c <lcd_clear>:

void lcd_clear (void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001092:	2080      	movs	r0, #128	; 0x80
 8001094:	f7ff ff9a 	bl	8000fcc <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001098:	2300      	movs	r3, #0
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	e005      	b.n	80010aa <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800109e:	2020      	movs	r0, #32
 80010a0:	f7ff ffc4 	bl	800102c <lcd_send_data>
	for (int i=0; i<70; i++)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3301      	adds	r3, #1
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b45      	cmp	r3, #69	; 0x45
 80010ae:	ddf6      	ble.n	800109e <lcd_clear+0x12>
	}
}
 80010b0:	bf00      	nop
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
    switch (row)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d002      	beq.n	80010ce <lcd_put_cur+0x16>
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d005      	beq.n	80010d8 <lcd_put_cur+0x20>
 80010cc:	e009      	b.n	80010e2 <lcd_put_cur+0x2a>
    {
        case 0:
            col |= 0x80;
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010d4:	603b      	str	r3, [r7, #0]
            break;
 80010d6:	e004      	b.n	80010e2 <lcd_put_cur+0x2a>
        case 1:
            col |= 0xC0;
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80010de:	603b      	str	r3, [r7, #0]
            break;
 80010e0:	bf00      	nop
    }

    lcd_send_cmd (col);
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff ff70 	bl	8000fcc <lcd_send_cmd>
}
 80010ec:	bf00      	nop
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <lcd_init>:


void lcd_init (void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80010f8:	2032      	movs	r0, #50	; 0x32
 80010fa:	f001 f949 	bl	8002390 <HAL_Delay>
	lcd_send_cmd (0x30);
 80010fe:	2030      	movs	r0, #48	; 0x30
 8001100:	f7ff ff64 	bl	8000fcc <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001104:	2005      	movs	r0, #5
 8001106:	f001 f943 	bl	8002390 <HAL_Delay>
	lcd_send_cmd (0x30);
 800110a:	2030      	movs	r0, #48	; 0x30
 800110c:	f7ff ff5e 	bl	8000fcc <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001110:	2001      	movs	r0, #1
 8001112:	f001 f93d 	bl	8002390 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001116:	2030      	movs	r0, #48	; 0x30
 8001118:	f7ff ff58 	bl	8000fcc <lcd_send_cmd>
	HAL_Delay(10);
 800111c:	200a      	movs	r0, #10
 800111e:	f001 f937 	bl	8002390 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001122:	2020      	movs	r0, #32
 8001124:	f7ff ff52 	bl	8000fcc <lcd_send_cmd>
	HAL_Delay(10);
 8001128:	200a      	movs	r0, #10
 800112a:	f001 f931 	bl	8002390 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800112e:	2028      	movs	r0, #40	; 0x28
 8001130:	f7ff ff4c 	bl	8000fcc <lcd_send_cmd>
	HAL_Delay(1);
 8001134:	2001      	movs	r0, #1
 8001136:	f001 f92b 	bl	8002390 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800113a:	2008      	movs	r0, #8
 800113c:	f7ff ff46 	bl	8000fcc <lcd_send_cmd>
	HAL_Delay(1);
 8001140:	2001      	movs	r0, #1
 8001142:	f001 f925 	bl	8002390 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001146:	2001      	movs	r0, #1
 8001148:	f7ff ff40 	bl	8000fcc <lcd_send_cmd>
	HAL_Delay(1);
 800114c:	2001      	movs	r0, #1
 800114e:	f001 f91f 	bl	8002390 <HAL_Delay>
	HAL_Delay(1);
 8001152:	2001      	movs	r0, #1
 8001154:	f001 f91c 	bl	8002390 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001158:	2006      	movs	r0, #6
 800115a:	f7ff ff37 	bl	8000fcc <lcd_send_cmd>
	HAL_Delay(1);
 800115e:	2001      	movs	r0, #1
 8001160:	f001 f916 	bl	8002390 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001164:	200c      	movs	r0, #12
 8001166:	f7ff ff31 	bl	8000fcc <lcd_send_cmd>
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}

0800116e <lcd_send_string>:

void lcd_send_string (char *str)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001176:	e006      	b.n	8001186 <lcd_send_string+0x18>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	1c5a      	adds	r2, r3, #1
 800117c:	607a      	str	r2, [r7, #4]
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff ff53 	bl	800102c <lcd_send_data>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d1f4      	bne.n	8001178 <lcd_send_string+0xa>
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <HAL_TIM_IC_CaptureCallback>:
uint32_t Difference = 0,Difference_2=0;
uint8_t Is_First_Captured = 0,Is_First_Captured_2 = 0;  // is the first value captured ?
float Distance  = 0,Distance_2  = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001198:	b590      	push	{r4, r7, lr}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	7f1b      	ldrb	r3, [r3, #28]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	f040 8083 	bne.w	80012b0 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 80011aa:	4b89      	ldr	r3, [pc, #548]	; (80013d0 <HAL_TIM_IC_CaptureCallback+0x238>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d11a      	bne.n	80011e8 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80011b2:	2100      	movs	r1, #0
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f003 f921 	bl	80043fc <HAL_TIM_ReadCapturedValue>
 80011ba:	4602      	mov	r2, r0
 80011bc:	4b85      	ldr	r3, [pc, #532]	; (80013d4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 80011be:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80011c0:	4b83      	ldr	r3, [pc, #524]	; (80013d0 <HAL_TIM_IC_CaptureCallback+0x238>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	6a1a      	ldr	r2, [r3, #32]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f022 020a 	bic.w	r2, r2, #10
 80011d4:	621a      	str	r2, [r3, #32]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	6a1a      	ldr	r2, [r3, #32]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f042 0202 	orr.w	r2, r2, #2
 80011e4:	621a      	str	r2, [r3, #32]
 80011e6:	e063      	b.n	80012b0 <HAL_TIM_IC_CaptureCallback+0x118>
		}

		else if (Is_First_Captured==1)   // if the first is already captured
 80011e8:	4b79      	ldr	r3, [pc, #484]	; (80013d0 <HAL_TIM_IC_CaptureCallback+0x238>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d15f      	bne.n	80012b0 <HAL_TIM_IC_CaptureCallback+0x118>
		{
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80011f0:	2100      	movs	r1, #0
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f003 f902 	bl	80043fc <HAL_TIM_ReadCapturedValue>
 80011f8:	4602      	mov	r2, r0
 80011fa:	4b77      	ldr	r3, [pc, #476]	; (80013d8 <HAL_TIM_IC_CaptureCallback+0x240>)
 80011fc:	601a      	str	r2, [r3, #0]


			if (IC_Val2 > IC_Val1)
 80011fe:	4b76      	ldr	r3, [pc, #472]	; (80013d8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	4b74      	ldr	r3, [pc, #464]	; (80013d4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	429a      	cmp	r2, r3
 8001208:	d907      	bls.n	800121a <HAL_TIM_IC_CaptureCallback+0x82>
			{
				Difference = IC_Val2-IC_Val1;
 800120a:	4b73      	ldr	r3, [pc, #460]	; (80013d8 <HAL_TIM_IC_CaptureCallback+0x240>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	4b71      	ldr	r3, [pc, #452]	; (80013d4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	4a71      	ldr	r2, [pc, #452]	; (80013dc <HAL_TIM_IC_CaptureCallback+0x244>)
 8001216:	6013      	str	r3, [r2, #0]
 8001218:	e00f      	b.n	800123a <HAL_TIM_IC_CaptureCallback+0xa2>
			}

			else if (IC_Val1 > IC_Val2)
 800121a:	4b6e      	ldr	r3, [pc, #440]	; (80013d4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4b6e      	ldr	r3, [pc, #440]	; (80013d8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	429a      	cmp	r2, r3
 8001224:	d909      	bls.n	800123a <HAL_TIM_IC_CaptureCallback+0xa2>
			{
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8001226:	4b6c      	ldr	r3, [pc, #432]	; (80013d8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	4b6a      	ldr	r3, [pc, #424]	; (80013d4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001234:	33ff      	adds	r3, #255	; 0xff
 8001236:	4a69      	ldr	r2, [pc, #420]	; (80013dc <HAL_TIM_IC_CaptureCallback+0x244>)
 8001238:	6013      	str	r3, [r2, #0]
			}

			Distance = (float)Difference * .034/2;
 800123a:	4b68      	ldr	r3, [pc, #416]	; (80013dc <HAL_TIM_IC_CaptureCallback+0x244>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	ee07 3a90 	vmov	s15, r3
 8001242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001246:	ee17 0a90 	vmov	r0, s15
 800124a:	f7ff f985 	bl	8000558 <__aeabi_f2d>
 800124e:	a35e      	add	r3, pc, #376	; (adr r3, 80013c8 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	f7ff f9d8 	bl	8000608 <__aeabi_dmul>
 8001258:	4603      	mov	r3, r0
 800125a:	460c      	mov	r4, r1
 800125c:	4618      	mov	r0, r3
 800125e:	4621      	mov	r1, r4
 8001260:	f04f 0200 	mov.w	r2, #0
 8001264:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001268:	f7ff faf8 	bl	800085c <__aeabi_ddiv>
 800126c:	4603      	mov	r3, r0
 800126e:	460c      	mov	r4, r1
 8001270:	4618      	mov	r0, r3
 8001272:	4621      	mov	r1, r4
 8001274:	f7ff fca0 	bl	8000bb8 <__aeabi_d2f>
 8001278:	4602      	mov	r2, r0
 800127a:	4b59      	ldr	r3, [pc, #356]	; (80013e0 <HAL_TIM_IC_CaptureCallback+0x248>)
 800127c:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 800127e:	4b54      	ldr	r3, [pc, #336]	; (80013d0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001280:	2200      	movs	r2, #0
 8001282:	701a      	strb	r2, [r3, #0]

			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	6a1a      	ldr	r2, [r3, #32]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f022 020a 	bic.w	r2, r2, #10
 8001292:	621a      	str	r2, [r3, #32]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	6a12      	ldr	r2, [r2, #32]
 800129e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 80012a0:	4b50      	ldr	r3, [pc, #320]	; (80013e4 <HAL_TIM_IC_CaptureCallback+0x24c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	68da      	ldr	r2, [r3, #12]
 80012a6:	4b4f      	ldr	r3, [pc, #316]	; (80013e4 <HAL_TIM_IC_CaptureCallback+0x24c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f022 0202 	bic.w	r2, r2, #2
 80012ae:	60da      	str	r2, [r3, #12]





	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)  // if the interrupt source is channel4
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	7f1b      	ldrb	r3, [r3, #28]
 80012b4:	2b08      	cmp	r3, #8
 80012b6:	f040 8083 	bne.w	80013c0 <HAL_TIM_IC_CaptureCallback+0x228>
		{

			if (Is_First_Captured_2==0) // if the first value is not captured
 80012ba:	4b4b      	ldr	r3, [pc, #300]	; (80013e8 <HAL_TIM_IC_CaptureCallback+0x250>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d11a      	bne.n	80012f8 <HAL_TIM_IC_CaptureCallback+0x160>
			{
				IC_Val1_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4); // read the first value
 80012c2:	210c      	movs	r1, #12
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f003 f899 	bl	80043fc <HAL_TIM_ReadCapturedValue>
 80012ca:	4602      	mov	r2, r0
 80012cc:	4b47      	ldr	r3, [pc, #284]	; (80013ec <HAL_TIM_IC_CaptureCallback+0x254>)
 80012ce:	601a      	str	r2, [r3, #0]
				Is_First_Captured_2 = 1;  // set the first captured as true
 80012d0:	4b45      	ldr	r3, [pc, #276]	; (80013e8 <HAL_TIM_IC_CaptureCallback+0x250>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	701a      	strb	r2, [r3, #0]
				// Now change the polarity to falling edge
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_FALLING);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	6a1a      	ldr	r2, [r3, #32]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 80012e4:	621a      	str	r2, [r3, #32]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6a1a      	ldr	r2, [r3, #32]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012f4:	621a      	str	r2, [r3, #32]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_RISING);
				__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC4);
			}
		}

}
 80012f6:	e063      	b.n	80013c0 <HAL_TIM_IC_CaptureCallback+0x228>
			else if (Is_First_Captured_2==1)   // if the first is already captured
 80012f8:	4b3b      	ldr	r3, [pc, #236]	; (80013e8 <HAL_TIM_IC_CaptureCallback+0x250>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d15f      	bne.n	80013c0 <HAL_TIM_IC_CaptureCallback+0x228>
				IC_Val2_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);  // read second value
 8001300:	210c      	movs	r1, #12
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f003 f87a 	bl	80043fc <HAL_TIM_ReadCapturedValue>
 8001308:	4602      	mov	r2, r0
 800130a:	4b39      	ldr	r3, [pc, #228]	; (80013f0 <HAL_TIM_IC_CaptureCallback+0x258>)
 800130c:	601a      	str	r2, [r3, #0]
				if (IC_Val2_2 > IC_Val1_2)
 800130e:	4b38      	ldr	r3, [pc, #224]	; (80013f0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4b36      	ldr	r3, [pc, #216]	; (80013ec <HAL_TIM_IC_CaptureCallback+0x254>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	429a      	cmp	r2, r3
 8001318:	d907      	bls.n	800132a <HAL_TIM_IC_CaptureCallback+0x192>
					Difference_2 = IC_Val2_2-IC_Val1_2;
 800131a:	4b35      	ldr	r3, [pc, #212]	; (80013f0 <HAL_TIM_IC_CaptureCallback+0x258>)
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	4b33      	ldr	r3, [pc, #204]	; (80013ec <HAL_TIM_IC_CaptureCallback+0x254>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	4a33      	ldr	r2, [pc, #204]	; (80013f4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	e00f      	b.n	800134a <HAL_TIM_IC_CaptureCallback+0x1b2>
				else if (IC_Val1_2 > IC_Val2_2)
 800132a:	4b30      	ldr	r3, [pc, #192]	; (80013ec <HAL_TIM_IC_CaptureCallback+0x254>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	4b30      	ldr	r3, [pc, #192]	; (80013f0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	429a      	cmp	r2, r3
 8001334:	d909      	bls.n	800134a <HAL_TIM_IC_CaptureCallback+0x1b2>
					Difference_2 = (0xffff - IC_Val1_2) + IC_Val2_2;
 8001336:	4b2e      	ldr	r3, [pc, #184]	; (80013f0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	4b2c      	ldr	r3, [pc, #176]	; (80013ec <HAL_TIM_IC_CaptureCallback+0x254>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001344:	33ff      	adds	r3, #255	; 0xff
 8001346:	4a2b      	ldr	r2, [pc, #172]	; (80013f4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001348:	6013      	str	r3, [r2, #0]
				Distance_2 = (float)Difference_2 * .034/2;
 800134a:	4b2a      	ldr	r3, [pc, #168]	; (80013f4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001356:	ee17 0a90 	vmov	r0, s15
 800135a:	f7ff f8fd 	bl	8000558 <__aeabi_f2d>
 800135e:	a31a      	add	r3, pc, #104	; (adr r3, 80013c8 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001364:	f7ff f950 	bl	8000608 <__aeabi_dmul>
 8001368:	4603      	mov	r3, r0
 800136a:	460c      	mov	r4, r1
 800136c:	4618      	mov	r0, r3
 800136e:	4621      	mov	r1, r4
 8001370:	f04f 0200 	mov.w	r2, #0
 8001374:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001378:	f7ff fa70 	bl	800085c <__aeabi_ddiv>
 800137c:	4603      	mov	r3, r0
 800137e:	460c      	mov	r4, r1
 8001380:	4618      	mov	r0, r3
 8001382:	4621      	mov	r1, r4
 8001384:	f7ff fc18 	bl	8000bb8 <__aeabi_d2f>
 8001388:	4602      	mov	r2, r0
 800138a:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <HAL_TIM_IC_CaptureCallback+0x260>)
 800138c:	601a      	str	r2, [r3, #0]
				Is_First_Captured_2 = 0; // set it back to false
 800138e:	4b16      	ldr	r3, [pc, #88]	; (80013e8 <HAL_TIM_IC_CaptureCallback+0x250>)
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_RISING);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	6a1a      	ldr	r2, [r3, #32]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 80013a2:	621a      	str	r2, [r3, #32]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	6a12      	ldr	r2, [r2, #32]
 80013ae:	621a      	str	r2, [r3, #32]
				__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC4);
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <HAL_TIM_IC_CaptureCallback+0x24c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	68da      	ldr	r2, [r3, #12]
 80013b6:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <HAL_TIM_IC_CaptureCallback+0x24c>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f022 0210 	bic.w	r2, r2, #16
 80013be:	60da      	str	r2, [r3, #12]
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd90      	pop	{r4, r7, pc}
 80013c8:	b020c49c 	.word	0xb020c49c
 80013cc:	3fa16872 	.word	0x3fa16872
 80013d0:	20000214 	.word	0x20000214
 80013d4:	200001fc 	.word	0x200001fc
 80013d8:	20000204 	.word	0x20000204
 80013dc:	2000020c 	.word	0x2000020c
 80013e0:	20000218 	.word	0x20000218
 80013e4:	200002d8 	.word	0x200002d8
 80013e8:	20000215 	.word	0x20000215
 80013ec:	20000200 	.word	0x20000200
 80013f0:	20000208 	.word	0x20000208
 80013f4:	20000210 	.word	0x20000210
 80013f8:	2000021c 	.word	0x2000021c

080013fc <HCSR04_Read>:

void HCSR04_Read (void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // pull the TRIG pin HIGH
 8001400:	2201      	movs	r2, #1
 8001402:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001406:	4815      	ldr	r0, [pc, #84]	; (800145c <HCSR04_Read+0x60>)
 8001408:	f001 fa90 	bl	800292c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 800140c:	2201      	movs	r2, #1
 800140e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001412:	4812      	ldr	r0, [pc, #72]	; (800145c <HCSR04_Read+0x60>)
 8001414:	f001 fa8a 	bl	800292c <HAL_GPIO_WritePin>

	HAL_Delay(10);  // wait for 10 ms
 8001418:	200a      	movs	r0, #10
 800141a:	f000 ffb9 	bl	8002390 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);  // pull the TRIG pin low
 800141e:	2200      	movs	r2, #0
 8001420:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001424:	480d      	ldr	r0, [pc, #52]	; (800145c <HCSR04_Read+0x60>)
 8001426:	f001 fa81 	bl	800292c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);  // pull the TRIG pin low
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001430:	480a      	ldr	r0, [pc, #40]	; (800145c <HCSR04_Read+0x60>)
 8001432:	f001 fa7b 	bl	800292c <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC4);
 8001436:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <HCSR04_Read+0x64>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	68da      	ldr	r2, [r3, #12]
 800143c:	4b08      	ldr	r3, [pc, #32]	; (8001460 <HCSR04_Read+0x64>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f042 0210 	orr.w	r2, r2, #16
 8001444:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <HCSR04_Read+0x64>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68da      	ldr	r2, [r3, #12]
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <HCSR04_Read+0x64>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f042 0202 	orr.w	r2, r2, #2
 8001454:	60da      	str	r2, [r3, #12]
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40020000 	.word	0x40020000
 8001460:	200002d8 	.word	0x200002d8

08001464 <HX711_Value2>:


int HX711_Value2()
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
    int buffer;
    buffer = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]

   if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11)==1) return buffer;
 800146e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001472:	4824      	ldr	r0, [pc, #144]	; (8001504 <HX711_Value2+0xa0>)
 8001474:	f001 fa42 	bl	80028fc <HAL_GPIO_ReadPin>
 8001478:	4603      	mov	r3, r0
 800147a:	2b01      	cmp	r3, #1
 800147c:	d101      	bne.n	8001482 <HX711_Value2+0x1e>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	e03c      	b.n	80014fc <HX711_Value2+0x98>


    for (uint8_t i = 0; i < 24; i++)
 8001482:	2300      	movs	r3, #0
 8001484:	72fb      	strb	r3, [r7, #11]
 8001486:	e01c      	b.n	80014c2 <HX711_Value2+0x5e>
    {
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001488:	2201      	movs	r2, #1
 800148a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800148e:	481d      	ldr	r0, [pc, #116]	; (8001504 <HX711_Value2+0xa0>)
 8001490:	f001 fa4c 	bl	800292c <HAL_GPIO_WritePin>

        buffer = buffer << 1 ;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	60fb      	str	r3, [r7, #12]

        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11))
 800149a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800149e:	4819      	ldr	r0, [pc, #100]	; (8001504 <HX711_Value2+0xa0>)
 80014a0:	f001 fa2c 	bl	80028fc <HAL_GPIO_ReadPin>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d002      	beq.n	80014b0 <HX711_Value2+0x4c>
        {
            buffer ++;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	3301      	adds	r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
        }

        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014b6:	4813      	ldr	r0, [pc, #76]	; (8001504 <HX711_Value2+0xa0>)
 80014b8:	f001 fa38 	bl	800292c <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 24; i++)
 80014bc:	7afb      	ldrb	r3, [r7, #11]
 80014be:	3301      	adds	r3, #1
 80014c0:	72fb      	strb	r3, [r7, #11]
 80014c2:	7afb      	ldrb	r3, [r7, #11]
 80014c4:	2b17      	cmp	r3, #23
 80014c6:	d9df      	bls.n	8001488 <HX711_Value2+0x24>
    }

    for (int i = 0; i <64 ; i++)
 80014c8:	2300      	movs	r3, #0
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	e00e      	b.n	80014ec <HX711_Value2+0x88>
    {
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80014ce:	2201      	movs	r2, #1
 80014d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014d4:	480b      	ldr	r0, [pc, #44]	; (8001504 <HX711_Value2+0xa0>)
 80014d6:	f001 fa29 	bl	800292c <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 80014da:	2200      	movs	r2, #0
 80014dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014e0:	4808      	ldr	r0, [pc, #32]	; (8001504 <HX711_Value2+0xa0>)
 80014e2:	f001 fa23 	bl	800292c <HAL_GPIO_WritePin>
    for (int i = 0; i <64 ; i++)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	3301      	adds	r3, #1
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2b3f      	cmp	r3, #63	; 0x3f
 80014f0:	dded      	ble.n	80014ce <HX711_Value2+0x6a>
    }

    buffer = buffer ^ 0x800000;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 80014f8:	60fb      	str	r3, [r7, #12]

    return buffer;
 80014fa:	68fb      	ldr	r3, [r7, #12]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40020800 	.word	0x40020800

08001508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001508:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800150c:	b0ad      	sub	sp, #180	; 0xb4
 800150e:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */
	  HX711 hx11;
	  hx11.gpioSck = GPIOC; // HS711SCK_GPIO_Port;
 8001510:	4bbd      	ldr	r3, [pc, #756]	; (8001808 <main+0x300>)
 8001512:	66bb      	str	r3, [r7, #104]	; 0x68
	  hx11.gpioData = GPIOC;
 8001514:	4bbc      	ldr	r3, [pc, #752]	; (8001808 <main+0x300>)
 8001516:	66fb      	str	r3, [r7, #108]	; 0x6c
	  hx11.pinSck = GPIO_PIN_10;
 8001518:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800151c:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	  hx11.pinData = GPIO_PIN_11;
 8001520:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001524:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	  hx11.offset = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	677b      	str	r3, [r7, #116]	; 0x74
	  hx11.gain = 24;
 800152c:	2318      	movs	r3, #24
 800152e:	67bb      	str	r3, [r7, #120]	; 0x78
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001530:	f000 febc 	bl	80022ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001534:	f000 fa1a 	bl	800196c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001538:	f000 fbe8 	bl	8001d0c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800153c:	f000 fbbc 	bl	8001cb8 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001540:	f000 fae2 	bl	8001b08 <MX_TIM1_Init>
  MX_I2C1_Init();
 8001544:	f000 fa7a 	bl	8001a3c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001548:	f000 fb40 	bl	8001bcc <MX_TIM2_Init>
  MX_SPI3_Init();
 800154c:	f000 faa4 	bl	8001a98 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001550:	2100      	movs	r1, #0
 8001552:	48ae      	ldr	r0, [pc, #696]	; (800180c <main+0x304>)
 8001554:	f002 fbc8 	bl	8003ce8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 8001558:	210c      	movs	r1, #12
 800155a:	48ac      	ldr	r0, [pc, #688]	; (800180c <main+0x304>)
 800155c:	f002 fbc4 	bl	8003ce8 <HAL_TIM_IC_Start_IT>

  lcd_init();
 8001560:	f7ff fdc8 	bl	80010f4 <lcd_init>
  HAL_TIM_PWM_Start (&htim2, TIM_CHANNEL_1); //start the PMW
 8001564:	2100      	movs	r1, #0
 8001566:	48aa      	ldr	r0, [pc, #680]	; (8001810 <main+0x308>)
 8001568:	f002 fb60 	bl	8003c2c <HAL_TIM_PWM_Start>
  htim2.Instance->CCR1 = 75;
 800156c:	4ba8      	ldr	r3, [pc, #672]	; (8001810 <main+0x308>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	224b      	movs	r2, #75	; 0x4b
 8001572:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_Delay (100);
 8001574:	2064      	movs	r0, #100	; 0x64
 8001576:	f000 ff0b 	bl	8002390 <HAL_Delay>

  HX711_Init(hx11);
 800157a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001582:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001584:	f7ff fce8 	bl	8000f58 <HX711_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  int count = 0,stateDoor = 0,mode = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800158e:	2300      	movs	r3, #0
 8001590:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001594:	2300      	movs	r3, #0
 8001596:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  char str[50],str2[50];
  while (1)
  {
	  HCSR04_Read();
 800159a:	f7ff ff2f 	bl	80013fc <HCSR04_Read>
	  meres = HX711_Value2();
 800159e:	f7ff ff61 	bl	8001464 <HX711_Value2>
 80015a2:	4602      	mov	r2, r0
 80015a4:	4b9b      	ldr	r3, [pc, #620]	; (8001814 <main+0x30c>)
 80015a6:	601a      	str	r2, [r3, #0]
	  //calibate 1  float weight = meres*(0.0025617)-21721 ; 			(9/23/2020 0 : 84xxxxxx)
	  //calibate 2  float weight = meres*(0.002378401)- 20252.24955;	(0 : 8514832)
	  //calibate 3  float weight = meres*(0.005643482)- 47713.94889;
	  float weight = meres*(0.002378401)- 20252.24955;
 80015a8:	4b9a      	ldr	r3, [pc, #616]	; (8001814 <main+0x30c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7fe ffc1 	bl	8000534 <__aeabi_i2d>
 80015b2:	a391      	add	r3, pc, #580	; (adr r3, 80017f8 <main+0x2f0>)
 80015b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b8:	f7ff f826 	bl	8000608 <__aeabi_dmul>
 80015bc:	4603      	mov	r3, r0
 80015be:	460c      	mov	r4, r1
 80015c0:	4618      	mov	r0, r3
 80015c2:	4621      	mov	r1, r4
 80015c4:	a38e      	add	r3, pc, #568	; (adr r3, 8001800 <main+0x2f8>)
 80015c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ca:	f7fe fe65 	bl	8000298 <__aeabi_dsub>
 80015ce:	4603      	mov	r3, r0
 80015d0:	460c      	mov	r4, r1
 80015d2:	4618      	mov	r0, r3
 80015d4:	4621      	mov	r1, r4
 80015d6:	f7ff faef 	bl	8000bb8 <__aeabi_d2f>
 80015da:	4603      	mov	r3, r0
 80015dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	  if(weight < 0) weight = 0;
 80015e0:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80015e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ec:	d503      	bpl.n	80015f6 <main+0xee>
 80015ee:	f04f 0300 	mov.w	r3, #0
 80015f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80



  	  float volume = (Distance_2/30.0)*100.0;
 80015f6:	4b88      	ldr	r3, [pc, #544]	; (8001818 <main+0x310>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe ffac 	bl	8000558 <__aeabi_f2d>
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	4b85      	ldr	r3, [pc, #532]	; (800181c <main+0x314>)
 8001606:	f7ff f929 	bl	800085c <__aeabi_ddiv>
 800160a:	4603      	mov	r3, r0
 800160c:	460c      	mov	r4, r1
 800160e:	4618      	mov	r0, r3
 8001610:	4621      	mov	r1, r4
 8001612:	f04f 0200 	mov.w	r2, #0
 8001616:	4b82      	ldr	r3, [pc, #520]	; (8001820 <main+0x318>)
 8001618:	f7fe fff6 	bl	8000608 <__aeabi_dmul>
 800161c:	4603      	mov	r3, r0
 800161e:	460c      	mov	r4, r1
 8001620:	4618      	mov	r0, r3
 8001622:	4621      	mov	r1, r4
 8001624:	f7ff fac8 	bl	8000bb8 <__aeabi_d2f>
 8001628:	4603      	mov	r3, r0
 800162a:	67fb      	str	r3, [r7, #124]	; 0x7c
  	  if(volume > 100.0) volume = 100.0;
 800162c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001630:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8001824 <main+0x31c>
 8001634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163c:	dd01      	ble.n	8001642 <main+0x13a>
 800163e:	4b7a      	ldr	r3, [pc, #488]	; (8001828 <main+0x320>)
 8001640:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {
 8001642:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001646:	4870      	ldr	r0, [pc, #448]	; (8001808 <main+0x300>)
 8001648:	f001 f958 	bl	80028fc <HAL_GPIO_ReadPin>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d12e      	bne.n	80016b0 <main+0x1a8>
	 			  // Magic, let's wait for a bit
	 			  HAL_Delay(10);
 8001652:	200a      	movs	r0, #10
 8001654:	f000 fe9c 	bl	8002390 <HAL_Delay>
	 			  // It is really still down
	 			  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {
 8001658:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800165c:	486a      	ldr	r0, [pc, #424]	; (8001808 <main+0x300>)
 800165e:	f001 f94d 	bl	80028fc <HAL_GPIO_ReadPin>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d114      	bne.n	8001692 <main+0x18a>
	 				  // Wait while the button is still down
	 				  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0);
 8001668:	bf00      	nop
 800166a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800166e:	4866      	ldr	r0, [pc, #408]	; (8001808 <main+0x300>)
 8001670:	f001 f944 	bl	80028fc <HAL_GPIO_ReadPin>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d0f7      	beq.n	800166a <main+0x162>
	 				  HAL_Delay(10);
 800167a:	200a      	movs	r0, #10
 800167c:	f000 fe88 	bl	8002390 <HAL_Delay>
	 				  // Button is hit
	 				  mode = !mode;
 8001680:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001684:	2b00      	cmp	r3, #0
 8001686:	bf0c      	ite	eq
 8001688:	2301      	moveq	r3, #1
 800168a:	2300      	movne	r3, #0
 800168c:	b2db      	uxtb	r3, r3
 800168e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	 			  }


	 			  if(mode) stateDoor = 1;
 8001692:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <main+0x19a>
 800169a:	2301      	movs	r3, #1
 800169c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80016a0:	e05d      	b.n	800175e <main+0x256>
	 			  else {
	 				  		stateDoor = 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	 				  	  	count = 10;
 80016a8:	230a      	movs	r3, #10
 80016aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80016ae:	e056      	b.n	800175e <main+0x256>
	 			  }

	 		  }
	  	  else{
	  		  	  if( Distance <= 15.0  ){
 80016b0:	4b5e      	ldr	r3, [pc, #376]	; (800182c <main+0x324>)
 80016b2:	edd3 7a00 	vldr	s15, [r3]
 80016b6:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80016ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c2:	d83f      	bhi.n	8001744 <main+0x23c>
	  					  if(weight<=500.0 && volume>20.0 )	stateDoor = 1;
 80016c4:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80016c8:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001830 <main+0x328>
 80016cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d4:	d80c      	bhi.n	80016f0 <main+0x1e8>
 80016d6:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80016da:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80016de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e6:	dd03      	ble.n	80016f0 <main+0x1e8>
 80016e8:	2301      	movs	r3, #1
 80016ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80016ee:	e036      	b.n	800175e <main+0x256>
	  					  else if(stateDoor && !(weight<=500.0 && volume>20.0 )) stateDoor = 1;
 80016f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d032      	beq.n	800175e <main+0x256>
 80016f8:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80016fc:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001830 <main+0x328>
 8001700:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001708:	bf94      	ite	ls
 800170a:	2301      	movls	r3, #1
 800170c:	2300      	movhi	r3, #0
 800170e:	b2db      	uxtb	r3, r3
 8001710:	f083 0301 	eor.w	r3, r3, #1
 8001714:	b2db      	uxtb	r3, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d110      	bne.n	800173c <main+0x234>
 800171a:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800171e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001722:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172a:	bfcc      	ite	gt
 800172c:	2301      	movgt	r3, #1
 800172e:	2300      	movle	r3, #0
 8001730:	b2db      	uxtb	r3, r3
 8001732:	f083 0301 	eor.w	r3, r3, #1
 8001736:	b2db      	uxtb	r3, r3
 8001738:	2b00      	cmp	r3, #0
 800173a:	d010      	beq.n	800175e <main+0x256>
 800173c:	2301      	movs	r3, #1
 800173e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001742:	e00c      	b.n	800175e <main+0x256>
	  				  }
	  		  	 else if(Distance > 15.0 ) stateDoor = 0;
 8001744:	4b39      	ldr	r3, [pc, #228]	; (800182c <main+0x324>)
 8001746:	edd3 7a00 	vldr	s15, [r3]
 800174a:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800174e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001756:	dd02      	ble.n	800175e <main+0x256>
 8001758:	2300      	movs	r3, #0
 800175a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	  	  }




	  	sprintf(str,"|W| = %.2f g",weight);
 800175e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001762:	f7fe fef9 	bl	8000558 <__aeabi_f2d>
 8001766:	4603      	mov	r3, r0
 8001768:	460c      	mov	r4, r1
 800176a:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800176e:	461a      	mov	r2, r3
 8001770:	4623      	mov	r3, r4
 8001772:	4930      	ldr	r1, [pc, #192]	; (8001834 <main+0x32c>)
 8001774:	f004 fc54 	bl	8006020 <siprintf>


		  if(count <=0 || count >= 10){
 8001778:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800177c:	2b00      	cmp	r3, #0
 800177e:	dd03      	ble.n	8001788 <main+0x280>
 8001780:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001784:	2b09      	cmp	r3, #9
 8001786:	dd5d      	ble.n	8001844 <main+0x33c>

			  	  if(stateDoor || mode){
 8001788:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800178c:	2b00      	cmp	r3, #0
 800178e:	d103      	bne.n	8001798 <main+0x290>
 8001790:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001794:	2b00      	cmp	r3, #0
 8001796:	d00f      	beq.n	80017b8 <main+0x2b0>
			  			  //opened
			  			  sprintf(str2,"Door open ");
 8001798:	463b      	mov	r3, r7
 800179a:	4a27      	ldr	r2, [pc, #156]	; (8001838 <main+0x330>)
 800179c:	ca07      	ldmia	r2, {r0, r1, r2}
 800179e:	c303      	stmia	r3!, {r0, r1}
 80017a0:	801a      	strh	r2, [r3, #0]
 80017a2:	3302      	adds	r3, #2
 80017a4:	0c12      	lsrs	r2, r2, #16
 80017a6:	701a      	strb	r2, [r3, #0]
			  			  htim2.Instance->CCR1 = 25;
 80017a8:	4b19      	ldr	r3, [pc, #100]	; (8001810 <main+0x308>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2219      	movs	r2, #25
 80017ae:	635a      	str	r2, [r3, #52]	; 0x34
			  			  count = 1;
 80017b0:	2301      	movs	r3, #1
 80017b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			  	  if(stateDoor || mode){
 80017b6:	e052      	b.n	800185e <main+0x356>
			  		  }
			  	  else{
			  			  //closed
			  			  sprintf(str2,"|%%| = %.2f %%",volume);
 80017b8:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80017ba:	f7fe fecd 	bl	8000558 <__aeabi_f2d>
 80017be:	4603      	mov	r3, r0
 80017c0:	460c      	mov	r4, r1
 80017c2:	4638      	mov	r0, r7
 80017c4:	461a      	mov	r2, r3
 80017c6:	4623      	mov	r3, r4
 80017c8:	491c      	ldr	r1, [pc, #112]	; (800183c <main+0x334>)
 80017ca:	f004 fc29 	bl	8006020 <siprintf>
			  			  if(count >= 10) sprintf(str2,"Door closing");
 80017ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80017d2:	2b09      	cmp	r3, #9
 80017d4:	dd06      	ble.n	80017e4 <main+0x2dc>
 80017d6:	463b      	mov	r3, r7
 80017d8:	4a19      	ldr	r2, [pc, #100]	; (8001840 <main+0x338>)
 80017da:	461c      	mov	r4, r3
 80017dc:	4613      	mov	r3, r2
 80017de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017e0:	c407      	stmia	r4!, {r0, r1, r2}
 80017e2:	7023      	strb	r3, [r4, #0]
			  			  htim2.Instance->CCR1 = 75;
 80017e4:	4b0a      	ldr	r3, [pc, #40]	; (8001810 <main+0x308>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	224b      	movs	r2, #75	; 0x4b
 80017ea:	635a      	str	r2, [r3, #52]	; 0x34
			  			  count = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			  	  if(stateDoor || mode){
 80017f2:	e034      	b.n	800185e <main+0x356>
 80017f4:	f3af 8000 	nop.w
 80017f8:	5060733b 	.word	0x5060733b
 80017fc:	3f637bde 	.word	0x3f637bde
 8001800:	f8a0902e 	.word	0xf8a0902e
 8001804:	40d3c70f 	.word	0x40d3c70f
 8001808:	40020800 	.word	0x40020800
 800180c:	200002d8 	.word	0x200002d8
 8001810:	20000318 	.word	0x20000318
 8001814:	200001f8 	.word	0x200001f8
 8001818:	2000021c 	.word	0x2000021c
 800181c:	403e0000 	.word	0x403e0000
 8001820:	40590000 	.word	0x40590000
 8001824:	42c80000 	.word	0x42c80000
 8001828:	42c80000 	.word	0x42c80000
 800182c:	20000218 	.word	0x20000218
 8001830:	43fa0000 	.word	0x43fa0000
 8001834:	080077f8 	.word	0x080077f8
 8001838:	08007808 	.word	0x08007808
 800183c:	08007814 	.word	0x08007814
 8001840:	08007824 	.word	0x08007824
			  		  }
		  }
		  else {
			  sprintf(str2,"Door open ");
 8001844:	463b      	mov	r3, r7
 8001846:	4a41      	ldr	r2, [pc, #260]	; (800194c <main+0x444>)
 8001848:	ca07      	ldmia	r2, {r0, r1, r2}
 800184a:	c303      	stmia	r3!, {r0, r1}
 800184c:	801a      	strh	r2, [r3, #0]
 800184e:	3302      	adds	r3, #2
 8001850:	0c12      	lsrs	r2, r2, #16
 8001852:	701a      	strb	r2, [r3, #0]
			  count++;
 8001854:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001858:	3301      	adds	r3, #1
 800185a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		  }



		  if(!((weight<=500.0 && volume>20.0 ))) sprintf(str2,"Garbage Full");
 800185e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001862:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001950 <main+0x448>
 8001866:	eef4 7ac7 	vcmpe.f32	s15, s14
 800186a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186e:	bf94      	ite	ls
 8001870:	2301      	movls	r3, #1
 8001872:	2300      	movhi	r3, #0
 8001874:	b2db      	uxtb	r3, r3
 8001876:	f083 0301 	eor.w	r3, r3, #1
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d110      	bne.n	80018a2 <main+0x39a>
 8001880:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001884:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001888:	eef4 7ac7 	vcmpe.f32	s15, s14
 800188c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001890:	bfcc      	ite	gt
 8001892:	2301      	movgt	r3, #1
 8001894:	2300      	movle	r3, #0
 8001896:	b2db      	uxtb	r3, r3
 8001898:	f083 0301 	eor.w	r3, r3, #1
 800189c:	b2db      	uxtb	r3, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d006      	beq.n	80018b0 <main+0x3a8>
 80018a2:	463b      	mov	r3, r7
 80018a4:	4a2b      	ldr	r2, [pc, #172]	; (8001954 <main+0x44c>)
 80018a6:	461c      	mov	r4, r3
 80018a8:	4613      	mov	r3, r2
 80018aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018ac:	c407      	stmia	r4!, {r0, r1, r2}
 80018ae:	7023      	strb	r3, [r4, #0]

		  lcd_put_cur(0,0);
 80018b0:	2100      	movs	r1, #0
 80018b2:	2000      	movs	r0, #0
 80018b4:	f7ff fc00 	bl	80010b8 <lcd_put_cur>
		  lcd_send_string(str);
 80018b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff fc56 	bl	800116e <lcd_send_string>
		  lcd_put_cur(1,0);
 80018c2:	2100      	movs	r1, #0
 80018c4:	2001      	movs	r0, #1
 80018c6:	f7ff fbf7 	bl	80010b8 <lcd_put_cur>
		  lcd_send_string(str2);
 80018ca:	463b      	mov	r3, r7
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fc4e 	bl	800116e <lcd_send_string>


	  		sprintf(str,"distance = %f,%f cm w = %f,m = %d|co = %d|std = %d\r\n",Distance,Distance_2,weight,meres,count,stateDoor);
 80018d2:	4b21      	ldr	r3, [pc, #132]	; (8001958 <main+0x450>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fe3e 	bl	8000558 <__aeabi_f2d>
 80018dc:	4680      	mov	r8, r0
 80018de:	4689      	mov	r9, r1
 80018e0:	4b1e      	ldr	r3, [pc, #120]	; (800195c <main+0x454>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7fe fe37 	bl	8000558 <__aeabi_f2d>
 80018ea:	4604      	mov	r4, r0
 80018ec:	460d      	mov	r5, r1
 80018ee:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80018f2:	f7fe fe31 	bl	8000558 <__aeabi_f2d>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4919      	ldr	r1, [pc, #100]	; (8001960 <main+0x458>)
 80018fc:	6809      	ldr	r1, [r1, #0]
 80018fe:	f107 0634 	add.w	r6, r7, #52	; 0x34
 8001902:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001906:	9006      	str	r0, [sp, #24]
 8001908:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800190c:	9005      	str	r0, [sp, #20]
 800190e:	9104      	str	r1, [sp, #16]
 8001910:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001914:	e9cd 4500 	strd	r4, r5, [sp]
 8001918:	4642      	mov	r2, r8
 800191a:	464b      	mov	r3, r9
 800191c:	4911      	ldr	r1, [pc, #68]	; (8001964 <main+0x45c>)
 800191e:	4630      	mov	r0, r6
 8001920:	f004 fb7e 	bl	8006020 <siprintf>
	  	  	HAL_UART_Transmit(&huart2,str,strlen(str),1000);
 8001924:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001928:	4618      	mov	r0, r3
 800192a:	f7fe fc59 	bl	80001e0 <strlen>
 800192e:	4603      	mov	r3, r0
 8001930:	b29a      	uxth	r2, r3
 8001932:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001936:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800193a:	480b      	ldr	r0, [pc, #44]	; (8001968 <main+0x460>)
 800193c:	f003 fa83 	bl	8004e46 <HAL_UART_Transmit>


	  	  	HAL_Delay(200);
 8001940:	20c8      	movs	r0, #200	; 0xc8
 8001942:	f000 fd25 	bl	8002390 <HAL_Delay>
	  	  	lcd_clear();
 8001946:	f7ff fba1 	bl	800108c <lcd_clear>
  {
 800194a:	e626      	b.n	800159a <main+0x92>
 800194c:	08007808 	.word	0x08007808
 8001950:	43fa0000 	.word	0x43fa0000
 8001954:	08007834 	.word	0x08007834
 8001958:	20000218 	.word	0x20000218
 800195c:	2000021c 	.word	0x2000021c
 8001960:	200001f8 	.word	0x200001f8
 8001964:	08007844 	.word	0x08007844
 8001968:	20000358 	.word	0x20000358

0800196c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b094      	sub	sp, #80	; 0x50
 8001970:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001972:	f107 0320 	add.w	r3, r7, #32
 8001976:	2230      	movs	r2, #48	; 0x30
 8001978:	2100      	movs	r1, #0
 800197a:	4618      	mov	r0, r3
 800197c:	f003 feec 	bl	8005758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]
 800198e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001990:	2300      	movs	r3, #0
 8001992:	60bb      	str	r3, [r7, #8]
 8001994:	4b27      	ldr	r3, [pc, #156]	; (8001a34 <SystemClock_Config+0xc8>)
 8001996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001998:	4a26      	ldr	r2, [pc, #152]	; (8001a34 <SystemClock_Config+0xc8>)
 800199a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800199e:	6413      	str	r3, [r2, #64]	; 0x40
 80019a0:	4b24      	ldr	r3, [pc, #144]	; (8001a34 <SystemClock_Config+0xc8>)
 80019a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ac:	2300      	movs	r3, #0
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	4b21      	ldr	r3, [pc, #132]	; (8001a38 <SystemClock_Config+0xcc>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a20      	ldr	r2, [pc, #128]	; (8001a38 <SystemClock_Config+0xcc>)
 80019b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019ba:	6013      	str	r3, [r2, #0]
 80019bc:	4b1e      	ldr	r3, [pc, #120]	; (8001a38 <SystemClock_Config+0xcc>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019c4:	607b      	str	r3, [r7, #4]
 80019c6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019c8:	2301      	movs	r3, #1
 80019ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80019cc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80019d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019d2:	2302      	movs	r3, #2
 80019d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019dc:	2304      	movs	r3, #4
 80019de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 90;
 80019e0:	235a      	movs	r3, #90	; 0x5a
 80019e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019e4:	2302      	movs	r3, #2
 80019e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019e8:	2304      	movs	r3, #4
 80019ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019ec:	f107 0320 	add.w	r3, r7, #32
 80019f0:	4618      	mov	r0, r3
 80019f2:	f001 fbf5 	bl	80031e0 <HAL_RCC_OscConfig>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019fc:	f000 f9f8 	bl	8001df0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a00:	230f      	movs	r3, #15
 8001a02:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a04:	2302      	movs	r3, #2
 8001a06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a0c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a16:	f107 030c 	add.w	r3, r7, #12
 8001a1a:	2102      	movs	r1, #2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f001 fe4f 	bl	80036c0 <HAL_RCC_ClockConfig>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a28:	f000 f9e2 	bl	8001df0 <Error_Handler>
  }
}
 8001a2c:	bf00      	nop
 8001a2e:	3750      	adds	r7, #80	; 0x50
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40023800 	.word	0x40023800
 8001a38:	40007000 	.word	0x40007000

08001a3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a40:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a42:	4a13      	ldr	r2, [pc, #76]	; (8001a90 <MX_I2C1_Init+0x54>)
 8001a44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a46:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a48:	4a12      	ldr	r2, [pc, #72]	; (8001a94 <MX_I2C1_Init+0x58>)
 8001a4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a4c:	4b0f      	ldr	r3, [pc, #60]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a52:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a58:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a6c:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a72:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a78:	4804      	ldr	r0, [pc, #16]	; (8001a8c <MX_I2C1_Init+0x50>)
 8001a7a:	f000 ff71 	bl	8002960 <HAL_I2C_Init>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a84:	f000 f9b4 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	2000022c 	.word	0x2000022c
 8001a90:	40005400 	.word	0x40005400
 8001a94:	000186a0 	.word	0x000186a0

08001a98 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001a9e:	4a19      	ldr	r2, [pc, #100]	; (8001b04 <MX_SPI3_Init+0x6c>)
 8001aa0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001aa4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001aa8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001aac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ab0:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ab2:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001abe:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001ac4:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001ac6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aca:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ad2:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ad8:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001ae6:	220a      	movs	r2, #10
 8001ae8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001aea:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_SPI3_Init+0x68>)
 8001aec:	f001 ffda 	bl	8003aa4 <HAL_SPI_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001af6:	f000 f97b 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000280 	.word	0x20000280
 8001b04:	40003c00 	.word	0x40003c00

08001b08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0e:	f107 0310 	add.w	r3, r7, #16
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b24:	4b27      	ldr	r3, [pc, #156]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b26:	4a28      	ldr	r2, [pc, #160]	; (8001bc8 <MX_TIM1_Init+0xc0>)
 8001b28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8001b2a:	4b26      	ldr	r3, [pc, #152]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b2c:	2253      	movs	r2, #83	; 0x53
 8001b2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b30:	4b24      	ldr	r3, [pc, #144]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b36:	4b23      	ldr	r3, [pc, #140]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3e:	4b21      	ldr	r3, [pc, #132]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b44:	4b1f      	ldr	r3, [pc, #124]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4a:	4b1e      	ldr	r3, [pc, #120]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001b50:	481c      	ldr	r0, [pc, #112]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b52:	f002 f89d 	bl	8003c90 <HAL_TIM_IC_Init>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001b5c:	f000 f948 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b60:	2300      	movs	r3, #0
 8001b62:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b64:	2300      	movs	r3, #0
 8001b66:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b68:	f107 0310 	add.w	r3, r7, #16
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4815      	ldr	r0, [pc, #84]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b70:	f003 f89a 	bl	8004ca8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001b7a:	f000 f939 	bl	8001df0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b82:	2301      	movs	r3, #1
 8001b84:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b8e:	463b      	mov	r3, r7
 8001b90:	2200      	movs	r2, #0
 8001b92:	4619      	mov	r1, r3
 8001b94:	480b      	ldr	r0, [pc, #44]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001b96:	f002 fa17 	bl	8003fc8 <HAL_TIM_IC_ConfigChannel>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001ba0:	f000 f926 	bl	8001df0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	220c      	movs	r2, #12
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4806      	ldr	r0, [pc, #24]	; (8001bc4 <MX_TIM1_Init+0xbc>)
 8001bac:	f002 fa0c 	bl	8003fc8 <HAL_TIM_IC_ConfigChannel>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM1_Init+0xb2>
  {
    Error_Handler();
 8001bb6:	f000 f91b 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bba:	bf00      	nop
 8001bbc:	3718      	adds	r7, #24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200002d8 	.word	0x200002d8
 8001bc8:	40010000 	.word	0x40010000

08001bcc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08e      	sub	sp, #56	; 0x38
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bd2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]
 8001bdc:	609a      	str	r2, [r3, #8]
 8001bde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be0:	f107 0320 	add.w	r3, r7, #32
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bea:	1d3b      	adds	r3, r7, #4
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]
 8001bf8:	615a      	str	r2, [r3, #20]
 8001bfa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bfc:	4b2d      	ldr	r3, [pc, #180]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001bfe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 900-1;
 8001c04:	4b2b      	ldr	r3, [pc, #172]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c06:	f240 3283 	movw	r2, #899	; 0x383
 8001c0a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0c:	4b29      	ldr	r3, [pc, #164]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001c12:	4b28      	ldr	r3, [pc, #160]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c14:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c18:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1a:	4b26      	ldr	r3, [pc, #152]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c20:	4b24      	ldr	r3, [pc, #144]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c26:	4823      	ldr	r0, [pc, #140]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c28:	f001 ffa0 	bl	8003b6c <HAL_TIM_Base_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001c32:	f000 f8dd 	bl	8001df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c3c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c40:	4619      	mov	r1, r3
 8001c42:	481c      	ldr	r0, [pc, #112]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c44:	f002 fb22 	bl	800428c <HAL_TIM_ConfigClockSource>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001c4e:	f000 f8cf 	bl	8001df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c52:	4818      	ldr	r0, [pc, #96]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c54:	f001 ffb5 	bl	8003bc2 <HAL_TIM_PWM_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001c5e:	f000 f8c7 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c62:	2300      	movs	r3, #0
 8001c64:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c66:	2300      	movs	r3, #0
 8001c68:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c6a:	f107 0320 	add.w	r3, r7, #32
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4810      	ldr	r0, [pc, #64]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c72:	f003 f819 	bl	8004ca8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001c7c:	f000 f8b8 	bl	8001df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c80:	2360      	movs	r3, #96	; 0x60
 8001c82:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	2200      	movs	r2, #0
 8001c94:	4619      	mov	r1, r3
 8001c96:	4807      	ldr	r0, [pc, #28]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001c98:	f002 fa32 	bl	8004100 <HAL_TIM_PWM_ConfigChannel>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001ca2:	f000 f8a5 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ca6:	4803      	ldr	r0, [pc, #12]	; (8001cb4 <MX_TIM2_Init+0xe8>)
 8001ca8:	f000 f9d2 	bl	8002050 <HAL_TIM_MspPostInit>

}
 8001cac:	bf00      	nop
 8001cae:	3738      	adds	r7, #56	; 0x38
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20000318 	.word	0x20000318

08001cb8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cbc:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cbe:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <MX_USART2_UART_Init+0x50>)
 8001cc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cca:	4b0e      	ldr	r3, [pc, #56]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cde:	220c      	movs	r2, #12
 8001ce0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ce2:	4b08      	ldr	r3, [pc, #32]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce8:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cee:	4805      	ldr	r0, [pc, #20]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cf0:	f003 f85c 	bl	8004dac <HAL_UART_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cfa:	f000 f879 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000358 	.word	0x20000358
 8001d08:	40004400 	.word	0x40004400

08001d0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08a      	sub	sp, #40	; 0x28
 8001d10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d12:	f107 0314 	add.w	r3, r7, #20
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	60da      	str	r2, [r3, #12]
 8001d20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	4b2e      	ldr	r3, [pc, #184]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a2d      	ldr	r2, [pc, #180]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d2c:	f043 0304 	orr.w	r3, r3, #4
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b2b      	ldr	r3, [pc, #172]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0304 	and.w	r3, r3, #4
 8001d3a:	613b      	str	r3, [r7, #16]
 8001d3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	4b27      	ldr	r3, [pc, #156]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	4a26      	ldr	r2, [pc, #152]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4e:	4b24      	ldr	r3, [pc, #144]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	4a1f      	ldr	r2, [pc, #124]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	6313      	str	r3, [r2, #48]	; 0x30
 8001d6a:	4b1d      	ldr	r3, [pc, #116]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	607b      	str	r3, [r7, #4]
 8001d7a:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4a18      	ldr	r2, [pc, #96]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d80:	f043 0302 	orr.w	r3, r3, #2
 8001d84:	6313      	str	r3, [r2, #48]	; 0x30
 8001d86:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <MX_GPIO_Init+0xd4>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	607b      	str	r3, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|GPIO_PIN_12, GPIO_PIN_RESET);
 8001d92:	2200      	movs	r2, #0
 8001d94:	f44f 5191 	mov.w	r1, #4640	; 0x1220
 8001d98:	4812      	ldr	r0, [pc, #72]	; (8001de4 <MX_GPIO_Init+0xd8>)
 8001d9a:	f000 fdc7 	bl	800292c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001da2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001da4:	4b10      	ldr	r3, [pc, #64]	; (8001de8 <MX_GPIO_Init+0xdc>)
 8001da6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	480e      	ldr	r0, [pc, #56]	; (8001dec <MX_GPIO_Init+0xe0>)
 8001db4:	f000 fc20 	bl	80025f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|GPIO_PIN_12;
 8001db8:	f44f 5391 	mov.w	r3, #4640	; 0x1220
 8001dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4804      	ldr	r0, [pc, #16]	; (8001de4 <MX_GPIO_Init+0xd8>)
 8001dd2:	f000 fc11 	bl	80025f8 <HAL_GPIO_Init>

}
 8001dd6:	bf00      	nop
 8001dd8:	3728      	adds	r7, #40	; 0x28
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020000 	.word	0x40020000
 8001de8:	10210000 	.word	0x10210000
 8001dec:	40020800 	.word	0x40020800

08001df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
	...

08001e00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0e:	4a0f      	ldr	r2, [pc, #60]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e14:	6453      	str	r3, [r2, #68]	; 0x44
 8001e16:	4b0d      	ldr	r3, [pc, #52]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	603b      	str	r3, [r7, #0]
 8001e26:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	4a08      	ldr	r2, [pc, #32]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e30:	6413      	str	r3, [r2, #64]	; 0x40
 8001e32:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e3e:	2007      	movs	r0, #7
 8001e40:	f000 fb98 	bl	8002574 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e44:	bf00      	nop
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40023800 	.word	0x40023800

08001e50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b08a      	sub	sp, #40	; 0x28
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a19      	ldr	r2, [pc, #100]	; (8001ed4 <HAL_I2C_MspInit+0x84>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d12b      	bne.n	8001eca <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	4b18      	ldr	r3, [pc, #96]	; (8001ed8 <HAL_I2C_MspInit+0x88>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	4a17      	ldr	r2, [pc, #92]	; (8001ed8 <HAL_I2C_MspInit+0x88>)
 8001e7c:	f043 0302 	orr.w	r3, r3, #2
 8001e80:	6313      	str	r3, [r2, #48]	; 0x30
 8001e82:	4b15      	ldr	r3, [pc, #84]	; (8001ed8 <HAL_I2C_MspInit+0x88>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e8e:	23c0      	movs	r3, #192	; 0xc0
 8001e90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e92:	2312      	movs	r3, #18
 8001e94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e96:	2301      	movs	r3, #1
 8001e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e9e:	2304      	movs	r3, #4
 8001ea0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea2:	f107 0314 	add.w	r3, r7, #20
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	480c      	ldr	r0, [pc, #48]	; (8001edc <HAL_I2C_MspInit+0x8c>)
 8001eaa:	f000 fba5 	bl	80025f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <HAL_I2C_MspInit+0x88>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb6:	4a08      	ldr	r2, [pc, #32]	; (8001ed8 <HAL_I2C_MspInit+0x88>)
 8001eb8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ebc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ebe:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <HAL_I2C_MspInit+0x88>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001eca:	bf00      	nop
 8001ecc:	3728      	adds	r7, #40	; 0x28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40005400 	.word	0x40005400
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	40020400 	.word	0x40020400

08001ee0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08a      	sub	sp, #40	; 0x28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a19      	ldr	r2, [pc, #100]	; (8001f64 <HAL_SPI_MspInit+0x84>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d12c      	bne.n	8001f5c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	613b      	str	r3, [r7, #16]
 8001f06:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <HAL_SPI_MspInit+0x88>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	4a17      	ldr	r2, [pc, #92]	; (8001f68 <HAL_SPI_MspInit+0x88>)
 8001f0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f10:	6413      	str	r3, [r2, #64]	; 0x40
 8001f12:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <HAL_SPI_MspInit+0x88>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <HAL_SPI_MspInit+0x88>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f26:	4a10      	ldr	r2, [pc, #64]	; (8001f68 <HAL_SPI_MspInit+0x88>)
 8001f28:	f043 0304 	orr.w	r3, r3, #4
 8001f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <HAL_SPI_MspInit+0x88>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f3a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f4c:	2306      	movs	r3, #6
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	4619      	mov	r1, r3
 8001f56:	4805      	ldr	r0, [pc, #20]	; (8001f6c <HAL_SPI_MspInit+0x8c>)
 8001f58:	f000 fb4e 	bl	80025f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001f5c:	bf00      	nop
 8001f5e:	3728      	adds	r7, #40	; 0x28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40003c00 	.word	0x40003c00
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40020800 	.word	0x40020800

08001f70 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08a      	sub	sp, #40	; 0x28
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 0314 	add.w	r3, r7, #20
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a1d      	ldr	r2, [pc, #116]	; (8002004 <HAL_TIM_IC_MspInit+0x94>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d134      	bne.n	8001ffc <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	4b1c      	ldr	r3, [pc, #112]	; (8002008 <HAL_TIM_IC_MspInit+0x98>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9a:	4a1b      	ldr	r2, [pc, #108]	; (8002008 <HAL_TIM_IC_MspInit+0x98>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fa2:	4b19      	ldr	r3, [pc, #100]	; (8002008 <HAL_TIM_IC_MspInit+0x98>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	613b      	str	r3, [r7, #16]
 8001fac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	4b15      	ldr	r3, [pc, #84]	; (8002008 <HAL_TIM_IC_MspInit+0x98>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4a14      	ldr	r2, [pc, #80]	; (8002008 <HAL_TIM_IC_MspInit+0x98>)
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fbe:	4b12      	ldr	r3, [pc, #72]	; (8002008 <HAL_TIM_IC_MspInit+0x98>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8001fca:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4809      	ldr	r0, [pc, #36]	; (800200c <HAL_TIM_IC_MspInit+0x9c>)
 8001fe8:	f000 fb06 	bl	80025f8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001fec:	2200      	movs	r2, #0
 8001fee:	2100      	movs	r1, #0
 8001ff0:	201b      	movs	r0, #27
 8001ff2:	f000 faca 	bl	800258a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001ff6:	201b      	movs	r0, #27
 8001ff8:	f000 fae3 	bl	80025c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001ffc:	bf00      	nop
 8001ffe:	3728      	adds	r7, #40	; 0x28
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40010000 	.word	0x40010000
 8002008:	40023800 	.word	0x40023800
 800200c:	40020000 	.word	0x40020000

08002010 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002020:	d10d      	bne.n	800203e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	4b09      	ldr	r3, [pc, #36]	; (800204c <HAL_TIM_Base_MspInit+0x3c>)
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	4a08      	ldr	r2, [pc, #32]	; (800204c <HAL_TIM_Base_MspInit+0x3c>)
 800202c:	f043 0301 	orr.w	r3, r3, #1
 8002030:	6413      	str	r3, [r2, #64]	; 0x40
 8002032:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_TIM_Base_MspInit+0x3c>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800203e:	bf00      	nop
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	40023800 	.word	0x40023800

08002050 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b088      	sub	sp, #32
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 030c 	add.w	r3, r7, #12
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002070:	d11d      	bne.n	80020ae <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	4b10      	ldr	r3, [pc, #64]	; (80020b8 <HAL_TIM_MspPostInit+0x68>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	4a0f      	ldr	r2, [pc, #60]	; (80020b8 <HAL_TIM_MspPostInit+0x68>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6313      	str	r3, [r2, #48]	; 0x30
 8002082:	4b0d      	ldr	r3, [pc, #52]	; (80020b8 <HAL_TIM_MspPostInit+0x68>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	60bb      	str	r3, [r7, #8]
 800208c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800208e:	2301      	movs	r3, #1
 8002090:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002092:	2302      	movs	r3, #2
 8002094:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209a:	2300      	movs	r3, #0
 800209c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800209e:	2301      	movs	r3, #1
 80020a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a2:	f107 030c 	add.w	r3, r7, #12
 80020a6:	4619      	mov	r1, r3
 80020a8:	4804      	ldr	r0, [pc, #16]	; (80020bc <HAL_TIM_MspPostInit+0x6c>)
 80020aa:	f000 faa5 	bl	80025f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80020ae:	bf00      	nop
 80020b0:	3720      	adds	r7, #32
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40020000 	.word	0x40020000

080020c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	; 0x28
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	f107 0314 	add.w	r3, r7, #20
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a19      	ldr	r2, [pc, #100]	; (8002144 <HAL_UART_MspInit+0x84>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d12b      	bne.n	800213a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	4b18      	ldr	r3, [pc, #96]	; (8002148 <HAL_UART_MspInit+0x88>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	4a17      	ldr	r2, [pc, #92]	; (8002148 <HAL_UART_MspInit+0x88>)
 80020ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020f0:	6413      	str	r3, [r2, #64]	; 0x40
 80020f2:	4b15      	ldr	r3, [pc, #84]	; (8002148 <HAL_UART_MspInit+0x88>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b11      	ldr	r3, [pc, #68]	; (8002148 <HAL_UART_MspInit+0x88>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4a10      	ldr	r2, [pc, #64]	; (8002148 <HAL_UART_MspInit+0x88>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4b0e      	ldr	r3, [pc, #56]	; (8002148 <HAL_UART_MspInit+0x88>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800211a:	230c      	movs	r3, #12
 800211c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	2302      	movs	r3, #2
 8002120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002126:	2303      	movs	r3, #3
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800212a:	2307      	movs	r3, #7
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	4619      	mov	r1, r3
 8002134:	4805      	ldr	r0, [pc, #20]	; (800214c <HAL_UART_MspInit+0x8c>)
 8002136:	f000 fa5f 	bl	80025f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800213a:	bf00      	nop
 800213c:	3728      	adds	r7, #40	; 0x28
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40004400 	.word	0x40004400
 8002148:	40023800 	.word	0x40023800
 800214c:	40020000 	.word	0x40020000

08002150 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002162:	e7fe      	b.n	8002162 <HardFault_Handler+0x4>

08002164 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002168:	e7fe      	b.n	8002168 <MemManage_Handler+0x4>

0800216a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800216a:	b480      	push	{r7}
 800216c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800216e:	e7fe      	b.n	800216e <BusFault_Handler+0x4>

08002170 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002174:	e7fe      	b.n	8002174 <UsageFault_Handler+0x4>

08002176 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002176:	b480      	push	{r7}
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002196:	bf00      	nop
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021a4:	f000 f8d4 	bl	8002350 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}

080021ac <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021b0:	4802      	ldr	r0, [pc, #8]	; (80021bc <TIM1_CC_IRQHandler+0x10>)
 80021b2:	f001 fe01 	bl	8003db8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200002d8 	.word	0x200002d8

080021c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021c8:	4a14      	ldr	r2, [pc, #80]	; (800221c <_sbrk+0x5c>)
 80021ca:	4b15      	ldr	r3, [pc, #84]	; (8002220 <_sbrk+0x60>)
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021d4:	4b13      	ldr	r3, [pc, #76]	; (8002224 <_sbrk+0x64>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d102      	bne.n	80021e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021dc:	4b11      	ldr	r3, [pc, #68]	; (8002224 <_sbrk+0x64>)
 80021de:	4a12      	ldr	r2, [pc, #72]	; (8002228 <_sbrk+0x68>)
 80021e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021e2:	4b10      	ldr	r3, [pc, #64]	; (8002224 <_sbrk+0x64>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d207      	bcs.n	8002200 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021f0:	f003 fa88 	bl	8005704 <__errno>
 80021f4:	4602      	mov	r2, r0
 80021f6:	230c      	movs	r3, #12
 80021f8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80021fa:	f04f 33ff 	mov.w	r3, #4294967295
 80021fe:	e009      	b.n	8002214 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002200:	4b08      	ldr	r3, [pc, #32]	; (8002224 <_sbrk+0x64>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002206:	4b07      	ldr	r3, [pc, #28]	; (8002224 <_sbrk+0x64>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	4a05      	ldr	r2, [pc, #20]	; (8002224 <_sbrk+0x64>)
 8002210:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002212:	68fb      	ldr	r3, [r7, #12]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20020000 	.word	0x20020000
 8002220:	00000400 	.word	0x00000400
 8002224:	20000220 	.word	0x20000220
 8002228:	200003a0 	.word	0x200003a0

0800222c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002230:	4b08      	ldr	r3, [pc, #32]	; (8002254 <SystemInit+0x28>)
 8002232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002236:	4a07      	ldr	r2, [pc, #28]	; (8002254 <SystemInit+0x28>)
 8002238:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800223c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002240:	4b04      	ldr	r3, [pc, #16]	; (8002254 <SystemInit+0x28>)
 8002242:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002246:	609a      	str	r2, [r3, #8]
#endif
}
 8002248:	bf00      	nop
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	e000ed00 	.word	0xe000ed00

08002258 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002258:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002290 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800225c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800225e:	e003      	b.n	8002268 <LoopCopyDataInit>

08002260 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002262:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002264:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002266:	3104      	adds	r1, #4

08002268 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002268:	480b      	ldr	r0, [pc, #44]	; (8002298 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800226a:	4b0c      	ldr	r3, [pc, #48]	; (800229c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800226c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800226e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002270:	d3f6      	bcc.n	8002260 <CopyDataInit>
  ldr  r2, =_sbss
 8002272:	4a0b      	ldr	r2, [pc, #44]	; (80022a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002274:	e002      	b.n	800227c <LoopFillZerobss>

08002276 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002276:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002278:	f842 3b04 	str.w	r3, [r2], #4

0800227c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800227c:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800227e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002280:	d3f9      	bcc.n	8002276 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002282:	f7ff ffd3 	bl	800222c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002286:	f003 fa43 	bl	8005710 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800228a:	f7ff f93d 	bl	8001508 <main>
  bx  lr    
 800228e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002290:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002294:	08007b00 	.word	0x08007b00
  ldr  r0, =_sdata
 8002298:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800229c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80022a0:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80022a4:	200003a0 	.word	0x200003a0

080022a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022a8:	e7fe      	b.n	80022a8 <ADC_IRQHandler>
	...

080022ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022b0:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <HAL_Init+0x40>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a0d      	ldr	r2, [pc, #52]	; (80022ec <HAL_Init+0x40>)
 80022b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022bc:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <HAL_Init+0x40>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a0a      	ldr	r2, [pc, #40]	; (80022ec <HAL_Init+0x40>)
 80022c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022c8:	4b08      	ldr	r3, [pc, #32]	; (80022ec <HAL_Init+0x40>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a07      	ldr	r2, [pc, #28]	; (80022ec <HAL_Init+0x40>)
 80022ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022d4:	2003      	movs	r0, #3
 80022d6:	f000 f94d 	bl	8002574 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022da:	2000      	movs	r0, #0
 80022dc:	f000 f808 	bl	80022f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022e0:	f7ff fd8e 	bl	8001e00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40023c00 	.word	0x40023c00

080022f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022f8:	4b12      	ldr	r3, [pc, #72]	; (8002344 <HAL_InitTick+0x54>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	4b12      	ldr	r3, [pc, #72]	; (8002348 <HAL_InitTick+0x58>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	4619      	mov	r1, r3
 8002302:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002306:	fbb3 f3f1 	udiv	r3, r3, r1
 800230a:	fbb2 f3f3 	udiv	r3, r2, r3
 800230e:	4618      	mov	r0, r3
 8002310:	f000 f965 	bl	80025de <HAL_SYSTICK_Config>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e00e      	b.n	800233c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2b0f      	cmp	r3, #15
 8002322:	d80a      	bhi.n	800233a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002324:	2200      	movs	r2, #0
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	f04f 30ff 	mov.w	r0, #4294967295
 800232c:	f000 f92d 	bl	800258a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002330:	4a06      	ldr	r2, [pc, #24]	; (800234c <HAL_InitTick+0x5c>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002336:	2300      	movs	r3, #0
 8002338:	e000      	b.n	800233c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
}
 800233c:	4618      	mov	r0, r3
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20000000 	.word	0x20000000
 8002348:	20000008 	.word	0x20000008
 800234c:	20000004 	.word	0x20000004

08002350 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002354:	4b06      	ldr	r3, [pc, #24]	; (8002370 <HAL_IncTick+0x20>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	461a      	mov	r2, r3
 800235a:	4b06      	ldr	r3, [pc, #24]	; (8002374 <HAL_IncTick+0x24>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4413      	add	r3, r2
 8002360:	4a04      	ldr	r2, [pc, #16]	; (8002374 <HAL_IncTick+0x24>)
 8002362:	6013      	str	r3, [r2, #0]
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	20000008 	.word	0x20000008
 8002374:	20000398 	.word	0x20000398

08002378 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  return uwTick;
 800237c:	4b03      	ldr	r3, [pc, #12]	; (800238c <HAL_GetTick+0x14>)
 800237e:	681b      	ldr	r3, [r3, #0]
}
 8002380:	4618      	mov	r0, r3
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	20000398 	.word	0x20000398

08002390 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002398:	f7ff ffee 	bl	8002378 <HAL_GetTick>
 800239c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a8:	d005      	beq.n	80023b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023aa:	4b09      	ldr	r3, [pc, #36]	; (80023d0 <HAL_Delay+0x40>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	461a      	mov	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	4413      	add	r3, r2
 80023b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023b6:	bf00      	nop
 80023b8:	f7ff ffde 	bl	8002378 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d8f7      	bhi.n	80023b8 <HAL_Delay+0x28>
  {
  }
}
 80023c8:	bf00      	nop
 80023ca:	3710      	adds	r7, #16
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20000008 	.word	0x20000008

080023d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023e4:	4b0c      	ldr	r3, [pc, #48]	; (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023f0:	4013      	ands	r3, r2
 80023f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002406:	4a04      	ldr	r2, [pc, #16]	; (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	60d3      	str	r3, [r2, #12]
}
 800240c:	bf00      	nop
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002420:	4b04      	ldr	r3, [pc, #16]	; (8002434 <__NVIC_GetPriorityGrouping+0x18>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	0a1b      	lsrs	r3, r3, #8
 8002426:	f003 0307 	and.w	r3, r3, #7
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002446:	2b00      	cmp	r3, #0
 8002448:	db0b      	blt.n	8002462 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	f003 021f 	and.w	r2, r3, #31
 8002450:	4907      	ldr	r1, [pc, #28]	; (8002470 <__NVIC_EnableIRQ+0x38>)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	095b      	lsrs	r3, r3, #5
 8002458:	2001      	movs	r0, #1
 800245a:	fa00 f202 	lsl.w	r2, r0, r2
 800245e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000e100 	.word	0xe000e100

08002474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	6039      	str	r1, [r7, #0]
 800247e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002484:	2b00      	cmp	r3, #0
 8002486:	db0a      	blt.n	800249e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	b2da      	uxtb	r2, r3
 800248c:	490c      	ldr	r1, [pc, #48]	; (80024c0 <__NVIC_SetPriority+0x4c>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	0112      	lsls	r2, r2, #4
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	440b      	add	r3, r1
 8002498:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800249c:	e00a      	b.n	80024b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4908      	ldr	r1, [pc, #32]	; (80024c4 <__NVIC_SetPriority+0x50>)
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	3b04      	subs	r3, #4
 80024ac:	0112      	lsls	r2, r2, #4
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	440b      	add	r3, r1
 80024b2:	761a      	strb	r2, [r3, #24]
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b089      	sub	sp, #36	; 0x24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	f1c3 0307 	rsb	r3, r3, #7
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	bf28      	it	cs
 80024e6:	2304      	movcs	r3, #4
 80024e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	3304      	adds	r3, #4
 80024ee:	2b06      	cmp	r3, #6
 80024f0:	d902      	bls.n	80024f8 <NVIC_EncodePriority+0x30>
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3b03      	subs	r3, #3
 80024f6:	e000      	b.n	80024fa <NVIC_EncodePriority+0x32>
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43da      	mvns	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	401a      	ands	r2, r3
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	fa01 f303 	lsl.w	r3, r1, r3
 800251a:	43d9      	mvns	r1, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002520:	4313      	orrs	r3, r2
         );
}
 8002522:	4618      	mov	r0, r3
 8002524:	3724      	adds	r7, #36	; 0x24
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
	...

08002530 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3b01      	subs	r3, #1
 800253c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002540:	d301      	bcc.n	8002546 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002542:	2301      	movs	r3, #1
 8002544:	e00f      	b.n	8002566 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002546:	4a0a      	ldr	r2, [pc, #40]	; (8002570 <SysTick_Config+0x40>)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3b01      	subs	r3, #1
 800254c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800254e:	210f      	movs	r1, #15
 8002550:	f04f 30ff 	mov.w	r0, #4294967295
 8002554:	f7ff ff8e 	bl	8002474 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002558:	4b05      	ldr	r3, [pc, #20]	; (8002570 <SysTick_Config+0x40>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800255e:	4b04      	ldr	r3, [pc, #16]	; (8002570 <SysTick_Config+0x40>)
 8002560:	2207      	movs	r2, #7
 8002562:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	e000e010 	.word	0xe000e010

08002574 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f7ff ff29 	bl	80023d4 <__NVIC_SetPriorityGrouping>
}
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800258a:	b580      	push	{r7, lr}
 800258c:	b086      	sub	sp, #24
 800258e:	af00      	add	r7, sp, #0
 8002590:	4603      	mov	r3, r0
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
 8002596:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800259c:	f7ff ff3e 	bl	800241c <__NVIC_GetPriorityGrouping>
 80025a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	68b9      	ldr	r1, [r7, #8]
 80025a6:	6978      	ldr	r0, [r7, #20]
 80025a8:	f7ff ff8e 	bl	80024c8 <NVIC_EncodePriority>
 80025ac:	4602      	mov	r2, r0
 80025ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b2:	4611      	mov	r1, r2
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff ff5d 	bl	8002474 <__NVIC_SetPriority>
}
 80025ba:	bf00      	nop
 80025bc:	3718      	adds	r7, #24
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b082      	sub	sp, #8
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	4603      	mov	r3, r0
 80025ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff ff31 	bl	8002438 <__NVIC_EnableIRQ>
}
 80025d6:	bf00      	nop
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f7ff ffa2 	bl	8002530 <SysTick_Config>
 80025ec:	4603      	mov	r3, r0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b089      	sub	sp, #36	; 0x24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002602:	2300      	movs	r3, #0
 8002604:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002606:	2300      	movs	r3, #0
 8002608:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800260a:	2300      	movs	r3, #0
 800260c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800260e:	2300      	movs	r3, #0
 8002610:	61fb      	str	r3, [r7, #28]
 8002612:	e159      	b.n	80028c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002614:	2201      	movs	r2, #1
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	4013      	ands	r3, r2
 8002626:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	429a      	cmp	r2, r3
 800262e:	f040 8148 	bne.w	80028c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d00b      	beq.n	8002652 <HAL_GPIO_Init+0x5a>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d007      	beq.n	8002652 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002646:	2b11      	cmp	r3, #17
 8002648:	d003      	beq.n	8002652 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	2b12      	cmp	r3, #18
 8002650:	d130      	bne.n	80026b4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	2203      	movs	r2, #3
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	4013      	ands	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68da      	ldr	r2, [r3, #12]
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4313      	orrs	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002688:	2201      	movs	r2, #1
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	4013      	ands	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	091b      	lsrs	r3, r3, #4
 800269e:	f003 0201 	and.w	r2, r3, #1
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	2203      	movs	r2, #3
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	4313      	orrs	r3, r2
 80026dc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d003      	beq.n	80026f4 <HAL_GPIO_Init+0xfc>
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	2b12      	cmp	r3, #18
 80026f2:	d123      	bne.n	800273c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	08da      	lsrs	r2, r3, #3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3208      	adds	r2, #8
 80026fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002700:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	220f      	movs	r2, #15
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43db      	mvns	r3, r3
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4013      	ands	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	691a      	ldr	r2, [r3, #16]
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4313      	orrs	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	08da      	lsrs	r2, r3, #3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	3208      	adds	r2, #8
 8002736:	69b9      	ldr	r1, [r7, #24]
 8002738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	2203      	movs	r2, #3
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4013      	ands	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f003 0203 	and.w	r2, r3, #3
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	4313      	orrs	r3, r2
 8002768:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002778:	2b00      	cmp	r3, #0
 800277a:	f000 80a2 	beq.w	80028c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	4b56      	ldr	r3, [pc, #344]	; (80028dc <HAL_GPIO_Init+0x2e4>)
 8002784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002786:	4a55      	ldr	r2, [pc, #340]	; (80028dc <HAL_GPIO_Init+0x2e4>)
 8002788:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800278c:	6453      	str	r3, [r2, #68]	; 0x44
 800278e:	4b53      	ldr	r3, [pc, #332]	; (80028dc <HAL_GPIO_Init+0x2e4>)
 8002790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800279a:	4a51      	ldr	r2, [pc, #324]	; (80028e0 <HAL_GPIO_Init+0x2e8>)
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	089b      	lsrs	r3, r3, #2
 80027a0:	3302      	adds	r3, #2
 80027a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f003 0303 	and.w	r3, r3, #3
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	220f      	movs	r2, #15
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4013      	ands	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a48      	ldr	r2, [pc, #288]	; (80028e4 <HAL_GPIO_Init+0x2ec>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d019      	beq.n	80027fa <HAL_GPIO_Init+0x202>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a47      	ldr	r2, [pc, #284]	; (80028e8 <HAL_GPIO_Init+0x2f0>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d013      	beq.n	80027f6 <HAL_GPIO_Init+0x1fe>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a46      	ldr	r2, [pc, #280]	; (80028ec <HAL_GPIO_Init+0x2f4>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d00d      	beq.n	80027f2 <HAL_GPIO_Init+0x1fa>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a45      	ldr	r2, [pc, #276]	; (80028f0 <HAL_GPIO_Init+0x2f8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d007      	beq.n	80027ee <HAL_GPIO_Init+0x1f6>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a44      	ldr	r2, [pc, #272]	; (80028f4 <HAL_GPIO_Init+0x2fc>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d101      	bne.n	80027ea <HAL_GPIO_Init+0x1f2>
 80027e6:	2304      	movs	r3, #4
 80027e8:	e008      	b.n	80027fc <HAL_GPIO_Init+0x204>
 80027ea:	2307      	movs	r3, #7
 80027ec:	e006      	b.n	80027fc <HAL_GPIO_Init+0x204>
 80027ee:	2303      	movs	r3, #3
 80027f0:	e004      	b.n	80027fc <HAL_GPIO_Init+0x204>
 80027f2:	2302      	movs	r3, #2
 80027f4:	e002      	b.n	80027fc <HAL_GPIO_Init+0x204>
 80027f6:	2301      	movs	r3, #1
 80027f8:	e000      	b.n	80027fc <HAL_GPIO_Init+0x204>
 80027fa:	2300      	movs	r3, #0
 80027fc:	69fa      	ldr	r2, [r7, #28]
 80027fe:	f002 0203 	and.w	r2, r2, #3
 8002802:	0092      	lsls	r2, r2, #2
 8002804:	4093      	lsls	r3, r2
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4313      	orrs	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800280c:	4934      	ldr	r1, [pc, #208]	; (80028e0 <HAL_GPIO_Init+0x2e8>)
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	089b      	lsrs	r3, r3, #2
 8002812:	3302      	adds	r3, #2
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800281a:	4b37      	ldr	r3, [pc, #220]	; (80028f8 <HAL_GPIO_Init+0x300>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	43db      	mvns	r3, r3
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	4013      	ands	r3, r2
 8002828:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800283e:	4a2e      	ldr	r2, [pc, #184]	; (80028f8 <HAL_GPIO_Init+0x300>)
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002844:	4b2c      	ldr	r3, [pc, #176]	; (80028f8 <HAL_GPIO_Init+0x300>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	43db      	mvns	r3, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4013      	ands	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	4313      	orrs	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002868:	4a23      	ldr	r2, [pc, #140]	; (80028f8 <HAL_GPIO_Init+0x300>)
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800286e:	4b22      	ldr	r3, [pc, #136]	; (80028f8 <HAL_GPIO_Init+0x300>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	43db      	mvns	r3, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	4013      	ands	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	4313      	orrs	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002892:	4a19      	ldr	r2, [pc, #100]	; (80028f8 <HAL_GPIO_Init+0x300>)
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002898:	4b17      	ldr	r3, [pc, #92]	; (80028f8 <HAL_GPIO_Init+0x300>)
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	43db      	mvns	r3, r3
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	4013      	ands	r3, r2
 80028a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d003      	beq.n	80028bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028bc:	4a0e      	ldr	r2, [pc, #56]	; (80028f8 <HAL_GPIO_Init+0x300>)
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	3301      	adds	r3, #1
 80028c6:	61fb      	str	r3, [r7, #28]
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	2b0f      	cmp	r3, #15
 80028cc:	f67f aea2 	bls.w	8002614 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028d0:	bf00      	nop
 80028d2:	3724      	adds	r7, #36	; 0x24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	40023800 	.word	0x40023800
 80028e0:	40013800 	.word	0x40013800
 80028e4:	40020000 	.word	0x40020000
 80028e8:	40020400 	.word	0x40020400
 80028ec:	40020800 	.word	0x40020800
 80028f0:	40020c00 	.word	0x40020c00
 80028f4:	40021000 	.word	0x40021000
 80028f8:	40013c00 	.word	0x40013c00

080028fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691a      	ldr	r2, [r3, #16]
 800290c:	887b      	ldrh	r3, [r7, #2]
 800290e:	4013      	ands	r3, r2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d002      	beq.n	800291a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002914:	2301      	movs	r3, #1
 8002916:	73fb      	strb	r3, [r7, #15]
 8002918:	e001      	b.n	800291e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800291a:	2300      	movs	r3, #0
 800291c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800291e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002920:	4618      	mov	r0, r3
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	460b      	mov	r3, r1
 8002936:	807b      	strh	r3, [r7, #2]
 8002938:	4613      	mov	r3, r2
 800293a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800293c:	787b      	ldrb	r3, [r7, #1]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002942:	887a      	ldrh	r2, [r7, #2]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002948:	e003      	b.n	8002952 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800294a:	887b      	ldrh	r3, [r7, #2]
 800294c:	041a      	lsls	r2, r3, #16
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	619a      	str	r2, [r3, #24]
}
 8002952:	bf00      	nop
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
	...

08002960 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d101      	bne.n	8002972 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e11f      	b.n	8002bb2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d106      	bne.n	800298c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7ff fa62 	bl	8001e50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2224      	movs	r2, #36	; 0x24
 8002990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 0201 	bic.w	r2, r2, #1
 80029a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029c4:	f001 f846 	bl	8003a54 <HAL_RCC_GetPCLK1Freq>
 80029c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	4a7b      	ldr	r2, [pc, #492]	; (8002bbc <HAL_I2C_Init+0x25c>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d807      	bhi.n	80029e4 <HAL_I2C_Init+0x84>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4a7a      	ldr	r2, [pc, #488]	; (8002bc0 <HAL_I2C_Init+0x260>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	bf94      	ite	ls
 80029dc:	2301      	movls	r3, #1
 80029de:	2300      	movhi	r3, #0
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	e006      	b.n	80029f2 <HAL_I2C_Init+0x92>
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4a77      	ldr	r2, [pc, #476]	; (8002bc4 <HAL_I2C_Init+0x264>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	bf94      	ite	ls
 80029ec:	2301      	movls	r3, #1
 80029ee:	2300      	movhi	r3, #0
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e0db      	b.n	8002bb2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	4a72      	ldr	r2, [pc, #456]	; (8002bc8 <HAL_I2C_Init+0x268>)
 80029fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002a02:	0c9b      	lsrs	r3, r3, #18
 8002a04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	4a64      	ldr	r2, [pc, #400]	; (8002bbc <HAL_I2C_Init+0x25c>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d802      	bhi.n	8002a34 <HAL_I2C_Init+0xd4>
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	3301      	adds	r3, #1
 8002a32:	e009      	b.n	8002a48 <HAL_I2C_Init+0xe8>
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a3a:	fb02 f303 	mul.w	r3, r2, r3
 8002a3e:	4a63      	ldr	r2, [pc, #396]	; (8002bcc <HAL_I2C_Init+0x26c>)
 8002a40:	fba2 2303 	umull	r2, r3, r2, r3
 8002a44:	099b      	lsrs	r3, r3, #6
 8002a46:	3301      	adds	r3, #1
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	6812      	ldr	r2, [r2, #0]
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a5a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	4956      	ldr	r1, [pc, #344]	; (8002bbc <HAL_I2C_Init+0x25c>)
 8002a64:	428b      	cmp	r3, r1
 8002a66:	d80d      	bhi.n	8002a84 <HAL_I2C_Init+0x124>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	1e59      	subs	r1, r3, #1
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a76:	3301      	adds	r3, #1
 8002a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a7c:	2b04      	cmp	r3, #4
 8002a7e:	bf38      	it	cc
 8002a80:	2304      	movcc	r3, #4
 8002a82:	e04f      	b.n	8002b24 <HAL_I2C_Init+0x1c4>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d111      	bne.n	8002ab0 <HAL_I2C_Init+0x150>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	1e58      	subs	r0, r3, #1
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6859      	ldr	r1, [r3, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	440b      	add	r3, r1
 8002a9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	bf0c      	ite	eq
 8002aa8:	2301      	moveq	r3, #1
 8002aaa:	2300      	movne	r3, #0
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	e012      	b.n	8002ad6 <HAL_I2C_Init+0x176>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	1e58      	subs	r0, r3, #1
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6859      	ldr	r1, [r3, #4]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	0099      	lsls	r1, r3, #2
 8002ac0:	440b      	add	r3, r1
 8002ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	bf0c      	ite	eq
 8002ad0:	2301      	moveq	r3, #1
 8002ad2:	2300      	movne	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <HAL_I2C_Init+0x17e>
 8002ada:	2301      	movs	r3, #1
 8002adc:	e022      	b.n	8002b24 <HAL_I2C_Init+0x1c4>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10e      	bne.n	8002b04 <HAL_I2C_Init+0x1a4>
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	1e58      	subs	r0, r3, #1
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6859      	ldr	r1, [r3, #4]
 8002aee:	460b      	mov	r3, r1
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	440b      	add	r3, r1
 8002af4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002af8:	3301      	adds	r3, #1
 8002afa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002afe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b02:	e00f      	b.n	8002b24 <HAL_I2C_Init+0x1c4>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	1e58      	subs	r0, r3, #1
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6859      	ldr	r1, [r3, #4]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	440b      	add	r3, r1
 8002b12:	0099      	lsls	r1, r3, #2
 8002b14:	440b      	add	r3, r1
 8002b16:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	6809      	ldr	r1, [r1, #0]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69da      	ldr	r2, [r3, #28]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a1b      	ldr	r3, [r3, #32]
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b52:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	6911      	ldr	r1, [r2, #16]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	68d2      	ldr	r2, [r2, #12]
 8002b5e:	4311      	orrs	r1, r2
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6812      	ldr	r2, [r2, #0]
 8002b64:	430b      	orrs	r3, r1
 8002b66:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	695a      	ldr	r2, [r3, #20]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	699b      	ldr	r3, [r3, #24]
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	430a      	orrs	r2, r1
 8002b82:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0201 	orr.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	000186a0 	.word	0x000186a0
 8002bc0:	001e847f 	.word	0x001e847f
 8002bc4:	003d08ff 	.word	0x003d08ff
 8002bc8:	431bde83 	.word	0x431bde83
 8002bcc:	10624dd3 	.word	0x10624dd3

08002bd0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	607a      	str	r2, [r7, #4]
 8002bda:	461a      	mov	r2, r3
 8002bdc:	460b      	mov	r3, r1
 8002bde:	817b      	strh	r3, [r7, #10]
 8002be0:	4613      	mov	r3, r2
 8002be2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002be4:	f7ff fbc8 	bl	8002378 <HAL_GetTick>
 8002be8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b20      	cmp	r3, #32
 8002bf4:	f040 80e0 	bne.w	8002db8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	2319      	movs	r3, #25
 8002bfe:	2201      	movs	r2, #1
 8002c00:	4970      	ldr	r1, [pc, #448]	; (8002dc4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f000 f964 	bl	8002ed0 <I2C_WaitOnFlagUntilTimeout>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c0e:	2302      	movs	r3, #2
 8002c10:	e0d3      	b.n	8002dba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d101      	bne.n	8002c20 <HAL_I2C_Master_Transmit+0x50>
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	e0cc      	b.n	8002dba <HAL_I2C_Master_Transmit+0x1ea>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d007      	beq.n	8002c46 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f042 0201 	orr.w	r2, r2, #1
 8002c44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2221      	movs	r2, #33	; 0x21
 8002c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2210      	movs	r2, #16
 8002c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	893a      	ldrh	r2, [r7, #8]
 8002c76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	4a50      	ldr	r2, [pc, #320]	; (8002dc8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002c86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c88:	8979      	ldrh	r1, [r7, #10]
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	6a3a      	ldr	r2, [r7, #32]
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 f89c 	bl	8002dcc <I2C_MasterRequestWrite>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e08d      	b.n	8002dba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	613b      	str	r3, [r7, #16]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	613b      	str	r3, [r7, #16]
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	613b      	str	r3, [r7, #16]
 8002cb2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002cb4:	e066      	b.n	8002d84 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	6a39      	ldr	r1, [r7, #32]
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 f9de 	bl	800307c <I2C_WaitOnTXEFlagUntilTimeout>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00d      	beq.n	8002ce2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	2b04      	cmp	r3, #4
 8002ccc:	d107      	bne.n	8002cde <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cdc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e06b      	b.n	8002dba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce6:	781a      	ldrb	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf2:	1c5a      	adds	r2, r3, #1
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	b29a      	uxth	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	d11b      	bne.n	8002d58 <HAL_I2C_Master_Transmit+0x188>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d017      	beq.n	8002d58 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2c:	781a      	ldrb	r2, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d38:	1c5a      	adds	r2, r3, #1
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	3b01      	subs	r3, #1
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d58:	697a      	ldr	r2, [r7, #20]
 8002d5a:	6a39      	ldr	r1, [r7, #32]
 8002d5c:	68f8      	ldr	r0, [r7, #12]
 8002d5e:	f000 f9ce 	bl	80030fe <I2C_WaitOnBTFFlagUntilTimeout>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d00d      	beq.n	8002d84 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6c:	2b04      	cmp	r3, #4
 8002d6e:	d107      	bne.n	8002d80 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d7e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e01a      	b.n	8002dba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d194      	bne.n	8002cb6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	e000      	b.n	8002dba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002db8:	2302      	movs	r3, #2
  }
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	00100002 	.word	0x00100002
 8002dc8:	ffff0000 	.word	0xffff0000

08002dcc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af02      	add	r7, sp, #8
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	607a      	str	r2, [r7, #4]
 8002dd6:	603b      	str	r3, [r7, #0]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d006      	beq.n	8002df6 <I2C_MasterRequestWrite+0x2a>
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d003      	beq.n	8002df6 <I2C_MasterRequestWrite+0x2a>
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002df4:	d108      	bne.n	8002e08 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	e00b      	b.n	8002e20 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0c:	2b12      	cmp	r3, #18
 8002e0e:	d107      	bne.n	8002e20 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e1e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f000 f84f 	bl	8002ed0 <I2C_WaitOnFlagUntilTimeout>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00d      	beq.n	8002e54 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e46:	d103      	bne.n	8002e50 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e4e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e035      	b.n	8002ec0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e5c:	d108      	bne.n	8002e70 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e5e:	897b      	ldrh	r3, [r7, #10]
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	461a      	mov	r2, r3
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e6c:	611a      	str	r2, [r3, #16]
 8002e6e:	e01b      	b.n	8002ea8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e70:	897b      	ldrh	r3, [r7, #10]
 8002e72:	11db      	asrs	r3, r3, #7
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	f003 0306 	and.w	r3, r3, #6
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	f063 030f 	orn	r3, r3, #15
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	490e      	ldr	r1, [pc, #56]	; (8002ec8 <I2C_MasterRequestWrite+0xfc>)
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f000 f875 	bl	8002f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e010      	b.n	8002ec0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e9e:	897b      	ldrh	r3, [r7, #10]
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	4907      	ldr	r1, [pc, #28]	; (8002ecc <I2C_MasterRequestWrite+0x100>)
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	f000 f865 	bl	8002f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e000      	b.n	8002ec0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	00010008 	.word	0x00010008
 8002ecc:	00010002 	.word	0x00010002

08002ed0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	603b      	str	r3, [r7, #0]
 8002edc:	4613      	mov	r3, r2
 8002ede:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ee0:	e025      	b.n	8002f2e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee8:	d021      	beq.n	8002f2e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eea:	f7ff fa45 	bl	8002378 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d302      	bcc.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d116      	bne.n	8002f2e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	f043 0220 	orr.w	r2, r3, #32
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e023      	b.n	8002f76 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	0c1b      	lsrs	r3, r3, #16
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d10d      	bne.n	8002f54 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	695b      	ldr	r3, [r3, #20]
 8002f3e:	43da      	mvns	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	4013      	ands	r3, r2
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	bf0c      	ite	eq
 8002f4a:	2301      	moveq	r3, #1
 8002f4c:	2300      	movne	r3, #0
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	461a      	mov	r2, r3
 8002f52:	e00c      	b.n	8002f6e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	43da      	mvns	r2, r3
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	bf0c      	ite	eq
 8002f66:	2301      	moveq	r3, #1
 8002f68:	2300      	movne	r3, #0
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	79fb      	ldrb	r3, [r7, #7]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d0b6      	beq.n	8002ee2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b084      	sub	sp, #16
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	60f8      	str	r0, [r7, #12]
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
 8002f8a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f8c:	e051      	b.n	8003032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695b      	ldr	r3, [r3, #20]
 8002f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f9c:	d123      	bne.n	8002fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002fb6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	f043 0204 	orr.w	r2, r3, #4
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e046      	b.n	8003074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fec:	d021      	beq.n	8003032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fee:	f7ff f9c3 	bl	8002378 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d302      	bcc.n	8003004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d116      	bne.n	8003032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2200      	movs	r2, #0
 8003008:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2220      	movs	r2, #32
 800300e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	f043 0220 	orr.w	r2, r3, #32
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e020      	b.n	8003074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	0c1b      	lsrs	r3, r3, #16
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b01      	cmp	r3, #1
 800303a:	d10c      	bne.n	8003056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	43da      	mvns	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	4013      	ands	r3, r2
 8003048:	b29b      	uxth	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	bf14      	ite	ne
 800304e:	2301      	movne	r3, #1
 8003050:	2300      	moveq	r3, #0
 8003052:	b2db      	uxtb	r3, r3
 8003054:	e00b      	b.n	800306e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	43da      	mvns	r2, r3
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	4013      	ands	r3, r2
 8003062:	b29b      	uxth	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	bf14      	ite	ne
 8003068:	2301      	movne	r3, #1
 800306a:	2300      	moveq	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d18d      	bne.n	8002f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3710      	adds	r7, #16
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003088:	e02d      	b.n	80030e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f000 f878 	bl	8003180 <I2C_IsAcknowledgeFailed>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e02d      	b.n	80030f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a0:	d021      	beq.n	80030e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030a2:	f7ff f969 	bl	8002378 <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	68ba      	ldr	r2, [r7, #8]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d302      	bcc.n	80030b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d116      	bne.n	80030e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2220      	movs	r2, #32
 80030c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	f043 0220 	orr.w	r2, r3, #32
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e007      	b.n	80030f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030f0:	2b80      	cmp	r3, #128	; 0x80
 80030f2:	d1ca      	bne.n	800308a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b084      	sub	sp, #16
 8003102:	af00      	add	r7, sp, #0
 8003104:	60f8      	str	r0, [r7, #12]
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800310a:	e02d      	b.n	8003168 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f000 f837 	bl	8003180 <I2C_IsAcknowledgeFailed>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e02d      	b.n	8003178 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003122:	d021      	beq.n	8003168 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003124:	f7ff f928 	bl	8002378 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	68ba      	ldr	r2, [r7, #8]
 8003130:	429a      	cmp	r2, r3
 8003132:	d302      	bcc.n	800313a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d116      	bne.n	8003168 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2200      	movs	r2, #0
 800313e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2220      	movs	r2, #32
 8003144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003154:	f043 0220 	orr.w	r2, r3, #32
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e007      	b.n	8003178 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b04      	cmp	r3, #4
 8003174:	d1ca      	bne.n	800310c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	3710      	adds	r7, #16
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003196:	d11b      	bne.n	80031d0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80031a0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2220      	movs	r2, #32
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031bc:	f043 0204 	orr.w	r2, r3, #4
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e000      	b.n	80031d2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
	...

080031e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e25b      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d075      	beq.n	80032ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031fe:	4ba3      	ldr	r3, [pc, #652]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b04      	cmp	r3, #4
 8003208:	d00c      	beq.n	8003224 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800320a:	4ba0      	ldr	r3, [pc, #640]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003212:	2b08      	cmp	r3, #8
 8003214:	d112      	bne.n	800323c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003216:	4b9d      	ldr	r3, [pc, #628]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800321e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003222:	d10b      	bne.n	800323c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003224:	4b99      	ldr	r3, [pc, #612]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d05b      	beq.n	80032e8 <HAL_RCC_OscConfig+0x108>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d157      	bne.n	80032e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e236      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003244:	d106      	bne.n	8003254 <HAL_RCC_OscConfig+0x74>
 8003246:	4b91      	ldr	r3, [pc, #580]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a90      	ldr	r2, [pc, #576]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800324c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003250:	6013      	str	r3, [r2, #0]
 8003252:	e01d      	b.n	8003290 <HAL_RCC_OscConfig+0xb0>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800325c:	d10c      	bne.n	8003278 <HAL_RCC_OscConfig+0x98>
 800325e:	4b8b      	ldr	r3, [pc, #556]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a8a      	ldr	r2, [pc, #552]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003264:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003268:	6013      	str	r3, [r2, #0]
 800326a:	4b88      	ldr	r3, [pc, #544]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a87      	ldr	r2, [pc, #540]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003270:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003274:	6013      	str	r3, [r2, #0]
 8003276:	e00b      	b.n	8003290 <HAL_RCC_OscConfig+0xb0>
 8003278:	4b84      	ldr	r3, [pc, #528]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a83      	ldr	r2, [pc, #524]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800327e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003282:	6013      	str	r3, [r2, #0]
 8003284:	4b81      	ldr	r3, [pc, #516]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a80      	ldr	r2, [pc, #512]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800328a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800328e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d013      	beq.n	80032c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003298:	f7ff f86e 	bl	8002378 <HAL_GetTick>
 800329c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032a0:	f7ff f86a 	bl	8002378 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b64      	cmp	r3, #100	; 0x64
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e1fb      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032b2:	4b76      	ldr	r3, [pc, #472]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0f0      	beq.n	80032a0 <HAL_RCC_OscConfig+0xc0>
 80032be:	e014      	b.n	80032ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c0:	f7ff f85a 	bl	8002378 <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032c8:	f7ff f856 	bl	8002378 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b64      	cmp	r3, #100	; 0x64
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e1e7      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032da:	4b6c      	ldr	r3, [pc, #432]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1f0      	bne.n	80032c8 <HAL_RCC_OscConfig+0xe8>
 80032e6:	e000      	b.n	80032ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d063      	beq.n	80033be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032f6:	4b65      	ldr	r3, [pc, #404]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 030c 	and.w	r3, r3, #12
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00b      	beq.n	800331a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003302:	4b62      	ldr	r3, [pc, #392]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800330a:	2b08      	cmp	r3, #8
 800330c:	d11c      	bne.n	8003348 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800330e:	4b5f      	ldr	r3, [pc, #380]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d116      	bne.n	8003348 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800331a:	4b5c      	ldr	r3, [pc, #368]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d005      	beq.n	8003332 <HAL_RCC_OscConfig+0x152>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d001      	beq.n	8003332 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e1bb      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003332:	4b56      	ldr	r3, [pc, #344]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	00db      	lsls	r3, r3, #3
 8003340:	4952      	ldr	r1, [pc, #328]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003342:	4313      	orrs	r3, r2
 8003344:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003346:	e03a      	b.n	80033be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d020      	beq.n	8003392 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003350:	4b4f      	ldr	r3, [pc, #316]	; (8003490 <HAL_RCC_OscConfig+0x2b0>)
 8003352:	2201      	movs	r2, #1
 8003354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003356:	f7ff f80f 	bl	8002378 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800335e:	f7ff f80b 	bl	8002378 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e19c      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003370:	4b46      	ldr	r3, [pc, #280]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0f0      	beq.n	800335e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800337c:	4b43      	ldr	r3, [pc, #268]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	00db      	lsls	r3, r3, #3
 800338a:	4940      	ldr	r1, [pc, #256]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800338c:	4313      	orrs	r3, r2
 800338e:	600b      	str	r3, [r1, #0]
 8003390:	e015      	b.n	80033be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003392:	4b3f      	ldr	r3, [pc, #252]	; (8003490 <HAL_RCC_OscConfig+0x2b0>)
 8003394:	2200      	movs	r2, #0
 8003396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003398:	f7fe ffee 	bl	8002378 <HAL_GetTick>
 800339c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800339e:	e008      	b.n	80033b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033a0:	f7fe ffea 	bl	8002378 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e17b      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033b2:	4b36      	ldr	r3, [pc, #216]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d1f0      	bne.n	80033a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0308 	and.w	r3, r3, #8
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d030      	beq.n	800342c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d016      	beq.n	8003400 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033d2:	4b30      	ldr	r3, [pc, #192]	; (8003494 <HAL_RCC_OscConfig+0x2b4>)
 80033d4:	2201      	movs	r2, #1
 80033d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d8:	f7fe ffce 	bl	8002378 <HAL_GetTick>
 80033dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033de:	e008      	b.n	80033f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033e0:	f7fe ffca 	bl	8002378 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e15b      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033f2:	4b26      	ldr	r3, [pc, #152]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 80033f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033f6:	f003 0302 	and.w	r3, r3, #2
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d0f0      	beq.n	80033e0 <HAL_RCC_OscConfig+0x200>
 80033fe:	e015      	b.n	800342c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003400:	4b24      	ldr	r3, [pc, #144]	; (8003494 <HAL_RCC_OscConfig+0x2b4>)
 8003402:	2200      	movs	r2, #0
 8003404:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003406:	f7fe ffb7 	bl	8002378 <HAL_GetTick>
 800340a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800340c:	e008      	b.n	8003420 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800340e:	f7fe ffb3 	bl	8002378 <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d901      	bls.n	8003420 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e144      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003420:	4b1a      	ldr	r3, [pc, #104]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003422:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1f0      	bne.n	800340e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0304 	and.w	r3, r3, #4
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80a0 	beq.w	800357a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800343a:	2300      	movs	r3, #0
 800343c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800343e:	4b13      	ldr	r3, [pc, #76]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10f      	bne.n	800346a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	4b0f      	ldr	r3, [pc, #60]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003452:	4a0e      	ldr	r2, [pc, #56]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 8003454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003458:	6413      	str	r3, [r2, #64]	; 0x40
 800345a:	4b0c      	ldr	r3, [pc, #48]	; (800348c <HAL_RCC_OscConfig+0x2ac>)
 800345c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003466:	2301      	movs	r3, #1
 8003468:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800346a:	4b0b      	ldr	r3, [pc, #44]	; (8003498 <HAL_RCC_OscConfig+0x2b8>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003472:	2b00      	cmp	r3, #0
 8003474:	d121      	bne.n	80034ba <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003476:	4b08      	ldr	r3, [pc, #32]	; (8003498 <HAL_RCC_OscConfig+0x2b8>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a07      	ldr	r2, [pc, #28]	; (8003498 <HAL_RCC_OscConfig+0x2b8>)
 800347c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003482:	f7fe ff79 	bl	8002378 <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003488:	e011      	b.n	80034ae <HAL_RCC_OscConfig+0x2ce>
 800348a:	bf00      	nop
 800348c:	40023800 	.word	0x40023800
 8003490:	42470000 	.word	0x42470000
 8003494:	42470e80 	.word	0x42470e80
 8003498:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800349c:	f7fe ff6c 	bl	8002378 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e0fd      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ae:	4b81      	ldr	r3, [pc, #516]	; (80036b4 <HAL_RCC_OscConfig+0x4d4>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0f0      	beq.n	800349c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d106      	bne.n	80034d0 <HAL_RCC_OscConfig+0x2f0>
 80034c2:	4b7d      	ldr	r3, [pc, #500]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80034c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c6:	4a7c      	ldr	r2, [pc, #496]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	6713      	str	r3, [r2, #112]	; 0x70
 80034ce:	e01c      	b.n	800350a <HAL_RCC_OscConfig+0x32a>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	2b05      	cmp	r3, #5
 80034d6:	d10c      	bne.n	80034f2 <HAL_RCC_OscConfig+0x312>
 80034d8:	4b77      	ldr	r3, [pc, #476]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80034da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034dc:	4a76      	ldr	r2, [pc, #472]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80034de:	f043 0304 	orr.w	r3, r3, #4
 80034e2:	6713      	str	r3, [r2, #112]	; 0x70
 80034e4:	4b74      	ldr	r3, [pc, #464]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80034e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e8:	4a73      	ldr	r2, [pc, #460]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80034ea:	f043 0301 	orr.w	r3, r3, #1
 80034ee:	6713      	str	r3, [r2, #112]	; 0x70
 80034f0:	e00b      	b.n	800350a <HAL_RCC_OscConfig+0x32a>
 80034f2:	4b71      	ldr	r3, [pc, #452]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f6:	4a70      	ldr	r2, [pc, #448]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80034f8:	f023 0301 	bic.w	r3, r3, #1
 80034fc:	6713      	str	r3, [r2, #112]	; 0x70
 80034fe:	4b6e      	ldr	r3, [pc, #440]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 8003500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003502:	4a6d      	ldr	r2, [pc, #436]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 8003504:	f023 0304 	bic.w	r3, r3, #4
 8003508:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d015      	beq.n	800353e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003512:	f7fe ff31 	bl	8002378 <HAL_GetTick>
 8003516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003518:	e00a      	b.n	8003530 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800351a:	f7fe ff2d 	bl	8002378 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	f241 3288 	movw	r2, #5000	; 0x1388
 8003528:	4293      	cmp	r3, r2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e0bc      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003530:	4b61      	ldr	r3, [pc, #388]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 8003532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0ee      	beq.n	800351a <HAL_RCC_OscConfig+0x33a>
 800353c:	e014      	b.n	8003568 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800353e:	f7fe ff1b 	bl	8002378 <HAL_GetTick>
 8003542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003544:	e00a      	b.n	800355c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003546:	f7fe ff17 	bl	8002378 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	f241 3288 	movw	r2, #5000	; 0x1388
 8003554:	4293      	cmp	r3, r2
 8003556:	d901      	bls.n	800355c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e0a6      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800355c:	4b56      	ldr	r3, [pc, #344]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 800355e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1ee      	bne.n	8003546 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003568:	7dfb      	ldrb	r3, [r7, #23]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d105      	bne.n	800357a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800356e:	4b52      	ldr	r3, [pc, #328]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 8003570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003572:	4a51      	ldr	r2, [pc, #324]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 8003574:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003578:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 8092 	beq.w	80036a8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003584:	4b4c      	ldr	r3, [pc, #304]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f003 030c 	and.w	r3, r3, #12
 800358c:	2b08      	cmp	r3, #8
 800358e:	d05c      	beq.n	800364a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	2b02      	cmp	r3, #2
 8003596:	d141      	bne.n	800361c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003598:	4b48      	ldr	r3, [pc, #288]	; (80036bc <HAL_RCC_OscConfig+0x4dc>)
 800359a:	2200      	movs	r2, #0
 800359c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359e:	f7fe feeb 	bl	8002378 <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a4:	e008      	b.n	80035b8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035a6:	f7fe fee7 	bl	8002378 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e078      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b8:	4b3f      	ldr	r3, [pc, #252]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d1f0      	bne.n	80035a6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	69da      	ldr	r2, [r3, #28]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
 80035cc:	431a      	orrs	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	019b      	lsls	r3, r3, #6
 80035d4:	431a      	orrs	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	085b      	lsrs	r3, r3, #1
 80035dc:	3b01      	subs	r3, #1
 80035de:	041b      	lsls	r3, r3, #16
 80035e0:	431a      	orrs	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e6:	061b      	lsls	r3, r3, #24
 80035e8:	4933      	ldr	r1, [pc, #204]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035ee:	4b33      	ldr	r3, [pc, #204]	; (80036bc <HAL_RCC_OscConfig+0x4dc>)
 80035f0:	2201      	movs	r2, #1
 80035f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f4:	f7fe fec0 	bl	8002378 <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035fa:	e008      	b.n	800360e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035fc:	f7fe febc 	bl	8002378 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e04d      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800360e:	4b2a      	ldr	r3, [pc, #168]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d0f0      	beq.n	80035fc <HAL_RCC_OscConfig+0x41c>
 800361a:	e045      	b.n	80036a8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800361c:	4b27      	ldr	r3, [pc, #156]	; (80036bc <HAL_RCC_OscConfig+0x4dc>)
 800361e:	2200      	movs	r2, #0
 8003620:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003622:	f7fe fea9 	bl	8002378 <HAL_GetTick>
 8003626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003628:	e008      	b.n	800363c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800362a:	f7fe fea5 	bl	8002378 <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	2b02      	cmp	r3, #2
 8003636:	d901      	bls.n	800363c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e036      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800363c:	4b1e      	ldr	r3, [pc, #120]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1f0      	bne.n	800362a <HAL_RCC_OscConfig+0x44a>
 8003648:	e02e      	b.n	80036a8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d101      	bne.n	8003656 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e029      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003656:	4b18      	ldr	r3, [pc, #96]	; (80036b8 <HAL_RCC_OscConfig+0x4d8>)
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	429a      	cmp	r2, r3
 8003668:	d11c      	bne.n	80036a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003674:	429a      	cmp	r2, r3
 8003676:	d115      	bne.n	80036a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800367e:	4013      	ands	r3, r2
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003684:	4293      	cmp	r3, r2
 8003686:	d10d      	bne.n	80036a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003692:	429a      	cmp	r2, r3
 8003694:	d106      	bne.n	80036a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d001      	beq.n	80036a8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3718      	adds	r7, #24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	40007000 	.word	0x40007000
 80036b8:	40023800 	.word	0x40023800
 80036bc:	42470060 	.word	0x42470060

080036c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0cc      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036d4:	4b68      	ldr	r3, [pc, #416]	; (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 030f 	and.w	r3, r3, #15
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d90c      	bls.n	80036fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036e2:	4b65      	ldr	r3, [pc, #404]	; (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ea:	4b63      	ldr	r3, [pc, #396]	; (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 030f 	and.w	r3, r3, #15
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d001      	beq.n	80036fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e0b8      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d020      	beq.n	800374a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d005      	beq.n	8003720 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003714:	4b59      	ldr	r3, [pc, #356]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	4a58      	ldr	r2, [pc, #352]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 800371a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800371e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0308 	and.w	r3, r3, #8
 8003728:	2b00      	cmp	r3, #0
 800372a:	d005      	beq.n	8003738 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800372c:	4b53      	ldr	r3, [pc, #332]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	4a52      	ldr	r2, [pc, #328]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003736:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003738:	4b50      	ldr	r3, [pc, #320]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	494d      	ldr	r1, [pc, #308]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003746:	4313      	orrs	r3, r2
 8003748:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b00      	cmp	r3, #0
 8003754:	d044      	beq.n	80037e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d107      	bne.n	800376e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800375e:	4b47      	ldr	r3, [pc, #284]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d119      	bne.n	800379e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e07f      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b02      	cmp	r3, #2
 8003774:	d003      	beq.n	800377e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800377a:	2b03      	cmp	r3, #3
 800377c:	d107      	bne.n	800378e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800377e:	4b3f      	ldr	r3, [pc, #252]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d109      	bne.n	800379e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e06f      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800378e:	4b3b      	ldr	r3, [pc, #236]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e067      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800379e:	4b37      	ldr	r3, [pc, #220]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f023 0203 	bic.w	r2, r3, #3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	4934      	ldr	r1, [pc, #208]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037b0:	f7fe fde2 	bl	8002378 <HAL_GetTick>
 80037b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037b6:	e00a      	b.n	80037ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037b8:	f7fe fdde 	bl	8002378 <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e04f      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ce:	4b2b      	ldr	r3, [pc, #172]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f003 020c 	and.w	r2, r3, #12
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	429a      	cmp	r2, r3
 80037de:	d1eb      	bne.n	80037b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037e0:	4b25      	ldr	r3, [pc, #148]	; (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 030f 	and.w	r3, r3, #15
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d20c      	bcs.n	8003808 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ee:	4b22      	ldr	r3, [pc, #136]	; (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037f6:	4b20      	ldr	r3, [pc, #128]	; (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	d001      	beq.n	8003808 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e032      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	2b00      	cmp	r3, #0
 8003812:	d008      	beq.n	8003826 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003814:	4b19      	ldr	r3, [pc, #100]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	4916      	ldr	r1, [pc, #88]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003822:	4313      	orrs	r3, r2
 8003824:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0308 	and.w	r3, r3, #8
 800382e:	2b00      	cmp	r3, #0
 8003830:	d009      	beq.n	8003846 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003832:	4b12      	ldr	r3, [pc, #72]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	490e      	ldr	r1, [pc, #56]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003842:	4313      	orrs	r3, r2
 8003844:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003846:	f000 f821 	bl	800388c <HAL_RCC_GetSysClockFreq>
 800384a:	4601      	mov	r1, r0
 800384c:	4b0b      	ldr	r3, [pc, #44]	; (800387c <HAL_RCC_ClockConfig+0x1bc>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	091b      	lsrs	r3, r3, #4
 8003852:	f003 030f 	and.w	r3, r3, #15
 8003856:	4a0a      	ldr	r2, [pc, #40]	; (8003880 <HAL_RCC_ClockConfig+0x1c0>)
 8003858:	5cd3      	ldrb	r3, [r2, r3]
 800385a:	fa21 f303 	lsr.w	r3, r1, r3
 800385e:	4a09      	ldr	r2, [pc, #36]	; (8003884 <HAL_RCC_ClockConfig+0x1c4>)
 8003860:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003862:	4b09      	ldr	r3, [pc, #36]	; (8003888 <HAL_RCC_ClockConfig+0x1c8>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4618      	mov	r0, r3
 8003868:	f7fe fd42 	bl	80022f0 <HAL_InitTick>

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40023c00 	.word	0x40023c00
 800387c:	40023800 	.word	0x40023800
 8003880:	0800787c 	.word	0x0800787c
 8003884:	20000000 	.word	0x20000000
 8003888:	20000004 	.word	0x20000004

0800388c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800388c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003892:	2300      	movs	r3, #0
 8003894:	607b      	str	r3, [r7, #4]
 8003896:	2300      	movs	r3, #0
 8003898:	60fb      	str	r3, [r7, #12]
 800389a:	2300      	movs	r3, #0
 800389c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800389e:	2300      	movs	r3, #0
 80038a0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038a2:	4b63      	ldr	r3, [pc, #396]	; (8003a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 030c 	and.w	r3, r3, #12
 80038aa:	2b04      	cmp	r3, #4
 80038ac:	d007      	beq.n	80038be <HAL_RCC_GetSysClockFreq+0x32>
 80038ae:	2b08      	cmp	r3, #8
 80038b0:	d008      	beq.n	80038c4 <HAL_RCC_GetSysClockFreq+0x38>
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f040 80b4 	bne.w	8003a20 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038b8:	4b5e      	ldr	r3, [pc, #376]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80038ba:	60bb      	str	r3, [r7, #8]
       break;
 80038bc:	e0b3      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038be:	4b5e      	ldr	r3, [pc, #376]	; (8003a38 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80038c0:	60bb      	str	r3, [r7, #8]
      break;
 80038c2:	e0b0      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038c4:	4b5a      	ldr	r3, [pc, #360]	; (8003a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038ce:	4b58      	ldr	r3, [pc, #352]	; (8003a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d04a      	beq.n	8003970 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038da:	4b55      	ldr	r3, [pc, #340]	; (8003a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	099b      	lsrs	r3, r3, #6
 80038e0:	f04f 0400 	mov.w	r4, #0
 80038e4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80038e8:	f04f 0200 	mov.w	r2, #0
 80038ec:	ea03 0501 	and.w	r5, r3, r1
 80038f0:	ea04 0602 	and.w	r6, r4, r2
 80038f4:	4629      	mov	r1, r5
 80038f6:	4632      	mov	r2, r6
 80038f8:	f04f 0300 	mov.w	r3, #0
 80038fc:	f04f 0400 	mov.w	r4, #0
 8003900:	0154      	lsls	r4, r2, #5
 8003902:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003906:	014b      	lsls	r3, r1, #5
 8003908:	4619      	mov	r1, r3
 800390a:	4622      	mov	r2, r4
 800390c:	1b49      	subs	r1, r1, r5
 800390e:	eb62 0206 	sbc.w	r2, r2, r6
 8003912:	f04f 0300 	mov.w	r3, #0
 8003916:	f04f 0400 	mov.w	r4, #0
 800391a:	0194      	lsls	r4, r2, #6
 800391c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003920:	018b      	lsls	r3, r1, #6
 8003922:	1a5b      	subs	r3, r3, r1
 8003924:	eb64 0402 	sbc.w	r4, r4, r2
 8003928:	f04f 0100 	mov.w	r1, #0
 800392c:	f04f 0200 	mov.w	r2, #0
 8003930:	00e2      	lsls	r2, r4, #3
 8003932:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003936:	00d9      	lsls	r1, r3, #3
 8003938:	460b      	mov	r3, r1
 800393a:	4614      	mov	r4, r2
 800393c:	195b      	adds	r3, r3, r5
 800393e:	eb44 0406 	adc.w	r4, r4, r6
 8003942:	f04f 0100 	mov.w	r1, #0
 8003946:	f04f 0200 	mov.w	r2, #0
 800394a:	0262      	lsls	r2, r4, #9
 800394c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003950:	0259      	lsls	r1, r3, #9
 8003952:	460b      	mov	r3, r1
 8003954:	4614      	mov	r4, r2
 8003956:	4618      	mov	r0, r3
 8003958:	4621      	mov	r1, r4
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f04f 0400 	mov.w	r4, #0
 8003960:	461a      	mov	r2, r3
 8003962:	4623      	mov	r3, r4
 8003964:	f7fd f978 	bl	8000c58 <__aeabi_uldivmod>
 8003968:	4603      	mov	r3, r0
 800396a:	460c      	mov	r4, r1
 800396c:	60fb      	str	r3, [r7, #12]
 800396e:	e049      	b.n	8003a04 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003970:	4b2f      	ldr	r3, [pc, #188]	; (8003a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	099b      	lsrs	r3, r3, #6
 8003976:	f04f 0400 	mov.w	r4, #0
 800397a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800397e:	f04f 0200 	mov.w	r2, #0
 8003982:	ea03 0501 	and.w	r5, r3, r1
 8003986:	ea04 0602 	and.w	r6, r4, r2
 800398a:	4629      	mov	r1, r5
 800398c:	4632      	mov	r2, r6
 800398e:	f04f 0300 	mov.w	r3, #0
 8003992:	f04f 0400 	mov.w	r4, #0
 8003996:	0154      	lsls	r4, r2, #5
 8003998:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800399c:	014b      	lsls	r3, r1, #5
 800399e:	4619      	mov	r1, r3
 80039a0:	4622      	mov	r2, r4
 80039a2:	1b49      	subs	r1, r1, r5
 80039a4:	eb62 0206 	sbc.w	r2, r2, r6
 80039a8:	f04f 0300 	mov.w	r3, #0
 80039ac:	f04f 0400 	mov.w	r4, #0
 80039b0:	0194      	lsls	r4, r2, #6
 80039b2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80039b6:	018b      	lsls	r3, r1, #6
 80039b8:	1a5b      	subs	r3, r3, r1
 80039ba:	eb64 0402 	sbc.w	r4, r4, r2
 80039be:	f04f 0100 	mov.w	r1, #0
 80039c2:	f04f 0200 	mov.w	r2, #0
 80039c6:	00e2      	lsls	r2, r4, #3
 80039c8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80039cc:	00d9      	lsls	r1, r3, #3
 80039ce:	460b      	mov	r3, r1
 80039d0:	4614      	mov	r4, r2
 80039d2:	195b      	adds	r3, r3, r5
 80039d4:	eb44 0406 	adc.w	r4, r4, r6
 80039d8:	f04f 0100 	mov.w	r1, #0
 80039dc:	f04f 0200 	mov.w	r2, #0
 80039e0:	02a2      	lsls	r2, r4, #10
 80039e2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80039e6:	0299      	lsls	r1, r3, #10
 80039e8:	460b      	mov	r3, r1
 80039ea:	4614      	mov	r4, r2
 80039ec:	4618      	mov	r0, r3
 80039ee:	4621      	mov	r1, r4
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f04f 0400 	mov.w	r4, #0
 80039f6:	461a      	mov	r2, r3
 80039f8:	4623      	mov	r3, r4
 80039fa:	f7fd f92d 	bl	8000c58 <__aeabi_uldivmod>
 80039fe:	4603      	mov	r3, r0
 8003a00:	460c      	mov	r4, r1
 8003a02:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a04:	4b0a      	ldr	r3, [pc, #40]	; (8003a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	0c1b      	lsrs	r3, r3, #16
 8003a0a:	f003 0303 	and.w	r3, r3, #3
 8003a0e:	3301      	adds	r3, #1
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1c:	60bb      	str	r3, [r7, #8]
      break;
 8003a1e:	e002      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a20:	4b04      	ldr	r3, [pc, #16]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003a22:	60bb      	str	r3, [r7, #8]
      break;
 8003a24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a26:	68bb      	ldr	r3, [r7, #8]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a30:	40023800 	.word	0x40023800
 8003a34:	00f42400 	.word	0x00f42400
 8003a38:	007a1200 	.word	0x007a1200

08003a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a40:	4b03      	ldr	r3, [pc, #12]	; (8003a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a42:	681b      	ldr	r3, [r3, #0]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	20000000 	.word	0x20000000

08003a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a58:	f7ff fff0 	bl	8003a3c <HAL_RCC_GetHCLKFreq>
 8003a5c:	4601      	mov	r1, r0
 8003a5e:	4b05      	ldr	r3, [pc, #20]	; (8003a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	0a9b      	lsrs	r3, r3, #10
 8003a64:	f003 0307 	and.w	r3, r3, #7
 8003a68:	4a03      	ldr	r2, [pc, #12]	; (8003a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a6a:	5cd3      	ldrb	r3, [r2, r3]
 8003a6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	40023800 	.word	0x40023800
 8003a78:	0800788c 	.word	0x0800788c

08003a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a80:	f7ff ffdc 	bl	8003a3c <HAL_RCC_GetHCLKFreq>
 8003a84:	4601      	mov	r1, r0
 8003a86:	4b05      	ldr	r3, [pc, #20]	; (8003a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	0b5b      	lsrs	r3, r3, #13
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	4a03      	ldr	r2, [pc, #12]	; (8003aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a92:	5cd3      	ldrb	r3, [r2, r3]
 8003a94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	0800788c 	.word	0x0800788c

08003aa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e056      	b.n	8003b64 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d106      	bne.n	8003ad6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f7fe fa05 	bl	8001ee0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2202      	movs	r2, #2
 8003ada:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003aec:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	431a      	orrs	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	431a      	orrs	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b12:	431a      	orrs	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	69db      	ldr	r3, [r3, #28]
 8003b18:	431a      	orrs	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a1b      	ldr	r3, [r3, #32]
 8003b1e:	ea42 0103 	orr.w	r1, r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	0c1b      	lsrs	r3, r3, #16
 8003b34:	f003 0104 	and.w	r1, r3, #4
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	69da      	ldr	r2, [r3, #28]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b52:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3708      	adds	r7, #8
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d101      	bne.n	8003b7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e01d      	b.n	8003bba <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d106      	bne.n	8003b98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f7fe fa3c 	bl	8002010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	3304      	adds	r3, #4
 8003ba8:	4619      	mov	r1, r3
 8003baa:	4610      	mov	r0, r2
 8003bac:	f000 fc92 	bl	80044d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b082      	sub	sp, #8
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e01d      	b.n	8003c10 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d106      	bne.n	8003bee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	f000 f815 	bl	8003c18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2202      	movs	r2, #2
 8003bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	3304      	adds	r3, #4
 8003bfe:	4619      	mov	r1, r3
 8003c00:	4610      	mov	r0, r2
 8003c02:	f000 fc67 	bl	80044d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3708      	adds	r7, #8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	6839      	ldr	r1, [r7, #0]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f001 f80c 	bl	8004c5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a10      	ldr	r2, [pc, #64]	; (8003c8c <HAL_TIM_PWM_Start+0x60>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d107      	bne.n	8003c5e <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2b06      	cmp	r3, #6
 8003c6e:	d007      	beq.n	8003c80 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f042 0201 	orr.w	r2, r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	40010000 	.word	0x40010000

08003c90 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e01d      	b.n	8003cde <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d106      	bne.n	8003cbc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f7fe f95a 	bl	8001f70 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	3304      	adds	r3, #4
 8003ccc:	4619      	mov	r1, r3
 8003cce:	4610      	mov	r0, r2
 8003cd0:	f000 fc00 	bl	80044d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
	...

08003ce8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2b0c      	cmp	r3, #12
 8003cf6:	d841      	bhi.n	8003d7c <HAL_TIM_IC_Start_IT+0x94>
 8003cf8:	a201      	add	r2, pc, #4	; (adr r2, 8003d00 <HAL_TIM_IC_Start_IT+0x18>)
 8003cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfe:	bf00      	nop
 8003d00:	08003d35 	.word	0x08003d35
 8003d04:	08003d7d 	.word	0x08003d7d
 8003d08:	08003d7d 	.word	0x08003d7d
 8003d0c:	08003d7d 	.word	0x08003d7d
 8003d10:	08003d47 	.word	0x08003d47
 8003d14:	08003d7d 	.word	0x08003d7d
 8003d18:	08003d7d 	.word	0x08003d7d
 8003d1c:	08003d7d 	.word	0x08003d7d
 8003d20:	08003d59 	.word	0x08003d59
 8003d24:	08003d7d 	.word	0x08003d7d
 8003d28:	08003d7d 	.word	0x08003d7d
 8003d2c:	08003d7d 	.word	0x08003d7d
 8003d30:	08003d6b 	.word	0x08003d6b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68da      	ldr	r2, [r3, #12]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0202 	orr.w	r2, r2, #2
 8003d42:	60da      	str	r2, [r3, #12]
      break;
 8003d44:	e01b      	b.n	8003d7e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68da      	ldr	r2, [r3, #12]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f042 0204 	orr.w	r2, r2, #4
 8003d54:	60da      	str	r2, [r3, #12]
      break;
 8003d56:	e012      	b.n	8003d7e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 0208 	orr.w	r2, r2, #8
 8003d66:	60da      	str	r2, [r3, #12]
      break;
 8003d68:	e009      	b.n	8003d7e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68da      	ldr	r2, [r3, #12]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0210 	orr.w	r2, r2, #16
 8003d78:	60da      	str	r2, [r3, #12]
      break;
 8003d7a:	e000      	b.n	8003d7e <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8003d7c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2201      	movs	r2, #1
 8003d84:	6839      	ldr	r1, [r7, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f000 ff68 	bl	8004c5c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f003 0307 	and.w	r3, r3, #7
 8003d96:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2b06      	cmp	r3, #6
 8003d9c:	d007      	beq.n	8003dae <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f042 0201 	orr.w	r2, r2, #1
 8003dac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d122      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d11b      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f06f 0202 	mvn.w	r2, #2
 8003de4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	f003 0303 	and.w	r3, r3, #3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7fd f9cc 	bl	8001198 <HAL_TIM_IC_CaptureCallback>
 8003e00:	e005      	b.n	8003e0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 fb48 	bl	8004498 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f000 fb4f 	bl	80044ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f003 0304 	and.w	r3, r3, #4
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	d122      	bne.n	8003e68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d11b      	bne.n	8003e68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f06f 0204 	mvn.w	r2, #4
 8003e38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f7fd f9a2 	bl	8001198 <HAL_TIM_IC_CaptureCallback>
 8003e54:	e005      	b.n	8003e62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fb1e 	bl	8004498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 fb25 	bl	80044ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b08      	cmp	r3, #8
 8003e74:	d122      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f003 0308 	and.w	r3, r3, #8
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d11b      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f06f 0208 	mvn.w	r2, #8
 8003e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2204      	movs	r2, #4
 8003e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f7fd f978 	bl	8001198 <HAL_TIM_IC_CaptureCallback>
 8003ea8:	e005      	b.n	8003eb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 faf4 	bl	8004498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 fafb 	bl	80044ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	f003 0310 	and.w	r3, r3, #16
 8003ec6:	2b10      	cmp	r3, #16
 8003ec8:	d122      	bne.n	8003f10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f003 0310 	and.w	r3, r3, #16
 8003ed4:	2b10      	cmp	r3, #16
 8003ed6:	d11b      	bne.n	8003f10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f06f 0210 	mvn.w	r2, #16
 8003ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2208      	movs	r2, #8
 8003ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	69db      	ldr	r3, [r3, #28]
 8003eee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7fd f94e 	bl	8001198 <HAL_TIM_IC_CaptureCallback>
 8003efc:	e005      	b.n	8003f0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 faca 	bl	8004498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 fad1 	bl	80044ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d10e      	bne.n	8003f3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f003 0301 	and.w	r3, r3, #1
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d107      	bne.n	8003f3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f06f 0201 	mvn.w	r2, #1
 8003f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 faa4 	bl	8004484 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f46:	2b80      	cmp	r3, #128	; 0x80
 8003f48:	d10e      	bne.n	8003f68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f54:	2b80      	cmp	r3, #128	; 0x80
 8003f56:	d107      	bne.n	8003f68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 ff18 	bl	8004d98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f72:	2b40      	cmp	r3, #64	; 0x40
 8003f74:	d10e      	bne.n	8003f94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f80:	2b40      	cmp	r3, #64	; 0x40
 8003f82:	d107      	bne.n	8003f94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 fa96 	bl	80044c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	f003 0320 	and.w	r3, r3, #32
 8003f9e:	2b20      	cmp	r3, #32
 8003fa0:	d10e      	bne.n	8003fc0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	f003 0320 	and.w	r3, r3, #32
 8003fac:	2b20      	cmp	r3, #32
 8003fae:	d107      	bne.n	8003fc0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f06f 0220 	mvn.w	r2, #32
 8003fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 fee2 	bl	8004d84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fc0:	bf00      	nop
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <HAL_TIM_IC_ConfigChannel+0x1a>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e08a      	b.n	80040f8 <HAL_TIM_IC_ConfigChannel+0x130>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2202      	movs	r2, #2
 8003fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d11b      	bne.n	8004030 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6818      	ldr	r0, [r3, #0]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	6819      	ldr	r1, [r3, #0]
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f000 fc70 	bl	80048ec <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	699a      	ldr	r2, [r3, #24]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 020c 	bic.w	r2, r2, #12
 800401a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	6999      	ldr	r1, [r3, #24]
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	689a      	ldr	r2, [r3, #8]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	619a      	str	r2, [r3, #24]
 800402e:	e05a      	b.n	80040e6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b04      	cmp	r3, #4
 8004034:	d11c      	bne.n	8004070 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6818      	ldr	r0, [r3, #0]
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	6819      	ldr	r1, [r3, #0]
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	f000 fce8 	bl	8004a1a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	699a      	ldr	r2, [r3, #24]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004058:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	6999      	ldr	r1, [r3, #24]
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	021a      	lsls	r2, r3, #8
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	430a      	orrs	r2, r1
 800406c:	619a      	str	r2, [r3, #24]
 800406e:	e03a      	b.n	80040e6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b08      	cmp	r3, #8
 8004074:	d11b      	bne.n	80040ae <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6818      	ldr	r0, [r3, #0]
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	6819      	ldr	r1, [r3, #0]
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	f000 fd35 	bl	8004af4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	69da      	ldr	r2, [r3, #28]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f022 020c 	bic.w	r2, r2, #12
 8004098:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	69d9      	ldr	r1, [r3, #28]
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	430a      	orrs	r2, r1
 80040aa:	61da      	str	r2, [r3, #28]
 80040ac:	e01b      	b.n	80040e6 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6818      	ldr	r0, [r3, #0]
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	6819      	ldr	r1, [r3, #0]
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f000 fd55 	bl	8004b6c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	69da      	ldr	r2, [r3, #28]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80040d0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	69d9      	ldr	r1, [r3, #28]
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	021a      	lsls	r2, r3, #8
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004112:	2b01      	cmp	r3, #1
 8004114:	d101      	bne.n	800411a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004116:	2302      	movs	r3, #2
 8004118:	e0b4      	b.n	8004284 <HAL_TIM_PWM_ConfigChannel+0x184>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2202      	movs	r2, #2
 8004126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2b0c      	cmp	r3, #12
 800412e:	f200 809f 	bhi.w	8004270 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004132:	a201      	add	r2, pc, #4	; (adr r2, 8004138 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004138:	0800416d 	.word	0x0800416d
 800413c:	08004271 	.word	0x08004271
 8004140:	08004271 	.word	0x08004271
 8004144:	08004271 	.word	0x08004271
 8004148:	080041ad 	.word	0x080041ad
 800414c:	08004271 	.word	0x08004271
 8004150:	08004271 	.word	0x08004271
 8004154:	08004271 	.word	0x08004271
 8004158:	080041ef 	.word	0x080041ef
 800415c:	08004271 	.word	0x08004271
 8004160:	08004271 	.word	0x08004271
 8004164:	08004271 	.word	0x08004271
 8004168:	0800422f 	.word	0x0800422f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68b9      	ldr	r1, [r7, #8]
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fa2e 	bl	80045d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	699a      	ldr	r2, [r3, #24]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f042 0208 	orr.w	r2, r2, #8
 8004186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	699a      	ldr	r2, [r3, #24]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0204 	bic.w	r2, r2, #4
 8004196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6999      	ldr	r1, [r3, #24]
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	691a      	ldr	r2, [r3, #16]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	619a      	str	r2, [r3, #24]
      break;
 80041aa:	e062      	b.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68b9      	ldr	r1, [r7, #8]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 fa74 	bl	80046a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699a      	ldr	r2, [r3, #24]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699a      	ldr	r2, [r3, #24]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6999      	ldr	r1, [r3, #24]
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	021a      	lsls	r2, r3, #8
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	619a      	str	r2, [r3, #24]
      break;
 80041ec:	e041      	b.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68b9      	ldr	r1, [r7, #8]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 fabf 	bl	8004778 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	69da      	ldr	r2, [r3, #28]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f042 0208 	orr.w	r2, r2, #8
 8004208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	69da      	ldr	r2, [r3, #28]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 0204 	bic.w	r2, r2, #4
 8004218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69d9      	ldr	r1, [r3, #28]
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	691a      	ldr	r2, [r3, #16]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	61da      	str	r2, [r3, #28]
      break;
 800422c:	e021      	b.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68b9      	ldr	r1, [r7, #8]
 8004234:	4618      	mov	r0, r3
 8004236:	f000 fb09 	bl	800484c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	69da      	ldr	r2, [r3, #28]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004248:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	69da      	ldr	r2, [r3, #28]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004258:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	69d9      	ldr	r1, [r3, #28]
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	691b      	ldr	r3, [r3, #16]
 8004264:	021a      	lsls	r2, r3, #8
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	61da      	str	r2, [r3, #28]
      break;
 800426e:	e000      	b.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004270:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800429c:	2b01      	cmp	r3, #1
 800429e:	d101      	bne.n	80042a4 <HAL_TIM_ConfigClockSource+0x18>
 80042a0:	2302      	movs	r3, #2
 80042a2:	e0a6      	b.n	80043f2 <HAL_TIM_ConfigClockSource+0x166>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2202      	movs	r2, #2
 80042b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042ca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2b40      	cmp	r3, #64	; 0x40
 80042da:	d067      	beq.n	80043ac <HAL_TIM_ConfigClockSource+0x120>
 80042dc:	2b40      	cmp	r3, #64	; 0x40
 80042de:	d80b      	bhi.n	80042f8 <HAL_TIM_ConfigClockSource+0x6c>
 80042e0:	2b10      	cmp	r3, #16
 80042e2:	d073      	beq.n	80043cc <HAL_TIM_ConfigClockSource+0x140>
 80042e4:	2b10      	cmp	r3, #16
 80042e6:	d802      	bhi.n	80042ee <HAL_TIM_ConfigClockSource+0x62>
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d06f      	beq.n	80043cc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80042ec:	e078      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80042ee:	2b20      	cmp	r3, #32
 80042f0:	d06c      	beq.n	80043cc <HAL_TIM_ConfigClockSource+0x140>
 80042f2:	2b30      	cmp	r3, #48	; 0x30
 80042f4:	d06a      	beq.n	80043cc <HAL_TIM_ConfigClockSource+0x140>
      break;
 80042f6:	e073      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80042f8:	2b70      	cmp	r3, #112	; 0x70
 80042fa:	d00d      	beq.n	8004318 <HAL_TIM_ConfigClockSource+0x8c>
 80042fc:	2b70      	cmp	r3, #112	; 0x70
 80042fe:	d804      	bhi.n	800430a <HAL_TIM_ConfigClockSource+0x7e>
 8004300:	2b50      	cmp	r3, #80	; 0x50
 8004302:	d033      	beq.n	800436c <HAL_TIM_ConfigClockSource+0xe0>
 8004304:	2b60      	cmp	r3, #96	; 0x60
 8004306:	d041      	beq.n	800438c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004308:	e06a      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800430a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800430e:	d066      	beq.n	80043de <HAL_TIM_ConfigClockSource+0x152>
 8004310:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004314:	d017      	beq.n	8004346 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004316:	e063      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6818      	ldr	r0, [r3, #0]
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	6899      	ldr	r1, [r3, #8]
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685a      	ldr	r2, [r3, #4]
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f000 fc78 	bl	8004c1c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800433a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	609a      	str	r2, [r3, #8]
      break;
 8004344:	e04c      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6818      	ldr	r0, [r3, #0]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	6899      	ldr	r1, [r3, #8]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	685a      	ldr	r2, [r3, #4]
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	f000 fc61 	bl	8004c1c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689a      	ldr	r2, [r3, #8]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004368:	609a      	str	r2, [r3, #8]
      break;
 800436a:	e039      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6818      	ldr	r0, [r3, #0]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	6859      	ldr	r1, [r3, #4]
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	461a      	mov	r2, r3
 800437a:	f000 fb1f 	bl	80049bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2150      	movs	r1, #80	; 0x50
 8004384:	4618      	mov	r0, r3
 8004386:	f000 fc2e 	bl	8004be6 <TIM_ITRx_SetConfig>
      break;
 800438a:	e029      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6818      	ldr	r0, [r3, #0]
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	6859      	ldr	r1, [r3, #4]
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	461a      	mov	r2, r3
 800439a:	f000 fb7b 	bl	8004a94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2160      	movs	r1, #96	; 0x60
 80043a4:	4618      	mov	r0, r3
 80043a6:	f000 fc1e 	bl	8004be6 <TIM_ITRx_SetConfig>
      break;
 80043aa:	e019      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6818      	ldr	r0, [r3, #0]
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	6859      	ldr	r1, [r3, #4]
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	461a      	mov	r2, r3
 80043ba:	f000 faff 	bl	80049bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2140      	movs	r1, #64	; 0x40
 80043c4:	4618      	mov	r0, r3
 80043c6:	f000 fc0e 	bl	8004be6 <TIM_ITRx_SetConfig>
      break;
 80043ca:	e009      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4619      	mov	r1, r3
 80043d6:	4610      	mov	r0, r2
 80043d8:	f000 fc05 	bl	8004be6 <TIM_ITRx_SetConfig>
      break;
 80043dc:	e000      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80043de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3710      	adds	r7, #16
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
	...

080043fc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b085      	sub	sp, #20
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004406:	2300      	movs	r3, #0
 8004408:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b0c      	cmp	r3, #12
 800440e:	d831      	bhi.n	8004474 <HAL_TIM_ReadCapturedValue+0x78>
 8004410:	a201      	add	r2, pc, #4	; (adr r2, 8004418 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004416:	bf00      	nop
 8004418:	0800444d 	.word	0x0800444d
 800441c:	08004475 	.word	0x08004475
 8004420:	08004475 	.word	0x08004475
 8004424:	08004475 	.word	0x08004475
 8004428:	08004457 	.word	0x08004457
 800442c:	08004475 	.word	0x08004475
 8004430:	08004475 	.word	0x08004475
 8004434:	08004475 	.word	0x08004475
 8004438:	08004461 	.word	0x08004461
 800443c:	08004475 	.word	0x08004475
 8004440:	08004475 	.word	0x08004475
 8004444:	08004475 	.word	0x08004475
 8004448:	0800446b 	.word	0x0800446b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004452:	60fb      	str	r3, [r7, #12]

      break;
 8004454:	e00f      	b.n	8004476 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445c:	60fb      	str	r3, [r7, #12]

      break;
 800445e:	e00a      	b.n	8004476 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004466:	60fb      	str	r3, [r7, #12]

      break;
 8004468:	e005      	b.n	8004476 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004470:	60fb      	str	r3, [r7, #12]

      break;
 8004472:	e000      	b.n	8004476 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004474:	bf00      	nop
  }

  return tmpreg;
 8004476:	68fb      	ldr	r3, [r7, #12]
}
 8004478:	4618      	mov	r0, r3
 800447a:	3714      	adds	r7, #20
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr

08004484 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800448c:	bf00      	nop
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044a0:	bf00      	nop
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a34      	ldr	r2, [pc, #208]	; (80045b8 <TIM_Base_SetConfig+0xe4>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d00f      	beq.n	800450c <TIM_Base_SetConfig+0x38>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044f2:	d00b      	beq.n	800450c <TIM_Base_SetConfig+0x38>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a31      	ldr	r2, [pc, #196]	; (80045bc <TIM_Base_SetConfig+0xe8>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d007      	beq.n	800450c <TIM_Base_SetConfig+0x38>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a30      	ldr	r2, [pc, #192]	; (80045c0 <TIM_Base_SetConfig+0xec>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d003      	beq.n	800450c <TIM_Base_SetConfig+0x38>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a2f      	ldr	r2, [pc, #188]	; (80045c4 <TIM_Base_SetConfig+0xf0>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d108      	bne.n	800451e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	68fa      	ldr	r2, [r7, #12]
 800451a:	4313      	orrs	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a25      	ldr	r2, [pc, #148]	; (80045b8 <TIM_Base_SetConfig+0xe4>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d01b      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800452c:	d017      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a22      	ldr	r2, [pc, #136]	; (80045bc <TIM_Base_SetConfig+0xe8>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d013      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a21      	ldr	r2, [pc, #132]	; (80045c0 <TIM_Base_SetConfig+0xec>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d00f      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a20      	ldr	r2, [pc, #128]	; (80045c4 <TIM_Base_SetConfig+0xf0>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d00b      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a1f      	ldr	r2, [pc, #124]	; (80045c8 <TIM_Base_SetConfig+0xf4>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d007      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a1e      	ldr	r2, [pc, #120]	; (80045cc <TIM_Base_SetConfig+0xf8>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d003      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a1d      	ldr	r2, [pc, #116]	; (80045d0 <TIM_Base_SetConfig+0xfc>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d108      	bne.n	8004570 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	4313      	orrs	r3, r2
 800456e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	4313      	orrs	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a08      	ldr	r2, [pc, #32]	; (80045b8 <TIM_Base_SetConfig+0xe4>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d103      	bne.n	80045a4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	691a      	ldr	r2, [r3, #16]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	615a      	str	r2, [r3, #20]
}
 80045aa:	bf00      	nop
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	40010000 	.word	0x40010000
 80045bc:	40000400 	.word	0x40000400
 80045c0:	40000800 	.word	0x40000800
 80045c4:	40000c00 	.word	0x40000c00
 80045c8:	40014000 	.word	0x40014000
 80045cc:	40014400 	.word	0x40014400
 80045d0:	40014800 	.word	0x40014800

080045d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	f023 0201 	bic.w	r2, r3, #1
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f023 0303 	bic.w	r3, r3, #3
 800460a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68fa      	ldr	r2, [r7, #12]
 8004612:	4313      	orrs	r3, r2
 8004614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	f023 0302 	bic.w	r3, r3, #2
 800461c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	4313      	orrs	r3, r2
 8004626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a1c      	ldr	r2, [pc, #112]	; (800469c <TIM_OC1_SetConfig+0xc8>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d10c      	bne.n	800464a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	f023 0308 	bic.w	r3, r3, #8
 8004636:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	4313      	orrs	r3, r2
 8004640:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	f023 0304 	bic.w	r3, r3, #4
 8004648:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a13      	ldr	r2, [pc, #76]	; (800469c <TIM_OC1_SetConfig+0xc8>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d111      	bne.n	8004676 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	693a      	ldr	r2, [r7, #16]
 8004668:	4313      	orrs	r3, r2
 800466a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	699b      	ldr	r3, [r3, #24]
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	4313      	orrs	r3, r2
 8004674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	693a      	ldr	r2, [r7, #16]
 800467a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	621a      	str	r2, [r3, #32]
}
 8004690:	bf00      	nop
 8004692:	371c      	adds	r7, #28
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr
 800469c:	40010000 	.word	0x40010000

080046a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b087      	sub	sp, #28
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	f023 0210 	bic.w	r2, r3, #16
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	021b      	lsls	r3, r3, #8
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	f023 0320 	bic.w	r3, r3, #32
 80046ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a1e      	ldr	r2, [pc, #120]	; (8004774 <TIM_OC2_SetConfig+0xd4>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d10d      	bne.n	800471c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004706:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	011b      	lsls	r3, r3, #4
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	4313      	orrs	r3, r2
 8004712:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800471a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a15      	ldr	r2, [pc, #84]	; (8004774 <TIM_OC2_SetConfig+0xd4>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d113      	bne.n	800474c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800472a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004732:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	4313      	orrs	r3, r2
 800473e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	693a      	ldr	r2, [r7, #16]
 8004748:	4313      	orrs	r3, r2
 800474a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	621a      	str	r2, [r3, #32]
}
 8004766:	bf00      	nop
 8004768:	371c      	adds	r7, #28
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	40010000 	.word	0x40010000

08004778 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004778:	b480      	push	{r7}
 800477a:	b087      	sub	sp, #28
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f023 0303 	bic.w	r3, r3, #3
 80047ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	021b      	lsls	r3, r3, #8
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a1d      	ldr	r2, [pc, #116]	; (8004848 <TIM_OC3_SetConfig+0xd0>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d10d      	bne.n	80047f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	021b      	lsls	r3, r3, #8
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a14      	ldr	r2, [pc, #80]	; (8004848 <TIM_OC3_SetConfig+0xd0>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d113      	bne.n	8004822 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004800:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004808:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	4313      	orrs	r3, r2
 8004814:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	011b      	lsls	r3, r3, #4
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	4313      	orrs	r3, r2
 8004820:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	693a      	ldr	r2, [r7, #16]
 8004826:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685a      	ldr	r2, [r3, #4]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	621a      	str	r2, [r3, #32]
}
 800483c:	bf00      	nop
 800483e:	371c      	adds	r7, #28
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	40010000 	.word	0x40010000

0800484c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800484c:	b480      	push	{r7}
 800484e:	b087      	sub	sp, #28
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	69db      	ldr	r3, [r3, #28]
 8004872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800487a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004882:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	021b      	lsls	r3, r3, #8
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	4313      	orrs	r3, r2
 800488e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004896:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	031b      	lsls	r3, r3, #12
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a10      	ldr	r2, [pc, #64]	; (80048e8 <TIM_OC4_SetConfig+0x9c>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d109      	bne.n	80048c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	019b      	lsls	r3, r3, #6
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	4313      	orrs	r3, r2
 80048be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	621a      	str	r2, [r3, #32]
}
 80048da:	bf00      	nop
 80048dc:	371c      	adds	r7, #28
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	40010000 	.word	0x40010000

080048ec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b087      	sub	sp, #28
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
 80048f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	f023 0201 	bic.w	r2, r3, #1
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6a1b      	ldr	r3, [r3, #32]
 8004910:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	4a24      	ldr	r2, [pc, #144]	; (80049a8 <TIM_TI1_SetConfig+0xbc>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d013      	beq.n	8004942 <TIM_TI1_SetConfig+0x56>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004920:	d00f      	beq.n	8004942 <TIM_TI1_SetConfig+0x56>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	4a21      	ldr	r2, [pc, #132]	; (80049ac <TIM_TI1_SetConfig+0xc0>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d00b      	beq.n	8004942 <TIM_TI1_SetConfig+0x56>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4a20      	ldr	r2, [pc, #128]	; (80049b0 <TIM_TI1_SetConfig+0xc4>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d007      	beq.n	8004942 <TIM_TI1_SetConfig+0x56>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4a1f      	ldr	r2, [pc, #124]	; (80049b4 <TIM_TI1_SetConfig+0xc8>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d003      	beq.n	8004942 <TIM_TI1_SetConfig+0x56>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	4a1e      	ldr	r2, [pc, #120]	; (80049b8 <TIM_TI1_SetConfig+0xcc>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d101      	bne.n	8004946 <TIM_TI1_SetConfig+0x5a>
 8004942:	2301      	movs	r3, #1
 8004944:	e000      	b.n	8004948 <TIM_TI1_SetConfig+0x5c>
 8004946:	2300      	movs	r3, #0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d008      	beq.n	800495e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	f023 0303 	bic.w	r3, r3, #3
 8004952:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4313      	orrs	r3, r2
 800495a:	617b      	str	r3, [r7, #20]
 800495c:	e003      	b.n	8004966 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	f043 0301 	orr.w	r3, r3, #1
 8004964:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800496c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	011b      	lsls	r3, r3, #4
 8004972:	b2db      	uxtb	r3, r3
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	4313      	orrs	r3, r2
 8004978:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	f023 030a 	bic.w	r3, r3, #10
 8004980:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	f003 030a 	and.w	r3, r3, #10
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	4313      	orrs	r3, r2
 800498c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	621a      	str	r2, [r3, #32]
}
 800499a:	bf00      	nop
 800499c:	371c      	adds	r7, #28
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	40010000 	.word	0x40010000
 80049ac:	40000400 	.word	0x40000400
 80049b0:	40000800 	.word	0x40000800
 80049b4:	40000c00 	.word	0x40000c00
 80049b8:	40014000 	.word	0x40014000

080049bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049bc:	b480      	push	{r7}
 80049be:	b087      	sub	sp, #28
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6a1b      	ldr	r3, [r3, #32]
 80049cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	f023 0201 	bic.w	r2, r3, #1
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	011b      	lsls	r3, r3, #4
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	f023 030a 	bic.w	r3, r3, #10
 80049f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	621a      	str	r2, [r3, #32]
}
 8004a0e:	bf00      	nop
 8004a10:	371c      	adds	r7, #28
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b087      	sub	sp, #28
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	60f8      	str	r0, [r7, #12]
 8004a22:	60b9      	str	r1, [r7, #8]
 8004a24:	607a      	str	r2, [r7, #4]
 8004a26:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6a1b      	ldr	r3, [r3, #32]
 8004a2c:	f023 0210 	bic.w	r2, r3, #16
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a46:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	021b      	lsls	r3, r3, #8
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	031b      	lsls	r3, r3, #12
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	697a      	ldr	r2, [r7, #20]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a6c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	011b      	lsls	r3, r3, #4
 8004a72:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	621a      	str	r2, [r3, #32]
}
 8004a88:	bf00      	nop
 8004a8a:	371c      	adds	r7, #28
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	f023 0210 	bic.w	r2, r3, #16
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004abe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	031b      	lsls	r3, r3, #12
 8004ac4:	697a      	ldr	r2, [r7, #20]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ad0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	621a      	str	r2, [r3, #32]
}
 8004ae8:	bf00      	nop
 8004aea:	371c      	adds	r7, #28
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b087      	sub	sp, #28
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
 8004b00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	69db      	ldr	r3, [r3, #28]
 8004b12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f023 0303 	bic.w	r3, r3, #3
 8004b20:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b30:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	011b      	lsls	r3, r3, #4
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004b44:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	021b      	lsls	r3, r3, #8
 8004b4a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	621a      	str	r2, [r3, #32]
}
 8004b60:	bf00      	nop
 8004b62:	371c      	adds	r7, #28
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b087      	sub	sp, #28
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
 8004b78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b98:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	021b      	lsls	r3, r3, #8
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004baa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	031b      	lsls	r3, r3, #12
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	697a      	ldr	r2, [r7, #20]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004bbe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	031b      	lsls	r3, r3, #12
 8004bc4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	693a      	ldr	r2, [r7, #16]
 8004bd8:	621a      	str	r2, [r3, #32]
}
 8004bda:	bf00      	nop
 8004bdc:	371c      	adds	r7, #28
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr

08004be6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b085      	sub	sp, #20
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
 8004bee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	f043 0307 	orr.w	r3, r3, #7
 8004c08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	609a      	str	r2, [r3, #8]
}
 8004c10:	bf00      	nop
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b087      	sub	sp, #28
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
 8004c28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	021a      	lsls	r2, r3, #8
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	431a      	orrs	r2, r3
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	609a      	str	r2, [r3, #8]
}
 8004c50:	bf00      	nop
 8004c52:	371c      	adds	r7, #28
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b087      	sub	sp, #28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	f003 031f 	and.w	r3, r3, #31
 8004c6e:	2201      	movs	r2, #1
 8004c70:	fa02 f303 	lsl.w	r3, r2, r3
 8004c74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6a1a      	ldr	r2, [r3, #32]
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	43db      	mvns	r3, r3
 8004c7e:	401a      	ands	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a1a      	ldr	r2, [r3, #32]
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 031f 	and.w	r3, r3, #31
 8004c8e:	6879      	ldr	r1, [r7, #4]
 8004c90:	fa01 f303 	lsl.w	r3, r1, r3
 8004c94:	431a      	orrs	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	621a      	str	r2, [r3, #32]
}
 8004c9a:	bf00      	nop
 8004c9c:	371c      	adds	r7, #28
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
	...

08004ca8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d101      	bne.n	8004cc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	e050      	b.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ce6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a1c      	ldr	r2, [pc, #112]	; (8004d70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d018      	beq.n	8004d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d0c:	d013      	beq.n	8004d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a18      	ldr	r2, [pc, #96]	; (8004d74 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d00e      	beq.n	8004d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a16      	ldr	r2, [pc, #88]	; (8004d78 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d009      	beq.n	8004d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a15      	ldr	r2, [pc, #84]	; (8004d7c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d004      	beq.n	8004d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a13      	ldr	r2, [pc, #76]	; (8004d80 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d10c      	bne.n	8004d50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	68ba      	ldr	r2, [r7, #8]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3714      	adds	r7, #20
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	40010000 	.word	0x40010000
 8004d74:	40000400 	.word	0x40000400
 8004d78:	40000800 	.word	0x40000800
 8004d7c:	40000c00 	.word	0x40000c00
 8004d80:	40014000 	.word	0x40014000

08004d84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004da0:	bf00      	nop
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e03f      	b.n	8004e3e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d106      	bne.n	8004dd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f7fd f974 	bl	80020c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2224      	movs	r2, #36	; 0x24
 8004ddc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68da      	ldr	r2, [r3, #12]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004dee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 f90b 	bl	800500c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	691a      	ldr	r2, [r3, #16]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	695a      	ldr	r2, [r3, #20]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68da      	ldr	r2, [r3, #12]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2220      	movs	r2, #32
 8004e30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2220      	movs	r2, #32
 8004e38:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3708      	adds	r7, #8
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}

08004e46 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e46:	b580      	push	{r7, lr}
 8004e48:	b088      	sub	sp, #32
 8004e4a:	af02      	add	r7, sp, #8
 8004e4c:	60f8      	str	r0, [r7, #12]
 8004e4e:	60b9      	str	r1, [r7, #8]
 8004e50:	603b      	str	r3, [r7, #0]
 8004e52:	4613      	mov	r3, r2
 8004e54:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004e56:	2300      	movs	r3, #0
 8004e58:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	2b20      	cmp	r3, #32
 8004e64:	f040 8083 	bne.w	8004f6e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d002      	beq.n	8004e74 <HAL_UART_Transmit+0x2e>
 8004e6e:	88fb      	ldrh	r3, [r7, #6]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d101      	bne.n	8004e78 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e07b      	b.n	8004f70 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_UART_Transmit+0x40>
 8004e82:	2302      	movs	r3, #2
 8004e84:	e074      	b.n	8004f70 <HAL_UART_Transmit+0x12a>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2221      	movs	r2, #33	; 0x21
 8004e98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004e9c:	f7fd fa6c 	bl	8002378 <HAL_GetTick>
 8004ea0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	88fa      	ldrh	r2, [r7, #6]
 8004ea6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	88fa      	ldrh	r2, [r7, #6]
 8004eac:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004eb6:	e042      	b.n	8004f3e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ece:	d122      	bne.n	8004f16 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	2180      	movs	r1, #128	; 0x80
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f000 f84c 	bl	8004f78 <UART_WaitOnFlagUntilTimeout>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d001      	beq.n	8004eea <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e042      	b.n	8004f70 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	881b      	ldrh	r3, [r3, #0]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004efc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d103      	bne.n	8004f0e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	3302      	adds	r3, #2
 8004f0a:	60bb      	str	r3, [r7, #8]
 8004f0c:	e017      	b.n	8004f3e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	3301      	adds	r3, #1
 8004f12:	60bb      	str	r3, [r7, #8]
 8004f14:	e013      	b.n	8004f3e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	9300      	str	r3, [sp, #0]
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	2180      	movs	r1, #128	; 0x80
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	f000 f829 	bl	8004f78 <UART_WaitOnFlagUntilTimeout>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d001      	beq.n	8004f30 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e01f      	b.n	8004f70 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	1c5a      	adds	r2, r3, #1
 8004f34:	60ba      	str	r2, [r7, #8]
 8004f36:	781a      	ldrb	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d1b7      	bne.n	8004eb8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	9300      	str	r3, [sp, #0]
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	2140      	movs	r1, #64	; 0x40
 8004f52:	68f8      	ldr	r0, [r7, #12]
 8004f54:	f000 f810 	bl	8004f78 <UART_WaitOnFlagUntilTimeout>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e006      	b.n	8004f70 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2220      	movs	r2, #32
 8004f66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	e000      	b.n	8004f70 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004f6e:	2302      	movs	r3, #2
  }
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3718      	adds	r7, #24
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	603b      	str	r3, [r7, #0]
 8004f84:	4613      	mov	r3, r2
 8004f86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f88:	e02c      	b.n	8004fe4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f90:	d028      	beq.n	8004fe4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d007      	beq.n	8004fa8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f98:	f7fd f9ee 	bl	8002378 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	69ba      	ldr	r2, [r7, #24]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d21d      	bcs.n	8004fe4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004fb6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	695a      	ldr	r2, [r3, #20]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f022 0201 	bic.w	r2, r2, #1
 8004fc6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2220      	movs	r2, #32
 8004fd4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e00f      	b.n	8005004 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	4013      	ands	r3, r2
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	bf0c      	ite	eq
 8004ff4:	2301      	moveq	r3, #1
 8004ff6:	2300      	movne	r3, #0
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	79fb      	ldrb	r3, [r7, #7]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d0c3      	beq.n	8004f8a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005002:	2300      	movs	r3, #0
}
 8005004:	4618      	mov	r0, r3
 8005006:	3710      	adds	r7, #16
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800500c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005010:	b085      	sub	sp, #20
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	68da      	ldr	r2, [r3, #12]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	430a      	orrs	r2, r1
 800502a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689a      	ldr	r2, [r3, #8]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	691b      	ldr	r3, [r3, #16]
 8005034:	431a      	orrs	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	431a      	orrs	r2, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	69db      	ldr	r3, [r3, #28]
 8005040:	4313      	orrs	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800504e:	f023 030c 	bic.w	r3, r3, #12
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	6812      	ldr	r2, [r2, #0]
 8005056:	68f9      	ldr	r1, [r7, #12]
 8005058:	430b      	orrs	r3, r1
 800505a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	699a      	ldr	r2, [r3, #24]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	430a      	orrs	r2, r1
 8005070:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800507a:	f040 818b 	bne.w	8005394 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4ac1      	ldr	r2, [pc, #772]	; (8005388 <UART_SetConfig+0x37c>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d005      	beq.n	8005094 <UART_SetConfig+0x88>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4abf      	ldr	r2, [pc, #764]	; (800538c <UART_SetConfig+0x380>)
 800508e:	4293      	cmp	r3, r2
 8005090:	f040 80bd 	bne.w	800520e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005094:	f7fe fcf2 	bl	8003a7c <HAL_RCC_GetPCLK2Freq>
 8005098:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	461d      	mov	r5, r3
 800509e:	f04f 0600 	mov.w	r6, #0
 80050a2:	46a8      	mov	r8, r5
 80050a4:	46b1      	mov	r9, r6
 80050a6:	eb18 0308 	adds.w	r3, r8, r8
 80050aa:	eb49 0409 	adc.w	r4, r9, r9
 80050ae:	4698      	mov	r8, r3
 80050b0:	46a1      	mov	r9, r4
 80050b2:	eb18 0805 	adds.w	r8, r8, r5
 80050b6:	eb49 0906 	adc.w	r9, r9, r6
 80050ba:	f04f 0100 	mov.w	r1, #0
 80050be:	f04f 0200 	mov.w	r2, #0
 80050c2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80050c6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80050ca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80050ce:	4688      	mov	r8, r1
 80050d0:	4691      	mov	r9, r2
 80050d2:	eb18 0005 	adds.w	r0, r8, r5
 80050d6:	eb49 0106 	adc.w	r1, r9, r6
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	461d      	mov	r5, r3
 80050e0:	f04f 0600 	mov.w	r6, #0
 80050e4:	196b      	adds	r3, r5, r5
 80050e6:	eb46 0406 	adc.w	r4, r6, r6
 80050ea:	461a      	mov	r2, r3
 80050ec:	4623      	mov	r3, r4
 80050ee:	f7fb fdb3 	bl	8000c58 <__aeabi_uldivmod>
 80050f2:	4603      	mov	r3, r0
 80050f4:	460c      	mov	r4, r1
 80050f6:	461a      	mov	r2, r3
 80050f8:	4ba5      	ldr	r3, [pc, #660]	; (8005390 <UART_SetConfig+0x384>)
 80050fa:	fba3 2302 	umull	r2, r3, r3, r2
 80050fe:	095b      	lsrs	r3, r3, #5
 8005100:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	461d      	mov	r5, r3
 8005108:	f04f 0600 	mov.w	r6, #0
 800510c:	46a9      	mov	r9, r5
 800510e:	46b2      	mov	sl, r6
 8005110:	eb19 0309 	adds.w	r3, r9, r9
 8005114:	eb4a 040a 	adc.w	r4, sl, sl
 8005118:	4699      	mov	r9, r3
 800511a:	46a2      	mov	sl, r4
 800511c:	eb19 0905 	adds.w	r9, r9, r5
 8005120:	eb4a 0a06 	adc.w	sl, sl, r6
 8005124:	f04f 0100 	mov.w	r1, #0
 8005128:	f04f 0200 	mov.w	r2, #0
 800512c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005130:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005134:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005138:	4689      	mov	r9, r1
 800513a:	4692      	mov	sl, r2
 800513c:	eb19 0005 	adds.w	r0, r9, r5
 8005140:	eb4a 0106 	adc.w	r1, sl, r6
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	461d      	mov	r5, r3
 800514a:	f04f 0600 	mov.w	r6, #0
 800514e:	196b      	adds	r3, r5, r5
 8005150:	eb46 0406 	adc.w	r4, r6, r6
 8005154:	461a      	mov	r2, r3
 8005156:	4623      	mov	r3, r4
 8005158:	f7fb fd7e 	bl	8000c58 <__aeabi_uldivmod>
 800515c:	4603      	mov	r3, r0
 800515e:	460c      	mov	r4, r1
 8005160:	461a      	mov	r2, r3
 8005162:	4b8b      	ldr	r3, [pc, #556]	; (8005390 <UART_SetConfig+0x384>)
 8005164:	fba3 1302 	umull	r1, r3, r3, r2
 8005168:	095b      	lsrs	r3, r3, #5
 800516a:	2164      	movs	r1, #100	; 0x64
 800516c:	fb01 f303 	mul.w	r3, r1, r3
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	00db      	lsls	r3, r3, #3
 8005174:	3332      	adds	r3, #50	; 0x32
 8005176:	4a86      	ldr	r2, [pc, #536]	; (8005390 <UART_SetConfig+0x384>)
 8005178:	fba2 2303 	umull	r2, r3, r2, r3
 800517c:	095b      	lsrs	r3, r3, #5
 800517e:	005b      	lsls	r3, r3, #1
 8005180:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005184:	4498      	add	r8, r3
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	461d      	mov	r5, r3
 800518a:	f04f 0600 	mov.w	r6, #0
 800518e:	46a9      	mov	r9, r5
 8005190:	46b2      	mov	sl, r6
 8005192:	eb19 0309 	adds.w	r3, r9, r9
 8005196:	eb4a 040a 	adc.w	r4, sl, sl
 800519a:	4699      	mov	r9, r3
 800519c:	46a2      	mov	sl, r4
 800519e:	eb19 0905 	adds.w	r9, r9, r5
 80051a2:	eb4a 0a06 	adc.w	sl, sl, r6
 80051a6:	f04f 0100 	mov.w	r1, #0
 80051aa:	f04f 0200 	mov.w	r2, #0
 80051ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80051b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80051ba:	4689      	mov	r9, r1
 80051bc:	4692      	mov	sl, r2
 80051be:	eb19 0005 	adds.w	r0, r9, r5
 80051c2:	eb4a 0106 	adc.w	r1, sl, r6
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	461d      	mov	r5, r3
 80051cc:	f04f 0600 	mov.w	r6, #0
 80051d0:	196b      	adds	r3, r5, r5
 80051d2:	eb46 0406 	adc.w	r4, r6, r6
 80051d6:	461a      	mov	r2, r3
 80051d8:	4623      	mov	r3, r4
 80051da:	f7fb fd3d 	bl	8000c58 <__aeabi_uldivmod>
 80051de:	4603      	mov	r3, r0
 80051e0:	460c      	mov	r4, r1
 80051e2:	461a      	mov	r2, r3
 80051e4:	4b6a      	ldr	r3, [pc, #424]	; (8005390 <UART_SetConfig+0x384>)
 80051e6:	fba3 1302 	umull	r1, r3, r3, r2
 80051ea:	095b      	lsrs	r3, r3, #5
 80051ec:	2164      	movs	r1, #100	; 0x64
 80051ee:	fb01 f303 	mul.w	r3, r1, r3
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	00db      	lsls	r3, r3, #3
 80051f6:	3332      	adds	r3, #50	; 0x32
 80051f8:	4a65      	ldr	r2, [pc, #404]	; (8005390 <UART_SetConfig+0x384>)
 80051fa:	fba2 2303 	umull	r2, r3, r2, r3
 80051fe:	095b      	lsrs	r3, r3, #5
 8005200:	f003 0207 	and.w	r2, r3, #7
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4442      	add	r2, r8
 800520a:	609a      	str	r2, [r3, #8]
 800520c:	e26f      	b.n	80056ee <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800520e:	f7fe fc21 	bl	8003a54 <HAL_RCC_GetPCLK1Freq>
 8005212:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	461d      	mov	r5, r3
 8005218:	f04f 0600 	mov.w	r6, #0
 800521c:	46a8      	mov	r8, r5
 800521e:	46b1      	mov	r9, r6
 8005220:	eb18 0308 	adds.w	r3, r8, r8
 8005224:	eb49 0409 	adc.w	r4, r9, r9
 8005228:	4698      	mov	r8, r3
 800522a:	46a1      	mov	r9, r4
 800522c:	eb18 0805 	adds.w	r8, r8, r5
 8005230:	eb49 0906 	adc.w	r9, r9, r6
 8005234:	f04f 0100 	mov.w	r1, #0
 8005238:	f04f 0200 	mov.w	r2, #0
 800523c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005240:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005244:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005248:	4688      	mov	r8, r1
 800524a:	4691      	mov	r9, r2
 800524c:	eb18 0005 	adds.w	r0, r8, r5
 8005250:	eb49 0106 	adc.w	r1, r9, r6
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	461d      	mov	r5, r3
 800525a:	f04f 0600 	mov.w	r6, #0
 800525e:	196b      	adds	r3, r5, r5
 8005260:	eb46 0406 	adc.w	r4, r6, r6
 8005264:	461a      	mov	r2, r3
 8005266:	4623      	mov	r3, r4
 8005268:	f7fb fcf6 	bl	8000c58 <__aeabi_uldivmod>
 800526c:	4603      	mov	r3, r0
 800526e:	460c      	mov	r4, r1
 8005270:	461a      	mov	r2, r3
 8005272:	4b47      	ldr	r3, [pc, #284]	; (8005390 <UART_SetConfig+0x384>)
 8005274:	fba3 2302 	umull	r2, r3, r3, r2
 8005278:	095b      	lsrs	r3, r3, #5
 800527a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	461d      	mov	r5, r3
 8005282:	f04f 0600 	mov.w	r6, #0
 8005286:	46a9      	mov	r9, r5
 8005288:	46b2      	mov	sl, r6
 800528a:	eb19 0309 	adds.w	r3, r9, r9
 800528e:	eb4a 040a 	adc.w	r4, sl, sl
 8005292:	4699      	mov	r9, r3
 8005294:	46a2      	mov	sl, r4
 8005296:	eb19 0905 	adds.w	r9, r9, r5
 800529a:	eb4a 0a06 	adc.w	sl, sl, r6
 800529e:	f04f 0100 	mov.w	r1, #0
 80052a2:	f04f 0200 	mov.w	r2, #0
 80052a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052aa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80052ae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80052b2:	4689      	mov	r9, r1
 80052b4:	4692      	mov	sl, r2
 80052b6:	eb19 0005 	adds.w	r0, r9, r5
 80052ba:	eb4a 0106 	adc.w	r1, sl, r6
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	461d      	mov	r5, r3
 80052c4:	f04f 0600 	mov.w	r6, #0
 80052c8:	196b      	adds	r3, r5, r5
 80052ca:	eb46 0406 	adc.w	r4, r6, r6
 80052ce:	461a      	mov	r2, r3
 80052d0:	4623      	mov	r3, r4
 80052d2:	f7fb fcc1 	bl	8000c58 <__aeabi_uldivmod>
 80052d6:	4603      	mov	r3, r0
 80052d8:	460c      	mov	r4, r1
 80052da:	461a      	mov	r2, r3
 80052dc:	4b2c      	ldr	r3, [pc, #176]	; (8005390 <UART_SetConfig+0x384>)
 80052de:	fba3 1302 	umull	r1, r3, r3, r2
 80052e2:	095b      	lsrs	r3, r3, #5
 80052e4:	2164      	movs	r1, #100	; 0x64
 80052e6:	fb01 f303 	mul.w	r3, r1, r3
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	3332      	adds	r3, #50	; 0x32
 80052f0:	4a27      	ldr	r2, [pc, #156]	; (8005390 <UART_SetConfig+0x384>)
 80052f2:	fba2 2303 	umull	r2, r3, r2, r3
 80052f6:	095b      	lsrs	r3, r3, #5
 80052f8:	005b      	lsls	r3, r3, #1
 80052fa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80052fe:	4498      	add	r8, r3
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	461d      	mov	r5, r3
 8005304:	f04f 0600 	mov.w	r6, #0
 8005308:	46a9      	mov	r9, r5
 800530a:	46b2      	mov	sl, r6
 800530c:	eb19 0309 	adds.w	r3, r9, r9
 8005310:	eb4a 040a 	adc.w	r4, sl, sl
 8005314:	4699      	mov	r9, r3
 8005316:	46a2      	mov	sl, r4
 8005318:	eb19 0905 	adds.w	r9, r9, r5
 800531c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005320:	f04f 0100 	mov.w	r1, #0
 8005324:	f04f 0200 	mov.w	r2, #0
 8005328:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800532c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005330:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005334:	4689      	mov	r9, r1
 8005336:	4692      	mov	sl, r2
 8005338:	eb19 0005 	adds.w	r0, r9, r5
 800533c:	eb4a 0106 	adc.w	r1, sl, r6
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	461d      	mov	r5, r3
 8005346:	f04f 0600 	mov.w	r6, #0
 800534a:	196b      	adds	r3, r5, r5
 800534c:	eb46 0406 	adc.w	r4, r6, r6
 8005350:	461a      	mov	r2, r3
 8005352:	4623      	mov	r3, r4
 8005354:	f7fb fc80 	bl	8000c58 <__aeabi_uldivmod>
 8005358:	4603      	mov	r3, r0
 800535a:	460c      	mov	r4, r1
 800535c:	461a      	mov	r2, r3
 800535e:	4b0c      	ldr	r3, [pc, #48]	; (8005390 <UART_SetConfig+0x384>)
 8005360:	fba3 1302 	umull	r1, r3, r3, r2
 8005364:	095b      	lsrs	r3, r3, #5
 8005366:	2164      	movs	r1, #100	; 0x64
 8005368:	fb01 f303 	mul.w	r3, r1, r3
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	00db      	lsls	r3, r3, #3
 8005370:	3332      	adds	r3, #50	; 0x32
 8005372:	4a07      	ldr	r2, [pc, #28]	; (8005390 <UART_SetConfig+0x384>)
 8005374:	fba2 2303 	umull	r2, r3, r2, r3
 8005378:	095b      	lsrs	r3, r3, #5
 800537a:	f003 0207 	and.w	r2, r3, #7
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4442      	add	r2, r8
 8005384:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005386:	e1b2      	b.n	80056ee <UART_SetConfig+0x6e2>
 8005388:	40011000 	.word	0x40011000
 800538c:	40011400 	.word	0x40011400
 8005390:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4ad7      	ldr	r2, [pc, #860]	; (80056f8 <UART_SetConfig+0x6ec>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d005      	beq.n	80053aa <UART_SetConfig+0x39e>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4ad6      	ldr	r2, [pc, #856]	; (80056fc <UART_SetConfig+0x6f0>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	f040 80d1 	bne.w	800554c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80053aa:	f7fe fb67 	bl	8003a7c <HAL_RCC_GetPCLK2Freq>
 80053ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	469a      	mov	sl, r3
 80053b4:	f04f 0b00 	mov.w	fp, #0
 80053b8:	46d0      	mov	r8, sl
 80053ba:	46d9      	mov	r9, fp
 80053bc:	eb18 0308 	adds.w	r3, r8, r8
 80053c0:	eb49 0409 	adc.w	r4, r9, r9
 80053c4:	4698      	mov	r8, r3
 80053c6:	46a1      	mov	r9, r4
 80053c8:	eb18 080a 	adds.w	r8, r8, sl
 80053cc:	eb49 090b 	adc.w	r9, r9, fp
 80053d0:	f04f 0100 	mov.w	r1, #0
 80053d4:	f04f 0200 	mov.w	r2, #0
 80053d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80053dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80053e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80053e4:	4688      	mov	r8, r1
 80053e6:	4691      	mov	r9, r2
 80053e8:	eb1a 0508 	adds.w	r5, sl, r8
 80053ec:	eb4b 0609 	adc.w	r6, fp, r9
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	4619      	mov	r1, r3
 80053f6:	f04f 0200 	mov.w	r2, #0
 80053fa:	f04f 0300 	mov.w	r3, #0
 80053fe:	f04f 0400 	mov.w	r4, #0
 8005402:	0094      	lsls	r4, r2, #2
 8005404:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005408:	008b      	lsls	r3, r1, #2
 800540a:	461a      	mov	r2, r3
 800540c:	4623      	mov	r3, r4
 800540e:	4628      	mov	r0, r5
 8005410:	4631      	mov	r1, r6
 8005412:	f7fb fc21 	bl	8000c58 <__aeabi_uldivmod>
 8005416:	4603      	mov	r3, r0
 8005418:	460c      	mov	r4, r1
 800541a:	461a      	mov	r2, r3
 800541c:	4bb8      	ldr	r3, [pc, #736]	; (8005700 <UART_SetConfig+0x6f4>)
 800541e:	fba3 2302 	umull	r2, r3, r3, r2
 8005422:	095b      	lsrs	r3, r3, #5
 8005424:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	469b      	mov	fp, r3
 800542c:	f04f 0c00 	mov.w	ip, #0
 8005430:	46d9      	mov	r9, fp
 8005432:	46e2      	mov	sl, ip
 8005434:	eb19 0309 	adds.w	r3, r9, r9
 8005438:	eb4a 040a 	adc.w	r4, sl, sl
 800543c:	4699      	mov	r9, r3
 800543e:	46a2      	mov	sl, r4
 8005440:	eb19 090b 	adds.w	r9, r9, fp
 8005444:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005448:	f04f 0100 	mov.w	r1, #0
 800544c:	f04f 0200 	mov.w	r2, #0
 8005450:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005454:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005458:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800545c:	4689      	mov	r9, r1
 800545e:	4692      	mov	sl, r2
 8005460:	eb1b 0509 	adds.w	r5, fp, r9
 8005464:	eb4c 060a 	adc.w	r6, ip, sl
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	4619      	mov	r1, r3
 800546e:	f04f 0200 	mov.w	r2, #0
 8005472:	f04f 0300 	mov.w	r3, #0
 8005476:	f04f 0400 	mov.w	r4, #0
 800547a:	0094      	lsls	r4, r2, #2
 800547c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005480:	008b      	lsls	r3, r1, #2
 8005482:	461a      	mov	r2, r3
 8005484:	4623      	mov	r3, r4
 8005486:	4628      	mov	r0, r5
 8005488:	4631      	mov	r1, r6
 800548a:	f7fb fbe5 	bl	8000c58 <__aeabi_uldivmod>
 800548e:	4603      	mov	r3, r0
 8005490:	460c      	mov	r4, r1
 8005492:	461a      	mov	r2, r3
 8005494:	4b9a      	ldr	r3, [pc, #616]	; (8005700 <UART_SetConfig+0x6f4>)
 8005496:	fba3 1302 	umull	r1, r3, r3, r2
 800549a:	095b      	lsrs	r3, r3, #5
 800549c:	2164      	movs	r1, #100	; 0x64
 800549e:	fb01 f303 	mul.w	r3, r1, r3
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	3332      	adds	r3, #50	; 0x32
 80054a8:	4a95      	ldr	r2, [pc, #596]	; (8005700 <UART_SetConfig+0x6f4>)
 80054aa:	fba2 2303 	umull	r2, r3, r2, r3
 80054ae:	095b      	lsrs	r3, r3, #5
 80054b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054b4:	4498      	add	r8, r3
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	469b      	mov	fp, r3
 80054ba:	f04f 0c00 	mov.w	ip, #0
 80054be:	46d9      	mov	r9, fp
 80054c0:	46e2      	mov	sl, ip
 80054c2:	eb19 0309 	adds.w	r3, r9, r9
 80054c6:	eb4a 040a 	adc.w	r4, sl, sl
 80054ca:	4699      	mov	r9, r3
 80054cc:	46a2      	mov	sl, r4
 80054ce:	eb19 090b 	adds.w	r9, r9, fp
 80054d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80054d6:	f04f 0100 	mov.w	r1, #0
 80054da:	f04f 0200 	mov.w	r2, #0
 80054de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80054e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80054ea:	4689      	mov	r9, r1
 80054ec:	4692      	mov	sl, r2
 80054ee:	eb1b 0509 	adds.w	r5, fp, r9
 80054f2:	eb4c 060a 	adc.w	r6, ip, sl
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	4619      	mov	r1, r3
 80054fc:	f04f 0200 	mov.w	r2, #0
 8005500:	f04f 0300 	mov.w	r3, #0
 8005504:	f04f 0400 	mov.w	r4, #0
 8005508:	0094      	lsls	r4, r2, #2
 800550a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800550e:	008b      	lsls	r3, r1, #2
 8005510:	461a      	mov	r2, r3
 8005512:	4623      	mov	r3, r4
 8005514:	4628      	mov	r0, r5
 8005516:	4631      	mov	r1, r6
 8005518:	f7fb fb9e 	bl	8000c58 <__aeabi_uldivmod>
 800551c:	4603      	mov	r3, r0
 800551e:	460c      	mov	r4, r1
 8005520:	461a      	mov	r2, r3
 8005522:	4b77      	ldr	r3, [pc, #476]	; (8005700 <UART_SetConfig+0x6f4>)
 8005524:	fba3 1302 	umull	r1, r3, r3, r2
 8005528:	095b      	lsrs	r3, r3, #5
 800552a:	2164      	movs	r1, #100	; 0x64
 800552c:	fb01 f303 	mul.w	r3, r1, r3
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	011b      	lsls	r3, r3, #4
 8005534:	3332      	adds	r3, #50	; 0x32
 8005536:	4a72      	ldr	r2, [pc, #456]	; (8005700 <UART_SetConfig+0x6f4>)
 8005538:	fba2 2303 	umull	r2, r3, r2, r3
 800553c:	095b      	lsrs	r3, r3, #5
 800553e:	f003 020f 	and.w	r2, r3, #15
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4442      	add	r2, r8
 8005548:	609a      	str	r2, [r3, #8]
 800554a:	e0d0      	b.n	80056ee <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800554c:	f7fe fa82 	bl	8003a54 <HAL_RCC_GetPCLK1Freq>
 8005550:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	469a      	mov	sl, r3
 8005556:	f04f 0b00 	mov.w	fp, #0
 800555a:	46d0      	mov	r8, sl
 800555c:	46d9      	mov	r9, fp
 800555e:	eb18 0308 	adds.w	r3, r8, r8
 8005562:	eb49 0409 	adc.w	r4, r9, r9
 8005566:	4698      	mov	r8, r3
 8005568:	46a1      	mov	r9, r4
 800556a:	eb18 080a 	adds.w	r8, r8, sl
 800556e:	eb49 090b 	adc.w	r9, r9, fp
 8005572:	f04f 0100 	mov.w	r1, #0
 8005576:	f04f 0200 	mov.w	r2, #0
 800557a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800557e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005582:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005586:	4688      	mov	r8, r1
 8005588:	4691      	mov	r9, r2
 800558a:	eb1a 0508 	adds.w	r5, sl, r8
 800558e:	eb4b 0609 	adc.w	r6, fp, r9
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	4619      	mov	r1, r3
 8005598:	f04f 0200 	mov.w	r2, #0
 800559c:	f04f 0300 	mov.w	r3, #0
 80055a0:	f04f 0400 	mov.w	r4, #0
 80055a4:	0094      	lsls	r4, r2, #2
 80055a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80055aa:	008b      	lsls	r3, r1, #2
 80055ac:	461a      	mov	r2, r3
 80055ae:	4623      	mov	r3, r4
 80055b0:	4628      	mov	r0, r5
 80055b2:	4631      	mov	r1, r6
 80055b4:	f7fb fb50 	bl	8000c58 <__aeabi_uldivmod>
 80055b8:	4603      	mov	r3, r0
 80055ba:	460c      	mov	r4, r1
 80055bc:	461a      	mov	r2, r3
 80055be:	4b50      	ldr	r3, [pc, #320]	; (8005700 <UART_SetConfig+0x6f4>)
 80055c0:	fba3 2302 	umull	r2, r3, r3, r2
 80055c4:	095b      	lsrs	r3, r3, #5
 80055c6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	469b      	mov	fp, r3
 80055ce:	f04f 0c00 	mov.w	ip, #0
 80055d2:	46d9      	mov	r9, fp
 80055d4:	46e2      	mov	sl, ip
 80055d6:	eb19 0309 	adds.w	r3, r9, r9
 80055da:	eb4a 040a 	adc.w	r4, sl, sl
 80055de:	4699      	mov	r9, r3
 80055e0:	46a2      	mov	sl, r4
 80055e2:	eb19 090b 	adds.w	r9, r9, fp
 80055e6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80055ea:	f04f 0100 	mov.w	r1, #0
 80055ee:	f04f 0200 	mov.w	r2, #0
 80055f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80055fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80055fe:	4689      	mov	r9, r1
 8005600:	4692      	mov	sl, r2
 8005602:	eb1b 0509 	adds.w	r5, fp, r9
 8005606:	eb4c 060a 	adc.w	r6, ip, sl
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	4619      	mov	r1, r3
 8005610:	f04f 0200 	mov.w	r2, #0
 8005614:	f04f 0300 	mov.w	r3, #0
 8005618:	f04f 0400 	mov.w	r4, #0
 800561c:	0094      	lsls	r4, r2, #2
 800561e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005622:	008b      	lsls	r3, r1, #2
 8005624:	461a      	mov	r2, r3
 8005626:	4623      	mov	r3, r4
 8005628:	4628      	mov	r0, r5
 800562a:	4631      	mov	r1, r6
 800562c:	f7fb fb14 	bl	8000c58 <__aeabi_uldivmod>
 8005630:	4603      	mov	r3, r0
 8005632:	460c      	mov	r4, r1
 8005634:	461a      	mov	r2, r3
 8005636:	4b32      	ldr	r3, [pc, #200]	; (8005700 <UART_SetConfig+0x6f4>)
 8005638:	fba3 1302 	umull	r1, r3, r3, r2
 800563c:	095b      	lsrs	r3, r3, #5
 800563e:	2164      	movs	r1, #100	; 0x64
 8005640:	fb01 f303 	mul.w	r3, r1, r3
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	011b      	lsls	r3, r3, #4
 8005648:	3332      	adds	r3, #50	; 0x32
 800564a:	4a2d      	ldr	r2, [pc, #180]	; (8005700 <UART_SetConfig+0x6f4>)
 800564c:	fba2 2303 	umull	r2, r3, r2, r3
 8005650:	095b      	lsrs	r3, r3, #5
 8005652:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005656:	4498      	add	r8, r3
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	469b      	mov	fp, r3
 800565c:	f04f 0c00 	mov.w	ip, #0
 8005660:	46d9      	mov	r9, fp
 8005662:	46e2      	mov	sl, ip
 8005664:	eb19 0309 	adds.w	r3, r9, r9
 8005668:	eb4a 040a 	adc.w	r4, sl, sl
 800566c:	4699      	mov	r9, r3
 800566e:	46a2      	mov	sl, r4
 8005670:	eb19 090b 	adds.w	r9, r9, fp
 8005674:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005678:	f04f 0100 	mov.w	r1, #0
 800567c:	f04f 0200 	mov.w	r2, #0
 8005680:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005684:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005688:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800568c:	4689      	mov	r9, r1
 800568e:	4692      	mov	sl, r2
 8005690:	eb1b 0509 	adds.w	r5, fp, r9
 8005694:	eb4c 060a 	adc.w	r6, ip, sl
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	4619      	mov	r1, r3
 800569e:	f04f 0200 	mov.w	r2, #0
 80056a2:	f04f 0300 	mov.w	r3, #0
 80056a6:	f04f 0400 	mov.w	r4, #0
 80056aa:	0094      	lsls	r4, r2, #2
 80056ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80056b0:	008b      	lsls	r3, r1, #2
 80056b2:	461a      	mov	r2, r3
 80056b4:	4623      	mov	r3, r4
 80056b6:	4628      	mov	r0, r5
 80056b8:	4631      	mov	r1, r6
 80056ba:	f7fb facd 	bl	8000c58 <__aeabi_uldivmod>
 80056be:	4603      	mov	r3, r0
 80056c0:	460c      	mov	r4, r1
 80056c2:	461a      	mov	r2, r3
 80056c4:	4b0e      	ldr	r3, [pc, #56]	; (8005700 <UART_SetConfig+0x6f4>)
 80056c6:	fba3 1302 	umull	r1, r3, r3, r2
 80056ca:	095b      	lsrs	r3, r3, #5
 80056cc:	2164      	movs	r1, #100	; 0x64
 80056ce:	fb01 f303 	mul.w	r3, r1, r3
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	011b      	lsls	r3, r3, #4
 80056d6:	3332      	adds	r3, #50	; 0x32
 80056d8:	4a09      	ldr	r2, [pc, #36]	; (8005700 <UART_SetConfig+0x6f4>)
 80056da:	fba2 2303 	umull	r2, r3, r2, r3
 80056de:	095b      	lsrs	r3, r3, #5
 80056e0:	f003 020f 	and.w	r2, r3, #15
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4442      	add	r2, r8
 80056ea:	609a      	str	r2, [r3, #8]
}
 80056ec:	e7ff      	b.n	80056ee <UART_SetConfig+0x6e2>
 80056ee:	bf00      	nop
 80056f0:	3714      	adds	r7, #20
 80056f2:	46bd      	mov	sp, r7
 80056f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056f8:	40011000 	.word	0x40011000
 80056fc:	40011400 	.word	0x40011400
 8005700:	51eb851f 	.word	0x51eb851f

08005704 <__errno>:
 8005704:	4b01      	ldr	r3, [pc, #4]	; (800570c <__errno+0x8>)
 8005706:	6818      	ldr	r0, [r3, #0]
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	2000000c 	.word	0x2000000c

08005710 <__libc_init_array>:
 8005710:	b570      	push	{r4, r5, r6, lr}
 8005712:	4e0d      	ldr	r6, [pc, #52]	; (8005748 <__libc_init_array+0x38>)
 8005714:	4c0d      	ldr	r4, [pc, #52]	; (800574c <__libc_init_array+0x3c>)
 8005716:	1ba4      	subs	r4, r4, r6
 8005718:	10a4      	asrs	r4, r4, #2
 800571a:	2500      	movs	r5, #0
 800571c:	42a5      	cmp	r5, r4
 800571e:	d109      	bne.n	8005734 <__libc_init_array+0x24>
 8005720:	4e0b      	ldr	r6, [pc, #44]	; (8005750 <__libc_init_array+0x40>)
 8005722:	4c0c      	ldr	r4, [pc, #48]	; (8005754 <__libc_init_array+0x44>)
 8005724:	f002 f85c 	bl	80077e0 <_init>
 8005728:	1ba4      	subs	r4, r4, r6
 800572a:	10a4      	asrs	r4, r4, #2
 800572c:	2500      	movs	r5, #0
 800572e:	42a5      	cmp	r5, r4
 8005730:	d105      	bne.n	800573e <__libc_init_array+0x2e>
 8005732:	bd70      	pop	{r4, r5, r6, pc}
 8005734:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005738:	4798      	blx	r3
 800573a:	3501      	adds	r5, #1
 800573c:	e7ee      	b.n	800571c <__libc_init_array+0xc>
 800573e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005742:	4798      	blx	r3
 8005744:	3501      	adds	r5, #1
 8005746:	e7f2      	b.n	800572e <__libc_init_array+0x1e>
 8005748:	08007af8 	.word	0x08007af8
 800574c:	08007af8 	.word	0x08007af8
 8005750:	08007af8 	.word	0x08007af8
 8005754:	08007afc 	.word	0x08007afc

08005758 <memset>:
 8005758:	4402      	add	r2, r0
 800575a:	4603      	mov	r3, r0
 800575c:	4293      	cmp	r3, r2
 800575e:	d100      	bne.n	8005762 <memset+0xa>
 8005760:	4770      	bx	lr
 8005762:	f803 1b01 	strb.w	r1, [r3], #1
 8005766:	e7f9      	b.n	800575c <memset+0x4>

08005768 <__cvt>:
 8005768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800576c:	ec55 4b10 	vmov	r4, r5, d0
 8005770:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005772:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005776:	2d00      	cmp	r5, #0
 8005778:	460e      	mov	r6, r1
 800577a:	4691      	mov	r9, r2
 800577c:	4619      	mov	r1, r3
 800577e:	bfb8      	it	lt
 8005780:	4622      	movlt	r2, r4
 8005782:	462b      	mov	r3, r5
 8005784:	f027 0720 	bic.w	r7, r7, #32
 8005788:	bfbb      	ittet	lt
 800578a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800578e:	461d      	movlt	r5, r3
 8005790:	2300      	movge	r3, #0
 8005792:	232d      	movlt	r3, #45	; 0x2d
 8005794:	bfb8      	it	lt
 8005796:	4614      	movlt	r4, r2
 8005798:	2f46      	cmp	r7, #70	; 0x46
 800579a:	700b      	strb	r3, [r1, #0]
 800579c:	d004      	beq.n	80057a8 <__cvt+0x40>
 800579e:	2f45      	cmp	r7, #69	; 0x45
 80057a0:	d100      	bne.n	80057a4 <__cvt+0x3c>
 80057a2:	3601      	adds	r6, #1
 80057a4:	2102      	movs	r1, #2
 80057a6:	e000      	b.n	80057aa <__cvt+0x42>
 80057a8:	2103      	movs	r1, #3
 80057aa:	ab03      	add	r3, sp, #12
 80057ac:	9301      	str	r3, [sp, #4]
 80057ae:	ab02      	add	r3, sp, #8
 80057b0:	9300      	str	r3, [sp, #0]
 80057b2:	4632      	mov	r2, r6
 80057b4:	4653      	mov	r3, sl
 80057b6:	ec45 4b10 	vmov	d0, r4, r5
 80057ba:	f000 fcdd 	bl	8006178 <_dtoa_r>
 80057be:	2f47      	cmp	r7, #71	; 0x47
 80057c0:	4680      	mov	r8, r0
 80057c2:	d102      	bne.n	80057ca <__cvt+0x62>
 80057c4:	f019 0f01 	tst.w	r9, #1
 80057c8:	d026      	beq.n	8005818 <__cvt+0xb0>
 80057ca:	2f46      	cmp	r7, #70	; 0x46
 80057cc:	eb08 0906 	add.w	r9, r8, r6
 80057d0:	d111      	bne.n	80057f6 <__cvt+0x8e>
 80057d2:	f898 3000 	ldrb.w	r3, [r8]
 80057d6:	2b30      	cmp	r3, #48	; 0x30
 80057d8:	d10a      	bne.n	80057f0 <__cvt+0x88>
 80057da:	2200      	movs	r2, #0
 80057dc:	2300      	movs	r3, #0
 80057de:	4620      	mov	r0, r4
 80057e0:	4629      	mov	r1, r5
 80057e2:	f7fb f979 	bl	8000ad8 <__aeabi_dcmpeq>
 80057e6:	b918      	cbnz	r0, 80057f0 <__cvt+0x88>
 80057e8:	f1c6 0601 	rsb	r6, r6, #1
 80057ec:	f8ca 6000 	str.w	r6, [sl]
 80057f0:	f8da 3000 	ldr.w	r3, [sl]
 80057f4:	4499      	add	r9, r3
 80057f6:	2200      	movs	r2, #0
 80057f8:	2300      	movs	r3, #0
 80057fa:	4620      	mov	r0, r4
 80057fc:	4629      	mov	r1, r5
 80057fe:	f7fb f96b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005802:	b938      	cbnz	r0, 8005814 <__cvt+0xac>
 8005804:	2230      	movs	r2, #48	; 0x30
 8005806:	9b03      	ldr	r3, [sp, #12]
 8005808:	454b      	cmp	r3, r9
 800580a:	d205      	bcs.n	8005818 <__cvt+0xb0>
 800580c:	1c59      	adds	r1, r3, #1
 800580e:	9103      	str	r1, [sp, #12]
 8005810:	701a      	strb	r2, [r3, #0]
 8005812:	e7f8      	b.n	8005806 <__cvt+0x9e>
 8005814:	f8cd 900c 	str.w	r9, [sp, #12]
 8005818:	9b03      	ldr	r3, [sp, #12]
 800581a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800581c:	eba3 0308 	sub.w	r3, r3, r8
 8005820:	4640      	mov	r0, r8
 8005822:	6013      	str	r3, [r2, #0]
 8005824:	b004      	add	sp, #16
 8005826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800582a <__exponent>:
 800582a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800582c:	2900      	cmp	r1, #0
 800582e:	4604      	mov	r4, r0
 8005830:	bfba      	itte	lt
 8005832:	4249      	neglt	r1, r1
 8005834:	232d      	movlt	r3, #45	; 0x2d
 8005836:	232b      	movge	r3, #43	; 0x2b
 8005838:	2909      	cmp	r1, #9
 800583a:	f804 2b02 	strb.w	r2, [r4], #2
 800583e:	7043      	strb	r3, [r0, #1]
 8005840:	dd20      	ble.n	8005884 <__exponent+0x5a>
 8005842:	f10d 0307 	add.w	r3, sp, #7
 8005846:	461f      	mov	r7, r3
 8005848:	260a      	movs	r6, #10
 800584a:	fb91 f5f6 	sdiv	r5, r1, r6
 800584e:	fb06 1115 	mls	r1, r6, r5, r1
 8005852:	3130      	adds	r1, #48	; 0x30
 8005854:	2d09      	cmp	r5, #9
 8005856:	f803 1c01 	strb.w	r1, [r3, #-1]
 800585a:	f103 32ff 	add.w	r2, r3, #4294967295
 800585e:	4629      	mov	r1, r5
 8005860:	dc09      	bgt.n	8005876 <__exponent+0x4c>
 8005862:	3130      	adds	r1, #48	; 0x30
 8005864:	3b02      	subs	r3, #2
 8005866:	f802 1c01 	strb.w	r1, [r2, #-1]
 800586a:	42bb      	cmp	r3, r7
 800586c:	4622      	mov	r2, r4
 800586e:	d304      	bcc.n	800587a <__exponent+0x50>
 8005870:	1a10      	subs	r0, r2, r0
 8005872:	b003      	add	sp, #12
 8005874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005876:	4613      	mov	r3, r2
 8005878:	e7e7      	b.n	800584a <__exponent+0x20>
 800587a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800587e:	f804 2b01 	strb.w	r2, [r4], #1
 8005882:	e7f2      	b.n	800586a <__exponent+0x40>
 8005884:	2330      	movs	r3, #48	; 0x30
 8005886:	4419      	add	r1, r3
 8005888:	7083      	strb	r3, [r0, #2]
 800588a:	1d02      	adds	r2, r0, #4
 800588c:	70c1      	strb	r1, [r0, #3]
 800588e:	e7ef      	b.n	8005870 <__exponent+0x46>

08005890 <_printf_float>:
 8005890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005894:	b08d      	sub	sp, #52	; 0x34
 8005896:	460c      	mov	r4, r1
 8005898:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800589c:	4616      	mov	r6, r2
 800589e:	461f      	mov	r7, r3
 80058a0:	4605      	mov	r5, r0
 80058a2:	f001 fa21 	bl	8006ce8 <_localeconv_r>
 80058a6:	6803      	ldr	r3, [r0, #0]
 80058a8:	9304      	str	r3, [sp, #16]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7fa fc98 	bl	80001e0 <strlen>
 80058b0:	2300      	movs	r3, #0
 80058b2:	930a      	str	r3, [sp, #40]	; 0x28
 80058b4:	f8d8 3000 	ldr.w	r3, [r8]
 80058b8:	9005      	str	r0, [sp, #20]
 80058ba:	3307      	adds	r3, #7
 80058bc:	f023 0307 	bic.w	r3, r3, #7
 80058c0:	f103 0208 	add.w	r2, r3, #8
 80058c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80058c8:	f8d4 b000 	ldr.w	fp, [r4]
 80058cc:	f8c8 2000 	str.w	r2, [r8]
 80058d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80058d8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80058dc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80058e0:	9307      	str	r3, [sp, #28]
 80058e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80058e6:	f04f 32ff 	mov.w	r2, #4294967295
 80058ea:	4ba7      	ldr	r3, [pc, #668]	; (8005b88 <_printf_float+0x2f8>)
 80058ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058f0:	f7fb f924 	bl	8000b3c <__aeabi_dcmpun>
 80058f4:	bb70      	cbnz	r0, 8005954 <_printf_float+0xc4>
 80058f6:	f04f 32ff 	mov.w	r2, #4294967295
 80058fa:	4ba3      	ldr	r3, [pc, #652]	; (8005b88 <_printf_float+0x2f8>)
 80058fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005900:	f7fb f8fe 	bl	8000b00 <__aeabi_dcmple>
 8005904:	bb30      	cbnz	r0, 8005954 <_printf_float+0xc4>
 8005906:	2200      	movs	r2, #0
 8005908:	2300      	movs	r3, #0
 800590a:	4640      	mov	r0, r8
 800590c:	4649      	mov	r1, r9
 800590e:	f7fb f8ed 	bl	8000aec <__aeabi_dcmplt>
 8005912:	b110      	cbz	r0, 800591a <_printf_float+0x8a>
 8005914:	232d      	movs	r3, #45	; 0x2d
 8005916:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800591a:	4a9c      	ldr	r2, [pc, #624]	; (8005b8c <_printf_float+0x2fc>)
 800591c:	4b9c      	ldr	r3, [pc, #624]	; (8005b90 <_printf_float+0x300>)
 800591e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005922:	bf8c      	ite	hi
 8005924:	4690      	movhi	r8, r2
 8005926:	4698      	movls	r8, r3
 8005928:	2303      	movs	r3, #3
 800592a:	f02b 0204 	bic.w	r2, fp, #4
 800592e:	6123      	str	r3, [r4, #16]
 8005930:	6022      	str	r2, [r4, #0]
 8005932:	f04f 0900 	mov.w	r9, #0
 8005936:	9700      	str	r7, [sp, #0]
 8005938:	4633      	mov	r3, r6
 800593a:	aa0b      	add	r2, sp, #44	; 0x2c
 800593c:	4621      	mov	r1, r4
 800593e:	4628      	mov	r0, r5
 8005940:	f000 f9e6 	bl	8005d10 <_printf_common>
 8005944:	3001      	adds	r0, #1
 8005946:	f040 808d 	bne.w	8005a64 <_printf_float+0x1d4>
 800594a:	f04f 30ff 	mov.w	r0, #4294967295
 800594e:	b00d      	add	sp, #52	; 0x34
 8005950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005954:	4642      	mov	r2, r8
 8005956:	464b      	mov	r3, r9
 8005958:	4640      	mov	r0, r8
 800595a:	4649      	mov	r1, r9
 800595c:	f7fb f8ee 	bl	8000b3c <__aeabi_dcmpun>
 8005960:	b110      	cbz	r0, 8005968 <_printf_float+0xd8>
 8005962:	4a8c      	ldr	r2, [pc, #560]	; (8005b94 <_printf_float+0x304>)
 8005964:	4b8c      	ldr	r3, [pc, #560]	; (8005b98 <_printf_float+0x308>)
 8005966:	e7da      	b.n	800591e <_printf_float+0x8e>
 8005968:	6861      	ldr	r1, [r4, #4]
 800596a:	1c4b      	adds	r3, r1, #1
 800596c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005970:	a80a      	add	r0, sp, #40	; 0x28
 8005972:	d13e      	bne.n	80059f2 <_printf_float+0x162>
 8005974:	2306      	movs	r3, #6
 8005976:	6063      	str	r3, [r4, #4]
 8005978:	2300      	movs	r3, #0
 800597a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800597e:	ab09      	add	r3, sp, #36	; 0x24
 8005980:	9300      	str	r3, [sp, #0]
 8005982:	ec49 8b10 	vmov	d0, r8, r9
 8005986:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800598a:	6022      	str	r2, [r4, #0]
 800598c:	f8cd a004 	str.w	sl, [sp, #4]
 8005990:	6861      	ldr	r1, [r4, #4]
 8005992:	4628      	mov	r0, r5
 8005994:	f7ff fee8 	bl	8005768 <__cvt>
 8005998:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800599c:	2b47      	cmp	r3, #71	; 0x47
 800599e:	4680      	mov	r8, r0
 80059a0:	d109      	bne.n	80059b6 <_printf_float+0x126>
 80059a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059a4:	1cd8      	adds	r0, r3, #3
 80059a6:	db02      	blt.n	80059ae <_printf_float+0x11e>
 80059a8:	6862      	ldr	r2, [r4, #4]
 80059aa:	4293      	cmp	r3, r2
 80059ac:	dd47      	ble.n	8005a3e <_printf_float+0x1ae>
 80059ae:	f1aa 0a02 	sub.w	sl, sl, #2
 80059b2:	fa5f fa8a 	uxtb.w	sl, sl
 80059b6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80059ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80059bc:	d824      	bhi.n	8005a08 <_printf_float+0x178>
 80059be:	3901      	subs	r1, #1
 80059c0:	4652      	mov	r2, sl
 80059c2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80059c6:	9109      	str	r1, [sp, #36]	; 0x24
 80059c8:	f7ff ff2f 	bl	800582a <__exponent>
 80059cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059ce:	1813      	adds	r3, r2, r0
 80059d0:	2a01      	cmp	r2, #1
 80059d2:	4681      	mov	r9, r0
 80059d4:	6123      	str	r3, [r4, #16]
 80059d6:	dc02      	bgt.n	80059de <_printf_float+0x14e>
 80059d8:	6822      	ldr	r2, [r4, #0]
 80059da:	07d1      	lsls	r1, r2, #31
 80059dc:	d501      	bpl.n	80059e2 <_printf_float+0x152>
 80059de:	3301      	adds	r3, #1
 80059e0:	6123      	str	r3, [r4, #16]
 80059e2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d0a5      	beq.n	8005936 <_printf_float+0xa6>
 80059ea:	232d      	movs	r3, #45	; 0x2d
 80059ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059f0:	e7a1      	b.n	8005936 <_printf_float+0xa6>
 80059f2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80059f6:	f000 8177 	beq.w	8005ce8 <_printf_float+0x458>
 80059fa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80059fe:	d1bb      	bne.n	8005978 <_printf_float+0xe8>
 8005a00:	2900      	cmp	r1, #0
 8005a02:	d1b9      	bne.n	8005978 <_printf_float+0xe8>
 8005a04:	2301      	movs	r3, #1
 8005a06:	e7b6      	b.n	8005976 <_printf_float+0xe6>
 8005a08:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005a0c:	d119      	bne.n	8005a42 <_printf_float+0x1b2>
 8005a0e:	2900      	cmp	r1, #0
 8005a10:	6863      	ldr	r3, [r4, #4]
 8005a12:	dd0c      	ble.n	8005a2e <_printf_float+0x19e>
 8005a14:	6121      	str	r1, [r4, #16]
 8005a16:	b913      	cbnz	r3, 8005a1e <_printf_float+0x18e>
 8005a18:	6822      	ldr	r2, [r4, #0]
 8005a1a:	07d2      	lsls	r2, r2, #31
 8005a1c:	d502      	bpl.n	8005a24 <_printf_float+0x194>
 8005a1e:	3301      	adds	r3, #1
 8005a20:	440b      	add	r3, r1
 8005a22:	6123      	str	r3, [r4, #16]
 8005a24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a26:	65a3      	str	r3, [r4, #88]	; 0x58
 8005a28:	f04f 0900 	mov.w	r9, #0
 8005a2c:	e7d9      	b.n	80059e2 <_printf_float+0x152>
 8005a2e:	b913      	cbnz	r3, 8005a36 <_printf_float+0x1a6>
 8005a30:	6822      	ldr	r2, [r4, #0]
 8005a32:	07d0      	lsls	r0, r2, #31
 8005a34:	d501      	bpl.n	8005a3a <_printf_float+0x1aa>
 8005a36:	3302      	adds	r3, #2
 8005a38:	e7f3      	b.n	8005a22 <_printf_float+0x192>
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e7f1      	b.n	8005a22 <_printf_float+0x192>
 8005a3e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005a42:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005a46:	4293      	cmp	r3, r2
 8005a48:	db05      	blt.n	8005a56 <_printf_float+0x1c6>
 8005a4a:	6822      	ldr	r2, [r4, #0]
 8005a4c:	6123      	str	r3, [r4, #16]
 8005a4e:	07d1      	lsls	r1, r2, #31
 8005a50:	d5e8      	bpl.n	8005a24 <_printf_float+0x194>
 8005a52:	3301      	adds	r3, #1
 8005a54:	e7e5      	b.n	8005a22 <_printf_float+0x192>
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	bfd4      	ite	le
 8005a5a:	f1c3 0302 	rsble	r3, r3, #2
 8005a5e:	2301      	movgt	r3, #1
 8005a60:	4413      	add	r3, r2
 8005a62:	e7de      	b.n	8005a22 <_printf_float+0x192>
 8005a64:	6823      	ldr	r3, [r4, #0]
 8005a66:	055a      	lsls	r2, r3, #21
 8005a68:	d407      	bmi.n	8005a7a <_printf_float+0x1ea>
 8005a6a:	6923      	ldr	r3, [r4, #16]
 8005a6c:	4642      	mov	r2, r8
 8005a6e:	4631      	mov	r1, r6
 8005a70:	4628      	mov	r0, r5
 8005a72:	47b8      	blx	r7
 8005a74:	3001      	adds	r0, #1
 8005a76:	d12b      	bne.n	8005ad0 <_printf_float+0x240>
 8005a78:	e767      	b.n	800594a <_printf_float+0xba>
 8005a7a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005a7e:	f240 80dc 	bls.w	8005c3a <_printf_float+0x3aa>
 8005a82:	2200      	movs	r2, #0
 8005a84:	2300      	movs	r3, #0
 8005a86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a8a:	f7fb f825 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a8e:	2800      	cmp	r0, #0
 8005a90:	d033      	beq.n	8005afa <_printf_float+0x26a>
 8005a92:	2301      	movs	r3, #1
 8005a94:	4a41      	ldr	r2, [pc, #260]	; (8005b9c <_printf_float+0x30c>)
 8005a96:	4631      	mov	r1, r6
 8005a98:	4628      	mov	r0, r5
 8005a9a:	47b8      	blx	r7
 8005a9c:	3001      	adds	r0, #1
 8005a9e:	f43f af54 	beq.w	800594a <_printf_float+0xba>
 8005aa2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	db02      	blt.n	8005ab0 <_printf_float+0x220>
 8005aaa:	6823      	ldr	r3, [r4, #0]
 8005aac:	07d8      	lsls	r0, r3, #31
 8005aae:	d50f      	bpl.n	8005ad0 <_printf_float+0x240>
 8005ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ab4:	4631      	mov	r1, r6
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	47b8      	blx	r7
 8005aba:	3001      	adds	r0, #1
 8005abc:	f43f af45 	beq.w	800594a <_printf_float+0xba>
 8005ac0:	f04f 0800 	mov.w	r8, #0
 8005ac4:	f104 091a 	add.w	r9, r4, #26
 8005ac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aca:	3b01      	subs	r3, #1
 8005acc:	4543      	cmp	r3, r8
 8005ace:	dc09      	bgt.n	8005ae4 <_printf_float+0x254>
 8005ad0:	6823      	ldr	r3, [r4, #0]
 8005ad2:	079b      	lsls	r3, r3, #30
 8005ad4:	f100 8103 	bmi.w	8005cde <_printf_float+0x44e>
 8005ad8:	68e0      	ldr	r0, [r4, #12]
 8005ada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005adc:	4298      	cmp	r0, r3
 8005ade:	bfb8      	it	lt
 8005ae0:	4618      	movlt	r0, r3
 8005ae2:	e734      	b.n	800594e <_printf_float+0xbe>
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	464a      	mov	r2, r9
 8005ae8:	4631      	mov	r1, r6
 8005aea:	4628      	mov	r0, r5
 8005aec:	47b8      	blx	r7
 8005aee:	3001      	adds	r0, #1
 8005af0:	f43f af2b 	beq.w	800594a <_printf_float+0xba>
 8005af4:	f108 0801 	add.w	r8, r8, #1
 8005af8:	e7e6      	b.n	8005ac8 <_printf_float+0x238>
 8005afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	dc2b      	bgt.n	8005b58 <_printf_float+0x2c8>
 8005b00:	2301      	movs	r3, #1
 8005b02:	4a26      	ldr	r2, [pc, #152]	; (8005b9c <_printf_float+0x30c>)
 8005b04:	4631      	mov	r1, r6
 8005b06:	4628      	mov	r0, r5
 8005b08:	47b8      	blx	r7
 8005b0a:	3001      	adds	r0, #1
 8005b0c:	f43f af1d 	beq.w	800594a <_printf_float+0xba>
 8005b10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b12:	b923      	cbnz	r3, 8005b1e <_printf_float+0x28e>
 8005b14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b16:	b913      	cbnz	r3, 8005b1e <_printf_float+0x28e>
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	07d9      	lsls	r1, r3, #31
 8005b1c:	d5d8      	bpl.n	8005ad0 <_printf_float+0x240>
 8005b1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b22:	4631      	mov	r1, r6
 8005b24:	4628      	mov	r0, r5
 8005b26:	47b8      	blx	r7
 8005b28:	3001      	adds	r0, #1
 8005b2a:	f43f af0e 	beq.w	800594a <_printf_float+0xba>
 8005b2e:	f04f 0900 	mov.w	r9, #0
 8005b32:	f104 0a1a 	add.w	sl, r4, #26
 8005b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b38:	425b      	negs	r3, r3
 8005b3a:	454b      	cmp	r3, r9
 8005b3c:	dc01      	bgt.n	8005b42 <_printf_float+0x2b2>
 8005b3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b40:	e794      	b.n	8005a6c <_printf_float+0x1dc>
 8005b42:	2301      	movs	r3, #1
 8005b44:	4652      	mov	r2, sl
 8005b46:	4631      	mov	r1, r6
 8005b48:	4628      	mov	r0, r5
 8005b4a:	47b8      	blx	r7
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	f43f aefc 	beq.w	800594a <_printf_float+0xba>
 8005b52:	f109 0901 	add.w	r9, r9, #1
 8005b56:	e7ee      	b.n	8005b36 <_printf_float+0x2a6>
 8005b58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b5a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	bfa8      	it	ge
 8005b60:	461a      	movge	r2, r3
 8005b62:	2a00      	cmp	r2, #0
 8005b64:	4691      	mov	r9, r2
 8005b66:	dd07      	ble.n	8005b78 <_printf_float+0x2e8>
 8005b68:	4613      	mov	r3, r2
 8005b6a:	4631      	mov	r1, r6
 8005b6c:	4642      	mov	r2, r8
 8005b6e:	4628      	mov	r0, r5
 8005b70:	47b8      	blx	r7
 8005b72:	3001      	adds	r0, #1
 8005b74:	f43f aee9 	beq.w	800594a <_printf_float+0xba>
 8005b78:	f104 031a 	add.w	r3, r4, #26
 8005b7c:	f04f 0b00 	mov.w	fp, #0
 8005b80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b84:	9306      	str	r3, [sp, #24]
 8005b86:	e015      	b.n	8005bb4 <_printf_float+0x324>
 8005b88:	7fefffff 	.word	0x7fefffff
 8005b8c:	08007898 	.word	0x08007898
 8005b90:	08007894 	.word	0x08007894
 8005b94:	080078a0 	.word	0x080078a0
 8005b98:	0800789c 	.word	0x0800789c
 8005b9c:	080078a4 	.word	0x080078a4
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	9a06      	ldr	r2, [sp, #24]
 8005ba4:	4631      	mov	r1, r6
 8005ba6:	4628      	mov	r0, r5
 8005ba8:	47b8      	blx	r7
 8005baa:	3001      	adds	r0, #1
 8005bac:	f43f aecd 	beq.w	800594a <_printf_float+0xba>
 8005bb0:	f10b 0b01 	add.w	fp, fp, #1
 8005bb4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005bb8:	ebaa 0309 	sub.w	r3, sl, r9
 8005bbc:	455b      	cmp	r3, fp
 8005bbe:	dcef      	bgt.n	8005ba0 <_printf_float+0x310>
 8005bc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	44d0      	add	r8, sl
 8005bc8:	db15      	blt.n	8005bf6 <_printf_float+0x366>
 8005bca:	6823      	ldr	r3, [r4, #0]
 8005bcc:	07da      	lsls	r2, r3, #31
 8005bce:	d412      	bmi.n	8005bf6 <_printf_float+0x366>
 8005bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bd4:	eba3 020a 	sub.w	r2, r3, sl
 8005bd8:	eba3 0a01 	sub.w	sl, r3, r1
 8005bdc:	4592      	cmp	sl, r2
 8005bde:	bfa8      	it	ge
 8005be0:	4692      	movge	sl, r2
 8005be2:	f1ba 0f00 	cmp.w	sl, #0
 8005be6:	dc0e      	bgt.n	8005c06 <_printf_float+0x376>
 8005be8:	f04f 0800 	mov.w	r8, #0
 8005bec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005bf0:	f104 091a 	add.w	r9, r4, #26
 8005bf4:	e019      	b.n	8005c2a <_printf_float+0x39a>
 8005bf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bfa:	4631      	mov	r1, r6
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	47b8      	blx	r7
 8005c00:	3001      	adds	r0, #1
 8005c02:	d1e5      	bne.n	8005bd0 <_printf_float+0x340>
 8005c04:	e6a1      	b.n	800594a <_printf_float+0xba>
 8005c06:	4653      	mov	r3, sl
 8005c08:	4642      	mov	r2, r8
 8005c0a:	4631      	mov	r1, r6
 8005c0c:	4628      	mov	r0, r5
 8005c0e:	47b8      	blx	r7
 8005c10:	3001      	adds	r0, #1
 8005c12:	d1e9      	bne.n	8005be8 <_printf_float+0x358>
 8005c14:	e699      	b.n	800594a <_printf_float+0xba>
 8005c16:	2301      	movs	r3, #1
 8005c18:	464a      	mov	r2, r9
 8005c1a:	4631      	mov	r1, r6
 8005c1c:	4628      	mov	r0, r5
 8005c1e:	47b8      	blx	r7
 8005c20:	3001      	adds	r0, #1
 8005c22:	f43f ae92 	beq.w	800594a <_printf_float+0xba>
 8005c26:	f108 0801 	add.w	r8, r8, #1
 8005c2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c2e:	1a9b      	subs	r3, r3, r2
 8005c30:	eba3 030a 	sub.w	r3, r3, sl
 8005c34:	4543      	cmp	r3, r8
 8005c36:	dcee      	bgt.n	8005c16 <_printf_float+0x386>
 8005c38:	e74a      	b.n	8005ad0 <_printf_float+0x240>
 8005c3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c3c:	2a01      	cmp	r2, #1
 8005c3e:	dc01      	bgt.n	8005c44 <_printf_float+0x3b4>
 8005c40:	07db      	lsls	r3, r3, #31
 8005c42:	d53a      	bpl.n	8005cba <_printf_float+0x42a>
 8005c44:	2301      	movs	r3, #1
 8005c46:	4642      	mov	r2, r8
 8005c48:	4631      	mov	r1, r6
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	47b8      	blx	r7
 8005c4e:	3001      	adds	r0, #1
 8005c50:	f43f ae7b 	beq.w	800594a <_printf_float+0xba>
 8005c54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c58:	4631      	mov	r1, r6
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	47b8      	blx	r7
 8005c5e:	3001      	adds	r0, #1
 8005c60:	f108 0801 	add.w	r8, r8, #1
 8005c64:	f43f ae71 	beq.w	800594a <_printf_float+0xba>
 8005c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f103 3aff 	add.w	sl, r3, #4294967295
 8005c70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c74:	2300      	movs	r3, #0
 8005c76:	f7fa ff2f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c7a:	b9c8      	cbnz	r0, 8005cb0 <_printf_float+0x420>
 8005c7c:	4653      	mov	r3, sl
 8005c7e:	4642      	mov	r2, r8
 8005c80:	4631      	mov	r1, r6
 8005c82:	4628      	mov	r0, r5
 8005c84:	47b8      	blx	r7
 8005c86:	3001      	adds	r0, #1
 8005c88:	d10e      	bne.n	8005ca8 <_printf_float+0x418>
 8005c8a:	e65e      	b.n	800594a <_printf_float+0xba>
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	4652      	mov	r2, sl
 8005c90:	4631      	mov	r1, r6
 8005c92:	4628      	mov	r0, r5
 8005c94:	47b8      	blx	r7
 8005c96:	3001      	adds	r0, #1
 8005c98:	f43f ae57 	beq.w	800594a <_printf_float+0xba>
 8005c9c:	f108 0801 	add.w	r8, r8, #1
 8005ca0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ca2:	3b01      	subs	r3, #1
 8005ca4:	4543      	cmp	r3, r8
 8005ca6:	dcf1      	bgt.n	8005c8c <_printf_float+0x3fc>
 8005ca8:	464b      	mov	r3, r9
 8005caa:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005cae:	e6de      	b.n	8005a6e <_printf_float+0x1de>
 8005cb0:	f04f 0800 	mov.w	r8, #0
 8005cb4:	f104 0a1a 	add.w	sl, r4, #26
 8005cb8:	e7f2      	b.n	8005ca0 <_printf_float+0x410>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e7df      	b.n	8005c7e <_printf_float+0x3ee>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	464a      	mov	r2, r9
 8005cc2:	4631      	mov	r1, r6
 8005cc4:	4628      	mov	r0, r5
 8005cc6:	47b8      	blx	r7
 8005cc8:	3001      	adds	r0, #1
 8005cca:	f43f ae3e 	beq.w	800594a <_printf_float+0xba>
 8005cce:	f108 0801 	add.w	r8, r8, #1
 8005cd2:	68e3      	ldr	r3, [r4, #12]
 8005cd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cd6:	1a9b      	subs	r3, r3, r2
 8005cd8:	4543      	cmp	r3, r8
 8005cda:	dcf0      	bgt.n	8005cbe <_printf_float+0x42e>
 8005cdc:	e6fc      	b.n	8005ad8 <_printf_float+0x248>
 8005cde:	f04f 0800 	mov.w	r8, #0
 8005ce2:	f104 0919 	add.w	r9, r4, #25
 8005ce6:	e7f4      	b.n	8005cd2 <_printf_float+0x442>
 8005ce8:	2900      	cmp	r1, #0
 8005cea:	f43f ae8b 	beq.w	8005a04 <_printf_float+0x174>
 8005cee:	2300      	movs	r3, #0
 8005cf0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005cf4:	ab09      	add	r3, sp, #36	; 0x24
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	ec49 8b10 	vmov	d0, r8, r9
 8005cfc:	6022      	str	r2, [r4, #0]
 8005cfe:	f8cd a004 	str.w	sl, [sp, #4]
 8005d02:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005d06:	4628      	mov	r0, r5
 8005d08:	f7ff fd2e 	bl	8005768 <__cvt>
 8005d0c:	4680      	mov	r8, r0
 8005d0e:	e648      	b.n	80059a2 <_printf_float+0x112>

08005d10 <_printf_common>:
 8005d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d14:	4691      	mov	r9, r2
 8005d16:	461f      	mov	r7, r3
 8005d18:	688a      	ldr	r2, [r1, #8]
 8005d1a:	690b      	ldr	r3, [r1, #16]
 8005d1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d20:	4293      	cmp	r3, r2
 8005d22:	bfb8      	it	lt
 8005d24:	4613      	movlt	r3, r2
 8005d26:	f8c9 3000 	str.w	r3, [r9]
 8005d2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d2e:	4606      	mov	r6, r0
 8005d30:	460c      	mov	r4, r1
 8005d32:	b112      	cbz	r2, 8005d3a <_printf_common+0x2a>
 8005d34:	3301      	adds	r3, #1
 8005d36:	f8c9 3000 	str.w	r3, [r9]
 8005d3a:	6823      	ldr	r3, [r4, #0]
 8005d3c:	0699      	lsls	r1, r3, #26
 8005d3e:	bf42      	ittt	mi
 8005d40:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005d44:	3302      	addmi	r3, #2
 8005d46:	f8c9 3000 	strmi.w	r3, [r9]
 8005d4a:	6825      	ldr	r5, [r4, #0]
 8005d4c:	f015 0506 	ands.w	r5, r5, #6
 8005d50:	d107      	bne.n	8005d62 <_printf_common+0x52>
 8005d52:	f104 0a19 	add.w	sl, r4, #25
 8005d56:	68e3      	ldr	r3, [r4, #12]
 8005d58:	f8d9 2000 	ldr.w	r2, [r9]
 8005d5c:	1a9b      	subs	r3, r3, r2
 8005d5e:	42ab      	cmp	r3, r5
 8005d60:	dc28      	bgt.n	8005db4 <_printf_common+0xa4>
 8005d62:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005d66:	6822      	ldr	r2, [r4, #0]
 8005d68:	3300      	adds	r3, #0
 8005d6a:	bf18      	it	ne
 8005d6c:	2301      	movne	r3, #1
 8005d6e:	0692      	lsls	r2, r2, #26
 8005d70:	d42d      	bmi.n	8005dce <_printf_common+0xbe>
 8005d72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d76:	4639      	mov	r1, r7
 8005d78:	4630      	mov	r0, r6
 8005d7a:	47c0      	blx	r8
 8005d7c:	3001      	adds	r0, #1
 8005d7e:	d020      	beq.n	8005dc2 <_printf_common+0xb2>
 8005d80:	6823      	ldr	r3, [r4, #0]
 8005d82:	68e5      	ldr	r5, [r4, #12]
 8005d84:	f8d9 2000 	ldr.w	r2, [r9]
 8005d88:	f003 0306 	and.w	r3, r3, #6
 8005d8c:	2b04      	cmp	r3, #4
 8005d8e:	bf08      	it	eq
 8005d90:	1aad      	subeq	r5, r5, r2
 8005d92:	68a3      	ldr	r3, [r4, #8]
 8005d94:	6922      	ldr	r2, [r4, #16]
 8005d96:	bf0c      	ite	eq
 8005d98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d9c:	2500      	movne	r5, #0
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	bfc4      	itt	gt
 8005da2:	1a9b      	subgt	r3, r3, r2
 8005da4:	18ed      	addgt	r5, r5, r3
 8005da6:	f04f 0900 	mov.w	r9, #0
 8005daa:	341a      	adds	r4, #26
 8005dac:	454d      	cmp	r5, r9
 8005dae:	d11a      	bne.n	8005de6 <_printf_common+0xd6>
 8005db0:	2000      	movs	r0, #0
 8005db2:	e008      	b.n	8005dc6 <_printf_common+0xb6>
 8005db4:	2301      	movs	r3, #1
 8005db6:	4652      	mov	r2, sl
 8005db8:	4639      	mov	r1, r7
 8005dba:	4630      	mov	r0, r6
 8005dbc:	47c0      	blx	r8
 8005dbe:	3001      	adds	r0, #1
 8005dc0:	d103      	bne.n	8005dca <_printf_common+0xba>
 8005dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8005dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dca:	3501      	adds	r5, #1
 8005dcc:	e7c3      	b.n	8005d56 <_printf_common+0x46>
 8005dce:	18e1      	adds	r1, r4, r3
 8005dd0:	1c5a      	adds	r2, r3, #1
 8005dd2:	2030      	movs	r0, #48	; 0x30
 8005dd4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005dd8:	4422      	add	r2, r4
 8005dda:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005dde:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005de2:	3302      	adds	r3, #2
 8005de4:	e7c5      	b.n	8005d72 <_printf_common+0x62>
 8005de6:	2301      	movs	r3, #1
 8005de8:	4622      	mov	r2, r4
 8005dea:	4639      	mov	r1, r7
 8005dec:	4630      	mov	r0, r6
 8005dee:	47c0      	blx	r8
 8005df0:	3001      	adds	r0, #1
 8005df2:	d0e6      	beq.n	8005dc2 <_printf_common+0xb2>
 8005df4:	f109 0901 	add.w	r9, r9, #1
 8005df8:	e7d8      	b.n	8005dac <_printf_common+0x9c>
	...

08005dfc <_printf_i>:
 8005dfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e00:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005e04:	460c      	mov	r4, r1
 8005e06:	7e09      	ldrb	r1, [r1, #24]
 8005e08:	b085      	sub	sp, #20
 8005e0a:	296e      	cmp	r1, #110	; 0x6e
 8005e0c:	4617      	mov	r7, r2
 8005e0e:	4606      	mov	r6, r0
 8005e10:	4698      	mov	r8, r3
 8005e12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e14:	f000 80b3 	beq.w	8005f7e <_printf_i+0x182>
 8005e18:	d822      	bhi.n	8005e60 <_printf_i+0x64>
 8005e1a:	2963      	cmp	r1, #99	; 0x63
 8005e1c:	d036      	beq.n	8005e8c <_printf_i+0x90>
 8005e1e:	d80a      	bhi.n	8005e36 <_printf_i+0x3a>
 8005e20:	2900      	cmp	r1, #0
 8005e22:	f000 80b9 	beq.w	8005f98 <_printf_i+0x19c>
 8005e26:	2958      	cmp	r1, #88	; 0x58
 8005e28:	f000 8083 	beq.w	8005f32 <_printf_i+0x136>
 8005e2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e30:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005e34:	e032      	b.n	8005e9c <_printf_i+0xa0>
 8005e36:	2964      	cmp	r1, #100	; 0x64
 8005e38:	d001      	beq.n	8005e3e <_printf_i+0x42>
 8005e3a:	2969      	cmp	r1, #105	; 0x69
 8005e3c:	d1f6      	bne.n	8005e2c <_printf_i+0x30>
 8005e3e:	6820      	ldr	r0, [r4, #0]
 8005e40:	6813      	ldr	r3, [r2, #0]
 8005e42:	0605      	lsls	r5, r0, #24
 8005e44:	f103 0104 	add.w	r1, r3, #4
 8005e48:	d52a      	bpl.n	8005ea0 <_printf_i+0xa4>
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6011      	str	r1, [r2, #0]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	da03      	bge.n	8005e5a <_printf_i+0x5e>
 8005e52:	222d      	movs	r2, #45	; 0x2d
 8005e54:	425b      	negs	r3, r3
 8005e56:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005e5a:	486f      	ldr	r0, [pc, #444]	; (8006018 <_printf_i+0x21c>)
 8005e5c:	220a      	movs	r2, #10
 8005e5e:	e039      	b.n	8005ed4 <_printf_i+0xd8>
 8005e60:	2973      	cmp	r1, #115	; 0x73
 8005e62:	f000 809d 	beq.w	8005fa0 <_printf_i+0x1a4>
 8005e66:	d808      	bhi.n	8005e7a <_printf_i+0x7e>
 8005e68:	296f      	cmp	r1, #111	; 0x6f
 8005e6a:	d020      	beq.n	8005eae <_printf_i+0xb2>
 8005e6c:	2970      	cmp	r1, #112	; 0x70
 8005e6e:	d1dd      	bne.n	8005e2c <_printf_i+0x30>
 8005e70:	6823      	ldr	r3, [r4, #0]
 8005e72:	f043 0320 	orr.w	r3, r3, #32
 8005e76:	6023      	str	r3, [r4, #0]
 8005e78:	e003      	b.n	8005e82 <_printf_i+0x86>
 8005e7a:	2975      	cmp	r1, #117	; 0x75
 8005e7c:	d017      	beq.n	8005eae <_printf_i+0xb2>
 8005e7e:	2978      	cmp	r1, #120	; 0x78
 8005e80:	d1d4      	bne.n	8005e2c <_printf_i+0x30>
 8005e82:	2378      	movs	r3, #120	; 0x78
 8005e84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e88:	4864      	ldr	r0, [pc, #400]	; (800601c <_printf_i+0x220>)
 8005e8a:	e055      	b.n	8005f38 <_printf_i+0x13c>
 8005e8c:	6813      	ldr	r3, [r2, #0]
 8005e8e:	1d19      	adds	r1, r3, #4
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	6011      	str	r1, [r2, #0]
 8005e94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e08c      	b.n	8005fba <_printf_i+0x1be>
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	6011      	str	r1, [r2, #0]
 8005ea4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005ea8:	bf18      	it	ne
 8005eaa:	b21b      	sxthne	r3, r3
 8005eac:	e7cf      	b.n	8005e4e <_printf_i+0x52>
 8005eae:	6813      	ldr	r3, [r2, #0]
 8005eb0:	6825      	ldr	r5, [r4, #0]
 8005eb2:	1d18      	adds	r0, r3, #4
 8005eb4:	6010      	str	r0, [r2, #0]
 8005eb6:	0628      	lsls	r0, r5, #24
 8005eb8:	d501      	bpl.n	8005ebe <_printf_i+0xc2>
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	e002      	b.n	8005ec4 <_printf_i+0xc8>
 8005ebe:	0668      	lsls	r0, r5, #25
 8005ec0:	d5fb      	bpl.n	8005eba <_printf_i+0xbe>
 8005ec2:	881b      	ldrh	r3, [r3, #0]
 8005ec4:	4854      	ldr	r0, [pc, #336]	; (8006018 <_printf_i+0x21c>)
 8005ec6:	296f      	cmp	r1, #111	; 0x6f
 8005ec8:	bf14      	ite	ne
 8005eca:	220a      	movne	r2, #10
 8005ecc:	2208      	moveq	r2, #8
 8005ece:	2100      	movs	r1, #0
 8005ed0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ed4:	6865      	ldr	r5, [r4, #4]
 8005ed6:	60a5      	str	r5, [r4, #8]
 8005ed8:	2d00      	cmp	r5, #0
 8005eda:	f2c0 8095 	blt.w	8006008 <_printf_i+0x20c>
 8005ede:	6821      	ldr	r1, [r4, #0]
 8005ee0:	f021 0104 	bic.w	r1, r1, #4
 8005ee4:	6021      	str	r1, [r4, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d13d      	bne.n	8005f66 <_printf_i+0x16a>
 8005eea:	2d00      	cmp	r5, #0
 8005eec:	f040 808e 	bne.w	800600c <_printf_i+0x210>
 8005ef0:	4665      	mov	r5, ip
 8005ef2:	2a08      	cmp	r2, #8
 8005ef4:	d10b      	bne.n	8005f0e <_printf_i+0x112>
 8005ef6:	6823      	ldr	r3, [r4, #0]
 8005ef8:	07db      	lsls	r3, r3, #31
 8005efa:	d508      	bpl.n	8005f0e <_printf_i+0x112>
 8005efc:	6923      	ldr	r3, [r4, #16]
 8005efe:	6862      	ldr	r2, [r4, #4]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	bfde      	ittt	le
 8005f04:	2330      	movle	r3, #48	; 0x30
 8005f06:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005f0a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005f0e:	ebac 0305 	sub.w	r3, ip, r5
 8005f12:	6123      	str	r3, [r4, #16]
 8005f14:	f8cd 8000 	str.w	r8, [sp]
 8005f18:	463b      	mov	r3, r7
 8005f1a:	aa03      	add	r2, sp, #12
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	4630      	mov	r0, r6
 8005f20:	f7ff fef6 	bl	8005d10 <_printf_common>
 8005f24:	3001      	adds	r0, #1
 8005f26:	d14d      	bne.n	8005fc4 <_printf_i+0x1c8>
 8005f28:	f04f 30ff 	mov.w	r0, #4294967295
 8005f2c:	b005      	add	sp, #20
 8005f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f32:	4839      	ldr	r0, [pc, #228]	; (8006018 <_printf_i+0x21c>)
 8005f34:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005f38:	6813      	ldr	r3, [r2, #0]
 8005f3a:	6821      	ldr	r1, [r4, #0]
 8005f3c:	1d1d      	adds	r5, r3, #4
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6015      	str	r5, [r2, #0]
 8005f42:	060a      	lsls	r2, r1, #24
 8005f44:	d50b      	bpl.n	8005f5e <_printf_i+0x162>
 8005f46:	07ca      	lsls	r2, r1, #31
 8005f48:	bf44      	itt	mi
 8005f4a:	f041 0120 	orrmi.w	r1, r1, #32
 8005f4e:	6021      	strmi	r1, [r4, #0]
 8005f50:	b91b      	cbnz	r3, 8005f5a <_printf_i+0x15e>
 8005f52:	6822      	ldr	r2, [r4, #0]
 8005f54:	f022 0220 	bic.w	r2, r2, #32
 8005f58:	6022      	str	r2, [r4, #0]
 8005f5a:	2210      	movs	r2, #16
 8005f5c:	e7b7      	b.n	8005ece <_printf_i+0xd2>
 8005f5e:	064d      	lsls	r5, r1, #25
 8005f60:	bf48      	it	mi
 8005f62:	b29b      	uxthmi	r3, r3
 8005f64:	e7ef      	b.n	8005f46 <_printf_i+0x14a>
 8005f66:	4665      	mov	r5, ip
 8005f68:	fbb3 f1f2 	udiv	r1, r3, r2
 8005f6c:	fb02 3311 	mls	r3, r2, r1, r3
 8005f70:	5cc3      	ldrb	r3, [r0, r3]
 8005f72:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005f76:	460b      	mov	r3, r1
 8005f78:	2900      	cmp	r1, #0
 8005f7a:	d1f5      	bne.n	8005f68 <_printf_i+0x16c>
 8005f7c:	e7b9      	b.n	8005ef2 <_printf_i+0xf6>
 8005f7e:	6813      	ldr	r3, [r2, #0]
 8005f80:	6825      	ldr	r5, [r4, #0]
 8005f82:	6961      	ldr	r1, [r4, #20]
 8005f84:	1d18      	adds	r0, r3, #4
 8005f86:	6010      	str	r0, [r2, #0]
 8005f88:	0628      	lsls	r0, r5, #24
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	d501      	bpl.n	8005f92 <_printf_i+0x196>
 8005f8e:	6019      	str	r1, [r3, #0]
 8005f90:	e002      	b.n	8005f98 <_printf_i+0x19c>
 8005f92:	066a      	lsls	r2, r5, #25
 8005f94:	d5fb      	bpl.n	8005f8e <_printf_i+0x192>
 8005f96:	8019      	strh	r1, [r3, #0]
 8005f98:	2300      	movs	r3, #0
 8005f9a:	6123      	str	r3, [r4, #16]
 8005f9c:	4665      	mov	r5, ip
 8005f9e:	e7b9      	b.n	8005f14 <_printf_i+0x118>
 8005fa0:	6813      	ldr	r3, [r2, #0]
 8005fa2:	1d19      	adds	r1, r3, #4
 8005fa4:	6011      	str	r1, [r2, #0]
 8005fa6:	681d      	ldr	r5, [r3, #0]
 8005fa8:	6862      	ldr	r2, [r4, #4]
 8005faa:	2100      	movs	r1, #0
 8005fac:	4628      	mov	r0, r5
 8005fae:	f7fa f91f 	bl	80001f0 <memchr>
 8005fb2:	b108      	cbz	r0, 8005fb8 <_printf_i+0x1bc>
 8005fb4:	1b40      	subs	r0, r0, r5
 8005fb6:	6060      	str	r0, [r4, #4]
 8005fb8:	6863      	ldr	r3, [r4, #4]
 8005fba:	6123      	str	r3, [r4, #16]
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fc2:	e7a7      	b.n	8005f14 <_printf_i+0x118>
 8005fc4:	6923      	ldr	r3, [r4, #16]
 8005fc6:	462a      	mov	r2, r5
 8005fc8:	4639      	mov	r1, r7
 8005fca:	4630      	mov	r0, r6
 8005fcc:	47c0      	blx	r8
 8005fce:	3001      	adds	r0, #1
 8005fd0:	d0aa      	beq.n	8005f28 <_printf_i+0x12c>
 8005fd2:	6823      	ldr	r3, [r4, #0]
 8005fd4:	079b      	lsls	r3, r3, #30
 8005fd6:	d413      	bmi.n	8006000 <_printf_i+0x204>
 8005fd8:	68e0      	ldr	r0, [r4, #12]
 8005fda:	9b03      	ldr	r3, [sp, #12]
 8005fdc:	4298      	cmp	r0, r3
 8005fde:	bfb8      	it	lt
 8005fe0:	4618      	movlt	r0, r3
 8005fe2:	e7a3      	b.n	8005f2c <_printf_i+0x130>
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	464a      	mov	r2, r9
 8005fe8:	4639      	mov	r1, r7
 8005fea:	4630      	mov	r0, r6
 8005fec:	47c0      	blx	r8
 8005fee:	3001      	adds	r0, #1
 8005ff0:	d09a      	beq.n	8005f28 <_printf_i+0x12c>
 8005ff2:	3501      	adds	r5, #1
 8005ff4:	68e3      	ldr	r3, [r4, #12]
 8005ff6:	9a03      	ldr	r2, [sp, #12]
 8005ff8:	1a9b      	subs	r3, r3, r2
 8005ffa:	42ab      	cmp	r3, r5
 8005ffc:	dcf2      	bgt.n	8005fe4 <_printf_i+0x1e8>
 8005ffe:	e7eb      	b.n	8005fd8 <_printf_i+0x1dc>
 8006000:	2500      	movs	r5, #0
 8006002:	f104 0919 	add.w	r9, r4, #25
 8006006:	e7f5      	b.n	8005ff4 <_printf_i+0x1f8>
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1ac      	bne.n	8005f66 <_printf_i+0x16a>
 800600c:	7803      	ldrb	r3, [r0, #0]
 800600e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006012:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006016:	e76c      	b.n	8005ef2 <_printf_i+0xf6>
 8006018:	080078a6 	.word	0x080078a6
 800601c:	080078b7 	.word	0x080078b7

08006020 <siprintf>:
 8006020:	b40e      	push	{r1, r2, r3}
 8006022:	b500      	push	{lr}
 8006024:	b09c      	sub	sp, #112	; 0x70
 8006026:	ab1d      	add	r3, sp, #116	; 0x74
 8006028:	9002      	str	r0, [sp, #8]
 800602a:	9006      	str	r0, [sp, #24]
 800602c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006030:	4809      	ldr	r0, [pc, #36]	; (8006058 <siprintf+0x38>)
 8006032:	9107      	str	r1, [sp, #28]
 8006034:	9104      	str	r1, [sp, #16]
 8006036:	4909      	ldr	r1, [pc, #36]	; (800605c <siprintf+0x3c>)
 8006038:	f853 2b04 	ldr.w	r2, [r3], #4
 800603c:	9105      	str	r1, [sp, #20]
 800603e:	6800      	ldr	r0, [r0, #0]
 8006040:	9301      	str	r3, [sp, #4]
 8006042:	a902      	add	r1, sp, #8
 8006044:	f001 fa5c 	bl	8007500 <_svfiprintf_r>
 8006048:	9b02      	ldr	r3, [sp, #8]
 800604a:	2200      	movs	r2, #0
 800604c:	701a      	strb	r2, [r3, #0]
 800604e:	b01c      	add	sp, #112	; 0x70
 8006050:	f85d eb04 	ldr.w	lr, [sp], #4
 8006054:	b003      	add	sp, #12
 8006056:	4770      	bx	lr
 8006058:	2000000c 	.word	0x2000000c
 800605c:	ffff0208 	.word	0xffff0208

08006060 <quorem>:
 8006060:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006064:	6903      	ldr	r3, [r0, #16]
 8006066:	690c      	ldr	r4, [r1, #16]
 8006068:	42a3      	cmp	r3, r4
 800606a:	4680      	mov	r8, r0
 800606c:	f2c0 8082 	blt.w	8006174 <quorem+0x114>
 8006070:	3c01      	subs	r4, #1
 8006072:	f101 0714 	add.w	r7, r1, #20
 8006076:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800607a:	f100 0614 	add.w	r6, r0, #20
 800607e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006082:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006086:	eb06 030c 	add.w	r3, r6, ip
 800608a:	3501      	adds	r5, #1
 800608c:	eb07 090c 	add.w	r9, r7, ip
 8006090:	9301      	str	r3, [sp, #4]
 8006092:	fbb0 f5f5 	udiv	r5, r0, r5
 8006096:	b395      	cbz	r5, 80060fe <quorem+0x9e>
 8006098:	f04f 0a00 	mov.w	sl, #0
 800609c:	4638      	mov	r0, r7
 800609e:	46b6      	mov	lr, r6
 80060a0:	46d3      	mov	fp, sl
 80060a2:	f850 2b04 	ldr.w	r2, [r0], #4
 80060a6:	b293      	uxth	r3, r2
 80060a8:	fb05 a303 	mla	r3, r5, r3, sl
 80060ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	ebab 0303 	sub.w	r3, fp, r3
 80060b6:	0c12      	lsrs	r2, r2, #16
 80060b8:	f8de b000 	ldr.w	fp, [lr]
 80060bc:	fb05 a202 	mla	r2, r5, r2, sl
 80060c0:	fa13 f38b 	uxtah	r3, r3, fp
 80060c4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80060c8:	fa1f fb82 	uxth.w	fp, r2
 80060cc:	f8de 2000 	ldr.w	r2, [lr]
 80060d0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80060d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80060d8:	b29b      	uxth	r3, r3
 80060da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060de:	4581      	cmp	r9, r0
 80060e0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80060e4:	f84e 3b04 	str.w	r3, [lr], #4
 80060e8:	d2db      	bcs.n	80060a2 <quorem+0x42>
 80060ea:	f856 300c 	ldr.w	r3, [r6, ip]
 80060ee:	b933      	cbnz	r3, 80060fe <quorem+0x9e>
 80060f0:	9b01      	ldr	r3, [sp, #4]
 80060f2:	3b04      	subs	r3, #4
 80060f4:	429e      	cmp	r6, r3
 80060f6:	461a      	mov	r2, r3
 80060f8:	d330      	bcc.n	800615c <quorem+0xfc>
 80060fa:	f8c8 4010 	str.w	r4, [r8, #16]
 80060fe:	4640      	mov	r0, r8
 8006100:	f001 f828 	bl	8007154 <__mcmp>
 8006104:	2800      	cmp	r0, #0
 8006106:	db25      	blt.n	8006154 <quorem+0xf4>
 8006108:	3501      	adds	r5, #1
 800610a:	4630      	mov	r0, r6
 800610c:	f04f 0c00 	mov.w	ip, #0
 8006110:	f857 2b04 	ldr.w	r2, [r7], #4
 8006114:	f8d0 e000 	ldr.w	lr, [r0]
 8006118:	b293      	uxth	r3, r2
 800611a:	ebac 0303 	sub.w	r3, ip, r3
 800611e:	0c12      	lsrs	r2, r2, #16
 8006120:	fa13 f38e 	uxtah	r3, r3, lr
 8006124:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006128:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800612c:	b29b      	uxth	r3, r3
 800612e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006132:	45b9      	cmp	r9, r7
 8006134:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006138:	f840 3b04 	str.w	r3, [r0], #4
 800613c:	d2e8      	bcs.n	8006110 <quorem+0xb0>
 800613e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006142:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006146:	b92a      	cbnz	r2, 8006154 <quorem+0xf4>
 8006148:	3b04      	subs	r3, #4
 800614a:	429e      	cmp	r6, r3
 800614c:	461a      	mov	r2, r3
 800614e:	d30b      	bcc.n	8006168 <quorem+0x108>
 8006150:	f8c8 4010 	str.w	r4, [r8, #16]
 8006154:	4628      	mov	r0, r5
 8006156:	b003      	add	sp, #12
 8006158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800615c:	6812      	ldr	r2, [r2, #0]
 800615e:	3b04      	subs	r3, #4
 8006160:	2a00      	cmp	r2, #0
 8006162:	d1ca      	bne.n	80060fa <quorem+0x9a>
 8006164:	3c01      	subs	r4, #1
 8006166:	e7c5      	b.n	80060f4 <quorem+0x94>
 8006168:	6812      	ldr	r2, [r2, #0]
 800616a:	3b04      	subs	r3, #4
 800616c:	2a00      	cmp	r2, #0
 800616e:	d1ef      	bne.n	8006150 <quorem+0xf0>
 8006170:	3c01      	subs	r4, #1
 8006172:	e7ea      	b.n	800614a <quorem+0xea>
 8006174:	2000      	movs	r0, #0
 8006176:	e7ee      	b.n	8006156 <quorem+0xf6>

08006178 <_dtoa_r>:
 8006178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800617c:	ec57 6b10 	vmov	r6, r7, d0
 8006180:	b097      	sub	sp, #92	; 0x5c
 8006182:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006184:	9106      	str	r1, [sp, #24]
 8006186:	4604      	mov	r4, r0
 8006188:	920b      	str	r2, [sp, #44]	; 0x2c
 800618a:	9312      	str	r3, [sp, #72]	; 0x48
 800618c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006190:	e9cd 6700 	strd	r6, r7, [sp]
 8006194:	b93d      	cbnz	r5, 80061a6 <_dtoa_r+0x2e>
 8006196:	2010      	movs	r0, #16
 8006198:	f000 fdb4 	bl	8006d04 <malloc>
 800619c:	6260      	str	r0, [r4, #36]	; 0x24
 800619e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80061a2:	6005      	str	r5, [r0, #0]
 80061a4:	60c5      	str	r5, [r0, #12]
 80061a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061a8:	6819      	ldr	r1, [r3, #0]
 80061aa:	b151      	cbz	r1, 80061c2 <_dtoa_r+0x4a>
 80061ac:	685a      	ldr	r2, [r3, #4]
 80061ae:	604a      	str	r2, [r1, #4]
 80061b0:	2301      	movs	r3, #1
 80061b2:	4093      	lsls	r3, r2
 80061b4:	608b      	str	r3, [r1, #8]
 80061b6:	4620      	mov	r0, r4
 80061b8:	f000 fdeb 	bl	8006d92 <_Bfree>
 80061bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061be:	2200      	movs	r2, #0
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	1e3b      	subs	r3, r7, #0
 80061c4:	bfbb      	ittet	lt
 80061c6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80061ca:	9301      	strlt	r3, [sp, #4]
 80061cc:	2300      	movge	r3, #0
 80061ce:	2201      	movlt	r2, #1
 80061d0:	bfac      	ite	ge
 80061d2:	f8c8 3000 	strge.w	r3, [r8]
 80061d6:	f8c8 2000 	strlt.w	r2, [r8]
 80061da:	4baf      	ldr	r3, [pc, #700]	; (8006498 <_dtoa_r+0x320>)
 80061dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80061e0:	ea33 0308 	bics.w	r3, r3, r8
 80061e4:	d114      	bne.n	8006210 <_dtoa_r+0x98>
 80061e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80061e8:	f242 730f 	movw	r3, #9999	; 0x270f
 80061ec:	6013      	str	r3, [r2, #0]
 80061ee:	9b00      	ldr	r3, [sp, #0]
 80061f0:	b923      	cbnz	r3, 80061fc <_dtoa_r+0x84>
 80061f2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80061f6:	2800      	cmp	r0, #0
 80061f8:	f000 8542 	beq.w	8006c80 <_dtoa_r+0xb08>
 80061fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061fe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80064ac <_dtoa_r+0x334>
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 8544 	beq.w	8006c90 <_dtoa_r+0xb18>
 8006208:	f10b 0303 	add.w	r3, fp, #3
 800620c:	f000 bd3e 	b.w	8006c8c <_dtoa_r+0xb14>
 8006210:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006214:	2200      	movs	r2, #0
 8006216:	2300      	movs	r3, #0
 8006218:	4630      	mov	r0, r6
 800621a:	4639      	mov	r1, r7
 800621c:	f7fa fc5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006220:	4681      	mov	r9, r0
 8006222:	b168      	cbz	r0, 8006240 <_dtoa_r+0xc8>
 8006224:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006226:	2301      	movs	r3, #1
 8006228:	6013      	str	r3, [r2, #0]
 800622a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800622c:	2b00      	cmp	r3, #0
 800622e:	f000 8524 	beq.w	8006c7a <_dtoa_r+0xb02>
 8006232:	4b9a      	ldr	r3, [pc, #616]	; (800649c <_dtoa_r+0x324>)
 8006234:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006236:	f103 3bff 	add.w	fp, r3, #4294967295
 800623a:	6013      	str	r3, [r2, #0]
 800623c:	f000 bd28 	b.w	8006c90 <_dtoa_r+0xb18>
 8006240:	aa14      	add	r2, sp, #80	; 0x50
 8006242:	a915      	add	r1, sp, #84	; 0x54
 8006244:	ec47 6b10 	vmov	d0, r6, r7
 8006248:	4620      	mov	r0, r4
 800624a:	f000 fffa 	bl	8007242 <__d2b>
 800624e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006252:	9004      	str	r0, [sp, #16]
 8006254:	2d00      	cmp	r5, #0
 8006256:	d07c      	beq.n	8006352 <_dtoa_r+0x1da>
 8006258:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800625c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006260:	46b2      	mov	sl, r6
 8006262:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8006266:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800626a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800626e:	2200      	movs	r2, #0
 8006270:	4b8b      	ldr	r3, [pc, #556]	; (80064a0 <_dtoa_r+0x328>)
 8006272:	4650      	mov	r0, sl
 8006274:	4659      	mov	r1, fp
 8006276:	f7fa f80f 	bl	8000298 <__aeabi_dsub>
 800627a:	a381      	add	r3, pc, #516	; (adr r3, 8006480 <_dtoa_r+0x308>)
 800627c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006280:	f7fa f9c2 	bl	8000608 <__aeabi_dmul>
 8006284:	a380      	add	r3, pc, #512	; (adr r3, 8006488 <_dtoa_r+0x310>)
 8006286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628a:	f7fa f807 	bl	800029c <__adddf3>
 800628e:	4606      	mov	r6, r0
 8006290:	4628      	mov	r0, r5
 8006292:	460f      	mov	r7, r1
 8006294:	f7fa f94e 	bl	8000534 <__aeabi_i2d>
 8006298:	a37d      	add	r3, pc, #500	; (adr r3, 8006490 <_dtoa_r+0x318>)
 800629a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800629e:	f7fa f9b3 	bl	8000608 <__aeabi_dmul>
 80062a2:	4602      	mov	r2, r0
 80062a4:	460b      	mov	r3, r1
 80062a6:	4630      	mov	r0, r6
 80062a8:	4639      	mov	r1, r7
 80062aa:	f7f9 fff7 	bl	800029c <__adddf3>
 80062ae:	4606      	mov	r6, r0
 80062b0:	460f      	mov	r7, r1
 80062b2:	f7fa fc59 	bl	8000b68 <__aeabi_d2iz>
 80062b6:	2200      	movs	r2, #0
 80062b8:	4682      	mov	sl, r0
 80062ba:	2300      	movs	r3, #0
 80062bc:	4630      	mov	r0, r6
 80062be:	4639      	mov	r1, r7
 80062c0:	f7fa fc14 	bl	8000aec <__aeabi_dcmplt>
 80062c4:	b148      	cbz	r0, 80062da <_dtoa_r+0x162>
 80062c6:	4650      	mov	r0, sl
 80062c8:	f7fa f934 	bl	8000534 <__aeabi_i2d>
 80062cc:	4632      	mov	r2, r6
 80062ce:	463b      	mov	r3, r7
 80062d0:	f7fa fc02 	bl	8000ad8 <__aeabi_dcmpeq>
 80062d4:	b908      	cbnz	r0, 80062da <_dtoa_r+0x162>
 80062d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062da:	f1ba 0f16 	cmp.w	sl, #22
 80062de:	d859      	bhi.n	8006394 <_dtoa_r+0x21c>
 80062e0:	4970      	ldr	r1, [pc, #448]	; (80064a4 <_dtoa_r+0x32c>)
 80062e2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80062e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80062ee:	f7fa fc1b 	bl	8000b28 <__aeabi_dcmpgt>
 80062f2:	2800      	cmp	r0, #0
 80062f4:	d050      	beq.n	8006398 <_dtoa_r+0x220>
 80062f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062fa:	2300      	movs	r3, #0
 80062fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80062fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006300:	1b5d      	subs	r5, r3, r5
 8006302:	f1b5 0801 	subs.w	r8, r5, #1
 8006306:	bf49      	itett	mi
 8006308:	f1c5 0301 	rsbmi	r3, r5, #1
 800630c:	2300      	movpl	r3, #0
 800630e:	9305      	strmi	r3, [sp, #20]
 8006310:	f04f 0800 	movmi.w	r8, #0
 8006314:	bf58      	it	pl
 8006316:	9305      	strpl	r3, [sp, #20]
 8006318:	f1ba 0f00 	cmp.w	sl, #0
 800631c:	db3e      	blt.n	800639c <_dtoa_r+0x224>
 800631e:	2300      	movs	r3, #0
 8006320:	44d0      	add	r8, sl
 8006322:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006326:	9307      	str	r3, [sp, #28]
 8006328:	9b06      	ldr	r3, [sp, #24]
 800632a:	2b09      	cmp	r3, #9
 800632c:	f200 8090 	bhi.w	8006450 <_dtoa_r+0x2d8>
 8006330:	2b05      	cmp	r3, #5
 8006332:	bfc4      	itt	gt
 8006334:	3b04      	subgt	r3, #4
 8006336:	9306      	strgt	r3, [sp, #24]
 8006338:	9b06      	ldr	r3, [sp, #24]
 800633a:	f1a3 0302 	sub.w	r3, r3, #2
 800633e:	bfcc      	ite	gt
 8006340:	2500      	movgt	r5, #0
 8006342:	2501      	movle	r5, #1
 8006344:	2b03      	cmp	r3, #3
 8006346:	f200 808f 	bhi.w	8006468 <_dtoa_r+0x2f0>
 800634a:	e8df f003 	tbb	[pc, r3]
 800634e:	7f7d      	.short	0x7f7d
 8006350:	7131      	.short	0x7131
 8006352:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8006356:	441d      	add	r5, r3
 8006358:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800635c:	2820      	cmp	r0, #32
 800635e:	dd13      	ble.n	8006388 <_dtoa_r+0x210>
 8006360:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006364:	9b00      	ldr	r3, [sp, #0]
 8006366:	fa08 f800 	lsl.w	r8, r8, r0
 800636a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800636e:	fa23 f000 	lsr.w	r0, r3, r0
 8006372:	ea48 0000 	orr.w	r0, r8, r0
 8006376:	f7fa f8cd 	bl	8000514 <__aeabi_ui2d>
 800637a:	2301      	movs	r3, #1
 800637c:	4682      	mov	sl, r0
 800637e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006382:	3d01      	subs	r5, #1
 8006384:	9313      	str	r3, [sp, #76]	; 0x4c
 8006386:	e772      	b.n	800626e <_dtoa_r+0xf6>
 8006388:	9b00      	ldr	r3, [sp, #0]
 800638a:	f1c0 0020 	rsb	r0, r0, #32
 800638e:	fa03 f000 	lsl.w	r0, r3, r0
 8006392:	e7f0      	b.n	8006376 <_dtoa_r+0x1fe>
 8006394:	2301      	movs	r3, #1
 8006396:	e7b1      	b.n	80062fc <_dtoa_r+0x184>
 8006398:	900f      	str	r0, [sp, #60]	; 0x3c
 800639a:	e7b0      	b.n	80062fe <_dtoa_r+0x186>
 800639c:	9b05      	ldr	r3, [sp, #20]
 800639e:	eba3 030a 	sub.w	r3, r3, sl
 80063a2:	9305      	str	r3, [sp, #20]
 80063a4:	f1ca 0300 	rsb	r3, sl, #0
 80063a8:	9307      	str	r3, [sp, #28]
 80063aa:	2300      	movs	r3, #0
 80063ac:	930e      	str	r3, [sp, #56]	; 0x38
 80063ae:	e7bb      	b.n	8006328 <_dtoa_r+0x1b0>
 80063b0:	2301      	movs	r3, #1
 80063b2:	930a      	str	r3, [sp, #40]	; 0x28
 80063b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	dd59      	ble.n	800646e <_dtoa_r+0x2f6>
 80063ba:	9302      	str	r3, [sp, #8]
 80063bc:	4699      	mov	r9, r3
 80063be:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80063c0:	2200      	movs	r2, #0
 80063c2:	6072      	str	r2, [r6, #4]
 80063c4:	2204      	movs	r2, #4
 80063c6:	f102 0014 	add.w	r0, r2, #20
 80063ca:	4298      	cmp	r0, r3
 80063cc:	6871      	ldr	r1, [r6, #4]
 80063ce:	d953      	bls.n	8006478 <_dtoa_r+0x300>
 80063d0:	4620      	mov	r0, r4
 80063d2:	f000 fcaa 	bl	8006d2a <_Balloc>
 80063d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063d8:	6030      	str	r0, [r6, #0]
 80063da:	f1b9 0f0e 	cmp.w	r9, #14
 80063de:	f8d3 b000 	ldr.w	fp, [r3]
 80063e2:	f200 80e6 	bhi.w	80065b2 <_dtoa_r+0x43a>
 80063e6:	2d00      	cmp	r5, #0
 80063e8:	f000 80e3 	beq.w	80065b2 <_dtoa_r+0x43a>
 80063ec:	ed9d 7b00 	vldr	d7, [sp]
 80063f0:	f1ba 0f00 	cmp.w	sl, #0
 80063f4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80063f8:	dd74      	ble.n	80064e4 <_dtoa_r+0x36c>
 80063fa:	4a2a      	ldr	r2, [pc, #168]	; (80064a4 <_dtoa_r+0x32c>)
 80063fc:	f00a 030f 	and.w	r3, sl, #15
 8006400:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006404:	ed93 7b00 	vldr	d7, [r3]
 8006408:	ea4f 162a 	mov.w	r6, sl, asr #4
 800640c:	06f0      	lsls	r0, r6, #27
 800640e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006412:	d565      	bpl.n	80064e0 <_dtoa_r+0x368>
 8006414:	4b24      	ldr	r3, [pc, #144]	; (80064a8 <_dtoa_r+0x330>)
 8006416:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800641a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800641e:	f7fa fa1d 	bl	800085c <__aeabi_ddiv>
 8006422:	e9cd 0100 	strd	r0, r1, [sp]
 8006426:	f006 060f 	and.w	r6, r6, #15
 800642a:	2503      	movs	r5, #3
 800642c:	4f1e      	ldr	r7, [pc, #120]	; (80064a8 <_dtoa_r+0x330>)
 800642e:	e04c      	b.n	80064ca <_dtoa_r+0x352>
 8006430:	2301      	movs	r3, #1
 8006432:	930a      	str	r3, [sp, #40]	; 0x28
 8006434:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006436:	4453      	add	r3, sl
 8006438:	f103 0901 	add.w	r9, r3, #1
 800643c:	9302      	str	r3, [sp, #8]
 800643e:	464b      	mov	r3, r9
 8006440:	2b01      	cmp	r3, #1
 8006442:	bfb8      	it	lt
 8006444:	2301      	movlt	r3, #1
 8006446:	e7ba      	b.n	80063be <_dtoa_r+0x246>
 8006448:	2300      	movs	r3, #0
 800644a:	e7b2      	b.n	80063b2 <_dtoa_r+0x23a>
 800644c:	2300      	movs	r3, #0
 800644e:	e7f0      	b.n	8006432 <_dtoa_r+0x2ba>
 8006450:	2501      	movs	r5, #1
 8006452:	2300      	movs	r3, #0
 8006454:	9306      	str	r3, [sp, #24]
 8006456:	950a      	str	r5, [sp, #40]	; 0x28
 8006458:	f04f 33ff 	mov.w	r3, #4294967295
 800645c:	9302      	str	r3, [sp, #8]
 800645e:	4699      	mov	r9, r3
 8006460:	2200      	movs	r2, #0
 8006462:	2312      	movs	r3, #18
 8006464:	920b      	str	r2, [sp, #44]	; 0x2c
 8006466:	e7aa      	b.n	80063be <_dtoa_r+0x246>
 8006468:	2301      	movs	r3, #1
 800646a:	930a      	str	r3, [sp, #40]	; 0x28
 800646c:	e7f4      	b.n	8006458 <_dtoa_r+0x2e0>
 800646e:	2301      	movs	r3, #1
 8006470:	9302      	str	r3, [sp, #8]
 8006472:	4699      	mov	r9, r3
 8006474:	461a      	mov	r2, r3
 8006476:	e7f5      	b.n	8006464 <_dtoa_r+0x2ec>
 8006478:	3101      	adds	r1, #1
 800647a:	6071      	str	r1, [r6, #4]
 800647c:	0052      	lsls	r2, r2, #1
 800647e:	e7a2      	b.n	80063c6 <_dtoa_r+0x24e>
 8006480:	636f4361 	.word	0x636f4361
 8006484:	3fd287a7 	.word	0x3fd287a7
 8006488:	8b60c8b3 	.word	0x8b60c8b3
 800648c:	3fc68a28 	.word	0x3fc68a28
 8006490:	509f79fb 	.word	0x509f79fb
 8006494:	3fd34413 	.word	0x3fd34413
 8006498:	7ff00000 	.word	0x7ff00000
 800649c:	080078a5 	.word	0x080078a5
 80064a0:	3ff80000 	.word	0x3ff80000
 80064a4:	08007900 	.word	0x08007900
 80064a8:	080078d8 	.word	0x080078d8
 80064ac:	080078d1 	.word	0x080078d1
 80064b0:	07f1      	lsls	r1, r6, #31
 80064b2:	d508      	bpl.n	80064c6 <_dtoa_r+0x34e>
 80064b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80064b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064bc:	f7fa f8a4 	bl	8000608 <__aeabi_dmul>
 80064c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80064c4:	3501      	adds	r5, #1
 80064c6:	1076      	asrs	r6, r6, #1
 80064c8:	3708      	adds	r7, #8
 80064ca:	2e00      	cmp	r6, #0
 80064cc:	d1f0      	bne.n	80064b0 <_dtoa_r+0x338>
 80064ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80064d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064d6:	f7fa f9c1 	bl	800085c <__aeabi_ddiv>
 80064da:	e9cd 0100 	strd	r0, r1, [sp]
 80064de:	e01a      	b.n	8006516 <_dtoa_r+0x39e>
 80064e0:	2502      	movs	r5, #2
 80064e2:	e7a3      	b.n	800642c <_dtoa_r+0x2b4>
 80064e4:	f000 80a0 	beq.w	8006628 <_dtoa_r+0x4b0>
 80064e8:	f1ca 0600 	rsb	r6, sl, #0
 80064ec:	4b9f      	ldr	r3, [pc, #636]	; (800676c <_dtoa_r+0x5f4>)
 80064ee:	4fa0      	ldr	r7, [pc, #640]	; (8006770 <_dtoa_r+0x5f8>)
 80064f0:	f006 020f 	and.w	r2, r6, #15
 80064f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006500:	f7fa f882 	bl	8000608 <__aeabi_dmul>
 8006504:	e9cd 0100 	strd	r0, r1, [sp]
 8006508:	1136      	asrs	r6, r6, #4
 800650a:	2300      	movs	r3, #0
 800650c:	2502      	movs	r5, #2
 800650e:	2e00      	cmp	r6, #0
 8006510:	d17f      	bne.n	8006612 <_dtoa_r+0x49a>
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1e1      	bne.n	80064da <_dtoa_r+0x362>
 8006516:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 8087 	beq.w	800662c <_dtoa_r+0x4b4>
 800651e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006522:	2200      	movs	r2, #0
 8006524:	4b93      	ldr	r3, [pc, #588]	; (8006774 <_dtoa_r+0x5fc>)
 8006526:	4630      	mov	r0, r6
 8006528:	4639      	mov	r1, r7
 800652a:	f7fa fadf 	bl	8000aec <__aeabi_dcmplt>
 800652e:	2800      	cmp	r0, #0
 8006530:	d07c      	beq.n	800662c <_dtoa_r+0x4b4>
 8006532:	f1b9 0f00 	cmp.w	r9, #0
 8006536:	d079      	beq.n	800662c <_dtoa_r+0x4b4>
 8006538:	9b02      	ldr	r3, [sp, #8]
 800653a:	2b00      	cmp	r3, #0
 800653c:	dd35      	ble.n	80065aa <_dtoa_r+0x432>
 800653e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006542:	9308      	str	r3, [sp, #32]
 8006544:	4639      	mov	r1, r7
 8006546:	2200      	movs	r2, #0
 8006548:	4b8b      	ldr	r3, [pc, #556]	; (8006778 <_dtoa_r+0x600>)
 800654a:	4630      	mov	r0, r6
 800654c:	f7fa f85c 	bl	8000608 <__aeabi_dmul>
 8006550:	e9cd 0100 	strd	r0, r1, [sp]
 8006554:	9f02      	ldr	r7, [sp, #8]
 8006556:	3501      	adds	r5, #1
 8006558:	4628      	mov	r0, r5
 800655a:	f7f9 ffeb 	bl	8000534 <__aeabi_i2d>
 800655e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006562:	f7fa f851 	bl	8000608 <__aeabi_dmul>
 8006566:	2200      	movs	r2, #0
 8006568:	4b84      	ldr	r3, [pc, #528]	; (800677c <_dtoa_r+0x604>)
 800656a:	f7f9 fe97 	bl	800029c <__adddf3>
 800656e:	4605      	mov	r5, r0
 8006570:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006574:	2f00      	cmp	r7, #0
 8006576:	d15d      	bne.n	8006634 <_dtoa_r+0x4bc>
 8006578:	2200      	movs	r2, #0
 800657a:	4b81      	ldr	r3, [pc, #516]	; (8006780 <_dtoa_r+0x608>)
 800657c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006580:	f7f9 fe8a 	bl	8000298 <__aeabi_dsub>
 8006584:	462a      	mov	r2, r5
 8006586:	4633      	mov	r3, r6
 8006588:	e9cd 0100 	strd	r0, r1, [sp]
 800658c:	f7fa facc 	bl	8000b28 <__aeabi_dcmpgt>
 8006590:	2800      	cmp	r0, #0
 8006592:	f040 8288 	bne.w	8006aa6 <_dtoa_r+0x92e>
 8006596:	462a      	mov	r2, r5
 8006598:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800659c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80065a0:	f7fa faa4 	bl	8000aec <__aeabi_dcmplt>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	f040 827c 	bne.w	8006aa2 <_dtoa_r+0x92a>
 80065aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80065ae:	e9cd 2300 	strd	r2, r3, [sp]
 80065b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f2c0 8150 	blt.w	800685a <_dtoa_r+0x6e2>
 80065ba:	f1ba 0f0e 	cmp.w	sl, #14
 80065be:	f300 814c 	bgt.w	800685a <_dtoa_r+0x6e2>
 80065c2:	4b6a      	ldr	r3, [pc, #424]	; (800676c <_dtoa_r+0x5f4>)
 80065c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80065c8:	ed93 7b00 	vldr	d7, [r3]
 80065cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80065d4:	f280 80d8 	bge.w	8006788 <_dtoa_r+0x610>
 80065d8:	f1b9 0f00 	cmp.w	r9, #0
 80065dc:	f300 80d4 	bgt.w	8006788 <_dtoa_r+0x610>
 80065e0:	f040 825e 	bne.w	8006aa0 <_dtoa_r+0x928>
 80065e4:	2200      	movs	r2, #0
 80065e6:	4b66      	ldr	r3, [pc, #408]	; (8006780 <_dtoa_r+0x608>)
 80065e8:	ec51 0b17 	vmov	r0, r1, d7
 80065ec:	f7fa f80c 	bl	8000608 <__aeabi_dmul>
 80065f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065f4:	f7fa fa8e 	bl	8000b14 <__aeabi_dcmpge>
 80065f8:	464f      	mov	r7, r9
 80065fa:	464e      	mov	r6, r9
 80065fc:	2800      	cmp	r0, #0
 80065fe:	f040 8234 	bne.w	8006a6a <_dtoa_r+0x8f2>
 8006602:	2331      	movs	r3, #49	; 0x31
 8006604:	f10b 0501 	add.w	r5, fp, #1
 8006608:	f88b 3000 	strb.w	r3, [fp]
 800660c:	f10a 0a01 	add.w	sl, sl, #1
 8006610:	e22f      	b.n	8006a72 <_dtoa_r+0x8fa>
 8006612:	07f2      	lsls	r2, r6, #31
 8006614:	d505      	bpl.n	8006622 <_dtoa_r+0x4aa>
 8006616:	e9d7 2300 	ldrd	r2, r3, [r7]
 800661a:	f7f9 fff5 	bl	8000608 <__aeabi_dmul>
 800661e:	3501      	adds	r5, #1
 8006620:	2301      	movs	r3, #1
 8006622:	1076      	asrs	r6, r6, #1
 8006624:	3708      	adds	r7, #8
 8006626:	e772      	b.n	800650e <_dtoa_r+0x396>
 8006628:	2502      	movs	r5, #2
 800662a:	e774      	b.n	8006516 <_dtoa_r+0x39e>
 800662c:	f8cd a020 	str.w	sl, [sp, #32]
 8006630:	464f      	mov	r7, r9
 8006632:	e791      	b.n	8006558 <_dtoa_r+0x3e0>
 8006634:	4b4d      	ldr	r3, [pc, #308]	; (800676c <_dtoa_r+0x5f4>)
 8006636:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800663a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800663e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006640:	2b00      	cmp	r3, #0
 8006642:	d047      	beq.n	80066d4 <_dtoa_r+0x55c>
 8006644:	4602      	mov	r2, r0
 8006646:	460b      	mov	r3, r1
 8006648:	2000      	movs	r0, #0
 800664a:	494e      	ldr	r1, [pc, #312]	; (8006784 <_dtoa_r+0x60c>)
 800664c:	f7fa f906 	bl	800085c <__aeabi_ddiv>
 8006650:	462a      	mov	r2, r5
 8006652:	4633      	mov	r3, r6
 8006654:	f7f9 fe20 	bl	8000298 <__aeabi_dsub>
 8006658:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800665c:	465d      	mov	r5, fp
 800665e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006662:	f7fa fa81 	bl	8000b68 <__aeabi_d2iz>
 8006666:	4606      	mov	r6, r0
 8006668:	f7f9 ff64 	bl	8000534 <__aeabi_i2d>
 800666c:	4602      	mov	r2, r0
 800666e:	460b      	mov	r3, r1
 8006670:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006674:	f7f9 fe10 	bl	8000298 <__aeabi_dsub>
 8006678:	3630      	adds	r6, #48	; 0x30
 800667a:	f805 6b01 	strb.w	r6, [r5], #1
 800667e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006682:	e9cd 0100 	strd	r0, r1, [sp]
 8006686:	f7fa fa31 	bl	8000aec <__aeabi_dcmplt>
 800668a:	2800      	cmp	r0, #0
 800668c:	d163      	bne.n	8006756 <_dtoa_r+0x5de>
 800668e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006692:	2000      	movs	r0, #0
 8006694:	4937      	ldr	r1, [pc, #220]	; (8006774 <_dtoa_r+0x5fc>)
 8006696:	f7f9 fdff 	bl	8000298 <__aeabi_dsub>
 800669a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800669e:	f7fa fa25 	bl	8000aec <__aeabi_dcmplt>
 80066a2:	2800      	cmp	r0, #0
 80066a4:	f040 80b7 	bne.w	8006816 <_dtoa_r+0x69e>
 80066a8:	eba5 030b 	sub.w	r3, r5, fp
 80066ac:	429f      	cmp	r7, r3
 80066ae:	f77f af7c 	ble.w	80065aa <_dtoa_r+0x432>
 80066b2:	2200      	movs	r2, #0
 80066b4:	4b30      	ldr	r3, [pc, #192]	; (8006778 <_dtoa_r+0x600>)
 80066b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80066ba:	f7f9 ffa5 	bl	8000608 <__aeabi_dmul>
 80066be:	2200      	movs	r2, #0
 80066c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80066c4:	4b2c      	ldr	r3, [pc, #176]	; (8006778 <_dtoa_r+0x600>)
 80066c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80066ca:	f7f9 ff9d 	bl	8000608 <__aeabi_dmul>
 80066ce:	e9cd 0100 	strd	r0, r1, [sp]
 80066d2:	e7c4      	b.n	800665e <_dtoa_r+0x4e6>
 80066d4:	462a      	mov	r2, r5
 80066d6:	4633      	mov	r3, r6
 80066d8:	f7f9 ff96 	bl	8000608 <__aeabi_dmul>
 80066dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80066e0:	eb0b 0507 	add.w	r5, fp, r7
 80066e4:	465e      	mov	r6, fp
 80066e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80066ea:	f7fa fa3d 	bl	8000b68 <__aeabi_d2iz>
 80066ee:	4607      	mov	r7, r0
 80066f0:	f7f9 ff20 	bl	8000534 <__aeabi_i2d>
 80066f4:	3730      	adds	r7, #48	; 0x30
 80066f6:	4602      	mov	r2, r0
 80066f8:	460b      	mov	r3, r1
 80066fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80066fe:	f7f9 fdcb 	bl	8000298 <__aeabi_dsub>
 8006702:	f806 7b01 	strb.w	r7, [r6], #1
 8006706:	42ae      	cmp	r6, r5
 8006708:	e9cd 0100 	strd	r0, r1, [sp]
 800670c:	f04f 0200 	mov.w	r2, #0
 8006710:	d126      	bne.n	8006760 <_dtoa_r+0x5e8>
 8006712:	4b1c      	ldr	r3, [pc, #112]	; (8006784 <_dtoa_r+0x60c>)
 8006714:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006718:	f7f9 fdc0 	bl	800029c <__adddf3>
 800671c:	4602      	mov	r2, r0
 800671e:	460b      	mov	r3, r1
 8006720:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006724:	f7fa fa00 	bl	8000b28 <__aeabi_dcmpgt>
 8006728:	2800      	cmp	r0, #0
 800672a:	d174      	bne.n	8006816 <_dtoa_r+0x69e>
 800672c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006730:	2000      	movs	r0, #0
 8006732:	4914      	ldr	r1, [pc, #80]	; (8006784 <_dtoa_r+0x60c>)
 8006734:	f7f9 fdb0 	bl	8000298 <__aeabi_dsub>
 8006738:	4602      	mov	r2, r0
 800673a:	460b      	mov	r3, r1
 800673c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006740:	f7fa f9d4 	bl	8000aec <__aeabi_dcmplt>
 8006744:	2800      	cmp	r0, #0
 8006746:	f43f af30 	beq.w	80065aa <_dtoa_r+0x432>
 800674a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800674e:	2b30      	cmp	r3, #48	; 0x30
 8006750:	f105 32ff 	add.w	r2, r5, #4294967295
 8006754:	d002      	beq.n	800675c <_dtoa_r+0x5e4>
 8006756:	f8dd a020 	ldr.w	sl, [sp, #32]
 800675a:	e04a      	b.n	80067f2 <_dtoa_r+0x67a>
 800675c:	4615      	mov	r5, r2
 800675e:	e7f4      	b.n	800674a <_dtoa_r+0x5d2>
 8006760:	4b05      	ldr	r3, [pc, #20]	; (8006778 <_dtoa_r+0x600>)
 8006762:	f7f9 ff51 	bl	8000608 <__aeabi_dmul>
 8006766:	e9cd 0100 	strd	r0, r1, [sp]
 800676a:	e7bc      	b.n	80066e6 <_dtoa_r+0x56e>
 800676c:	08007900 	.word	0x08007900
 8006770:	080078d8 	.word	0x080078d8
 8006774:	3ff00000 	.word	0x3ff00000
 8006778:	40240000 	.word	0x40240000
 800677c:	401c0000 	.word	0x401c0000
 8006780:	40140000 	.word	0x40140000
 8006784:	3fe00000 	.word	0x3fe00000
 8006788:	e9dd 6700 	ldrd	r6, r7, [sp]
 800678c:	465d      	mov	r5, fp
 800678e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006792:	4630      	mov	r0, r6
 8006794:	4639      	mov	r1, r7
 8006796:	f7fa f861 	bl	800085c <__aeabi_ddiv>
 800679a:	f7fa f9e5 	bl	8000b68 <__aeabi_d2iz>
 800679e:	4680      	mov	r8, r0
 80067a0:	f7f9 fec8 	bl	8000534 <__aeabi_i2d>
 80067a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067a8:	f7f9 ff2e 	bl	8000608 <__aeabi_dmul>
 80067ac:	4602      	mov	r2, r0
 80067ae:	460b      	mov	r3, r1
 80067b0:	4630      	mov	r0, r6
 80067b2:	4639      	mov	r1, r7
 80067b4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80067b8:	f7f9 fd6e 	bl	8000298 <__aeabi_dsub>
 80067bc:	f805 6b01 	strb.w	r6, [r5], #1
 80067c0:	eba5 060b 	sub.w	r6, r5, fp
 80067c4:	45b1      	cmp	r9, r6
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
 80067ca:	d139      	bne.n	8006840 <_dtoa_r+0x6c8>
 80067cc:	f7f9 fd66 	bl	800029c <__adddf3>
 80067d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067d4:	4606      	mov	r6, r0
 80067d6:	460f      	mov	r7, r1
 80067d8:	f7fa f9a6 	bl	8000b28 <__aeabi_dcmpgt>
 80067dc:	b9c8      	cbnz	r0, 8006812 <_dtoa_r+0x69a>
 80067de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067e2:	4630      	mov	r0, r6
 80067e4:	4639      	mov	r1, r7
 80067e6:	f7fa f977 	bl	8000ad8 <__aeabi_dcmpeq>
 80067ea:	b110      	cbz	r0, 80067f2 <_dtoa_r+0x67a>
 80067ec:	f018 0f01 	tst.w	r8, #1
 80067f0:	d10f      	bne.n	8006812 <_dtoa_r+0x69a>
 80067f2:	9904      	ldr	r1, [sp, #16]
 80067f4:	4620      	mov	r0, r4
 80067f6:	f000 facc 	bl	8006d92 <_Bfree>
 80067fa:	2300      	movs	r3, #0
 80067fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80067fe:	702b      	strb	r3, [r5, #0]
 8006800:	f10a 0301 	add.w	r3, sl, #1
 8006804:	6013      	str	r3, [r2, #0]
 8006806:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006808:	2b00      	cmp	r3, #0
 800680a:	f000 8241 	beq.w	8006c90 <_dtoa_r+0xb18>
 800680e:	601d      	str	r5, [r3, #0]
 8006810:	e23e      	b.n	8006c90 <_dtoa_r+0xb18>
 8006812:	f8cd a020 	str.w	sl, [sp, #32]
 8006816:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800681a:	2a39      	cmp	r2, #57	; 0x39
 800681c:	f105 33ff 	add.w	r3, r5, #4294967295
 8006820:	d108      	bne.n	8006834 <_dtoa_r+0x6bc>
 8006822:	459b      	cmp	fp, r3
 8006824:	d10a      	bne.n	800683c <_dtoa_r+0x6c4>
 8006826:	9b08      	ldr	r3, [sp, #32]
 8006828:	3301      	adds	r3, #1
 800682a:	9308      	str	r3, [sp, #32]
 800682c:	2330      	movs	r3, #48	; 0x30
 800682e:	f88b 3000 	strb.w	r3, [fp]
 8006832:	465b      	mov	r3, fp
 8006834:	781a      	ldrb	r2, [r3, #0]
 8006836:	3201      	adds	r2, #1
 8006838:	701a      	strb	r2, [r3, #0]
 800683a:	e78c      	b.n	8006756 <_dtoa_r+0x5de>
 800683c:	461d      	mov	r5, r3
 800683e:	e7ea      	b.n	8006816 <_dtoa_r+0x69e>
 8006840:	2200      	movs	r2, #0
 8006842:	4b9b      	ldr	r3, [pc, #620]	; (8006ab0 <_dtoa_r+0x938>)
 8006844:	f7f9 fee0 	bl	8000608 <__aeabi_dmul>
 8006848:	2200      	movs	r2, #0
 800684a:	2300      	movs	r3, #0
 800684c:	4606      	mov	r6, r0
 800684e:	460f      	mov	r7, r1
 8006850:	f7fa f942 	bl	8000ad8 <__aeabi_dcmpeq>
 8006854:	2800      	cmp	r0, #0
 8006856:	d09a      	beq.n	800678e <_dtoa_r+0x616>
 8006858:	e7cb      	b.n	80067f2 <_dtoa_r+0x67a>
 800685a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800685c:	2a00      	cmp	r2, #0
 800685e:	f000 808b 	beq.w	8006978 <_dtoa_r+0x800>
 8006862:	9a06      	ldr	r2, [sp, #24]
 8006864:	2a01      	cmp	r2, #1
 8006866:	dc6e      	bgt.n	8006946 <_dtoa_r+0x7ce>
 8006868:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800686a:	2a00      	cmp	r2, #0
 800686c:	d067      	beq.n	800693e <_dtoa_r+0x7c6>
 800686e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006872:	9f07      	ldr	r7, [sp, #28]
 8006874:	9d05      	ldr	r5, [sp, #20]
 8006876:	9a05      	ldr	r2, [sp, #20]
 8006878:	2101      	movs	r1, #1
 800687a:	441a      	add	r2, r3
 800687c:	4620      	mov	r0, r4
 800687e:	9205      	str	r2, [sp, #20]
 8006880:	4498      	add	r8, r3
 8006882:	f000 fb26 	bl	8006ed2 <__i2b>
 8006886:	4606      	mov	r6, r0
 8006888:	2d00      	cmp	r5, #0
 800688a:	dd0c      	ble.n	80068a6 <_dtoa_r+0x72e>
 800688c:	f1b8 0f00 	cmp.w	r8, #0
 8006890:	dd09      	ble.n	80068a6 <_dtoa_r+0x72e>
 8006892:	4545      	cmp	r5, r8
 8006894:	9a05      	ldr	r2, [sp, #20]
 8006896:	462b      	mov	r3, r5
 8006898:	bfa8      	it	ge
 800689a:	4643      	movge	r3, r8
 800689c:	1ad2      	subs	r2, r2, r3
 800689e:	9205      	str	r2, [sp, #20]
 80068a0:	1aed      	subs	r5, r5, r3
 80068a2:	eba8 0803 	sub.w	r8, r8, r3
 80068a6:	9b07      	ldr	r3, [sp, #28]
 80068a8:	b1eb      	cbz	r3, 80068e6 <_dtoa_r+0x76e>
 80068aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d067      	beq.n	8006980 <_dtoa_r+0x808>
 80068b0:	b18f      	cbz	r7, 80068d6 <_dtoa_r+0x75e>
 80068b2:	4631      	mov	r1, r6
 80068b4:	463a      	mov	r2, r7
 80068b6:	4620      	mov	r0, r4
 80068b8:	f000 fbaa 	bl	8007010 <__pow5mult>
 80068bc:	9a04      	ldr	r2, [sp, #16]
 80068be:	4601      	mov	r1, r0
 80068c0:	4606      	mov	r6, r0
 80068c2:	4620      	mov	r0, r4
 80068c4:	f000 fb0e 	bl	8006ee4 <__multiply>
 80068c8:	9904      	ldr	r1, [sp, #16]
 80068ca:	9008      	str	r0, [sp, #32]
 80068cc:	4620      	mov	r0, r4
 80068ce:	f000 fa60 	bl	8006d92 <_Bfree>
 80068d2:	9b08      	ldr	r3, [sp, #32]
 80068d4:	9304      	str	r3, [sp, #16]
 80068d6:	9b07      	ldr	r3, [sp, #28]
 80068d8:	1bda      	subs	r2, r3, r7
 80068da:	d004      	beq.n	80068e6 <_dtoa_r+0x76e>
 80068dc:	9904      	ldr	r1, [sp, #16]
 80068de:	4620      	mov	r0, r4
 80068e0:	f000 fb96 	bl	8007010 <__pow5mult>
 80068e4:	9004      	str	r0, [sp, #16]
 80068e6:	2101      	movs	r1, #1
 80068e8:	4620      	mov	r0, r4
 80068ea:	f000 faf2 	bl	8006ed2 <__i2b>
 80068ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068f0:	4607      	mov	r7, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 81d0 	beq.w	8006c98 <_dtoa_r+0xb20>
 80068f8:	461a      	mov	r2, r3
 80068fa:	4601      	mov	r1, r0
 80068fc:	4620      	mov	r0, r4
 80068fe:	f000 fb87 	bl	8007010 <__pow5mult>
 8006902:	9b06      	ldr	r3, [sp, #24]
 8006904:	2b01      	cmp	r3, #1
 8006906:	4607      	mov	r7, r0
 8006908:	dc40      	bgt.n	800698c <_dtoa_r+0x814>
 800690a:	9b00      	ldr	r3, [sp, #0]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d139      	bne.n	8006984 <_dtoa_r+0x80c>
 8006910:	9b01      	ldr	r3, [sp, #4]
 8006912:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006916:	2b00      	cmp	r3, #0
 8006918:	d136      	bne.n	8006988 <_dtoa_r+0x810>
 800691a:	9b01      	ldr	r3, [sp, #4]
 800691c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006920:	0d1b      	lsrs	r3, r3, #20
 8006922:	051b      	lsls	r3, r3, #20
 8006924:	b12b      	cbz	r3, 8006932 <_dtoa_r+0x7ba>
 8006926:	9b05      	ldr	r3, [sp, #20]
 8006928:	3301      	adds	r3, #1
 800692a:	9305      	str	r3, [sp, #20]
 800692c:	f108 0801 	add.w	r8, r8, #1
 8006930:	2301      	movs	r3, #1
 8006932:	9307      	str	r3, [sp, #28]
 8006934:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006936:	2b00      	cmp	r3, #0
 8006938:	d12a      	bne.n	8006990 <_dtoa_r+0x818>
 800693a:	2001      	movs	r0, #1
 800693c:	e030      	b.n	80069a0 <_dtoa_r+0x828>
 800693e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006940:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006944:	e795      	b.n	8006872 <_dtoa_r+0x6fa>
 8006946:	9b07      	ldr	r3, [sp, #28]
 8006948:	f109 37ff 	add.w	r7, r9, #4294967295
 800694c:	42bb      	cmp	r3, r7
 800694e:	bfbf      	itttt	lt
 8006950:	9b07      	ldrlt	r3, [sp, #28]
 8006952:	9707      	strlt	r7, [sp, #28]
 8006954:	1afa      	sublt	r2, r7, r3
 8006956:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006958:	bfbb      	ittet	lt
 800695a:	189b      	addlt	r3, r3, r2
 800695c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800695e:	1bdf      	subge	r7, r3, r7
 8006960:	2700      	movlt	r7, #0
 8006962:	f1b9 0f00 	cmp.w	r9, #0
 8006966:	bfb5      	itete	lt
 8006968:	9b05      	ldrlt	r3, [sp, #20]
 800696a:	9d05      	ldrge	r5, [sp, #20]
 800696c:	eba3 0509 	sublt.w	r5, r3, r9
 8006970:	464b      	movge	r3, r9
 8006972:	bfb8      	it	lt
 8006974:	2300      	movlt	r3, #0
 8006976:	e77e      	b.n	8006876 <_dtoa_r+0x6fe>
 8006978:	9f07      	ldr	r7, [sp, #28]
 800697a:	9d05      	ldr	r5, [sp, #20]
 800697c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800697e:	e783      	b.n	8006888 <_dtoa_r+0x710>
 8006980:	9a07      	ldr	r2, [sp, #28]
 8006982:	e7ab      	b.n	80068dc <_dtoa_r+0x764>
 8006984:	2300      	movs	r3, #0
 8006986:	e7d4      	b.n	8006932 <_dtoa_r+0x7ba>
 8006988:	9b00      	ldr	r3, [sp, #0]
 800698a:	e7d2      	b.n	8006932 <_dtoa_r+0x7ba>
 800698c:	2300      	movs	r3, #0
 800698e:	9307      	str	r3, [sp, #28]
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006996:	6918      	ldr	r0, [r3, #16]
 8006998:	f000 fa4d 	bl	8006e36 <__hi0bits>
 800699c:	f1c0 0020 	rsb	r0, r0, #32
 80069a0:	4440      	add	r0, r8
 80069a2:	f010 001f 	ands.w	r0, r0, #31
 80069a6:	d047      	beq.n	8006a38 <_dtoa_r+0x8c0>
 80069a8:	f1c0 0320 	rsb	r3, r0, #32
 80069ac:	2b04      	cmp	r3, #4
 80069ae:	dd3b      	ble.n	8006a28 <_dtoa_r+0x8b0>
 80069b0:	9b05      	ldr	r3, [sp, #20]
 80069b2:	f1c0 001c 	rsb	r0, r0, #28
 80069b6:	4403      	add	r3, r0
 80069b8:	9305      	str	r3, [sp, #20]
 80069ba:	4405      	add	r5, r0
 80069bc:	4480      	add	r8, r0
 80069be:	9b05      	ldr	r3, [sp, #20]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	dd05      	ble.n	80069d0 <_dtoa_r+0x858>
 80069c4:	461a      	mov	r2, r3
 80069c6:	9904      	ldr	r1, [sp, #16]
 80069c8:	4620      	mov	r0, r4
 80069ca:	f000 fb6f 	bl	80070ac <__lshift>
 80069ce:	9004      	str	r0, [sp, #16]
 80069d0:	f1b8 0f00 	cmp.w	r8, #0
 80069d4:	dd05      	ble.n	80069e2 <_dtoa_r+0x86a>
 80069d6:	4639      	mov	r1, r7
 80069d8:	4642      	mov	r2, r8
 80069da:	4620      	mov	r0, r4
 80069dc:	f000 fb66 	bl	80070ac <__lshift>
 80069e0:	4607      	mov	r7, r0
 80069e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069e4:	b353      	cbz	r3, 8006a3c <_dtoa_r+0x8c4>
 80069e6:	4639      	mov	r1, r7
 80069e8:	9804      	ldr	r0, [sp, #16]
 80069ea:	f000 fbb3 	bl	8007154 <__mcmp>
 80069ee:	2800      	cmp	r0, #0
 80069f0:	da24      	bge.n	8006a3c <_dtoa_r+0x8c4>
 80069f2:	2300      	movs	r3, #0
 80069f4:	220a      	movs	r2, #10
 80069f6:	9904      	ldr	r1, [sp, #16]
 80069f8:	4620      	mov	r0, r4
 80069fa:	f000 f9e1 	bl	8006dc0 <__multadd>
 80069fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a00:	9004      	str	r0, [sp, #16]
 8006a02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f000 814d 	beq.w	8006ca6 <_dtoa_r+0xb2e>
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	4631      	mov	r1, r6
 8006a10:	220a      	movs	r2, #10
 8006a12:	4620      	mov	r0, r4
 8006a14:	f000 f9d4 	bl	8006dc0 <__multadd>
 8006a18:	9b02      	ldr	r3, [sp, #8]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	4606      	mov	r6, r0
 8006a1e:	dc4f      	bgt.n	8006ac0 <_dtoa_r+0x948>
 8006a20:	9b06      	ldr	r3, [sp, #24]
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	dd4c      	ble.n	8006ac0 <_dtoa_r+0x948>
 8006a26:	e011      	b.n	8006a4c <_dtoa_r+0x8d4>
 8006a28:	d0c9      	beq.n	80069be <_dtoa_r+0x846>
 8006a2a:	9a05      	ldr	r2, [sp, #20]
 8006a2c:	331c      	adds	r3, #28
 8006a2e:	441a      	add	r2, r3
 8006a30:	9205      	str	r2, [sp, #20]
 8006a32:	441d      	add	r5, r3
 8006a34:	4498      	add	r8, r3
 8006a36:	e7c2      	b.n	80069be <_dtoa_r+0x846>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	e7f6      	b.n	8006a2a <_dtoa_r+0x8b2>
 8006a3c:	f1b9 0f00 	cmp.w	r9, #0
 8006a40:	dc38      	bgt.n	8006ab4 <_dtoa_r+0x93c>
 8006a42:	9b06      	ldr	r3, [sp, #24]
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	dd35      	ble.n	8006ab4 <_dtoa_r+0x93c>
 8006a48:	f8cd 9008 	str.w	r9, [sp, #8]
 8006a4c:	9b02      	ldr	r3, [sp, #8]
 8006a4e:	b963      	cbnz	r3, 8006a6a <_dtoa_r+0x8f2>
 8006a50:	4639      	mov	r1, r7
 8006a52:	2205      	movs	r2, #5
 8006a54:	4620      	mov	r0, r4
 8006a56:	f000 f9b3 	bl	8006dc0 <__multadd>
 8006a5a:	4601      	mov	r1, r0
 8006a5c:	4607      	mov	r7, r0
 8006a5e:	9804      	ldr	r0, [sp, #16]
 8006a60:	f000 fb78 	bl	8007154 <__mcmp>
 8006a64:	2800      	cmp	r0, #0
 8006a66:	f73f adcc 	bgt.w	8006602 <_dtoa_r+0x48a>
 8006a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a6c:	465d      	mov	r5, fp
 8006a6e:	ea6f 0a03 	mvn.w	sl, r3
 8006a72:	f04f 0900 	mov.w	r9, #0
 8006a76:	4639      	mov	r1, r7
 8006a78:	4620      	mov	r0, r4
 8006a7a:	f000 f98a 	bl	8006d92 <_Bfree>
 8006a7e:	2e00      	cmp	r6, #0
 8006a80:	f43f aeb7 	beq.w	80067f2 <_dtoa_r+0x67a>
 8006a84:	f1b9 0f00 	cmp.w	r9, #0
 8006a88:	d005      	beq.n	8006a96 <_dtoa_r+0x91e>
 8006a8a:	45b1      	cmp	r9, r6
 8006a8c:	d003      	beq.n	8006a96 <_dtoa_r+0x91e>
 8006a8e:	4649      	mov	r1, r9
 8006a90:	4620      	mov	r0, r4
 8006a92:	f000 f97e 	bl	8006d92 <_Bfree>
 8006a96:	4631      	mov	r1, r6
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f000 f97a 	bl	8006d92 <_Bfree>
 8006a9e:	e6a8      	b.n	80067f2 <_dtoa_r+0x67a>
 8006aa0:	2700      	movs	r7, #0
 8006aa2:	463e      	mov	r6, r7
 8006aa4:	e7e1      	b.n	8006a6a <_dtoa_r+0x8f2>
 8006aa6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006aaa:	463e      	mov	r6, r7
 8006aac:	e5a9      	b.n	8006602 <_dtoa_r+0x48a>
 8006aae:	bf00      	nop
 8006ab0:	40240000 	.word	0x40240000
 8006ab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ab6:	f8cd 9008 	str.w	r9, [sp, #8]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	f000 80fa 	beq.w	8006cb4 <_dtoa_r+0xb3c>
 8006ac0:	2d00      	cmp	r5, #0
 8006ac2:	dd05      	ble.n	8006ad0 <_dtoa_r+0x958>
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	462a      	mov	r2, r5
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f000 faef 	bl	80070ac <__lshift>
 8006ace:	4606      	mov	r6, r0
 8006ad0:	9b07      	ldr	r3, [sp, #28]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d04c      	beq.n	8006b70 <_dtoa_r+0x9f8>
 8006ad6:	6871      	ldr	r1, [r6, #4]
 8006ad8:	4620      	mov	r0, r4
 8006ada:	f000 f926 	bl	8006d2a <_Balloc>
 8006ade:	6932      	ldr	r2, [r6, #16]
 8006ae0:	3202      	adds	r2, #2
 8006ae2:	4605      	mov	r5, r0
 8006ae4:	0092      	lsls	r2, r2, #2
 8006ae6:	f106 010c 	add.w	r1, r6, #12
 8006aea:	300c      	adds	r0, #12
 8006aec:	f000 f912 	bl	8006d14 <memcpy>
 8006af0:	2201      	movs	r2, #1
 8006af2:	4629      	mov	r1, r5
 8006af4:	4620      	mov	r0, r4
 8006af6:	f000 fad9 	bl	80070ac <__lshift>
 8006afa:	9b00      	ldr	r3, [sp, #0]
 8006afc:	f8cd b014 	str.w	fp, [sp, #20]
 8006b00:	f003 0301 	and.w	r3, r3, #1
 8006b04:	46b1      	mov	r9, r6
 8006b06:	9307      	str	r3, [sp, #28]
 8006b08:	4606      	mov	r6, r0
 8006b0a:	4639      	mov	r1, r7
 8006b0c:	9804      	ldr	r0, [sp, #16]
 8006b0e:	f7ff faa7 	bl	8006060 <quorem>
 8006b12:	4649      	mov	r1, r9
 8006b14:	4605      	mov	r5, r0
 8006b16:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006b1a:	9804      	ldr	r0, [sp, #16]
 8006b1c:	f000 fb1a 	bl	8007154 <__mcmp>
 8006b20:	4632      	mov	r2, r6
 8006b22:	9000      	str	r0, [sp, #0]
 8006b24:	4639      	mov	r1, r7
 8006b26:	4620      	mov	r0, r4
 8006b28:	f000 fb2e 	bl	8007188 <__mdiff>
 8006b2c:	68c3      	ldr	r3, [r0, #12]
 8006b2e:	4602      	mov	r2, r0
 8006b30:	bb03      	cbnz	r3, 8006b74 <_dtoa_r+0x9fc>
 8006b32:	4601      	mov	r1, r0
 8006b34:	9008      	str	r0, [sp, #32]
 8006b36:	9804      	ldr	r0, [sp, #16]
 8006b38:	f000 fb0c 	bl	8007154 <__mcmp>
 8006b3c:	9a08      	ldr	r2, [sp, #32]
 8006b3e:	4603      	mov	r3, r0
 8006b40:	4611      	mov	r1, r2
 8006b42:	4620      	mov	r0, r4
 8006b44:	9308      	str	r3, [sp, #32]
 8006b46:	f000 f924 	bl	8006d92 <_Bfree>
 8006b4a:	9b08      	ldr	r3, [sp, #32]
 8006b4c:	b9a3      	cbnz	r3, 8006b78 <_dtoa_r+0xa00>
 8006b4e:	9a06      	ldr	r2, [sp, #24]
 8006b50:	b992      	cbnz	r2, 8006b78 <_dtoa_r+0xa00>
 8006b52:	9a07      	ldr	r2, [sp, #28]
 8006b54:	b982      	cbnz	r2, 8006b78 <_dtoa_r+0xa00>
 8006b56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006b5a:	d029      	beq.n	8006bb0 <_dtoa_r+0xa38>
 8006b5c:	9b00      	ldr	r3, [sp, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	dd01      	ble.n	8006b66 <_dtoa_r+0x9ee>
 8006b62:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006b66:	9b05      	ldr	r3, [sp, #20]
 8006b68:	1c5d      	adds	r5, r3, #1
 8006b6a:	f883 8000 	strb.w	r8, [r3]
 8006b6e:	e782      	b.n	8006a76 <_dtoa_r+0x8fe>
 8006b70:	4630      	mov	r0, r6
 8006b72:	e7c2      	b.n	8006afa <_dtoa_r+0x982>
 8006b74:	2301      	movs	r3, #1
 8006b76:	e7e3      	b.n	8006b40 <_dtoa_r+0x9c8>
 8006b78:	9a00      	ldr	r2, [sp, #0]
 8006b7a:	2a00      	cmp	r2, #0
 8006b7c:	db04      	blt.n	8006b88 <_dtoa_r+0xa10>
 8006b7e:	d125      	bne.n	8006bcc <_dtoa_r+0xa54>
 8006b80:	9a06      	ldr	r2, [sp, #24]
 8006b82:	bb1a      	cbnz	r2, 8006bcc <_dtoa_r+0xa54>
 8006b84:	9a07      	ldr	r2, [sp, #28]
 8006b86:	bb0a      	cbnz	r2, 8006bcc <_dtoa_r+0xa54>
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	ddec      	ble.n	8006b66 <_dtoa_r+0x9ee>
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	9904      	ldr	r1, [sp, #16]
 8006b90:	4620      	mov	r0, r4
 8006b92:	f000 fa8b 	bl	80070ac <__lshift>
 8006b96:	4639      	mov	r1, r7
 8006b98:	9004      	str	r0, [sp, #16]
 8006b9a:	f000 fadb 	bl	8007154 <__mcmp>
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	dc03      	bgt.n	8006baa <_dtoa_r+0xa32>
 8006ba2:	d1e0      	bne.n	8006b66 <_dtoa_r+0x9ee>
 8006ba4:	f018 0f01 	tst.w	r8, #1
 8006ba8:	d0dd      	beq.n	8006b66 <_dtoa_r+0x9ee>
 8006baa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006bae:	d1d8      	bne.n	8006b62 <_dtoa_r+0x9ea>
 8006bb0:	9b05      	ldr	r3, [sp, #20]
 8006bb2:	9a05      	ldr	r2, [sp, #20]
 8006bb4:	1c5d      	adds	r5, r3, #1
 8006bb6:	2339      	movs	r3, #57	; 0x39
 8006bb8:	7013      	strb	r3, [r2, #0]
 8006bba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006bbe:	2b39      	cmp	r3, #57	; 0x39
 8006bc0:	f105 32ff 	add.w	r2, r5, #4294967295
 8006bc4:	d04f      	beq.n	8006c66 <_dtoa_r+0xaee>
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	7013      	strb	r3, [r2, #0]
 8006bca:	e754      	b.n	8006a76 <_dtoa_r+0x8fe>
 8006bcc:	9a05      	ldr	r2, [sp, #20]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f102 0501 	add.w	r5, r2, #1
 8006bd4:	dd06      	ble.n	8006be4 <_dtoa_r+0xa6c>
 8006bd6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006bda:	d0e9      	beq.n	8006bb0 <_dtoa_r+0xa38>
 8006bdc:	f108 0801 	add.w	r8, r8, #1
 8006be0:	9b05      	ldr	r3, [sp, #20]
 8006be2:	e7c2      	b.n	8006b6a <_dtoa_r+0x9f2>
 8006be4:	9a02      	ldr	r2, [sp, #8]
 8006be6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006bea:	eba5 030b 	sub.w	r3, r5, fp
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d021      	beq.n	8006c36 <_dtoa_r+0xabe>
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	220a      	movs	r2, #10
 8006bf6:	9904      	ldr	r1, [sp, #16]
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f000 f8e1 	bl	8006dc0 <__multadd>
 8006bfe:	45b1      	cmp	r9, r6
 8006c00:	9004      	str	r0, [sp, #16]
 8006c02:	f04f 0300 	mov.w	r3, #0
 8006c06:	f04f 020a 	mov.w	r2, #10
 8006c0a:	4649      	mov	r1, r9
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	d105      	bne.n	8006c1c <_dtoa_r+0xaa4>
 8006c10:	f000 f8d6 	bl	8006dc0 <__multadd>
 8006c14:	4681      	mov	r9, r0
 8006c16:	4606      	mov	r6, r0
 8006c18:	9505      	str	r5, [sp, #20]
 8006c1a:	e776      	b.n	8006b0a <_dtoa_r+0x992>
 8006c1c:	f000 f8d0 	bl	8006dc0 <__multadd>
 8006c20:	4631      	mov	r1, r6
 8006c22:	4681      	mov	r9, r0
 8006c24:	2300      	movs	r3, #0
 8006c26:	220a      	movs	r2, #10
 8006c28:	4620      	mov	r0, r4
 8006c2a:	f000 f8c9 	bl	8006dc0 <__multadd>
 8006c2e:	4606      	mov	r6, r0
 8006c30:	e7f2      	b.n	8006c18 <_dtoa_r+0xaa0>
 8006c32:	f04f 0900 	mov.w	r9, #0
 8006c36:	2201      	movs	r2, #1
 8006c38:	9904      	ldr	r1, [sp, #16]
 8006c3a:	4620      	mov	r0, r4
 8006c3c:	f000 fa36 	bl	80070ac <__lshift>
 8006c40:	4639      	mov	r1, r7
 8006c42:	9004      	str	r0, [sp, #16]
 8006c44:	f000 fa86 	bl	8007154 <__mcmp>
 8006c48:	2800      	cmp	r0, #0
 8006c4a:	dcb6      	bgt.n	8006bba <_dtoa_r+0xa42>
 8006c4c:	d102      	bne.n	8006c54 <_dtoa_r+0xadc>
 8006c4e:	f018 0f01 	tst.w	r8, #1
 8006c52:	d1b2      	bne.n	8006bba <_dtoa_r+0xa42>
 8006c54:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c58:	2b30      	cmp	r3, #48	; 0x30
 8006c5a:	f105 32ff 	add.w	r2, r5, #4294967295
 8006c5e:	f47f af0a 	bne.w	8006a76 <_dtoa_r+0x8fe>
 8006c62:	4615      	mov	r5, r2
 8006c64:	e7f6      	b.n	8006c54 <_dtoa_r+0xadc>
 8006c66:	4593      	cmp	fp, r2
 8006c68:	d105      	bne.n	8006c76 <_dtoa_r+0xafe>
 8006c6a:	2331      	movs	r3, #49	; 0x31
 8006c6c:	f10a 0a01 	add.w	sl, sl, #1
 8006c70:	f88b 3000 	strb.w	r3, [fp]
 8006c74:	e6ff      	b.n	8006a76 <_dtoa_r+0x8fe>
 8006c76:	4615      	mov	r5, r2
 8006c78:	e79f      	b.n	8006bba <_dtoa_r+0xa42>
 8006c7a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006ce0 <_dtoa_r+0xb68>
 8006c7e:	e007      	b.n	8006c90 <_dtoa_r+0xb18>
 8006c80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c82:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006ce4 <_dtoa_r+0xb6c>
 8006c86:	b11b      	cbz	r3, 8006c90 <_dtoa_r+0xb18>
 8006c88:	f10b 0308 	add.w	r3, fp, #8
 8006c8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006c8e:	6013      	str	r3, [r2, #0]
 8006c90:	4658      	mov	r0, fp
 8006c92:	b017      	add	sp, #92	; 0x5c
 8006c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c98:	9b06      	ldr	r3, [sp, #24]
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	f77f ae35 	ble.w	800690a <_dtoa_r+0x792>
 8006ca0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ca2:	9307      	str	r3, [sp, #28]
 8006ca4:	e649      	b.n	800693a <_dtoa_r+0x7c2>
 8006ca6:	9b02      	ldr	r3, [sp, #8]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	dc03      	bgt.n	8006cb4 <_dtoa_r+0xb3c>
 8006cac:	9b06      	ldr	r3, [sp, #24]
 8006cae:	2b02      	cmp	r3, #2
 8006cb0:	f73f aecc 	bgt.w	8006a4c <_dtoa_r+0x8d4>
 8006cb4:	465d      	mov	r5, fp
 8006cb6:	4639      	mov	r1, r7
 8006cb8:	9804      	ldr	r0, [sp, #16]
 8006cba:	f7ff f9d1 	bl	8006060 <quorem>
 8006cbe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006cc2:	f805 8b01 	strb.w	r8, [r5], #1
 8006cc6:	9a02      	ldr	r2, [sp, #8]
 8006cc8:	eba5 030b 	sub.w	r3, r5, fp
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	ddb0      	ble.n	8006c32 <_dtoa_r+0xaba>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	220a      	movs	r2, #10
 8006cd4:	9904      	ldr	r1, [sp, #16]
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f000 f872 	bl	8006dc0 <__multadd>
 8006cdc:	9004      	str	r0, [sp, #16]
 8006cde:	e7ea      	b.n	8006cb6 <_dtoa_r+0xb3e>
 8006ce0:	080078a4 	.word	0x080078a4
 8006ce4:	080078c8 	.word	0x080078c8

08006ce8 <_localeconv_r>:
 8006ce8:	4b04      	ldr	r3, [pc, #16]	; (8006cfc <_localeconv_r+0x14>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6a18      	ldr	r0, [r3, #32]
 8006cee:	4b04      	ldr	r3, [pc, #16]	; (8006d00 <_localeconv_r+0x18>)
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	bf08      	it	eq
 8006cf4:	4618      	moveq	r0, r3
 8006cf6:	30f0      	adds	r0, #240	; 0xf0
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	2000000c 	.word	0x2000000c
 8006d00:	20000070 	.word	0x20000070

08006d04 <malloc>:
 8006d04:	4b02      	ldr	r3, [pc, #8]	; (8006d10 <malloc+0xc>)
 8006d06:	4601      	mov	r1, r0
 8006d08:	6818      	ldr	r0, [r3, #0]
 8006d0a:	f000 bb45 	b.w	8007398 <_malloc_r>
 8006d0e:	bf00      	nop
 8006d10:	2000000c 	.word	0x2000000c

08006d14 <memcpy>:
 8006d14:	b510      	push	{r4, lr}
 8006d16:	1e43      	subs	r3, r0, #1
 8006d18:	440a      	add	r2, r1
 8006d1a:	4291      	cmp	r1, r2
 8006d1c:	d100      	bne.n	8006d20 <memcpy+0xc>
 8006d1e:	bd10      	pop	{r4, pc}
 8006d20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d28:	e7f7      	b.n	8006d1a <memcpy+0x6>

08006d2a <_Balloc>:
 8006d2a:	b570      	push	{r4, r5, r6, lr}
 8006d2c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006d2e:	4604      	mov	r4, r0
 8006d30:	460e      	mov	r6, r1
 8006d32:	b93d      	cbnz	r5, 8006d44 <_Balloc+0x1a>
 8006d34:	2010      	movs	r0, #16
 8006d36:	f7ff ffe5 	bl	8006d04 <malloc>
 8006d3a:	6260      	str	r0, [r4, #36]	; 0x24
 8006d3c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006d40:	6005      	str	r5, [r0, #0]
 8006d42:	60c5      	str	r5, [r0, #12]
 8006d44:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006d46:	68eb      	ldr	r3, [r5, #12]
 8006d48:	b183      	cbz	r3, 8006d6c <_Balloc+0x42>
 8006d4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006d52:	b9b8      	cbnz	r0, 8006d84 <_Balloc+0x5a>
 8006d54:	2101      	movs	r1, #1
 8006d56:	fa01 f506 	lsl.w	r5, r1, r6
 8006d5a:	1d6a      	adds	r2, r5, #5
 8006d5c:	0092      	lsls	r2, r2, #2
 8006d5e:	4620      	mov	r0, r4
 8006d60:	f000 fabe 	bl	80072e0 <_calloc_r>
 8006d64:	b160      	cbz	r0, 8006d80 <_Balloc+0x56>
 8006d66:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006d6a:	e00e      	b.n	8006d8a <_Balloc+0x60>
 8006d6c:	2221      	movs	r2, #33	; 0x21
 8006d6e:	2104      	movs	r1, #4
 8006d70:	4620      	mov	r0, r4
 8006d72:	f000 fab5 	bl	80072e0 <_calloc_r>
 8006d76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d78:	60e8      	str	r0, [r5, #12]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1e4      	bne.n	8006d4a <_Balloc+0x20>
 8006d80:	2000      	movs	r0, #0
 8006d82:	bd70      	pop	{r4, r5, r6, pc}
 8006d84:	6802      	ldr	r2, [r0, #0]
 8006d86:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d90:	e7f7      	b.n	8006d82 <_Balloc+0x58>

08006d92 <_Bfree>:
 8006d92:	b570      	push	{r4, r5, r6, lr}
 8006d94:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006d96:	4606      	mov	r6, r0
 8006d98:	460d      	mov	r5, r1
 8006d9a:	b93c      	cbnz	r4, 8006dac <_Bfree+0x1a>
 8006d9c:	2010      	movs	r0, #16
 8006d9e:	f7ff ffb1 	bl	8006d04 <malloc>
 8006da2:	6270      	str	r0, [r6, #36]	; 0x24
 8006da4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006da8:	6004      	str	r4, [r0, #0]
 8006daa:	60c4      	str	r4, [r0, #12]
 8006dac:	b13d      	cbz	r5, 8006dbe <_Bfree+0x2c>
 8006dae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006db0:	686a      	ldr	r2, [r5, #4]
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006db8:	6029      	str	r1, [r5, #0]
 8006dba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006dbe:	bd70      	pop	{r4, r5, r6, pc}

08006dc0 <__multadd>:
 8006dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dc4:	690d      	ldr	r5, [r1, #16]
 8006dc6:	461f      	mov	r7, r3
 8006dc8:	4606      	mov	r6, r0
 8006dca:	460c      	mov	r4, r1
 8006dcc:	f101 0c14 	add.w	ip, r1, #20
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f8dc 0000 	ldr.w	r0, [ip]
 8006dd6:	b281      	uxth	r1, r0
 8006dd8:	fb02 7101 	mla	r1, r2, r1, r7
 8006ddc:	0c0f      	lsrs	r7, r1, #16
 8006dde:	0c00      	lsrs	r0, r0, #16
 8006de0:	fb02 7000 	mla	r0, r2, r0, r7
 8006de4:	b289      	uxth	r1, r1
 8006de6:	3301      	adds	r3, #1
 8006de8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006dec:	429d      	cmp	r5, r3
 8006dee:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006df2:	f84c 1b04 	str.w	r1, [ip], #4
 8006df6:	dcec      	bgt.n	8006dd2 <__multadd+0x12>
 8006df8:	b1d7      	cbz	r7, 8006e30 <__multadd+0x70>
 8006dfa:	68a3      	ldr	r3, [r4, #8]
 8006dfc:	42ab      	cmp	r3, r5
 8006dfe:	dc12      	bgt.n	8006e26 <__multadd+0x66>
 8006e00:	6861      	ldr	r1, [r4, #4]
 8006e02:	4630      	mov	r0, r6
 8006e04:	3101      	adds	r1, #1
 8006e06:	f7ff ff90 	bl	8006d2a <_Balloc>
 8006e0a:	6922      	ldr	r2, [r4, #16]
 8006e0c:	3202      	adds	r2, #2
 8006e0e:	f104 010c 	add.w	r1, r4, #12
 8006e12:	4680      	mov	r8, r0
 8006e14:	0092      	lsls	r2, r2, #2
 8006e16:	300c      	adds	r0, #12
 8006e18:	f7ff ff7c 	bl	8006d14 <memcpy>
 8006e1c:	4621      	mov	r1, r4
 8006e1e:	4630      	mov	r0, r6
 8006e20:	f7ff ffb7 	bl	8006d92 <_Bfree>
 8006e24:	4644      	mov	r4, r8
 8006e26:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e2a:	3501      	adds	r5, #1
 8006e2c:	615f      	str	r7, [r3, #20]
 8006e2e:	6125      	str	r5, [r4, #16]
 8006e30:	4620      	mov	r0, r4
 8006e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006e36 <__hi0bits>:
 8006e36:	0c02      	lsrs	r2, r0, #16
 8006e38:	0412      	lsls	r2, r2, #16
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	b9b2      	cbnz	r2, 8006e6c <__hi0bits+0x36>
 8006e3e:	0403      	lsls	r3, r0, #16
 8006e40:	2010      	movs	r0, #16
 8006e42:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006e46:	bf04      	itt	eq
 8006e48:	021b      	lsleq	r3, r3, #8
 8006e4a:	3008      	addeq	r0, #8
 8006e4c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006e50:	bf04      	itt	eq
 8006e52:	011b      	lsleq	r3, r3, #4
 8006e54:	3004      	addeq	r0, #4
 8006e56:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006e5a:	bf04      	itt	eq
 8006e5c:	009b      	lsleq	r3, r3, #2
 8006e5e:	3002      	addeq	r0, #2
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	db06      	blt.n	8006e72 <__hi0bits+0x3c>
 8006e64:	005b      	lsls	r3, r3, #1
 8006e66:	d503      	bpl.n	8006e70 <__hi0bits+0x3a>
 8006e68:	3001      	adds	r0, #1
 8006e6a:	4770      	bx	lr
 8006e6c:	2000      	movs	r0, #0
 8006e6e:	e7e8      	b.n	8006e42 <__hi0bits+0xc>
 8006e70:	2020      	movs	r0, #32
 8006e72:	4770      	bx	lr

08006e74 <__lo0bits>:
 8006e74:	6803      	ldr	r3, [r0, #0]
 8006e76:	f013 0207 	ands.w	r2, r3, #7
 8006e7a:	4601      	mov	r1, r0
 8006e7c:	d00b      	beq.n	8006e96 <__lo0bits+0x22>
 8006e7e:	07da      	lsls	r2, r3, #31
 8006e80:	d423      	bmi.n	8006eca <__lo0bits+0x56>
 8006e82:	0798      	lsls	r0, r3, #30
 8006e84:	bf49      	itett	mi
 8006e86:	085b      	lsrmi	r3, r3, #1
 8006e88:	089b      	lsrpl	r3, r3, #2
 8006e8a:	2001      	movmi	r0, #1
 8006e8c:	600b      	strmi	r3, [r1, #0]
 8006e8e:	bf5c      	itt	pl
 8006e90:	600b      	strpl	r3, [r1, #0]
 8006e92:	2002      	movpl	r0, #2
 8006e94:	4770      	bx	lr
 8006e96:	b298      	uxth	r0, r3
 8006e98:	b9a8      	cbnz	r0, 8006ec6 <__lo0bits+0x52>
 8006e9a:	0c1b      	lsrs	r3, r3, #16
 8006e9c:	2010      	movs	r0, #16
 8006e9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006ea2:	bf04      	itt	eq
 8006ea4:	0a1b      	lsreq	r3, r3, #8
 8006ea6:	3008      	addeq	r0, #8
 8006ea8:	071a      	lsls	r2, r3, #28
 8006eaa:	bf04      	itt	eq
 8006eac:	091b      	lsreq	r3, r3, #4
 8006eae:	3004      	addeq	r0, #4
 8006eb0:	079a      	lsls	r2, r3, #30
 8006eb2:	bf04      	itt	eq
 8006eb4:	089b      	lsreq	r3, r3, #2
 8006eb6:	3002      	addeq	r0, #2
 8006eb8:	07da      	lsls	r2, r3, #31
 8006eba:	d402      	bmi.n	8006ec2 <__lo0bits+0x4e>
 8006ebc:	085b      	lsrs	r3, r3, #1
 8006ebe:	d006      	beq.n	8006ece <__lo0bits+0x5a>
 8006ec0:	3001      	adds	r0, #1
 8006ec2:	600b      	str	r3, [r1, #0]
 8006ec4:	4770      	bx	lr
 8006ec6:	4610      	mov	r0, r2
 8006ec8:	e7e9      	b.n	8006e9e <__lo0bits+0x2a>
 8006eca:	2000      	movs	r0, #0
 8006ecc:	4770      	bx	lr
 8006ece:	2020      	movs	r0, #32
 8006ed0:	4770      	bx	lr

08006ed2 <__i2b>:
 8006ed2:	b510      	push	{r4, lr}
 8006ed4:	460c      	mov	r4, r1
 8006ed6:	2101      	movs	r1, #1
 8006ed8:	f7ff ff27 	bl	8006d2a <_Balloc>
 8006edc:	2201      	movs	r2, #1
 8006ede:	6144      	str	r4, [r0, #20]
 8006ee0:	6102      	str	r2, [r0, #16]
 8006ee2:	bd10      	pop	{r4, pc}

08006ee4 <__multiply>:
 8006ee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ee8:	4614      	mov	r4, r2
 8006eea:	690a      	ldr	r2, [r1, #16]
 8006eec:	6923      	ldr	r3, [r4, #16]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	bfb8      	it	lt
 8006ef2:	460b      	movlt	r3, r1
 8006ef4:	4688      	mov	r8, r1
 8006ef6:	bfbc      	itt	lt
 8006ef8:	46a0      	movlt	r8, r4
 8006efa:	461c      	movlt	r4, r3
 8006efc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006f00:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006f04:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f08:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006f0c:	eb07 0609 	add.w	r6, r7, r9
 8006f10:	42b3      	cmp	r3, r6
 8006f12:	bfb8      	it	lt
 8006f14:	3101      	addlt	r1, #1
 8006f16:	f7ff ff08 	bl	8006d2a <_Balloc>
 8006f1a:	f100 0514 	add.w	r5, r0, #20
 8006f1e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006f22:	462b      	mov	r3, r5
 8006f24:	2200      	movs	r2, #0
 8006f26:	4573      	cmp	r3, lr
 8006f28:	d316      	bcc.n	8006f58 <__multiply+0x74>
 8006f2a:	f104 0214 	add.w	r2, r4, #20
 8006f2e:	f108 0114 	add.w	r1, r8, #20
 8006f32:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006f36:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006f3a:	9300      	str	r3, [sp, #0]
 8006f3c:	9b00      	ldr	r3, [sp, #0]
 8006f3e:	9201      	str	r2, [sp, #4]
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d80c      	bhi.n	8006f5e <__multiply+0x7a>
 8006f44:	2e00      	cmp	r6, #0
 8006f46:	dd03      	ble.n	8006f50 <__multiply+0x6c>
 8006f48:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d05d      	beq.n	800700c <__multiply+0x128>
 8006f50:	6106      	str	r6, [r0, #16]
 8006f52:	b003      	add	sp, #12
 8006f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f58:	f843 2b04 	str.w	r2, [r3], #4
 8006f5c:	e7e3      	b.n	8006f26 <__multiply+0x42>
 8006f5e:	f8b2 b000 	ldrh.w	fp, [r2]
 8006f62:	f1bb 0f00 	cmp.w	fp, #0
 8006f66:	d023      	beq.n	8006fb0 <__multiply+0xcc>
 8006f68:	4689      	mov	r9, r1
 8006f6a:	46ac      	mov	ip, r5
 8006f6c:	f04f 0800 	mov.w	r8, #0
 8006f70:	f859 4b04 	ldr.w	r4, [r9], #4
 8006f74:	f8dc a000 	ldr.w	sl, [ip]
 8006f78:	b2a3      	uxth	r3, r4
 8006f7a:	fa1f fa8a 	uxth.w	sl, sl
 8006f7e:	fb0b a303 	mla	r3, fp, r3, sl
 8006f82:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006f86:	f8dc 4000 	ldr.w	r4, [ip]
 8006f8a:	4443      	add	r3, r8
 8006f8c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006f90:	fb0b 840a 	mla	r4, fp, sl, r8
 8006f94:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006f98:	46e2      	mov	sl, ip
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006fa0:	454f      	cmp	r7, r9
 8006fa2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006fa6:	f84a 3b04 	str.w	r3, [sl], #4
 8006faa:	d82b      	bhi.n	8007004 <__multiply+0x120>
 8006fac:	f8cc 8004 	str.w	r8, [ip, #4]
 8006fb0:	9b01      	ldr	r3, [sp, #4]
 8006fb2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006fb6:	3204      	adds	r2, #4
 8006fb8:	f1ba 0f00 	cmp.w	sl, #0
 8006fbc:	d020      	beq.n	8007000 <__multiply+0x11c>
 8006fbe:	682b      	ldr	r3, [r5, #0]
 8006fc0:	4689      	mov	r9, r1
 8006fc2:	46a8      	mov	r8, r5
 8006fc4:	f04f 0b00 	mov.w	fp, #0
 8006fc8:	f8b9 c000 	ldrh.w	ip, [r9]
 8006fcc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006fd0:	fb0a 440c 	mla	r4, sl, ip, r4
 8006fd4:	445c      	add	r4, fp
 8006fd6:	46c4      	mov	ip, r8
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006fde:	f84c 3b04 	str.w	r3, [ip], #4
 8006fe2:	f859 3b04 	ldr.w	r3, [r9], #4
 8006fe6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006fea:	0c1b      	lsrs	r3, r3, #16
 8006fec:	fb0a b303 	mla	r3, sl, r3, fp
 8006ff0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006ff4:	454f      	cmp	r7, r9
 8006ff6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006ffa:	d805      	bhi.n	8007008 <__multiply+0x124>
 8006ffc:	f8c8 3004 	str.w	r3, [r8, #4]
 8007000:	3504      	adds	r5, #4
 8007002:	e79b      	b.n	8006f3c <__multiply+0x58>
 8007004:	46d4      	mov	ip, sl
 8007006:	e7b3      	b.n	8006f70 <__multiply+0x8c>
 8007008:	46e0      	mov	r8, ip
 800700a:	e7dd      	b.n	8006fc8 <__multiply+0xe4>
 800700c:	3e01      	subs	r6, #1
 800700e:	e799      	b.n	8006f44 <__multiply+0x60>

08007010 <__pow5mult>:
 8007010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007014:	4615      	mov	r5, r2
 8007016:	f012 0203 	ands.w	r2, r2, #3
 800701a:	4606      	mov	r6, r0
 800701c:	460f      	mov	r7, r1
 800701e:	d007      	beq.n	8007030 <__pow5mult+0x20>
 8007020:	3a01      	subs	r2, #1
 8007022:	4c21      	ldr	r4, [pc, #132]	; (80070a8 <__pow5mult+0x98>)
 8007024:	2300      	movs	r3, #0
 8007026:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800702a:	f7ff fec9 	bl	8006dc0 <__multadd>
 800702e:	4607      	mov	r7, r0
 8007030:	10ad      	asrs	r5, r5, #2
 8007032:	d035      	beq.n	80070a0 <__pow5mult+0x90>
 8007034:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007036:	b93c      	cbnz	r4, 8007048 <__pow5mult+0x38>
 8007038:	2010      	movs	r0, #16
 800703a:	f7ff fe63 	bl	8006d04 <malloc>
 800703e:	6270      	str	r0, [r6, #36]	; 0x24
 8007040:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007044:	6004      	str	r4, [r0, #0]
 8007046:	60c4      	str	r4, [r0, #12]
 8007048:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800704c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007050:	b94c      	cbnz	r4, 8007066 <__pow5mult+0x56>
 8007052:	f240 2171 	movw	r1, #625	; 0x271
 8007056:	4630      	mov	r0, r6
 8007058:	f7ff ff3b 	bl	8006ed2 <__i2b>
 800705c:	2300      	movs	r3, #0
 800705e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007062:	4604      	mov	r4, r0
 8007064:	6003      	str	r3, [r0, #0]
 8007066:	f04f 0800 	mov.w	r8, #0
 800706a:	07eb      	lsls	r3, r5, #31
 800706c:	d50a      	bpl.n	8007084 <__pow5mult+0x74>
 800706e:	4639      	mov	r1, r7
 8007070:	4622      	mov	r2, r4
 8007072:	4630      	mov	r0, r6
 8007074:	f7ff ff36 	bl	8006ee4 <__multiply>
 8007078:	4639      	mov	r1, r7
 800707a:	4681      	mov	r9, r0
 800707c:	4630      	mov	r0, r6
 800707e:	f7ff fe88 	bl	8006d92 <_Bfree>
 8007082:	464f      	mov	r7, r9
 8007084:	106d      	asrs	r5, r5, #1
 8007086:	d00b      	beq.n	80070a0 <__pow5mult+0x90>
 8007088:	6820      	ldr	r0, [r4, #0]
 800708a:	b938      	cbnz	r0, 800709c <__pow5mult+0x8c>
 800708c:	4622      	mov	r2, r4
 800708e:	4621      	mov	r1, r4
 8007090:	4630      	mov	r0, r6
 8007092:	f7ff ff27 	bl	8006ee4 <__multiply>
 8007096:	6020      	str	r0, [r4, #0]
 8007098:	f8c0 8000 	str.w	r8, [r0]
 800709c:	4604      	mov	r4, r0
 800709e:	e7e4      	b.n	800706a <__pow5mult+0x5a>
 80070a0:	4638      	mov	r0, r7
 80070a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070a6:	bf00      	nop
 80070a8:	080079c8 	.word	0x080079c8

080070ac <__lshift>:
 80070ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070b0:	460c      	mov	r4, r1
 80070b2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070b6:	6923      	ldr	r3, [r4, #16]
 80070b8:	6849      	ldr	r1, [r1, #4]
 80070ba:	eb0a 0903 	add.w	r9, sl, r3
 80070be:	68a3      	ldr	r3, [r4, #8]
 80070c0:	4607      	mov	r7, r0
 80070c2:	4616      	mov	r6, r2
 80070c4:	f109 0501 	add.w	r5, r9, #1
 80070c8:	42ab      	cmp	r3, r5
 80070ca:	db32      	blt.n	8007132 <__lshift+0x86>
 80070cc:	4638      	mov	r0, r7
 80070ce:	f7ff fe2c 	bl	8006d2a <_Balloc>
 80070d2:	2300      	movs	r3, #0
 80070d4:	4680      	mov	r8, r0
 80070d6:	f100 0114 	add.w	r1, r0, #20
 80070da:	461a      	mov	r2, r3
 80070dc:	4553      	cmp	r3, sl
 80070de:	db2b      	blt.n	8007138 <__lshift+0x8c>
 80070e0:	6920      	ldr	r0, [r4, #16]
 80070e2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070e6:	f104 0314 	add.w	r3, r4, #20
 80070ea:	f016 021f 	ands.w	r2, r6, #31
 80070ee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80070f2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80070f6:	d025      	beq.n	8007144 <__lshift+0x98>
 80070f8:	f1c2 0e20 	rsb	lr, r2, #32
 80070fc:	2000      	movs	r0, #0
 80070fe:	681e      	ldr	r6, [r3, #0]
 8007100:	468a      	mov	sl, r1
 8007102:	4096      	lsls	r6, r2
 8007104:	4330      	orrs	r0, r6
 8007106:	f84a 0b04 	str.w	r0, [sl], #4
 800710a:	f853 0b04 	ldr.w	r0, [r3], #4
 800710e:	459c      	cmp	ip, r3
 8007110:	fa20 f00e 	lsr.w	r0, r0, lr
 8007114:	d814      	bhi.n	8007140 <__lshift+0x94>
 8007116:	6048      	str	r0, [r1, #4]
 8007118:	b108      	cbz	r0, 800711e <__lshift+0x72>
 800711a:	f109 0502 	add.w	r5, r9, #2
 800711e:	3d01      	subs	r5, #1
 8007120:	4638      	mov	r0, r7
 8007122:	f8c8 5010 	str.w	r5, [r8, #16]
 8007126:	4621      	mov	r1, r4
 8007128:	f7ff fe33 	bl	8006d92 <_Bfree>
 800712c:	4640      	mov	r0, r8
 800712e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007132:	3101      	adds	r1, #1
 8007134:	005b      	lsls	r3, r3, #1
 8007136:	e7c7      	b.n	80070c8 <__lshift+0x1c>
 8007138:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800713c:	3301      	adds	r3, #1
 800713e:	e7cd      	b.n	80070dc <__lshift+0x30>
 8007140:	4651      	mov	r1, sl
 8007142:	e7dc      	b.n	80070fe <__lshift+0x52>
 8007144:	3904      	subs	r1, #4
 8007146:	f853 2b04 	ldr.w	r2, [r3], #4
 800714a:	f841 2f04 	str.w	r2, [r1, #4]!
 800714e:	459c      	cmp	ip, r3
 8007150:	d8f9      	bhi.n	8007146 <__lshift+0x9a>
 8007152:	e7e4      	b.n	800711e <__lshift+0x72>

08007154 <__mcmp>:
 8007154:	6903      	ldr	r3, [r0, #16]
 8007156:	690a      	ldr	r2, [r1, #16]
 8007158:	1a9b      	subs	r3, r3, r2
 800715a:	b530      	push	{r4, r5, lr}
 800715c:	d10c      	bne.n	8007178 <__mcmp+0x24>
 800715e:	0092      	lsls	r2, r2, #2
 8007160:	3014      	adds	r0, #20
 8007162:	3114      	adds	r1, #20
 8007164:	1884      	adds	r4, r0, r2
 8007166:	4411      	add	r1, r2
 8007168:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800716c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007170:	4295      	cmp	r5, r2
 8007172:	d003      	beq.n	800717c <__mcmp+0x28>
 8007174:	d305      	bcc.n	8007182 <__mcmp+0x2e>
 8007176:	2301      	movs	r3, #1
 8007178:	4618      	mov	r0, r3
 800717a:	bd30      	pop	{r4, r5, pc}
 800717c:	42a0      	cmp	r0, r4
 800717e:	d3f3      	bcc.n	8007168 <__mcmp+0x14>
 8007180:	e7fa      	b.n	8007178 <__mcmp+0x24>
 8007182:	f04f 33ff 	mov.w	r3, #4294967295
 8007186:	e7f7      	b.n	8007178 <__mcmp+0x24>

08007188 <__mdiff>:
 8007188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800718c:	460d      	mov	r5, r1
 800718e:	4607      	mov	r7, r0
 8007190:	4611      	mov	r1, r2
 8007192:	4628      	mov	r0, r5
 8007194:	4614      	mov	r4, r2
 8007196:	f7ff ffdd 	bl	8007154 <__mcmp>
 800719a:	1e06      	subs	r6, r0, #0
 800719c:	d108      	bne.n	80071b0 <__mdiff+0x28>
 800719e:	4631      	mov	r1, r6
 80071a0:	4638      	mov	r0, r7
 80071a2:	f7ff fdc2 	bl	8006d2a <_Balloc>
 80071a6:	2301      	movs	r3, #1
 80071a8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80071ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b0:	bfa4      	itt	ge
 80071b2:	4623      	movge	r3, r4
 80071b4:	462c      	movge	r4, r5
 80071b6:	4638      	mov	r0, r7
 80071b8:	6861      	ldr	r1, [r4, #4]
 80071ba:	bfa6      	itte	ge
 80071bc:	461d      	movge	r5, r3
 80071be:	2600      	movge	r6, #0
 80071c0:	2601      	movlt	r6, #1
 80071c2:	f7ff fdb2 	bl	8006d2a <_Balloc>
 80071c6:	692b      	ldr	r3, [r5, #16]
 80071c8:	60c6      	str	r6, [r0, #12]
 80071ca:	6926      	ldr	r6, [r4, #16]
 80071cc:	f105 0914 	add.w	r9, r5, #20
 80071d0:	f104 0214 	add.w	r2, r4, #20
 80071d4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80071d8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80071dc:	f100 0514 	add.w	r5, r0, #20
 80071e0:	f04f 0e00 	mov.w	lr, #0
 80071e4:	f852 ab04 	ldr.w	sl, [r2], #4
 80071e8:	f859 4b04 	ldr.w	r4, [r9], #4
 80071ec:	fa1e f18a 	uxtah	r1, lr, sl
 80071f0:	b2a3      	uxth	r3, r4
 80071f2:	1ac9      	subs	r1, r1, r3
 80071f4:	0c23      	lsrs	r3, r4, #16
 80071f6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80071fa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80071fe:	b289      	uxth	r1, r1
 8007200:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007204:	45c8      	cmp	r8, r9
 8007206:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800720a:	4694      	mov	ip, r2
 800720c:	f845 3b04 	str.w	r3, [r5], #4
 8007210:	d8e8      	bhi.n	80071e4 <__mdiff+0x5c>
 8007212:	45bc      	cmp	ip, r7
 8007214:	d304      	bcc.n	8007220 <__mdiff+0x98>
 8007216:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800721a:	b183      	cbz	r3, 800723e <__mdiff+0xb6>
 800721c:	6106      	str	r6, [r0, #16]
 800721e:	e7c5      	b.n	80071ac <__mdiff+0x24>
 8007220:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007224:	fa1e f381 	uxtah	r3, lr, r1
 8007228:	141a      	asrs	r2, r3, #16
 800722a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800722e:	b29b      	uxth	r3, r3
 8007230:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007234:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007238:	f845 3b04 	str.w	r3, [r5], #4
 800723c:	e7e9      	b.n	8007212 <__mdiff+0x8a>
 800723e:	3e01      	subs	r6, #1
 8007240:	e7e9      	b.n	8007216 <__mdiff+0x8e>

08007242 <__d2b>:
 8007242:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007246:	460e      	mov	r6, r1
 8007248:	2101      	movs	r1, #1
 800724a:	ec59 8b10 	vmov	r8, r9, d0
 800724e:	4615      	mov	r5, r2
 8007250:	f7ff fd6b 	bl	8006d2a <_Balloc>
 8007254:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007258:	4607      	mov	r7, r0
 800725a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800725e:	bb34      	cbnz	r4, 80072ae <__d2b+0x6c>
 8007260:	9301      	str	r3, [sp, #4]
 8007262:	f1b8 0300 	subs.w	r3, r8, #0
 8007266:	d027      	beq.n	80072b8 <__d2b+0x76>
 8007268:	a802      	add	r0, sp, #8
 800726a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800726e:	f7ff fe01 	bl	8006e74 <__lo0bits>
 8007272:	9900      	ldr	r1, [sp, #0]
 8007274:	b1f0      	cbz	r0, 80072b4 <__d2b+0x72>
 8007276:	9a01      	ldr	r2, [sp, #4]
 8007278:	f1c0 0320 	rsb	r3, r0, #32
 800727c:	fa02 f303 	lsl.w	r3, r2, r3
 8007280:	430b      	orrs	r3, r1
 8007282:	40c2      	lsrs	r2, r0
 8007284:	617b      	str	r3, [r7, #20]
 8007286:	9201      	str	r2, [sp, #4]
 8007288:	9b01      	ldr	r3, [sp, #4]
 800728a:	61bb      	str	r3, [r7, #24]
 800728c:	2b00      	cmp	r3, #0
 800728e:	bf14      	ite	ne
 8007290:	2102      	movne	r1, #2
 8007292:	2101      	moveq	r1, #1
 8007294:	6139      	str	r1, [r7, #16]
 8007296:	b1c4      	cbz	r4, 80072ca <__d2b+0x88>
 8007298:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800729c:	4404      	add	r4, r0
 800729e:	6034      	str	r4, [r6, #0]
 80072a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80072a4:	6028      	str	r0, [r5, #0]
 80072a6:	4638      	mov	r0, r7
 80072a8:	b003      	add	sp, #12
 80072aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80072ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072b2:	e7d5      	b.n	8007260 <__d2b+0x1e>
 80072b4:	6179      	str	r1, [r7, #20]
 80072b6:	e7e7      	b.n	8007288 <__d2b+0x46>
 80072b8:	a801      	add	r0, sp, #4
 80072ba:	f7ff fddb 	bl	8006e74 <__lo0bits>
 80072be:	9b01      	ldr	r3, [sp, #4]
 80072c0:	617b      	str	r3, [r7, #20]
 80072c2:	2101      	movs	r1, #1
 80072c4:	6139      	str	r1, [r7, #16]
 80072c6:	3020      	adds	r0, #32
 80072c8:	e7e5      	b.n	8007296 <__d2b+0x54>
 80072ca:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80072ce:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80072d2:	6030      	str	r0, [r6, #0]
 80072d4:	6918      	ldr	r0, [r3, #16]
 80072d6:	f7ff fdae 	bl	8006e36 <__hi0bits>
 80072da:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80072de:	e7e1      	b.n	80072a4 <__d2b+0x62>

080072e0 <_calloc_r>:
 80072e0:	b538      	push	{r3, r4, r5, lr}
 80072e2:	fb02 f401 	mul.w	r4, r2, r1
 80072e6:	4621      	mov	r1, r4
 80072e8:	f000 f856 	bl	8007398 <_malloc_r>
 80072ec:	4605      	mov	r5, r0
 80072ee:	b118      	cbz	r0, 80072f8 <_calloc_r+0x18>
 80072f0:	4622      	mov	r2, r4
 80072f2:	2100      	movs	r1, #0
 80072f4:	f7fe fa30 	bl	8005758 <memset>
 80072f8:	4628      	mov	r0, r5
 80072fa:	bd38      	pop	{r3, r4, r5, pc}

080072fc <_free_r>:
 80072fc:	b538      	push	{r3, r4, r5, lr}
 80072fe:	4605      	mov	r5, r0
 8007300:	2900      	cmp	r1, #0
 8007302:	d045      	beq.n	8007390 <_free_r+0x94>
 8007304:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007308:	1f0c      	subs	r4, r1, #4
 800730a:	2b00      	cmp	r3, #0
 800730c:	bfb8      	it	lt
 800730e:	18e4      	addlt	r4, r4, r3
 8007310:	f000 fa29 	bl	8007766 <__malloc_lock>
 8007314:	4a1f      	ldr	r2, [pc, #124]	; (8007394 <_free_r+0x98>)
 8007316:	6813      	ldr	r3, [r2, #0]
 8007318:	4610      	mov	r0, r2
 800731a:	b933      	cbnz	r3, 800732a <_free_r+0x2e>
 800731c:	6063      	str	r3, [r4, #4]
 800731e:	6014      	str	r4, [r2, #0]
 8007320:	4628      	mov	r0, r5
 8007322:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007326:	f000 ba1f 	b.w	8007768 <__malloc_unlock>
 800732a:	42a3      	cmp	r3, r4
 800732c:	d90c      	bls.n	8007348 <_free_r+0x4c>
 800732e:	6821      	ldr	r1, [r4, #0]
 8007330:	1862      	adds	r2, r4, r1
 8007332:	4293      	cmp	r3, r2
 8007334:	bf04      	itt	eq
 8007336:	681a      	ldreq	r2, [r3, #0]
 8007338:	685b      	ldreq	r3, [r3, #4]
 800733a:	6063      	str	r3, [r4, #4]
 800733c:	bf04      	itt	eq
 800733e:	1852      	addeq	r2, r2, r1
 8007340:	6022      	streq	r2, [r4, #0]
 8007342:	6004      	str	r4, [r0, #0]
 8007344:	e7ec      	b.n	8007320 <_free_r+0x24>
 8007346:	4613      	mov	r3, r2
 8007348:	685a      	ldr	r2, [r3, #4]
 800734a:	b10a      	cbz	r2, 8007350 <_free_r+0x54>
 800734c:	42a2      	cmp	r2, r4
 800734e:	d9fa      	bls.n	8007346 <_free_r+0x4a>
 8007350:	6819      	ldr	r1, [r3, #0]
 8007352:	1858      	adds	r0, r3, r1
 8007354:	42a0      	cmp	r0, r4
 8007356:	d10b      	bne.n	8007370 <_free_r+0x74>
 8007358:	6820      	ldr	r0, [r4, #0]
 800735a:	4401      	add	r1, r0
 800735c:	1858      	adds	r0, r3, r1
 800735e:	4282      	cmp	r2, r0
 8007360:	6019      	str	r1, [r3, #0]
 8007362:	d1dd      	bne.n	8007320 <_free_r+0x24>
 8007364:	6810      	ldr	r0, [r2, #0]
 8007366:	6852      	ldr	r2, [r2, #4]
 8007368:	605a      	str	r2, [r3, #4]
 800736a:	4401      	add	r1, r0
 800736c:	6019      	str	r1, [r3, #0]
 800736e:	e7d7      	b.n	8007320 <_free_r+0x24>
 8007370:	d902      	bls.n	8007378 <_free_r+0x7c>
 8007372:	230c      	movs	r3, #12
 8007374:	602b      	str	r3, [r5, #0]
 8007376:	e7d3      	b.n	8007320 <_free_r+0x24>
 8007378:	6820      	ldr	r0, [r4, #0]
 800737a:	1821      	adds	r1, r4, r0
 800737c:	428a      	cmp	r2, r1
 800737e:	bf04      	itt	eq
 8007380:	6811      	ldreq	r1, [r2, #0]
 8007382:	6852      	ldreq	r2, [r2, #4]
 8007384:	6062      	str	r2, [r4, #4]
 8007386:	bf04      	itt	eq
 8007388:	1809      	addeq	r1, r1, r0
 800738a:	6021      	streq	r1, [r4, #0]
 800738c:	605c      	str	r4, [r3, #4]
 800738e:	e7c7      	b.n	8007320 <_free_r+0x24>
 8007390:	bd38      	pop	{r3, r4, r5, pc}
 8007392:	bf00      	nop
 8007394:	20000224 	.word	0x20000224

08007398 <_malloc_r>:
 8007398:	b570      	push	{r4, r5, r6, lr}
 800739a:	1ccd      	adds	r5, r1, #3
 800739c:	f025 0503 	bic.w	r5, r5, #3
 80073a0:	3508      	adds	r5, #8
 80073a2:	2d0c      	cmp	r5, #12
 80073a4:	bf38      	it	cc
 80073a6:	250c      	movcc	r5, #12
 80073a8:	2d00      	cmp	r5, #0
 80073aa:	4606      	mov	r6, r0
 80073ac:	db01      	blt.n	80073b2 <_malloc_r+0x1a>
 80073ae:	42a9      	cmp	r1, r5
 80073b0:	d903      	bls.n	80073ba <_malloc_r+0x22>
 80073b2:	230c      	movs	r3, #12
 80073b4:	6033      	str	r3, [r6, #0]
 80073b6:	2000      	movs	r0, #0
 80073b8:	bd70      	pop	{r4, r5, r6, pc}
 80073ba:	f000 f9d4 	bl	8007766 <__malloc_lock>
 80073be:	4a21      	ldr	r2, [pc, #132]	; (8007444 <_malloc_r+0xac>)
 80073c0:	6814      	ldr	r4, [r2, #0]
 80073c2:	4621      	mov	r1, r4
 80073c4:	b991      	cbnz	r1, 80073ec <_malloc_r+0x54>
 80073c6:	4c20      	ldr	r4, [pc, #128]	; (8007448 <_malloc_r+0xb0>)
 80073c8:	6823      	ldr	r3, [r4, #0]
 80073ca:	b91b      	cbnz	r3, 80073d4 <_malloc_r+0x3c>
 80073cc:	4630      	mov	r0, r6
 80073ce:	f000 f98f 	bl	80076f0 <_sbrk_r>
 80073d2:	6020      	str	r0, [r4, #0]
 80073d4:	4629      	mov	r1, r5
 80073d6:	4630      	mov	r0, r6
 80073d8:	f000 f98a 	bl	80076f0 <_sbrk_r>
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	d124      	bne.n	800742a <_malloc_r+0x92>
 80073e0:	230c      	movs	r3, #12
 80073e2:	6033      	str	r3, [r6, #0]
 80073e4:	4630      	mov	r0, r6
 80073e6:	f000 f9bf 	bl	8007768 <__malloc_unlock>
 80073ea:	e7e4      	b.n	80073b6 <_malloc_r+0x1e>
 80073ec:	680b      	ldr	r3, [r1, #0]
 80073ee:	1b5b      	subs	r3, r3, r5
 80073f0:	d418      	bmi.n	8007424 <_malloc_r+0x8c>
 80073f2:	2b0b      	cmp	r3, #11
 80073f4:	d90f      	bls.n	8007416 <_malloc_r+0x7e>
 80073f6:	600b      	str	r3, [r1, #0]
 80073f8:	50cd      	str	r5, [r1, r3]
 80073fa:	18cc      	adds	r4, r1, r3
 80073fc:	4630      	mov	r0, r6
 80073fe:	f000 f9b3 	bl	8007768 <__malloc_unlock>
 8007402:	f104 000b 	add.w	r0, r4, #11
 8007406:	1d23      	adds	r3, r4, #4
 8007408:	f020 0007 	bic.w	r0, r0, #7
 800740c:	1ac3      	subs	r3, r0, r3
 800740e:	d0d3      	beq.n	80073b8 <_malloc_r+0x20>
 8007410:	425a      	negs	r2, r3
 8007412:	50e2      	str	r2, [r4, r3]
 8007414:	e7d0      	b.n	80073b8 <_malloc_r+0x20>
 8007416:	428c      	cmp	r4, r1
 8007418:	684b      	ldr	r3, [r1, #4]
 800741a:	bf16      	itet	ne
 800741c:	6063      	strne	r3, [r4, #4]
 800741e:	6013      	streq	r3, [r2, #0]
 8007420:	460c      	movne	r4, r1
 8007422:	e7eb      	b.n	80073fc <_malloc_r+0x64>
 8007424:	460c      	mov	r4, r1
 8007426:	6849      	ldr	r1, [r1, #4]
 8007428:	e7cc      	b.n	80073c4 <_malloc_r+0x2c>
 800742a:	1cc4      	adds	r4, r0, #3
 800742c:	f024 0403 	bic.w	r4, r4, #3
 8007430:	42a0      	cmp	r0, r4
 8007432:	d005      	beq.n	8007440 <_malloc_r+0xa8>
 8007434:	1a21      	subs	r1, r4, r0
 8007436:	4630      	mov	r0, r6
 8007438:	f000 f95a 	bl	80076f0 <_sbrk_r>
 800743c:	3001      	adds	r0, #1
 800743e:	d0cf      	beq.n	80073e0 <_malloc_r+0x48>
 8007440:	6025      	str	r5, [r4, #0]
 8007442:	e7db      	b.n	80073fc <_malloc_r+0x64>
 8007444:	20000224 	.word	0x20000224
 8007448:	20000228 	.word	0x20000228

0800744c <__ssputs_r>:
 800744c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007450:	688e      	ldr	r6, [r1, #8]
 8007452:	429e      	cmp	r6, r3
 8007454:	4682      	mov	sl, r0
 8007456:	460c      	mov	r4, r1
 8007458:	4690      	mov	r8, r2
 800745a:	4699      	mov	r9, r3
 800745c:	d837      	bhi.n	80074ce <__ssputs_r+0x82>
 800745e:	898a      	ldrh	r2, [r1, #12]
 8007460:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007464:	d031      	beq.n	80074ca <__ssputs_r+0x7e>
 8007466:	6825      	ldr	r5, [r4, #0]
 8007468:	6909      	ldr	r1, [r1, #16]
 800746a:	1a6f      	subs	r7, r5, r1
 800746c:	6965      	ldr	r5, [r4, #20]
 800746e:	2302      	movs	r3, #2
 8007470:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007474:	fb95 f5f3 	sdiv	r5, r5, r3
 8007478:	f109 0301 	add.w	r3, r9, #1
 800747c:	443b      	add	r3, r7
 800747e:	429d      	cmp	r5, r3
 8007480:	bf38      	it	cc
 8007482:	461d      	movcc	r5, r3
 8007484:	0553      	lsls	r3, r2, #21
 8007486:	d530      	bpl.n	80074ea <__ssputs_r+0x9e>
 8007488:	4629      	mov	r1, r5
 800748a:	f7ff ff85 	bl	8007398 <_malloc_r>
 800748e:	4606      	mov	r6, r0
 8007490:	b950      	cbnz	r0, 80074a8 <__ssputs_r+0x5c>
 8007492:	230c      	movs	r3, #12
 8007494:	f8ca 3000 	str.w	r3, [sl]
 8007498:	89a3      	ldrh	r3, [r4, #12]
 800749a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800749e:	81a3      	strh	r3, [r4, #12]
 80074a0:	f04f 30ff 	mov.w	r0, #4294967295
 80074a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a8:	463a      	mov	r2, r7
 80074aa:	6921      	ldr	r1, [r4, #16]
 80074ac:	f7ff fc32 	bl	8006d14 <memcpy>
 80074b0:	89a3      	ldrh	r3, [r4, #12]
 80074b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80074b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074ba:	81a3      	strh	r3, [r4, #12]
 80074bc:	6126      	str	r6, [r4, #16]
 80074be:	6165      	str	r5, [r4, #20]
 80074c0:	443e      	add	r6, r7
 80074c2:	1bed      	subs	r5, r5, r7
 80074c4:	6026      	str	r6, [r4, #0]
 80074c6:	60a5      	str	r5, [r4, #8]
 80074c8:	464e      	mov	r6, r9
 80074ca:	454e      	cmp	r6, r9
 80074cc:	d900      	bls.n	80074d0 <__ssputs_r+0x84>
 80074ce:	464e      	mov	r6, r9
 80074d0:	4632      	mov	r2, r6
 80074d2:	4641      	mov	r1, r8
 80074d4:	6820      	ldr	r0, [r4, #0]
 80074d6:	f000 f92d 	bl	8007734 <memmove>
 80074da:	68a3      	ldr	r3, [r4, #8]
 80074dc:	1b9b      	subs	r3, r3, r6
 80074de:	60a3      	str	r3, [r4, #8]
 80074e0:	6823      	ldr	r3, [r4, #0]
 80074e2:	441e      	add	r6, r3
 80074e4:	6026      	str	r6, [r4, #0]
 80074e6:	2000      	movs	r0, #0
 80074e8:	e7dc      	b.n	80074a4 <__ssputs_r+0x58>
 80074ea:	462a      	mov	r2, r5
 80074ec:	f000 f93d 	bl	800776a <_realloc_r>
 80074f0:	4606      	mov	r6, r0
 80074f2:	2800      	cmp	r0, #0
 80074f4:	d1e2      	bne.n	80074bc <__ssputs_r+0x70>
 80074f6:	6921      	ldr	r1, [r4, #16]
 80074f8:	4650      	mov	r0, sl
 80074fa:	f7ff feff 	bl	80072fc <_free_r>
 80074fe:	e7c8      	b.n	8007492 <__ssputs_r+0x46>

08007500 <_svfiprintf_r>:
 8007500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007504:	461d      	mov	r5, r3
 8007506:	898b      	ldrh	r3, [r1, #12]
 8007508:	061f      	lsls	r7, r3, #24
 800750a:	b09d      	sub	sp, #116	; 0x74
 800750c:	4680      	mov	r8, r0
 800750e:	460c      	mov	r4, r1
 8007510:	4616      	mov	r6, r2
 8007512:	d50f      	bpl.n	8007534 <_svfiprintf_r+0x34>
 8007514:	690b      	ldr	r3, [r1, #16]
 8007516:	b96b      	cbnz	r3, 8007534 <_svfiprintf_r+0x34>
 8007518:	2140      	movs	r1, #64	; 0x40
 800751a:	f7ff ff3d 	bl	8007398 <_malloc_r>
 800751e:	6020      	str	r0, [r4, #0]
 8007520:	6120      	str	r0, [r4, #16]
 8007522:	b928      	cbnz	r0, 8007530 <_svfiprintf_r+0x30>
 8007524:	230c      	movs	r3, #12
 8007526:	f8c8 3000 	str.w	r3, [r8]
 800752a:	f04f 30ff 	mov.w	r0, #4294967295
 800752e:	e0c8      	b.n	80076c2 <_svfiprintf_r+0x1c2>
 8007530:	2340      	movs	r3, #64	; 0x40
 8007532:	6163      	str	r3, [r4, #20]
 8007534:	2300      	movs	r3, #0
 8007536:	9309      	str	r3, [sp, #36]	; 0x24
 8007538:	2320      	movs	r3, #32
 800753a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800753e:	2330      	movs	r3, #48	; 0x30
 8007540:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007544:	9503      	str	r5, [sp, #12]
 8007546:	f04f 0b01 	mov.w	fp, #1
 800754a:	4637      	mov	r7, r6
 800754c:	463d      	mov	r5, r7
 800754e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007552:	b10b      	cbz	r3, 8007558 <_svfiprintf_r+0x58>
 8007554:	2b25      	cmp	r3, #37	; 0x25
 8007556:	d13e      	bne.n	80075d6 <_svfiprintf_r+0xd6>
 8007558:	ebb7 0a06 	subs.w	sl, r7, r6
 800755c:	d00b      	beq.n	8007576 <_svfiprintf_r+0x76>
 800755e:	4653      	mov	r3, sl
 8007560:	4632      	mov	r2, r6
 8007562:	4621      	mov	r1, r4
 8007564:	4640      	mov	r0, r8
 8007566:	f7ff ff71 	bl	800744c <__ssputs_r>
 800756a:	3001      	adds	r0, #1
 800756c:	f000 80a4 	beq.w	80076b8 <_svfiprintf_r+0x1b8>
 8007570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007572:	4453      	add	r3, sl
 8007574:	9309      	str	r3, [sp, #36]	; 0x24
 8007576:	783b      	ldrb	r3, [r7, #0]
 8007578:	2b00      	cmp	r3, #0
 800757a:	f000 809d 	beq.w	80076b8 <_svfiprintf_r+0x1b8>
 800757e:	2300      	movs	r3, #0
 8007580:	f04f 32ff 	mov.w	r2, #4294967295
 8007584:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007588:	9304      	str	r3, [sp, #16]
 800758a:	9307      	str	r3, [sp, #28]
 800758c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007590:	931a      	str	r3, [sp, #104]	; 0x68
 8007592:	462f      	mov	r7, r5
 8007594:	2205      	movs	r2, #5
 8007596:	f817 1b01 	ldrb.w	r1, [r7], #1
 800759a:	4850      	ldr	r0, [pc, #320]	; (80076dc <_svfiprintf_r+0x1dc>)
 800759c:	f7f8 fe28 	bl	80001f0 <memchr>
 80075a0:	9b04      	ldr	r3, [sp, #16]
 80075a2:	b9d0      	cbnz	r0, 80075da <_svfiprintf_r+0xda>
 80075a4:	06d9      	lsls	r1, r3, #27
 80075a6:	bf44      	itt	mi
 80075a8:	2220      	movmi	r2, #32
 80075aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80075ae:	071a      	lsls	r2, r3, #28
 80075b0:	bf44      	itt	mi
 80075b2:	222b      	movmi	r2, #43	; 0x2b
 80075b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80075b8:	782a      	ldrb	r2, [r5, #0]
 80075ba:	2a2a      	cmp	r2, #42	; 0x2a
 80075bc:	d015      	beq.n	80075ea <_svfiprintf_r+0xea>
 80075be:	9a07      	ldr	r2, [sp, #28]
 80075c0:	462f      	mov	r7, r5
 80075c2:	2000      	movs	r0, #0
 80075c4:	250a      	movs	r5, #10
 80075c6:	4639      	mov	r1, r7
 80075c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075cc:	3b30      	subs	r3, #48	; 0x30
 80075ce:	2b09      	cmp	r3, #9
 80075d0:	d94d      	bls.n	800766e <_svfiprintf_r+0x16e>
 80075d2:	b1b8      	cbz	r0, 8007604 <_svfiprintf_r+0x104>
 80075d4:	e00f      	b.n	80075f6 <_svfiprintf_r+0xf6>
 80075d6:	462f      	mov	r7, r5
 80075d8:	e7b8      	b.n	800754c <_svfiprintf_r+0x4c>
 80075da:	4a40      	ldr	r2, [pc, #256]	; (80076dc <_svfiprintf_r+0x1dc>)
 80075dc:	1a80      	subs	r0, r0, r2
 80075de:	fa0b f000 	lsl.w	r0, fp, r0
 80075e2:	4318      	orrs	r0, r3
 80075e4:	9004      	str	r0, [sp, #16]
 80075e6:	463d      	mov	r5, r7
 80075e8:	e7d3      	b.n	8007592 <_svfiprintf_r+0x92>
 80075ea:	9a03      	ldr	r2, [sp, #12]
 80075ec:	1d11      	adds	r1, r2, #4
 80075ee:	6812      	ldr	r2, [r2, #0]
 80075f0:	9103      	str	r1, [sp, #12]
 80075f2:	2a00      	cmp	r2, #0
 80075f4:	db01      	blt.n	80075fa <_svfiprintf_r+0xfa>
 80075f6:	9207      	str	r2, [sp, #28]
 80075f8:	e004      	b.n	8007604 <_svfiprintf_r+0x104>
 80075fa:	4252      	negs	r2, r2
 80075fc:	f043 0302 	orr.w	r3, r3, #2
 8007600:	9207      	str	r2, [sp, #28]
 8007602:	9304      	str	r3, [sp, #16]
 8007604:	783b      	ldrb	r3, [r7, #0]
 8007606:	2b2e      	cmp	r3, #46	; 0x2e
 8007608:	d10c      	bne.n	8007624 <_svfiprintf_r+0x124>
 800760a:	787b      	ldrb	r3, [r7, #1]
 800760c:	2b2a      	cmp	r3, #42	; 0x2a
 800760e:	d133      	bne.n	8007678 <_svfiprintf_r+0x178>
 8007610:	9b03      	ldr	r3, [sp, #12]
 8007612:	1d1a      	adds	r2, r3, #4
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	9203      	str	r2, [sp, #12]
 8007618:	2b00      	cmp	r3, #0
 800761a:	bfb8      	it	lt
 800761c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007620:	3702      	adds	r7, #2
 8007622:	9305      	str	r3, [sp, #20]
 8007624:	4d2e      	ldr	r5, [pc, #184]	; (80076e0 <_svfiprintf_r+0x1e0>)
 8007626:	7839      	ldrb	r1, [r7, #0]
 8007628:	2203      	movs	r2, #3
 800762a:	4628      	mov	r0, r5
 800762c:	f7f8 fde0 	bl	80001f0 <memchr>
 8007630:	b138      	cbz	r0, 8007642 <_svfiprintf_r+0x142>
 8007632:	2340      	movs	r3, #64	; 0x40
 8007634:	1b40      	subs	r0, r0, r5
 8007636:	fa03 f000 	lsl.w	r0, r3, r0
 800763a:	9b04      	ldr	r3, [sp, #16]
 800763c:	4303      	orrs	r3, r0
 800763e:	3701      	adds	r7, #1
 8007640:	9304      	str	r3, [sp, #16]
 8007642:	7839      	ldrb	r1, [r7, #0]
 8007644:	4827      	ldr	r0, [pc, #156]	; (80076e4 <_svfiprintf_r+0x1e4>)
 8007646:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800764a:	2206      	movs	r2, #6
 800764c:	1c7e      	adds	r6, r7, #1
 800764e:	f7f8 fdcf 	bl	80001f0 <memchr>
 8007652:	2800      	cmp	r0, #0
 8007654:	d038      	beq.n	80076c8 <_svfiprintf_r+0x1c8>
 8007656:	4b24      	ldr	r3, [pc, #144]	; (80076e8 <_svfiprintf_r+0x1e8>)
 8007658:	bb13      	cbnz	r3, 80076a0 <_svfiprintf_r+0x1a0>
 800765a:	9b03      	ldr	r3, [sp, #12]
 800765c:	3307      	adds	r3, #7
 800765e:	f023 0307 	bic.w	r3, r3, #7
 8007662:	3308      	adds	r3, #8
 8007664:	9303      	str	r3, [sp, #12]
 8007666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007668:	444b      	add	r3, r9
 800766a:	9309      	str	r3, [sp, #36]	; 0x24
 800766c:	e76d      	b.n	800754a <_svfiprintf_r+0x4a>
 800766e:	fb05 3202 	mla	r2, r5, r2, r3
 8007672:	2001      	movs	r0, #1
 8007674:	460f      	mov	r7, r1
 8007676:	e7a6      	b.n	80075c6 <_svfiprintf_r+0xc6>
 8007678:	2300      	movs	r3, #0
 800767a:	3701      	adds	r7, #1
 800767c:	9305      	str	r3, [sp, #20]
 800767e:	4619      	mov	r1, r3
 8007680:	250a      	movs	r5, #10
 8007682:	4638      	mov	r0, r7
 8007684:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007688:	3a30      	subs	r2, #48	; 0x30
 800768a:	2a09      	cmp	r2, #9
 800768c:	d903      	bls.n	8007696 <_svfiprintf_r+0x196>
 800768e:	2b00      	cmp	r3, #0
 8007690:	d0c8      	beq.n	8007624 <_svfiprintf_r+0x124>
 8007692:	9105      	str	r1, [sp, #20]
 8007694:	e7c6      	b.n	8007624 <_svfiprintf_r+0x124>
 8007696:	fb05 2101 	mla	r1, r5, r1, r2
 800769a:	2301      	movs	r3, #1
 800769c:	4607      	mov	r7, r0
 800769e:	e7f0      	b.n	8007682 <_svfiprintf_r+0x182>
 80076a0:	ab03      	add	r3, sp, #12
 80076a2:	9300      	str	r3, [sp, #0]
 80076a4:	4622      	mov	r2, r4
 80076a6:	4b11      	ldr	r3, [pc, #68]	; (80076ec <_svfiprintf_r+0x1ec>)
 80076a8:	a904      	add	r1, sp, #16
 80076aa:	4640      	mov	r0, r8
 80076ac:	f7fe f8f0 	bl	8005890 <_printf_float>
 80076b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80076b4:	4681      	mov	r9, r0
 80076b6:	d1d6      	bne.n	8007666 <_svfiprintf_r+0x166>
 80076b8:	89a3      	ldrh	r3, [r4, #12]
 80076ba:	065b      	lsls	r3, r3, #25
 80076bc:	f53f af35 	bmi.w	800752a <_svfiprintf_r+0x2a>
 80076c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076c2:	b01d      	add	sp, #116	; 0x74
 80076c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076c8:	ab03      	add	r3, sp, #12
 80076ca:	9300      	str	r3, [sp, #0]
 80076cc:	4622      	mov	r2, r4
 80076ce:	4b07      	ldr	r3, [pc, #28]	; (80076ec <_svfiprintf_r+0x1ec>)
 80076d0:	a904      	add	r1, sp, #16
 80076d2:	4640      	mov	r0, r8
 80076d4:	f7fe fb92 	bl	8005dfc <_printf_i>
 80076d8:	e7ea      	b.n	80076b0 <_svfiprintf_r+0x1b0>
 80076da:	bf00      	nop
 80076dc:	080079d4 	.word	0x080079d4
 80076e0:	080079da 	.word	0x080079da
 80076e4:	080079de 	.word	0x080079de
 80076e8:	08005891 	.word	0x08005891
 80076ec:	0800744d 	.word	0x0800744d

080076f0 <_sbrk_r>:
 80076f0:	b538      	push	{r3, r4, r5, lr}
 80076f2:	4c06      	ldr	r4, [pc, #24]	; (800770c <_sbrk_r+0x1c>)
 80076f4:	2300      	movs	r3, #0
 80076f6:	4605      	mov	r5, r0
 80076f8:	4608      	mov	r0, r1
 80076fa:	6023      	str	r3, [r4, #0]
 80076fc:	f7fa fd60 	bl	80021c0 <_sbrk>
 8007700:	1c43      	adds	r3, r0, #1
 8007702:	d102      	bne.n	800770a <_sbrk_r+0x1a>
 8007704:	6823      	ldr	r3, [r4, #0]
 8007706:	b103      	cbz	r3, 800770a <_sbrk_r+0x1a>
 8007708:	602b      	str	r3, [r5, #0]
 800770a:	bd38      	pop	{r3, r4, r5, pc}
 800770c:	2000039c 	.word	0x2000039c

08007710 <__ascii_mbtowc>:
 8007710:	b082      	sub	sp, #8
 8007712:	b901      	cbnz	r1, 8007716 <__ascii_mbtowc+0x6>
 8007714:	a901      	add	r1, sp, #4
 8007716:	b142      	cbz	r2, 800772a <__ascii_mbtowc+0x1a>
 8007718:	b14b      	cbz	r3, 800772e <__ascii_mbtowc+0x1e>
 800771a:	7813      	ldrb	r3, [r2, #0]
 800771c:	600b      	str	r3, [r1, #0]
 800771e:	7812      	ldrb	r2, [r2, #0]
 8007720:	1c10      	adds	r0, r2, #0
 8007722:	bf18      	it	ne
 8007724:	2001      	movne	r0, #1
 8007726:	b002      	add	sp, #8
 8007728:	4770      	bx	lr
 800772a:	4610      	mov	r0, r2
 800772c:	e7fb      	b.n	8007726 <__ascii_mbtowc+0x16>
 800772e:	f06f 0001 	mvn.w	r0, #1
 8007732:	e7f8      	b.n	8007726 <__ascii_mbtowc+0x16>

08007734 <memmove>:
 8007734:	4288      	cmp	r0, r1
 8007736:	b510      	push	{r4, lr}
 8007738:	eb01 0302 	add.w	r3, r1, r2
 800773c:	d807      	bhi.n	800774e <memmove+0x1a>
 800773e:	1e42      	subs	r2, r0, #1
 8007740:	4299      	cmp	r1, r3
 8007742:	d00a      	beq.n	800775a <memmove+0x26>
 8007744:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007748:	f802 4f01 	strb.w	r4, [r2, #1]!
 800774c:	e7f8      	b.n	8007740 <memmove+0xc>
 800774e:	4283      	cmp	r3, r0
 8007750:	d9f5      	bls.n	800773e <memmove+0xa>
 8007752:	1881      	adds	r1, r0, r2
 8007754:	1ad2      	subs	r2, r2, r3
 8007756:	42d3      	cmn	r3, r2
 8007758:	d100      	bne.n	800775c <memmove+0x28>
 800775a:	bd10      	pop	{r4, pc}
 800775c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007760:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007764:	e7f7      	b.n	8007756 <memmove+0x22>

08007766 <__malloc_lock>:
 8007766:	4770      	bx	lr

08007768 <__malloc_unlock>:
 8007768:	4770      	bx	lr

0800776a <_realloc_r>:
 800776a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800776c:	4607      	mov	r7, r0
 800776e:	4614      	mov	r4, r2
 8007770:	460e      	mov	r6, r1
 8007772:	b921      	cbnz	r1, 800777e <_realloc_r+0x14>
 8007774:	4611      	mov	r1, r2
 8007776:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800777a:	f7ff be0d 	b.w	8007398 <_malloc_r>
 800777e:	b922      	cbnz	r2, 800778a <_realloc_r+0x20>
 8007780:	f7ff fdbc 	bl	80072fc <_free_r>
 8007784:	4625      	mov	r5, r4
 8007786:	4628      	mov	r0, r5
 8007788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800778a:	f000 f821 	bl	80077d0 <_malloc_usable_size_r>
 800778e:	42a0      	cmp	r0, r4
 8007790:	d20f      	bcs.n	80077b2 <_realloc_r+0x48>
 8007792:	4621      	mov	r1, r4
 8007794:	4638      	mov	r0, r7
 8007796:	f7ff fdff 	bl	8007398 <_malloc_r>
 800779a:	4605      	mov	r5, r0
 800779c:	2800      	cmp	r0, #0
 800779e:	d0f2      	beq.n	8007786 <_realloc_r+0x1c>
 80077a0:	4631      	mov	r1, r6
 80077a2:	4622      	mov	r2, r4
 80077a4:	f7ff fab6 	bl	8006d14 <memcpy>
 80077a8:	4631      	mov	r1, r6
 80077aa:	4638      	mov	r0, r7
 80077ac:	f7ff fda6 	bl	80072fc <_free_r>
 80077b0:	e7e9      	b.n	8007786 <_realloc_r+0x1c>
 80077b2:	4635      	mov	r5, r6
 80077b4:	e7e7      	b.n	8007786 <_realloc_r+0x1c>

080077b6 <__ascii_wctomb>:
 80077b6:	b149      	cbz	r1, 80077cc <__ascii_wctomb+0x16>
 80077b8:	2aff      	cmp	r2, #255	; 0xff
 80077ba:	bf85      	ittet	hi
 80077bc:	238a      	movhi	r3, #138	; 0x8a
 80077be:	6003      	strhi	r3, [r0, #0]
 80077c0:	700a      	strbls	r2, [r1, #0]
 80077c2:	f04f 30ff 	movhi.w	r0, #4294967295
 80077c6:	bf98      	it	ls
 80077c8:	2001      	movls	r0, #1
 80077ca:	4770      	bx	lr
 80077cc:	4608      	mov	r0, r1
 80077ce:	4770      	bx	lr

080077d0 <_malloc_usable_size_r>:
 80077d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077d4:	1f18      	subs	r0, r3, #4
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	bfbc      	itt	lt
 80077da:	580b      	ldrlt	r3, [r1, r0]
 80077dc:	18c0      	addlt	r0, r0, r3
 80077de:	4770      	bx	lr

080077e0 <_init>:
 80077e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077e2:	bf00      	nop
 80077e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077e6:	bc08      	pop	{r3}
 80077e8:	469e      	mov	lr, r3
 80077ea:	4770      	bx	lr

080077ec <_fini>:
 80077ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ee:	bf00      	nop
 80077f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077f2:	bc08      	pop	{r3}
 80077f4:	469e      	mov	lr, r3
 80077f6:	4770      	bx	lr
