// Seed: 3113066395
module module_0 #(
    parameter id_1 = 32'd23,
    parameter id_2 = 32'd87,
    parameter id_5 = 32'd31
) ();
  wire _id_1;
  logic _id_2, id_3, id_4 = 1, _id_5;
  logic [id_1 : ~  id_2] id_6 = id_1;
  assign id_6[~id_5]   = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd18
) (
    input  tri   id_0,
    output uwire id_1,
    output tri0  id_2,
    output wor   id_3,
    input  tri0  _id_4,
    output wand  id_5,
    input  tri0  id_6,
    input  wand  id_7,
    output wire  id_8
);
  wire id_10;
  logic [id_4 : -1] id_11;
  ;
  module_0 modCall_1 ();
  assign id_3  = id_11;
  assign id_11 = id_6 == -1 <= id_4;
endmodule
