read_verilog ../top.v
synth_ice40 -noflatten
write_verilog synth.v 
