|DE10_LITE_Golden_Top
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => ~NO_FANOUT~
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] << <GND>
DRAM_ADDR[1] << <GND>
DRAM_ADDR[2] << <GND>
DRAM_ADDR[3] << <GND>
DRAM_ADDR[4] << <GND>
DRAM_ADDR[5] << <GND>
DRAM_ADDR[6] << <GND>
DRAM_ADDR[7] << <GND>
DRAM_ADDR[8] << <GND>
DRAM_ADDR[9] << <GND>
DRAM_ADDR[10] << <GND>
DRAM_ADDR[11] << <GND>
DRAM_ADDR[12] << <GND>
DRAM_BA[0] << <GND>
DRAM_BA[1] << <GND>
DRAM_CAS_N << <GND>
DRAM_CKE << <GND>
DRAM_CLK << <GND>
DRAM_CS_N << <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM << <GND>
DRAM_RAS_N << <GND>
DRAM_UDQM << <GND>
DRAM_WE_N << <GND>
HEX0[0] << segment7:SEG7.seg1
HEX0[1] << segment7:SEG7.seg1
HEX0[2] << segment7:SEG7.seg1
HEX0[3] << segment7:SEG7.seg1
HEX0[4] << segment7:SEG7.seg1
HEX0[5] << segment7:SEG7.seg1
HEX0[6] << segment7:SEG7.seg1
HEX0[7] << segment7:SEG7.seg1
HEX1[0] << segment7:SEG7.seg2
HEX1[1] << segment7:SEG7.seg2
HEX1[2] << segment7:SEG7.seg2
HEX1[3] << segment7:SEG7.seg2
HEX1[4] << segment7:SEG7.seg2
HEX1[5] << segment7:SEG7.seg2
HEX1[6] << segment7:SEG7.seg2
HEX1[7] << segment7:SEG7.seg2
HEX2[0] << <VCC>
HEX2[1] << <VCC>
HEX2[2] << <VCC>
HEX2[3] << <VCC>
HEX2[4] << <VCC>
HEX2[5] << <VCC>
HEX2[6] << <VCC>
HEX2[7] << <VCC>
HEX3[0] << <VCC>
HEX3[1] << <VCC>
HEX3[2] << <VCC>
HEX3[3] << <VCC>
HEX3[4] << <VCC>
HEX3[5] << <VCC>
HEX3[6] << <VCC>
HEX3[7] << <VCC>
HEX4[0] << <VCC>
HEX4[1] << <VCC>
HEX4[2] << <VCC>
HEX4[3] << <VCC>
HEX4[4] << <VCC>
HEX4[5] << <VCC>
HEX4[6] << <VCC>
HEX4[7] << <VCC>
HEX5[0] << <VCC>
HEX5[1] << <VCC>
HEX5[2] << <VCC>
HEX5[3] << <VCC>
HEX5[4] << <VCC>
HEX5[5] << <VCC>
HEX5[6] << <VCC>
HEX5[7] << <VCC>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
LEDR[0] << op_out[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << op_out[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << op_out[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << op_out[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << op_out[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
VGA_B[0] << <GND>
VGA_B[1] << <GND>
VGA_B[2] << <GND>
VGA_B[3] << <GND>
VGA_G[0] << <GND>
VGA_G[1] << <GND>
VGA_G[2] << <GND>
VGA_G[3] << <GND>
VGA_HS << <GND>
VGA_R[0] << <GND>
VGA_R[1] << <GND>
VGA_R[2] << <GND>
VGA_R[3] << <GND>
VGA_VS << <GND>
GSENSOR_CS_N << <GND>
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK << <GND>
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|DE10_LITE_Golden_Top|ula:ULA1
a_op[0] => Add0.IN4
a_op[0] => Add1.IN8
a_op[0] => op_out.IN0
a_op[0] => op_out.IN0
a_op[1] => Add0.IN3
a_op[1] => Add1.IN7
a_op[1] => op_out.IN0
a_op[1] => op_out.IN0
a_op[2] => Add0.IN2
a_op[2] => Add1.IN6
a_op[2] => op_out.IN0
a_op[2] => op_out.IN0
a_op[3] => Add0.IN1
a_op[3] => Add1.IN5
a_op[3] => op_out.IN0
a_op[3] => op_out.IN0
b_op[0] => Add0.IN8
b_op[0] => op_out.IN1
b_op[0] => op_out.IN1
b_op[0] => Add1.IN4
b_op[1] => Add0.IN7
b_op[1] => op_out.IN1
b_op[1] => op_out.IN1
b_op[1] => Add1.IN3
b_op[2] => Add0.IN6
b_op[2] => op_out.IN1
b_op[2] => op_out.IN1
b_op[2] => Add1.IN2
b_op[3] => Add0.IN5
b_op[3] => op_out.IN1
b_op[3] => op_out.IN1
b_op[3] => Add1.IN1
opcode[0] => Mux0.IN5
opcode[0] => Mux1.IN5
opcode[0] => Mux2.IN5
opcode[0] => Mux3.IN5
opcode[0] => Mux4.IN5
opcode[1] => Mux0.IN4
opcode[1] => Mux1.IN4
opcode[1] => Mux2.IN4
opcode[1] => Mux3.IN4
opcode[1] => Mux4.IN4
op_out[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
op_out[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
op_out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
op_out[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
op_out[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|segment7:SEG7
bcd[0] => Mod0.IN8
bcd[0] => Div0.IN8
bcd[1] => Mod0.IN7
bcd[1] => Div0.IN7
bcd[2] => Mod0.IN6
bcd[2] => Div0.IN6
bcd[3] => Mod0.IN5
bcd[3] => Div0.IN5
bcd[4] => Mod0.IN4
bcd[4] => Div0.IN4
seg1[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
seg1[7] <= <VCC>
seg2[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
seg2[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
seg2[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
seg2[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
seg2[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
seg2[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
seg2[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
seg2[7] <= <VCC>


