<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:21:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16384 has been inferred" BundleName="A" VarName="A_DRAM" LoopLoc="top.cpp:21:19" LoopName="VITIS_LOOP_21_1" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" Length="16384" Direction="read" AccessID="A_DRAM3seq" OrigID="for.inc.load.23" OrigAccess-DebugLoc="top.cpp:24:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:72:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16384 has been inferred" BundleName="C" VarName="C_DRAM" LoopLoc="top.cpp:72:22" LoopName="VITIS_LOOP_72_9" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" Length="16384" Direction="write" AccessID="C_DRAM4seq" OrigID="for.inc112.store.24" OrigAccess-DebugLoc="top.cpp:75:15" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:73:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="C" VarName="C_DRAM" LoopLoc="top.cpp:73:27" LoopName="VITIS_LOOP_73_10" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" OrigID="C_DRAM4seq" OrigAccess-DebugLoc="top.cpp:72:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:22:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="A" VarName="A_DRAM" LoopLoc="top.cpp:22:26" LoopName="VITIS_LOOP_22_2" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" OrigID="A_DRAM3seq" OrigAccess-DebugLoc="top.cpp:21:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:21:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_21_1' has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="A" LoopLoc="top.cpp:21:19" LoopName="VITIS_LOOP_21_1" Length="16384" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:72:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_72_9' has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="C" LoopLoc="top.cpp:72:22" LoopName="VITIS_LOOP_72_9" Length="16384" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

