design_1_ProgramCounter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ProgramCounter_0_1/sim/design_1_ProgramCounter_0_1.v,
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,
design_1_Adder_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Adder_0_2/sim/design_1_Adder_0_2.v,
design_1_register_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_register_0_0/sim/design_1_register_0_0.v,
design_1_register_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_register_0_1/sim/design_1_register_0_1.v,
design_1_register_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_register_0_2/sim/design_1_register_0_2.v,
design_1_register_0_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_register_0_3/sim/design_1_register_0_3.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
design_1_InstructionMemory_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_InstructionMemory_0_0/sim/design_1_InstructionMemory_0_0.v,
design_1_Mux2to1_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Mux2to1_0_0/sim/design_1_Mux2to1_0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
