# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/clb4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:20 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/clb4.v 
# -- Compiling module clb4
# 
# Top level modules:
# 	clb4
# End time: 21:03:20 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:20 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/gates.v 
# -- Compiling module _inv
# -- Compiling module _and2
# -- Compiling module _and3
# -- Compiling module _and4
# -- Compiling module _and5
# -- Compiling module _or2
# -- Compiling module _or3
# -- Compiling module _or4
# -- Compiling module _or5
# -- Compiling module _nand2
# -- Compiling module _xor2
# -- Compiling module _inv_4bits
# -- Compiling module _and2_4bits
# -- Compiling module _or2_4bits
# -- Compiling module _xor2_4bits
# -- Compiling module _xnor2_4bits
# 
# Top level modules:
# 	_and3
# 	_and4
# 	_and5
# 	_or3
# 	_or4
# 	_or5
# 	_nand2
# 	_and2_4bits
# 	_or2_4bits
# 	_xnor2_4bits
# End time: 21:03:20 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/fa_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:20 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/fa_v2.v 
# -- Compiling module fa_v2
# 
# Top level modules:
# 	fa_v2
# End time: 21:03:20 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/cla4_ov.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:20 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/cla4_ov.v 
# -- Compiling module cla4_ov
# 
# Top level modules:
# 	cla4_ov
# End time: 21:03:20 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/mx2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:20 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/mx2.v 
# -- Compiling module mx2
# 
# Top level modules:
# 	mx2
# End time: 21:03:20 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/mx2_4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:21 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/mx2_4bits.v 
# -- Compiling module mx2_4bits
# 
# Top level modules:
# 	mx2_4bits
# End time: 21:03:21 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/mx8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:21 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/mx8.v 
# -- Compiling module mx8
# 
# Top level modules:
# 	mx8
# End time: 21:03:21 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/mx8_4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:21 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/mx8_4bits.v 
# -- Compiling module mx8_4bits
# 
# Top level modules:
# 	mx8_4bits
# End time: 21:03:21 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/cal_flags4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:21 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/cal_flags4.v 
# -- Compiling module cal_flags4
# 
# Top level modules:
# 	cal_flags4
# End time: 21:03:21 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:21 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v 
# -- Compiling module alu4
# 
# Top level modules:
# 	alu4
# End time: 21:03:21 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week4.\ ALU/alu4 {C:/Users/kk200/verilog/week4. ALU/alu4/tb_alu4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:21 on Oct 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week4. ALU/alu4" C:/Users/kk200/verilog/week4. ALU/alu4/tb_alu4.v 
# -- Compiling module tb_alu4
# 
# Top level modules:
# 	tb_alu4
# End time: 21:03:21 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_alu4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_alu4 
# Start time: 21:03:21 on Oct 09,2023
# Loading work.tb_alu4
# Loading work.alu4
# Loading work._inv_4bits
# Loading work._and2_4bits
# Loading work._or2_4bits
# Loading work._xor2_4bits
# Loading work._xor2
# Loading work._inv
# Loading work._and2
# Loading work._or2
# Loading work._xnor2_4bits
# Loading work.mx2_4bits
# Loading work.mx2
# Loading work._nand2
# Loading work.cla4_ov
# Loading work.fa_v2
# Loading work.clb4
# Loading work._and3
# Loading work._or3
# Loading work._and4
# Loading work._or4
# Loading work._and5
# Loading work._or5
# Loading work.mx8_4bits
# Loading work.mx8
# Loading work.cal_flags4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#         17 tests completed with          0 errors
# ** Note: $finish    : C:/Users/kk200/verilog/week4. ALU/alu4/tb_alu4.v(49)
#    Time: 195 ns  Iteration: 1  Instance: /tb_alu4
# 1
# Break in Module tb_alu4 at C:/Users/kk200/verilog/week4. ALU/alu4/tb_alu4.v line 49
# End time: 21:08:32 on Oct 09,2023, Elapsed time: 0:05:11
# Errors: 0, Warnings: 0
