// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "03/13/2020 16:12:45"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MU0CPU (
	FETCH,
	CLK,
	EXEC1,
	EXEC2,
	CARRYFF,
	SKIPFF,
	ADDRESS,
	PC_OUT,
	R1Q,
	R2Q,
	R3Q,
	RAM_IN,
	RAM_OUT);
output 	FETCH;
input 	CLK;
output 	EXEC1;
output 	EXEC2;
output 	CARRYFF;
output 	SKIPFF;
output 	[11:0] ADDRESS;
output 	[11:0] PC_OUT;
output 	[15:0] R1Q;
output 	[15:0] R2Q;
output 	[15:0] R3Q;
output 	[15:0] RAM_IN;
output 	[15:0] RAM_OUT;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \FETCH~output_o ;
wire \EXEC1~output_o ;
wire \EXEC2~output_o ;
wire \CARRYFF~output_o ;
wire \SKIPFF~output_o ;
wire \ADDRESS[11]~output_o ;
wire \ADDRESS[10]~output_o ;
wire \ADDRESS[9]~output_o ;
wire \ADDRESS[8]~output_o ;
wire \ADDRESS[7]~output_o ;
wire \ADDRESS[6]~output_o ;
wire \ADDRESS[5]~output_o ;
wire \ADDRESS[4]~output_o ;
wire \ADDRESS[3]~output_o ;
wire \ADDRESS[2]~output_o ;
wire \ADDRESS[1]~output_o ;
wire \ADDRESS[0]~output_o ;
wire \PC_OUT[11]~output_o ;
wire \PC_OUT[10]~output_o ;
wire \PC_OUT[9]~output_o ;
wire \PC_OUT[8]~output_o ;
wire \PC_OUT[7]~output_o ;
wire \PC_OUT[6]~output_o ;
wire \PC_OUT[5]~output_o ;
wire \PC_OUT[4]~output_o ;
wire \PC_OUT[3]~output_o ;
wire \PC_OUT[2]~output_o ;
wire \PC_OUT[1]~output_o ;
wire \PC_OUT[0]~output_o ;
wire \R1Q[15]~output_o ;
wire \R1Q[14]~output_o ;
wire \R1Q[13]~output_o ;
wire \R1Q[12]~output_o ;
wire \R1Q[11]~output_o ;
wire \R1Q[10]~output_o ;
wire \R1Q[9]~output_o ;
wire \R1Q[8]~output_o ;
wire \R1Q[7]~output_o ;
wire \R1Q[6]~output_o ;
wire \R1Q[5]~output_o ;
wire \R1Q[4]~output_o ;
wire \R1Q[3]~output_o ;
wire \R1Q[2]~output_o ;
wire \R1Q[1]~output_o ;
wire \R1Q[0]~output_o ;
wire \R2Q[15]~output_o ;
wire \R2Q[14]~output_o ;
wire \R2Q[13]~output_o ;
wire \R2Q[12]~output_o ;
wire \R2Q[11]~output_o ;
wire \R2Q[10]~output_o ;
wire \R2Q[9]~output_o ;
wire \R2Q[8]~output_o ;
wire \R2Q[7]~output_o ;
wire \R2Q[6]~output_o ;
wire \R2Q[5]~output_o ;
wire \R2Q[4]~output_o ;
wire \R2Q[3]~output_o ;
wire \R2Q[2]~output_o ;
wire \R2Q[1]~output_o ;
wire \R2Q[0]~output_o ;
wire \R3Q[15]~output_o ;
wire \R3Q[14]~output_o ;
wire \R3Q[13]~output_o ;
wire \R3Q[12]~output_o ;
wire \R3Q[11]~output_o ;
wire \R3Q[10]~output_o ;
wire \R3Q[9]~output_o ;
wire \R3Q[8]~output_o ;
wire \R3Q[7]~output_o ;
wire \R3Q[6]~output_o ;
wire \R3Q[5]~output_o ;
wire \R3Q[4]~output_o ;
wire \R3Q[3]~output_o ;
wire \R3Q[2]~output_o ;
wire \R3Q[1]~output_o ;
wire \R3Q[0]~output_o ;
wire \RAM_IN[15]~output_o ;
wire \RAM_IN[14]~output_o ;
wire \RAM_IN[13]~output_o ;
wire \RAM_IN[12]~output_o ;
wire \RAM_IN[11]~output_o ;
wire \RAM_IN[10]~output_o ;
wire \RAM_IN[9]~output_o ;
wire \RAM_IN[8]~output_o ;
wire \RAM_IN[7]~output_o ;
wire \RAM_IN[6]~output_o ;
wire \RAM_IN[5]~output_o ;
wire \RAM_IN[4]~output_o ;
wire \RAM_IN[3]~output_o ;
wire \RAM_IN[2]~output_o ;
wire \RAM_IN[1]~output_o ;
wire \RAM_IN[0]~output_o ;
wire \RAM_OUT[15]~output_o ;
wire \RAM_OUT[14]~output_o ;
wire \RAM_OUT[13]~output_o ;
wire \RAM_OUT[12]~output_o ;
wire \RAM_OUT[11]~output_o ;
wire \RAM_OUT[10]~output_o ;
wire \RAM_OUT[9]~output_o ;
wire \RAM_OUT[8]~output_o ;
wire \RAM_OUT[7]~output_o ;
wire \RAM_OUT[6]~output_o ;
wire \RAM_OUT[5]~output_o ;
wire \RAM_OUT[4]~output_o ;
wire \RAM_OUT[3]~output_o ;
wire \RAM_OUT[2]~output_o ;
wire \RAM_OUT[1]~output_o ;
wire \RAM_OUT[0]~output_o ;
wire \CLK~input_o ;
wire \inst7|inst4|inst1|dffs[0]~0_combout ;
wire \inst7|inst4|inst3|d[2]~1_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst7|PC|auto_generated|counter_comb_bita0~sumout ;
wire \inst7|PC|auto_generated|counter_comb_bita4~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita5~sumout ;
wire \inst4|EQ~2_combout ;
wire \inst4|EQ~1_combout ;
wire \inst7|inst5|PCsload~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst7|PC|auto_generated|counter_comb_bita5~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita6~sumout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \inst4|EQ~0_combout ;
wire \inst7|inst5|PCsload~1_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \inst7|PC|auto_generated|_~0_combout ;
wire \inst7|PC|auto_generated|_~1_combout ;
wire \inst7|PC|auto_generated|_~2_combout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst7|PC|auto_generated|counter_comb_bita6~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita7~sumout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst7|PC|auto_generated|counter_comb_bita7~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita8~sumout ;
wire \inst7|PC|auto_generated|counter_comb_bita8~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita9~sumout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst7|PC|auto_generated|counter_comb_bita9~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita10~sumout ;
wire \inst7|PC|auto_generated|counter_comb_bita10~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita11~sumout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \inst7|inst5|PCsload~2_combout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~68_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~74_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~78_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~82_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~6 ;
wire \inst6|REGFILE|ALU|Add0~1_sumout ;
wire \inst6|REGFILE|ALU|carryout~0_combout ;
wire \inst6|REGFILE|ALU|carryout~1_combout ;
wire \inst6|REGFILE|ALU|carryout~2_combout ;
wire \inst6|REGFILE|ALU|carryen~combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~83_combout ;
wire \inst6|REGFILE|ALU|cin~combout ;
wire \inst6|REGFILE|ALU|Add0~86_cout ;
wire \inst6|REGFILE|ALU|Add0~66 ;
wire \inst6|REGFILE|ALU|Add0~62 ;
wire \inst6|REGFILE|ALU|Add0~57_sumout ;
wire \inst6|REGFILE|ALU|Mux14~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~81_combout ;
wire \inst6|REGFILE|ALU|Add0~58 ;
wire \inst6|REGFILE|ALU|Add0~53_sumout ;
wire \inst6|REGFILE|ALU|Mux13~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~80_combout ;
wire \inst6|REGFILE|ALU|Add0~54 ;
wire \inst6|REGFILE|ALU|Add0~49_sumout ;
wire \inst6|REGFILE|ALU|Mux12~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~79_combout ;
wire \inst6|REGFILE|ALU|Add0~50 ;
wire \inst6|REGFILE|ALU|Add0~46 ;
wire \inst6|REGFILE|ALU|Add0~41_sumout ;
wire \inst6|REGFILE|ALU|Mux10~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~77_combout ;
wire \inst6|REGFILE|ALU|Add0~42 ;
wire \inst6|REGFILE|ALU|Add0~37_sumout ;
wire \inst6|REGFILE|ALU|Mux9~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~76_combout ;
wire \inst6|REGFILE|ALU|Add0~38 ;
wire \inst6|REGFILE|ALU|Add0~33_sumout ;
wire \inst6|REGFILE|ALU|Mux8~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~75_combout ;
wire \inst6|REGFILE|ALU|Add0~34 ;
wire \inst6|REGFILE|ALU|Add0~30 ;
wire \inst6|REGFILE|ALU|Add0~25_sumout ;
wire \inst6|REGFILE|ALU|Mux6~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~73_combout ;
wire \inst6|REGFILE|ALU|Add0~26 ;
wire \inst6|REGFILE|ALU|Add0~21_sumout ;
wire \inst6|REGFILE|ALU|Mux5~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~72_combout ;
wire \inst6|REGFILE|ALU|Add0~22 ;
wire \inst6|REGFILE|ALU|Add0~17_sumout ;
wire \inst6|REGFILE|ALU|Mux4~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~71_combout ;
wire \inst6|REGFILE|ALU|Add0~18 ;
wire \inst6|REGFILE|ALU|Add0~13_sumout ;
wire \inst6|REGFILE|ALU|Mux3~2_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~70_combout ;
wire \inst6|REGFILE|ALU|Add0~14 ;
wire \inst6|REGFILE|ALU|Add0~9_sumout ;
wire \inst6|REGFILE|ALU|Mux2~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~69_combout ;
wire \inst6|REGFILE|ALU|Add0~10 ;
wire \inst6|REGFILE|ALU|Add0~5_sumout ;
wire \inst6|REGFILE|ALU|Mux1~4_combout ;
wire \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux1~1_combout ;
wire \inst6|REGFILE|ALU|Mux1~2_combout ;
wire \inst6|REGFILE|ALU|Mux1~3_combout ;
wire \inst7|inst5|wren~0_combout ;
wire \inst6|inst2~0_combout ;
wire \inst7|inst4|inst3|d[2]~2_combout ;
wire \inst6|inst4|addsub~0_combout ;
wire \inst5|d[15]~0_combout ;
wire \inst6|ALU|auto_generated|add_sub_cella[0]~2_cout ;
wire \inst6|ALU|auto_generated|add_sub_cella[0]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[1]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[2]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[3]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[4]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[5]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[6]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[7]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[8]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[9]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[10]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[11]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[12]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[13]~COUT ;
wire \inst6|ALU|auto_generated|add_sub_cella[14]~COUT ;
wire \inst6|inst4|MUX3sel~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|G1~combout ;
wire \inst6|REGFILE|inst~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~65_sumout ;
wire \inst6|REGFILE|ALU|Mux16~1_combout ;
wire \inst6|REGFILE|ALU|Mux16~2_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst7|PC|auto_generated|counter_comb_bita0~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita1~sumout ;
wire \inst7|PC|auto_generated|counter_comb_bita1~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita2~sumout ;
wire \inst7|PC|auto_generated|counter_comb_bita2~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita3~sumout ;
wire \inst7|PC|auto_generated|counter_comb_bita3~COUT ;
wire \inst7|PC|auto_generated|counter_comb_bita4~sumout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~45_sumout ;
wire \inst6|REGFILE|ALU|Mux11~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux3~0_combout ;
wire \inst6|REGFILE|ALU|Mux12~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux13~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux14~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Add0~61_sumout ;
wire \inst6|REGFILE|ALU|Mux15~0_combout ;
wire \inst6|REGFILE|ALU|Mux15~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst6|inst4|accen~0_combout ;
wire \inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux16~0_combout ;
wire \inst6|REGFILE|ALU|Mux1~0_combout ;
wire \inst6|REGFILE|ALU|Add0~29_sumout ;
wire \inst6|REGFILE|ALU|Mux7~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux8~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux9~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux10~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux11~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux2~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux3~1_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux4~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux5~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux6~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|Mux7~0_combout ;
wire \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst6|REGFILE|ALU|skipout~0_combout ;
wire \inst6|REGFILE|ALU|skipout~1_combout ;
wire \inst6|REGFILE|ALU|skipen~0_combout ;
wire \inst7|inst5|wren~1_combout ;
wire \inst7|inst5|E~0_combout ;
wire \inst7|inst4|inst|NS[1]~0_combout ;
wire \inst7|inst4|inst3|d[2]~0_combout ;
wire [15:0] \inst2|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst7|IR|dffs ;
wire [0:0] \inst6|REGFILE|CARRY|dffs ;
wire [2:0] \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w ;
wire [11:0] \inst7|PC|auto_generated|counter_reg_bit ;
wire [15:0] \inst6|ALU|auto_generated|result ;
wire [15:0] \inst6|REGFILE|REGFILE|R1|dffs ;
wire [0:0] \inst6|REGFILE|SKIP|dffs ;
wire [2:0] \inst7|inst4|inst1|dffs ;
wire [15:0] \inst6|REGFILE|REGFILE|R2|dffs ;
wire [15:0] \inst6|REGFILE|REGFILE|R3|dffs ;
wire [15:0] \inst6|REGFILE|REGFILE|R0|dffs ;
wire [2:0] \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w ;
wire [2:0] \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w ;

wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst2|altsyncram_component|auto_generated|q_a [13] = \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [12] = \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [14] = \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [15] = \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [11] = \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [10] = \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [9] = \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [8] = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [7] = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [6] = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [5] = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [4] = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [3] = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [2] = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [1] = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [0] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cyclonev_io_obuf \FETCH~output (
	.i(!\inst7|inst4|inst3|d[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FETCH~output_o ),
	.obar());
// synopsys translate_off
defparam \FETCH~output .bus_hold = "false";
defparam \FETCH~output .open_drain_output = "false";
defparam \FETCH~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \EXEC1~output (
	.i(\inst7|inst4|inst3|d[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EXEC1~output_o ),
	.obar());
// synopsys translate_off
defparam \EXEC1~output .bus_hold = "false";
defparam \EXEC1~output .open_drain_output = "false";
defparam \EXEC1~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \EXEC2~output (
	.i(\inst7|inst4|inst3|d[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EXEC2~output_o ),
	.obar());
// synopsys translate_off
defparam \EXEC2~output .bus_hold = "false";
defparam \EXEC2~output .open_drain_output = "false";
defparam \EXEC2~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CARRYFF~output (
	.i(\inst6|REGFILE|CARRY|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CARRYFF~output_o ),
	.obar());
// synopsys translate_off
defparam \CARRYFF~output .bus_hold = "false";
defparam \CARRYFF~output .open_drain_output = "false";
defparam \CARRYFF~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \SKIPFF~output (
	.i(\inst6|REGFILE|SKIP|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SKIPFF~output_o ),
	.obar());
// synopsys translate_off
defparam \SKIPFF~output .bus_hold = "false";
defparam \SKIPFF~output .open_drain_output = "false";
defparam \SKIPFF~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[11]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[11]~output .bus_hold = "false";
defparam \ADDRESS[11]~output .open_drain_output = "false";
defparam \ADDRESS[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[10]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[10]~output .bus_hold = "false";
defparam \ADDRESS[10]~output .open_drain_output = "false";
defparam \ADDRESS[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[9]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[9]~output .bus_hold = "false";
defparam \ADDRESS[9]~output .open_drain_output = "false";
defparam \ADDRESS[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[8]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[8]~output .bus_hold = "false";
defparam \ADDRESS[8]~output .open_drain_output = "false";
defparam \ADDRESS[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[7]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[7]~output .bus_hold = "false";
defparam \ADDRESS[7]~output .open_drain_output = "false";
defparam \ADDRESS[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[6]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[6]~output .bus_hold = "false";
defparam \ADDRESS[6]~output .open_drain_output = "false";
defparam \ADDRESS[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[5]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[5]~output .bus_hold = "false";
defparam \ADDRESS[5]~output .open_drain_output = "false";
defparam \ADDRESS[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[4]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[4]~output .bus_hold = "false";
defparam \ADDRESS[4]~output .open_drain_output = "false";
defparam \ADDRESS[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[3]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[3]~output .bus_hold = "false";
defparam \ADDRESS[3]~output .open_drain_output = "false";
defparam \ADDRESS[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[2]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[2]~output .bus_hold = "false";
defparam \ADDRESS[2]~output .open_drain_output = "false";
defparam \ADDRESS[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[1]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[1]~output .bus_hold = "false";
defparam \ADDRESS[1]~output .open_drain_output = "false";
defparam \ADDRESS[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADDRESS[0]~output (
	.i(\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[0]~output .bus_hold = "false";
defparam \ADDRESS[0]~output .open_drain_output = "false";
defparam \ADDRESS[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[11]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[11]~output .bus_hold = "false";
defparam \PC_OUT[11]~output .open_drain_output = "false";
defparam \PC_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[10]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[10]~output .bus_hold = "false";
defparam \PC_OUT[10]~output .open_drain_output = "false";
defparam \PC_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[9]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[9]~output .bus_hold = "false";
defparam \PC_OUT[9]~output .open_drain_output = "false";
defparam \PC_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[1]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[0]~output (
	.i(\inst7|PC|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[15]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[15]~output .bus_hold = "false";
defparam \R1Q[15]~output .open_drain_output = "false";
defparam \R1Q[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[14]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[14]~output .bus_hold = "false";
defparam \R1Q[14]~output .open_drain_output = "false";
defparam \R1Q[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[13]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[13]~output .bus_hold = "false";
defparam \R1Q[13]~output .open_drain_output = "false";
defparam \R1Q[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[12]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[12]~output .bus_hold = "false";
defparam \R1Q[12]~output .open_drain_output = "false";
defparam \R1Q[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[11]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[11]~output .bus_hold = "false";
defparam \R1Q[11]~output .open_drain_output = "false";
defparam \R1Q[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[10]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[10]~output .bus_hold = "false";
defparam \R1Q[10]~output .open_drain_output = "false";
defparam \R1Q[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[9]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[9]~output .bus_hold = "false";
defparam \R1Q[9]~output .open_drain_output = "false";
defparam \R1Q[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[8]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[8]~output .bus_hold = "false";
defparam \R1Q[8]~output .open_drain_output = "false";
defparam \R1Q[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[7]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[7]~output .bus_hold = "false";
defparam \R1Q[7]~output .open_drain_output = "false";
defparam \R1Q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[6]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[6]~output .bus_hold = "false";
defparam \R1Q[6]~output .open_drain_output = "false";
defparam \R1Q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[5]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[5]~output .bus_hold = "false";
defparam \R1Q[5]~output .open_drain_output = "false";
defparam \R1Q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[4]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[4]~output .bus_hold = "false";
defparam \R1Q[4]~output .open_drain_output = "false";
defparam \R1Q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[3]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[3]~output .bus_hold = "false";
defparam \R1Q[3]~output .open_drain_output = "false";
defparam \R1Q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[2]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[2]~output .bus_hold = "false";
defparam \R1Q[2]~output .open_drain_output = "false";
defparam \R1Q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[1]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[1]~output .bus_hold = "false";
defparam \R1Q[1]~output .open_drain_output = "false";
defparam \R1Q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1Q[0]~output (
	.i(\inst6|REGFILE|REGFILE|R1|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1Q[0]~output .bus_hold = "false";
defparam \R1Q[0]~output .open_drain_output = "false";
defparam \R1Q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[15]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[15]~output .bus_hold = "false";
defparam \R2Q[15]~output .open_drain_output = "false";
defparam \R2Q[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[14]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[14]~output .bus_hold = "false";
defparam \R2Q[14]~output .open_drain_output = "false";
defparam \R2Q[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[13]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[13]~output .bus_hold = "false";
defparam \R2Q[13]~output .open_drain_output = "false";
defparam \R2Q[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[12]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[12]~output .bus_hold = "false";
defparam \R2Q[12]~output .open_drain_output = "false";
defparam \R2Q[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[11]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[11]~output .bus_hold = "false";
defparam \R2Q[11]~output .open_drain_output = "false";
defparam \R2Q[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[10]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[10]~output .bus_hold = "false";
defparam \R2Q[10]~output .open_drain_output = "false";
defparam \R2Q[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[9]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[9]~output .bus_hold = "false";
defparam \R2Q[9]~output .open_drain_output = "false";
defparam \R2Q[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[8]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[8]~output .bus_hold = "false";
defparam \R2Q[8]~output .open_drain_output = "false";
defparam \R2Q[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[7]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[7]~output .bus_hold = "false";
defparam \R2Q[7]~output .open_drain_output = "false";
defparam \R2Q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[6]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[6]~output .bus_hold = "false";
defparam \R2Q[6]~output .open_drain_output = "false";
defparam \R2Q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[5]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[5]~output .bus_hold = "false";
defparam \R2Q[5]~output .open_drain_output = "false";
defparam \R2Q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[4]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[4]~output .bus_hold = "false";
defparam \R2Q[4]~output .open_drain_output = "false";
defparam \R2Q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[3]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[3]~output .bus_hold = "false";
defparam \R2Q[3]~output .open_drain_output = "false";
defparam \R2Q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[2]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[2]~output .bus_hold = "false";
defparam \R2Q[2]~output .open_drain_output = "false";
defparam \R2Q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[1]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[1]~output .bus_hold = "false";
defparam \R2Q[1]~output .open_drain_output = "false";
defparam \R2Q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2Q[0]~output (
	.i(\inst6|REGFILE|REGFILE|R2|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2Q[0]~output .bus_hold = "false";
defparam \R2Q[0]~output .open_drain_output = "false";
defparam \R2Q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[15]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[15]~output .bus_hold = "false";
defparam \R3Q[15]~output .open_drain_output = "false";
defparam \R3Q[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[14]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[14]~output .bus_hold = "false";
defparam \R3Q[14]~output .open_drain_output = "false";
defparam \R3Q[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[13]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[13]~output .bus_hold = "false";
defparam \R3Q[13]~output .open_drain_output = "false";
defparam \R3Q[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[12]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[12]~output .bus_hold = "false";
defparam \R3Q[12]~output .open_drain_output = "false";
defparam \R3Q[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[11]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[11]~output .bus_hold = "false";
defparam \R3Q[11]~output .open_drain_output = "false";
defparam \R3Q[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[10]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[10]~output .bus_hold = "false";
defparam \R3Q[10]~output .open_drain_output = "false";
defparam \R3Q[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[9]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[9]~output .bus_hold = "false";
defparam \R3Q[9]~output .open_drain_output = "false";
defparam \R3Q[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[8]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[8]~output .bus_hold = "false";
defparam \R3Q[8]~output .open_drain_output = "false";
defparam \R3Q[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[7]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[7]~output .bus_hold = "false";
defparam \R3Q[7]~output .open_drain_output = "false";
defparam \R3Q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[6]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[6]~output .bus_hold = "false";
defparam \R3Q[6]~output .open_drain_output = "false";
defparam \R3Q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[5]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[5]~output .bus_hold = "false";
defparam \R3Q[5]~output .open_drain_output = "false";
defparam \R3Q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[4]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[4]~output .bus_hold = "false";
defparam \R3Q[4]~output .open_drain_output = "false";
defparam \R3Q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[3]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[3]~output .bus_hold = "false";
defparam \R3Q[3]~output .open_drain_output = "false";
defparam \R3Q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[2]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[2]~output .bus_hold = "false";
defparam \R3Q[2]~output .open_drain_output = "false";
defparam \R3Q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[1]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[1]~output .bus_hold = "false";
defparam \R3Q[1]~output .open_drain_output = "false";
defparam \R3Q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R3Q[0]~output (
	.i(\inst6|REGFILE|REGFILE|R3|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3Q[0]~output .bus_hold = "false";
defparam \R3Q[0]~output .open_drain_output = "false";
defparam \R3Q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[15]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[15]~output .bus_hold = "false";
defparam \RAM_IN[15]~output .open_drain_output = "false";
defparam \RAM_IN[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[14]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[14]~output .bus_hold = "false";
defparam \RAM_IN[14]~output .open_drain_output = "false";
defparam \RAM_IN[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[13]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[13]~output .bus_hold = "false";
defparam \RAM_IN[13]~output .open_drain_output = "false";
defparam \RAM_IN[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[12]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[12]~output .bus_hold = "false";
defparam \RAM_IN[12]~output .open_drain_output = "false";
defparam \RAM_IN[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[11]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[11]~output .bus_hold = "false";
defparam \RAM_IN[11]~output .open_drain_output = "false";
defparam \RAM_IN[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[10]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[10]~output .bus_hold = "false";
defparam \RAM_IN[10]~output .open_drain_output = "false";
defparam \RAM_IN[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[9]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[9]~output .bus_hold = "false";
defparam \RAM_IN[9]~output .open_drain_output = "false";
defparam \RAM_IN[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[8]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[8]~output .bus_hold = "false";
defparam \RAM_IN[8]~output .open_drain_output = "false";
defparam \RAM_IN[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[7]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[7]~output .bus_hold = "false";
defparam \RAM_IN[7]~output .open_drain_output = "false";
defparam \RAM_IN[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[6]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[6]~output .bus_hold = "false";
defparam \RAM_IN[6]~output .open_drain_output = "false";
defparam \RAM_IN[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[5]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[5]~output .bus_hold = "false";
defparam \RAM_IN[5]~output .open_drain_output = "false";
defparam \RAM_IN[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[4]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[4]~output .bus_hold = "false";
defparam \RAM_IN[4]~output .open_drain_output = "false";
defparam \RAM_IN[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[3]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[3]~output .bus_hold = "false";
defparam \RAM_IN[3]~output .open_drain_output = "false";
defparam \RAM_IN[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[2]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[2]~output .bus_hold = "false";
defparam \RAM_IN[2]~output .open_drain_output = "false";
defparam \RAM_IN[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[1]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[1]~output .bus_hold = "false";
defparam \RAM_IN[1]~output .open_drain_output = "false";
defparam \RAM_IN[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_IN[0]~output (
	.i(\inst6|REGFILE|REGFILE|R0|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_IN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_IN[0]~output .bus_hold = "false";
defparam \RAM_IN[0]~output .open_drain_output = "false";
defparam \RAM_IN[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[15]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[15]~output .bus_hold = "false";
defparam \RAM_OUT[15]~output .open_drain_output = "false";
defparam \RAM_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[14]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[14]~output .bus_hold = "false";
defparam \RAM_OUT[14]~output .open_drain_output = "false";
defparam \RAM_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[13]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[13]~output .bus_hold = "false";
defparam \RAM_OUT[13]~output .open_drain_output = "false";
defparam \RAM_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[12]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[12]~output .bus_hold = "false";
defparam \RAM_OUT[12]~output .open_drain_output = "false";
defparam \RAM_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[11]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[11]~output .bus_hold = "false";
defparam \RAM_OUT[11]~output .open_drain_output = "false";
defparam \RAM_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[10]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[10]~output .bus_hold = "false";
defparam \RAM_OUT[10]~output .open_drain_output = "false";
defparam \RAM_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[9]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[9]~output .bus_hold = "false";
defparam \RAM_OUT[9]~output .open_drain_output = "false";
defparam \RAM_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[8]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[8]~output .bus_hold = "false";
defparam \RAM_OUT[8]~output .open_drain_output = "false";
defparam \RAM_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[7]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[7]~output .bus_hold = "false";
defparam \RAM_OUT[7]~output .open_drain_output = "false";
defparam \RAM_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[6]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[6]~output .bus_hold = "false";
defparam \RAM_OUT[6]~output .open_drain_output = "false";
defparam \RAM_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[5]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[5]~output .bus_hold = "false";
defparam \RAM_OUT[5]~output .open_drain_output = "false";
defparam \RAM_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[4]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[4]~output .bus_hold = "false";
defparam \RAM_OUT[4]~output .open_drain_output = "false";
defparam \RAM_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[3]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[3]~output .bus_hold = "false";
defparam \RAM_OUT[3]~output .open_drain_output = "false";
defparam \RAM_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[2]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[2]~output .bus_hold = "false";
defparam \RAM_OUT[2]~output .open_drain_output = "false";
defparam \RAM_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[1]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[1]~output .bus_hold = "false";
defparam \RAM_OUT[1]~output .open_drain_output = "false";
defparam \RAM_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[0]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[0]~output .bus_hold = "false";
defparam \RAM_OUT[0]~output .open_drain_output = "false";
defparam \RAM_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst4|inst1|dffs[0]~0 (
// Equation(s):
// \inst7|inst4|inst1|dffs[0]~0_combout  = !\inst7|inst4|inst3|d[2]~0_combout 

	.dataa(!\inst7|inst4|inst3|d[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst4|inst1|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst4|inst1|dffs[0]~0 .extended_lut = "off";
defparam \inst7|inst4|inst1|dffs[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst7|inst4|inst1|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|inst4|inst1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|inst1|dffs[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|inst1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|inst1|dffs[0] .is_wysiwyg = "true";
defparam \inst7|inst4|inst1|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst4|inst3|d[2]~1 (
// Equation(s):
// \inst7|inst4|inst3|d[2]~1_combout  = (!\inst7|inst4|inst1|dffs [1] & \inst7|inst4|inst1|dffs [0])

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst4|inst3|d[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst4|inst3|d[2]~1 .extended_lut = "off";
defparam \inst7|inst4|inst3|d[2]~1 .lut_mask = 64'h2222222222222222;
defparam \inst7|inst4|inst3|d[2]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [4]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [4])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [4]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst7|IR|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita0~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \inst7|PC|auto_generated|counter_comb_bita0~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita0~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|IR|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [14]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[14] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita4~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita3~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita4~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita4~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita5~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita4~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita5~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita5~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|EQ~2 (
// Equation(s):
// \inst4|EQ~2_combout  = ( \inst6|REGFILE|REGFILE|R0|dffs [5] & ( \inst6|REGFILE|REGFILE|R0|dffs [4] ) ) # ( !\inst6|REGFILE|REGFILE|R0|dffs [5] & ( \inst6|REGFILE|REGFILE|R0|dffs [4] ) ) # ( \inst6|REGFILE|REGFILE|R0|dffs [5] & ( 
// !\inst6|REGFILE|REGFILE|R0|dffs [4] ) ) # ( !\inst6|REGFILE|REGFILE|R0|dffs [5] & ( !\inst6|REGFILE|REGFILE|R0|dffs [4] & ( (((\inst6|REGFILE|REGFILE|R0|dffs [6]) # (\inst6|REGFILE|REGFILE|R0|dffs [7])) # (\inst6|REGFILE|REGFILE|R0|dffs [8])) # 
// (\inst6|REGFILE|REGFILE|R0|dffs [9]) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [9]),
	.datab(!\inst6|REGFILE|REGFILE|R0|dffs [8]),
	.datac(!\inst6|REGFILE|REGFILE|R0|dffs [7]),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [6]),
	.datae(!\inst6|REGFILE|REGFILE|R0|dffs [5]),
	.dataf(!\inst6|REGFILE|REGFILE|R0|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|EQ~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|EQ~2 .extended_lut = "off";
defparam \inst4|EQ~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \inst4|EQ~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|EQ~1 (
// Equation(s):
// \inst4|EQ~1_combout  = ( \inst6|REGFILE|REGFILE|R0|dffs [11] & ( \inst6|REGFILE|REGFILE|R0|dffs [10] ) ) # ( !\inst6|REGFILE|REGFILE|R0|dffs [11] & ( \inst6|REGFILE|REGFILE|R0|dffs [10] ) ) # ( \inst6|REGFILE|REGFILE|R0|dffs [11] & ( 
// !\inst6|REGFILE|REGFILE|R0|dffs [10] ) ) # ( !\inst6|REGFILE|REGFILE|R0|dffs [11] & ( !\inst6|REGFILE|REGFILE|R0|dffs [10] & ( (((\inst6|REGFILE|REGFILE|R0|dffs [12]) # (\inst6|REGFILE|REGFILE|R0|dffs [13])) # (\inst6|REGFILE|REGFILE|R0|dffs [14])) # 
// (\inst6|REGFILE|REGFILE|R0|dffs [15]) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [15]),
	.datab(!\inst6|REGFILE|REGFILE|R0|dffs [14]),
	.datac(!\inst6|REGFILE|REGFILE|R0|dffs [13]),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [12]),
	.datae(!\inst6|REGFILE|REGFILE|R0|dffs [11]),
	.dataf(!\inst6|REGFILE|REGFILE|R0|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|EQ~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|EQ~1 .extended_lut = "off";
defparam \inst4|EQ~1 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \inst4|EQ~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst5|PCsload~0 (
// Equation(s):
// \inst7|inst5|PCsload~0_combout  = ( !\inst2|altsyncram_component|auto_generated|q_a [15] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst6|REGFILE|SKIP|dffs [0] & \inst2|altsyncram_component|auto_generated|q_a [14])) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst6|REGFILE|SKIP|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst5|PCsload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst5|PCsload~0 .extended_lut = "off";
defparam \inst7|inst5|PCsload~0 .lut_mask = 64'h0404000004040000;
defparam \inst7|inst5|PCsload~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|IR|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[6] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [6]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [6])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [6]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst7|IR|dffs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita6~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita5~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita6~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita6~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|IR|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [15]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[15] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [15]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [15])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [15]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst7|IR|dffs [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|IR|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [13]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[13] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [13]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [13])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [13]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst7|IR|dffs [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|EQ~0 (
// Equation(s):
// \inst4|EQ~0_combout  = (((\inst6|REGFILE|REGFILE|R0|dffs [0]) # (\inst6|REGFILE|REGFILE|R0|dffs [1])) # (\inst6|REGFILE|REGFILE|R0|dffs [2])) # (\inst6|REGFILE|REGFILE|R0|dffs [3])

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [3]),
	.datab(!\inst6|REGFILE|REGFILE|R0|dffs [2]),
	.datac(!\inst6|REGFILE|REGFILE|R0|dffs [1]),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|EQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|EQ~0 .extended_lut = "off";
defparam \inst4|EQ~0 .lut_mask = 64'h7FFF7FFF7FFF7FFF;
defparam \inst4|EQ~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst5|PCsload~1 (
// Equation(s):
// \inst7|inst5|PCsload~1_combout  = ( \inst4|EQ~1_combout  & ( \inst4|EQ~2_combout  & ( (!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # 
// (\inst6|REGFILE|REGFILE|R0|dffs [15]))) ) ) ) # ( !\inst4|EQ~1_combout  & ( \inst4|EQ~2_combout  & ( (!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # 
// (\inst6|REGFILE|REGFILE|R0|dffs [15]))) ) ) ) # ( \inst4|EQ~1_combout  & ( !\inst4|EQ~2_combout  & ( (!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # 
// (\inst6|REGFILE|REGFILE|R0|dffs [15]))) ) ) ) # ( !\inst4|EQ~1_combout  & ( !\inst4|EQ~2_combout  & ( (!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # 
// ((\inst6|REGFILE|REGFILE|R0|dffs [15])))) # (\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((!\inst4|EQ~0_combout )))) ) ) )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|R0|dffs [15]),
	.datad(!\inst4|EQ~0_combout ),
	.datae(!\inst4|EQ~1_combout ),
	.dataf(!\inst4|EQ~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst5|PCsload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst5|PCsload~1 .extended_lut = "off";
defparam \inst7|inst5|PCsload~1 .lut_mask = 64'hCE8A8A8A8A8A8A8A;
defparam \inst7|inst5|PCsload~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [14]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [14])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [14]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst7|IR|dffs [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|_~0 (
// Equation(s):
// \inst7|PC|auto_generated|_~0_combout  = ( \inst4|EQ~1_combout  & ( \inst4|EQ~2_combout  & ( (\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))) ) ) ) # ( !\inst4|EQ~1_combout  & ( \inst4|EQ~2_combout  & ( (\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & 
// ((!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # (\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))) ) ) ) # ( \inst4|EQ~1_combout  & ( !\inst4|EQ~2_combout  & ( 
// (\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # (\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))) ) ) ) # ( !\inst4|EQ~1_combout  & ( 
// !\inst4|EQ~2_combout  & ( (\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # ((!\inst4|EQ~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst4|EQ~0_combout ),
	.datae(!\inst4|EQ~1_combout ),
	.dataf(!\inst4|EQ~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|PC|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|_~0 .extended_lut = "off";
defparam \inst7|PC|auto_generated|_~0 .lut_mask = 64'h0F0B0B0B0B0B0B0B;
defparam \inst7|PC|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|_~1 (
// Equation(s):
// \inst7|PC|auto_generated|_~1_combout  = ( \inst6|REGFILE|REGFILE|R0|dffs [15] & ( (!\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ))) ) ) # ( !\inst6|REGFILE|REGFILE|R0|dffs [15] & ( 
// (!\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) # (\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & 
// (!\inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|REGFILE|R0|dffs [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|PC|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|_~1 .extended_lut = "off";
defparam \inst7|PC|auto_generated|_~1 .lut_mask = 64'h5D505F505D505F50;
defparam \inst7|PC|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|_~2 (
// Equation(s):
// \inst7|PC|auto_generated|_~2_combout  = ( \inst7|PC|auto_generated|_~1_combout  & ( \inst7|inst5|PCsload~0_combout  & ( ((\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & 
// !\inst7|PC|auto_generated|_~0_combout ))) # (\inst7|inst5|PCsload~1_combout ) ) ) ) # ( !\inst7|PC|auto_generated|_~1_combout  & ( \inst7|inst5|PCsload~0_combout  & ( (\inst7|inst5|PCsload~1_combout ) # (\inst7|inst4|inst3|d[2]~1_combout ) ) ) ) # ( 
// \inst7|PC|auto_generated|_~1_combout  & ( !\inst7|inst5|PCsload~0_combout  & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & !\inst7|PC|auto_generated|_~0_combout )) ) ) ) # ( 
// !\inst7|PC|auto_generated|_~1_combout  & ( !\inst7|inst5|PCsload~0_combout  & ( \inst7|inst4|inst3|d[2]~1_combout  ) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst7|inst5|PCsload~1_combout ),
	.datad(!\inst7|PC|auto_generated|_~0_combout ),
	.datae(!\inst7|PC|auto_generated|_~1_combout ),
	.dataf(!\inst7|inst5|PCsload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|PC|auto_generated|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|_~2 .extended_lut = "off";
defparam \inst7|PC|auto_generated|_~2 .lut_mask = 64'h555544005F5F4F0F;
defparam \inst7|PC|auto_generated|_~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[6] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [6] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [6] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita7~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita6~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita7~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita7~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[7] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [7] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [7] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita8~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita7~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita8~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita8~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[8] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita9~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita8~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita9~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita9~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[9] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [9] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [9] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [11]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \inst7|IR|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [11]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[11] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [11]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [11])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [11]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst7|IR|dffs [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita10~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita9~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita10~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita10~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[10] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita11~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[11] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita11~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [11] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [11] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & 
// (\inst6|inst4|accen~0_combout  & \inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [10]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \inst7|IR|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [10]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[10] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [10]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [10])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [10]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst7|IR|dffs [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [10] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [10] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & 
// (\inst6|inst4|accen~0_combout  & \inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [8]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013";
// synopsys translate_on

dffeas \inst7|IR|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[8] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [8]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [8])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [8]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\inst7|IR|dffs [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [8] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [8] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [12]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000D40";
// synopsys translate_on

dffeas \inst7|IR|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [12]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[12] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [12]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [12])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [12]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst7|IR|dffs [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst5|PCsload~2 (
// Equation(s):
// \inst7|inst5|PCsload~2_combout  = ( !\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (\inst7|inst5|PCsload~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # ((!\inst4|EQ~2_combout  & 
// (!\inst4|EQ~1_combout  & !\inst4|EQ~0_combout ))))) ) ) # ( \inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (((\inst6|REGFILE|REGFILE|R0|dffs [15] & (\inst7|inst5|PCsload~0_combout  & 
// !\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst4|EQ~2_combout ),
	.datab(!\inst4|EQ~1_combout ),
	.datac(!\inst6|REGFILE|REGFILE|R0|dffs [15]),
	.datad(!\inst7|inst5|PCsload~0_combout ),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datag(!\inst4|EQ~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst5|PCsload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst5|PCsload~2 .extended_lut = "on";
defparam \inst7|inst5|PCsload~2 .lut_mask = 64'h00FF000F00800000;
defparam \inst7|inst5|PCsload~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[5] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [5] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [5] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [7]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000073E";
// synopsys translate_on

dffeas \inst7|IR|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[7] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [7]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [7])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [7]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inst7|IR|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~68 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~68_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~68 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~68 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w[2] (
// Equation(s):
// \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2] = ( \inst6|REGFILE|inst~0_combout  & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst6|REGFILE|SKIP|dffs [0] & (\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & 
// !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst6|REGFILE|SKIP|dffs [0]),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|inst~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w[2] .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w[2] .lut_mask = 64'h0000040000000400;
defparam \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[15] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w[2] (
// Equation(s):
// \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2] = ( \inst6|REGFILE|inst~0_combout  & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst6|REGFILE|SKIP|dffs [0] & (\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst6|REGFILE|SKIP|dffs [0]),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|inst~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w[2] .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w[2] .lut_mask = 64'h0000000400000004;
defparam \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[15] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [15] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [15] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [15] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [15] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [15]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [15]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [15]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [15]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[9] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[9] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [9] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [9] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [9] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [9] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [9]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [9]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [9]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [9]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~74 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~74_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~74 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~74 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~74 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[5] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[5] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [5] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [5] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [5] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [5] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [5]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [5]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [5]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [5]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~78 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~78_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~78 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~78 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~78 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[1] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[1] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [1] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [1] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [1] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [1] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [1]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [1]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [1]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [1]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~82 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~82_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~82 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~82 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~82 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[0] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[0] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[0] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [0] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [0] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [0] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [0] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [0]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [0]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [0]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [0]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~5 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~5_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~68_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~10  ))
// \inst6|REGFILE|ALU|Add0~6  = CARRY(( \inst6|REGFILE|ALU|Add0~68_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~10  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~68_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~5_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~5 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~5 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \inst6|REGFILE|ALU|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \inst6|REGFILE|ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|carryout~0 (
// Equation(s):
// \inst6|REGFILE|ALU|carryout~0_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & 
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout )))

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|carryout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|carryout~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|carryout~0 .lut_mask = 64'h0002000200020002;
defparam \inst6|REGFILE|ALU|carryout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|carryout~1 (
// Equation(s):
// \inst6|REGFILE|ALU|carryout~1_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ) # (!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout )))

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|carryout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|carryout~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|carryout~1 .lut_mask = 64'hA8A8A8A8A8A8A8A8;
defparam \inst6|REGFILE|ALU|carryout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|carryout~2 (
// Equation(s):
// \inst6|REGFILE|ALU|carryout~2_combout  = ((\inst6|REGFILE|ALU|Add0~1_sumout  & \inst6|REGFILE|ALU|carryout~1_combout )) # (\inst6|REGFILE|ALU|carryout~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Add0~1_sumout ),
	.datab(!\inst6|REGFILE|ALU|carryout~0_combout ),
	.datac(!\inst6|REGFILE|ALU|carryout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|carryout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|carryout~2 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|carryout~2 .lut_mask = 64'h3737373737373737;
defparam \inst6|REGFILE|ALU|carryout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|carryen (
// Equation(s):
// \inst6|REGFILE|ALU|carryen~combout  = (!\inst7|inst4|inst1|dffs [1] & (\inst7|inst4|inst1|dffs [0] & \inst2|altsyncram_component|auto_generated|q_a [7]))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|carryen~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|carryen .extended_lut = "off";
defparam \inst6|REGFILE|ALU|carryen .lut_mask = 64'h0202020202020202;
defparam \inst6|REGFILE|ALU|carryen .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|CARRY|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|carryout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|ALU|carryen~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|CARRY|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|CARRY|dffs[0] .is_wysiwyg = "true";
defparam \inst6|REGFILE|CARRY|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [0] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [0] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [0] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [0] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [0]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [0]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [0]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [0]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~83 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~83_combout  = ( \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( 
// ((!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ) # ((\inst6|REGFILE|CARRY|dffs [0] & \inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) # (\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) ) ) ) # 
// ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ) # 
// ((!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))) # (\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (\inst6|REGFILE|CARRY|dffs [0] & 
// !\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))) ) ) ) # ( \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  & ( !\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( 
// (\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|CARRY|dffs [0] & \inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) # (\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  & ( !\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( (\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))) # (\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (\inst6|REGFILE|CARRY|dffs [0] & 
// !\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\inst6|REGFILE|CARRY|dffs [0]),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~83 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~83 .lut_mask = 64'h001C001FFF1CFF1F;
defparam \inst6|REGFILE|ALU|Add0~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|cin (
// Equation(s):
// \inst6|REGFILE|ALU|cin~combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (((\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )))) # (\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & 
// ((!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (\inst6|REGFILE|CARRY|dffs [0])) # (\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout 
// )))))

	.dataa(!\inst6|REGFILE|CARRY|dffs [0]),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|cin~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|cin .extended_lut = "off";
defparam \inst6|REGFILE|ALU|cin .lut_mask = 64'h1C1F1C1F1C1F1C1F;
defparam \inst6|REGFILE|ALU|cin .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~86 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~86_cout  = CARRY(( (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|cin~combout ) ) + ( !\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\inst6|REGFILE|ALU|cin~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst6|REGFILE|ALU|Add0~86_cout ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~86 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~86 .lut_mask = 64'h00003333000000CC;
defparam \inst6|REGFILE|ALU|Add0~86 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~65 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~65_sumout  = SUM(( (!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & 
// ((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ))) # (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & 
// !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout )))) ) + ( \inst6|REGFILE|ALU|Add0~83_combout  ) + ( \inst6|REGFILE|ALU|Add0~86_cout  ))
// \inst6|REGFILE|ALU|Add0~66  = CARRY(( (!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ((!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout 
// ))) # (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout )))) ) + ( 
// \inst6|REGFILE|ALU|Add0~83_combout  ) + ( \inst6|REGFILE|ALU|Add0~86_cout  ))

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|ALU|Add0~83_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~65_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~65 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~65 .lut_mask = 64'h0000FF00000040A0;
defparam \inst6|REGFILE|ALU|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~61 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~61_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~82_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst7|IR|dffs [4]))) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [4])))) ) + ( \inst6|REGFILE|ALU|Add0~66  ))
// \inst6|REGFILE|ALU|Add0~62  = CARRY(( \inst6|REGFILE|ALU|Add0~82_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst7|IR|dffs [4]))) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [4])))) ) + ( \inst6|REGFILE|ALU|Add0~66  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Add0~82_combout ),
	.datae(gnd),
	.dataf(!\inst7|IR|dffs [4]),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~61_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~61 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~61 .lut_mask = 64'h0000E14B000000FF;
defparam \inst6|REGFILE|ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~57 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~57_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~81_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst7|IR|dffs [4]))) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [4])))) ) + ( \inst6|REGFILE|ALU|Add0~62  ))
// \inst6|REGFILE|ALU|Add0~58  = CARRY(( \inst6|REGFILE|ALU|Add0~81_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst7|IR|dffs [4]))) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [4])))) ) + ( \inst6|REGFILE|ALU|Add0~62  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Add0~81_combout ),
	.datae(gnd),
	.dataf(!\inst7|IR|dffs [4]),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~57_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~57 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~57 .lut_mask = 64'h0000E14B000000FF;
defparam \inst6|REGFILE|ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux14~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux14~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~57_sumout )) # (\inst6|REGFILE|ALU|Mux14~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~57_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux14~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux14~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux14~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[2] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[2] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[2] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [2] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [2] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [2] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [2] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [2]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [2]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [2]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [2]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~81 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~81_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~81 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~81 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~53 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~53_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~80_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst7|IR|dffs [4]))) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [4])))) ) + ( \inst6|REGFILE|ALU|Add0~58  ))
// \inst6|REGFILE|ALU|Add0~54  = CARRY(( \inst6|REGFILE|ALU|Add0~80_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst7|IR|dffs [4]))) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [4])))) ) + ( \inst6|REGFILE|ALU|Add0~58  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Add0~80_combout ),
	.datae(gnd),
	.dataf(!\inst7|IR|dffs [4]),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~53_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~53 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~53 .lut_mask = 64'h0000E14B000000FF;
defparam \inst6|REGFILE|ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux13~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux13~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~53_sumout )) # (\inst6|REGFILE|ALU|Mux13~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~53_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux13~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux13~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux13~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[3] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[3] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[3] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [3] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [3] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [3] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [3] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [3]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [3]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [3]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [3]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~80 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~80_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~80 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~80 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~49 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~49_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~79_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst7|IR|dffs [4]))) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [4])))) ) + ( \inst6|REGFILE|ALU|Add0~54  ))
// \inst6|REGFILE|ALU|Add0~50  = CARRY(( \inst6|REGFILE|ALU|Add0~79_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst7|IR|dffs [4]))) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [4])))) ) + ( \inst6|REGFILE|ALU|Add0~54  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Add0~79_combout ),
	.datae(gnd),
	.dataf(!\inst7|IR|dffs [4]),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~49_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~49 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~49 .lut_mask = 64'h0000E14B000000FF;
defparam \inst6|REGFILE|ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux12~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux12~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~49_sumout )) # (\inst6|REGFILE|ALU|Mux12~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~49_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux12~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux12~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux12~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[4] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[4] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[4] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [4] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [4] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [4] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [4] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [4]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [4]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [4]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [4]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~79 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~79_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~79 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~79 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~45 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~45_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~78_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~50  ))
// \inst6|REGFILE|ALU|Add0~46  = CARRY(( \inst6|REGFILE|ALU|Add0~78_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~50  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~78_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~45_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~45 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~45 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~41 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~41_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~77_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~46  ))
// \inst6|REGFILE|ALU|Add0~42  = CARRY(( \inst6|REGFILE|ALU|Add0~77_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~46  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~77_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~41_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~41 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~41 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux10~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux10~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~41_sumout )) # (\inst6|REGFILE|ALU|Mux10~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~41_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux10~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux10~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux10~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[6] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[6] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[6] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [6] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [6] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [6] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [6] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [6]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [6]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [6]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [6]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~77 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~77_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~77 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~77 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~37 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~37_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~76_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~42  ))
// \inst6|REGFILE|ALU|Add0~38  = CARRY(( \inst6|REGFILE|ALU|Add0~76_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~42  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~76_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~37_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~37 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~37 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux9~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux9~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~37_sumout )) # (\inst6|REGFILE|ALU|Mux9~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~37_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux9~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux9~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux9~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[7] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[7] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[7] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [7] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [7] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [7] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [7] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [7]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [7]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [7]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [7]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~76 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~76_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~76 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~76 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~33 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~33_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~75_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~38  ))
// \inst6|REGFILE|ALU|Add0~34  = CARRY(( \inst6|REGFILE|ALU|Add0~75_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~38  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~75_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~33_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~33 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~33 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux8~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux8~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~33_sumout )) # (\inst6|REGFILE|ALU|Mux8~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~33_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux8~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux8~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux8~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[8] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[8] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[8] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [8] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [8] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [8] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [8] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [8]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [8]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [8]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [8]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~75 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~75_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~75 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~75 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~29 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~29_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~74_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~34  ))
// \inst6|REGFILE|ALU|Add0~30  = CARRY(( \inst6|REGFILE|ALU|Add0~74_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~34  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~74_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~29_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~29 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~29 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~25 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~25_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~73_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~30  ))
// \inst6|REGFILE|ALU|Add0~26  = CARRY(( \inst6|REGFILE|ALU|Add0~73_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~30  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~73_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~25_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~25 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~25 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux6~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux6~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~25_sumout )) # (\inst6|REGFILE|ALU|Mux6~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~25_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux6~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux6~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux6~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[10] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[10] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[10] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [10] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [10] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [10] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [10] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [10]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [10]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [10]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [10]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~73 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~73_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~73 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~73 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~21 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~21_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~72_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~26  ))
// \inst6|REGFILE|ALU|Add0~22  = CARRY(( \inst6|REGFILE|ALU|Add0~72_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~26  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~72_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~21_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~21 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~21 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux5~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux5~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~21_sumout )) # (\inst6|REGFILE|ALU|Mux5~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~21_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux5~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux5~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux5~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[11] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[11] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[11] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [11] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [11] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [11] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [11] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [11]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [11]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [11]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [11]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~72 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~72_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~72 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~72 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~17 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~17_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~71_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~22  ))
// \inst6|REGFILE|ALU|Add0~18  = CARRY(( \inst6|REGFILE|ALU|Add0~71_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~22  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~71_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~17_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~17 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~17 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux4~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux4~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~17_sumout )) # (\inst6|REGFILE|ALU|Mux4~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~17_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux4~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux4~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[12] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[12] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[12] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [12] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [12] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [12] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [12] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [12]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [12]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [12]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [12]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~71 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~71_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~71 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~71 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~13 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~13_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~70_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~18  ))
// \inst6|REGFILE|ALU|Add0~14  = CARRY(( \inst6|REGFILE|ALU|Add0~70_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~18  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~70_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~13_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~13 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~13 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux3~2 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux3~2_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~13_sumout )) # (\inst6|REGFILE|ALU|Mux3~1_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~13_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux3~2 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux3~2 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux3~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[13] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[13] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[13] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [13] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [13] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [13] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [13] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [13]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [13]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [13]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [13]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~70 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~70_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~70 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~70 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~9 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~9_sumout  = SUM(( \inst6|REGFILE|ALU|Add0~69_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~14  ))
// \inst6|REGFILE|ALU|Add0~10  = CARRY(( \inst6|REGFILE|ALU|Add0~69_combout  ) + ( !\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  $ (((!\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|IR|dffs [4])) # 
// (\inst7|inst4|inst3|d[2]~1_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))))) ) + ( \inst6|REGFILE|ALU|Add0~14  ))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|IR|dffs [4]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~69_combout ),
	.datae(gnd),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst6|REGFILE|ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|REGFILE|ALU|Add0~9_sumout ),
	.cout(\inst6|REGFILE|ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~9 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~9 .lut_mask = 64'h0000D827000000FF;
defparam \inst6|REGFILE|ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux2~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux2~0_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~9_sumout )) # (\inst6|REGFILE|ALU|Mux2~1_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~9_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux2~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux2~0 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[14] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R2|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R2|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R2|dffs[14] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R2|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R3|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R3|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R3|dffs[14] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R3|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [14] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [14] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [14] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [14] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [14]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [14]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [14]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [14]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Add0~69 (
// Equation(s):
// \inst6|REGFILE|ALU|Add0~69_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Add0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Add0~69 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Add0~69 .lut_mask = 64'h2222222222222222;
defparam \inst6|REGFILE|ALU|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux1~4 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux1~4_combout  = ((\inst6|REGFILE|ALU|Add0~5_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout )) # (\inst6|REGFILE|ALU|Mux1~3_combout )

	.dataa(!\inst6|REGFILE|ALU|Add0~5_sumout ),
	.datab(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datac(!\inst6|REGFILE|ALU|Mux1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux1~4 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux1~4 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[15] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [15] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [15] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [15] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [15] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [15]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [15]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [15]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [15]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux1~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux1~1_combout  = (\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & 
// !\inst6|REGFILE|ALU|Mux16~0_combout )))

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux1~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux1~1 .lut_mask = 64'h0400040004000400;
defparam \inst6|REGFILE|ALU|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux1~2 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux1~2_combout  = ( \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  & ( !\inst6|REGFILE|ALU|Mux16~0_combout  & ( (\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & 
// (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ) # (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux1~2 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux1~2 .lut_mask = 64'h0000044400000000;
defparam \inst6|REGFILE|ALU|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux1~3 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux1~3_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux1~2_combout  ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux1~2_combout  ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( 
// !\inst6|REGFILE|ALU|Mux1~2_combout  & ( ((\inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  & (\inst6|REGFILE|ALU|cin~combout  & \inst6|REGFILE|ALU|Mux16~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux1~2_combout  & ( (\inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  & 
// (\inst6|REGFILE|ALU|cin~combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) ) ) )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|ALU|cin~combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux1~3 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux1~3 .lut_mask = 64'h00053337FFFFFFFF;
defparam \inst6|REGFILE|ALU|Mux1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst5|wren~0 (
// Equation(s):
// \inst7|inst5|wren~0_combout  = ( !\inst2|altsyncram_component|auto_generated|q_a [14] & ( \inst7|IR|dffs [14] & ( (!\inst7|inst4|inst1|dffs [1] & (\inst7|inst4|inst1|dffs [0] & !\inst2|altsyncram_component|auto_generated|q_a [13])) ) ) ) # ( 
// \inst2|altsyncram_component|auto_generated|q_a [14] & ( !\inst7|IR|dffs [14] & ( (!\inst7|IR|dffs [13] & ((!\inst7|inst4|inst1|dffs [0]) # (\inst7|inst4|inst1|dffs [1]))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [14] & ( !\inst7|IR|dffs 
// [14] & ( (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((!\inst7|IR|dffs [13]))) # (\inst7|inst4|inst1|dffs [0] & (!\inst2|altsyncram_component|auto_generated|q_a [13])))) # (\inst7|inst4|inst1|dffs [1] & (((!\inst7|IR|dffs [13])))) ) ) 
// )

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst7|IR|dffs [13]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\inst7|IR|dffs [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst5|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst5|wren~0 .extended_lut = "off";
defparam \inst7|inst5|wren~0 .lut_mask = 64'hFD20DD0020200000;
defparam \inst7|inst5|wren~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|inst2~0 (
// Equation(s):
// \inst6|inst2~0_combout  = ( !\inst7|inst4|inst1|dffs [0] & ( (\inst7|inst4|inst1|dffs [1] & (((!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout  & !\inst6|REGFILE|SKIP|dffs [0]))))) ) ) # ( \inst7|inst4|inst1|dffs [0] & ( 
// (!\inst7|inst4|inst1|dffs [1] & (\inst7|inst5|wren~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [15] & ((!\inst6|REGFILE|SKIP|dffs [0]))))) ) )

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst5|wren~0_combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst6|inst4|accen~0_combout ),
	.datae(!\inst7|inst4|inst1|dffs [0]),
	.dataf(!\inst6|REGFILE|SKIP|dffs [0]),
	.datag(!\inst7|inst5|E~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst2~0 .extended_lut = "on";
defparam \inst6|inst2~0 .lut_mask = 64'h0050020200000000;
defparam \inst6|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst4|inst3|d[2]~2 (
// Equation(s):
// \inst7|inst4|inst3|d[2]~2_combout  = (\inst7|inst4|inst1|dffs [1] & !\inst7|inst4|inst1|dffs [0])

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst4|inst3|d[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst4|inst3|d[2]~2 .extended_lut = "off";
defparam \inst7|inst4|inst3|d[2]~2 .lut_mask = 64'h4444444444444444;
defparam \inst7|inst4|inst3|d[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|inst4|addsub~0 (
// Equation(s):
// \inst6|inst4|addsub~0_combout  = (\inst7|inst4|inst3|d[2]~2_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \inst6|inst4|accen~0_combout )))

	.dataa(!\inst7|inst4|inst3|d[2]~2_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst6|inst4|accen~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst4|addsub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst4|addsub~0 .extended_lut = "off";
defparam \inst6|inst4|addsub~0 .lut_mask = 64'h0010001000100010;
defparam \inst6|inst4|addsub~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|d[15]~0 (
// Equation(s):
// \inst5|d[15]~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [15] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((\inst2|altsyncram_component|auto_generated|q_a [14]) # (\inst2|altsyncram_component|auto_generated|q_a [12])) # 
// (\inst2|altsyncram_component|auto_generated|q_a [13])) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|d[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|d[15]~0 .extended_lut = "off";
defparam \inst5|d[15]~0 .lut_mask = 64'h0000BFFF0000BFFF;
defparam \inst5|d[15]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[0]~2 (
// Equation(s):
// \inst6|ALU|auto_generated|add_sub_cella[0]~2_cout  = CARRY(( VCC ) + ( !\inst6|inst4|addsub~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|inst4|addsub~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[0]~2_cout ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[0]~2 .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[0]~2 .lut_mask = 64'h000000FF0000FFFF;
defparam \inst6|ALU|auto_generated|add_sub_cella[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[0] (
// Equation(s):
// \inst6|ALU|auto_generated|result [0] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [0] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [0]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[0]~2_cout  ))
// \inst6|ALU|auto_generated|add_sub_cella[0]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [0] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [0]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[0]~2_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [0]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[0]~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [0]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[0] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[1] (
// Equation(s):
// \inst6|ALU|auto_generated|result [1] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [1] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [1]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[0]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[1]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [1] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [1]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [1]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [1]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[1] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[2] (
// Equation(s):
// \inst6|ALU|auto_generated|result [2] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [2] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [2]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[1]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [2] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [2]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[1]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [2]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [2]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[2] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[3] (
// Equation(s):
// \inst6|ALU|auto_generated|result [3] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [3] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [3]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[2]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[3]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [3] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [3]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [3]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [3]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[3]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[3] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[4] (
// Equation(s):
// \inst6|ALU|auto_generated|result [4] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [4] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [4]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[3]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[4]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [4] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [4]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[3]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [4]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[3]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [4]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[4]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[4] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[4] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[4] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[5] (
// Equation(s):
// \inst6|ALU|auto_generated|result [5] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [5] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [5]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[4]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[5]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [5] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [5]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[4]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [5]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[4]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [5]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[5]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[5] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[5] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[5] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[6] (
// Equation(s):
// \inst6|ALU|auto_generated|result [6] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [6] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [6]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[5]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[6]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [6] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [6]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[5]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [6]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[5]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [6]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[6]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[6] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[6] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[6] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[7] (
// Equation(s):
// \inst6|ALU|auto_generated|result [7] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [7] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [7]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[6]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[7]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [7] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [7]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[6]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [7]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[6]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [7]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[7]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[7] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[7] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[8] (
// Equation(s):
// \inst6|ALU|auto_generated|result [8] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [8] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [8]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[7]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[8]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [8] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [8]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[7]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [8]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[7]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [8]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[8]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[8] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[8] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[9] (
// Equation(s):
// \inst6|ALU|auto_generated|result [9] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [9] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [9]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[8]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[9]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [9] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [9]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[8]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [9]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[8]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [9]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[9]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[9] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[9] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[9] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[10] (
// Equation(s):
// \inst6|ALU|auto_generated|result [10] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [10] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [10]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[9]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[10]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [10] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [10]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[9]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [10]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[9]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [10]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[10]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[10] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[10] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[11] (
// Equation(s):
// \inst6|ALU|auto_generated|result [11] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [11] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [11]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[10]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[11]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [11] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [11]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[10]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [11]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[10]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [11]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[11]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[11] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[11] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[11] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[12] (
// Equation(s):
// \inst6|ALU|auto_generated|result [12] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [12] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [12]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[11]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[12]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [12] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [12]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[11]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [12]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[11]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [12]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[12]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[12] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[12] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[12] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[13] (
// Equation(s):
// \inst6|ALU|auto_generated|result [13] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [13] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [13]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[12]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[13]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [13] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [13]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[12]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [13]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[12]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [13]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[13]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[13] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[13] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[13] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[14] (
// Equation(s):
// \inst6|ALU|auto_generated|result [14] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [14] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [14]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[13]~COUT  ))
// \inst6|ALU|auto_generated|add_sub_cella[14]~COUT  = CARRY(( \inst6|REGFILE|REGFILE|R0|dffs [14] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [14]) ) + ( \inst6|ALU|auto_generated|add_sub_cella[13]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [14]),
	.datae(gnd),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[13]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [14]),
	.cout(\inst6|ALU|auto_generated|add_sub_cella[14]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[14] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[14] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[14] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|ALU|auto_generated|add_sub_cella[15] (
// Equation(s):
// \inst6|ALU|auto_generated|result [15] = SUM(( \inst6|REGFILE|REGFILE|R0|dffs [15] ) + ( !\inst6|inst4|addsub~0_combout  $ (\inst5|d[15]~0_combout ) ) + ( \inst6|ALU|auto_generated|add_sub_cella[14]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|inst4|addsub~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|R0|dffs [15]),
	.datae(gnd),
	.dataf(!\inst5|d[15]~0_combout ),
	.datag(gnd),
	.cin(\inst6|ALU|auto_generated|add_sub_cella[14]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|ALU|auto_generated|result [15]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|ALU|auto_generated|add_sub_cella[15] .extended_lut = "off";
defparam \inst6|ALU|auto_generated|add_sub_cella[15] .lut_mask = 64'h00000FF0000000FF;
defparam \inst6|ALU|auto_generated|add_sub_cella[15] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|inst4|MUX3sel~0 (
// Equation(s):
// \inst6|inst4|MUX3sel~0_combout  = (\inst7|inst4|inst3|d[2]~2_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & \inst6|inst4|accen~0_combout ))

	.dataa(!\inst7|inst4|inst3|d[2]~2_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst4|MUX3sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst4|MUX3sel~0 .extended_lut = "off";
defparam \inst6|inst4|MUX3sel~0 .lut_mask = 64'h0101010101010101;
defparam \inst6|inst4|MUX3sel~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~5_sumout ))) # 
// (\inst6|REGFILE|ALU|Mux1~3_combout ))) # (\inst6|inst2~0_combout  & (((\inst5|d[15]~0_combout )))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~5_sumout ))) # 
// (\inst6|REGFILE|ALU|Mux1~3_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [15])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux1~3_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [15]),
	.datad(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Add0~5_sumout ),
	.datag(!\inst5|d[15]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|G1 (
// Equation(s):
// \inst6|REGFILE|REGFILE|G1~combout  = ( \inst6|REGFILE|inst~0_combout  & ( \inst6|inst2~0_combout  ) ) # ( !\inst6|REGFILE|inst~0_combout  & ( \inst6|inst2~0_combout  ) ) # ( \inst6|REGFILE|inst~0_combout  & ( !\inst6|inst2~0_combout  & ( 
// (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst6|REGFILE|SKIP|dffs [0] & (!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & !\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst6|REGFILE|SKIP|dffs [0]),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|inst~0_combout ),
	.dataf(!\inst6|inst2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|G1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|G1 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|G1 .lut_mask = 64'h00004000FFFFFFFF;
defparam \inst6|REGFILE|REGFILE|G1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[15] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [15]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000073F";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|inst~0 (
// Equation(s):
// \inst6|REGFILE|inst~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [15] & ( \inst7|IR|dffs [15] & ( (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [14]))) # (\inst7|inst4|inst1|dffs [0] & 
// (\inst2|altsyncram_component|auto_generated|q_a [14])))) # (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [14])))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [15] & ( \inst7|IR|dffs [15] & ( (\inst7|IR|dffs [14] & 
// ((!\inst7|inst4|inst1|dffs [0]) # (\inst7|inst4|inst1|dffs [1]))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|q_a [15] & ( !\inst7|IR|dffs [15] & ( (!\inst7|inst4|inst1|dffs [1] & (\inst7|inst4|inst1|dffs [0] & 
// \inst2|altsyncram_component|auto_generated|q_a [14])) ) ) )

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst7|IR|dffs [14]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst7|IR|dffs [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|inst~0 .extended_lut = "off";
defparam \inst6|REGFILE|inst~0 .lut_mask = 64'h0000020200DD02DF;
defparam \inst6|REGFILE|inst~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w[2] (
// Equation(s):
// \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2] = ( \inst6|REGFILE|inst~0_combout  & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst6|REGFILE|SKIP|dffs [0] & (!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & 
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst6|REGFILE|SKIP|dffs [0]),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|inst~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w[2] .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w[2] .lut_mask = 64'h0000004000000040;
defparam \inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[1] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [1] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [1] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [1] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [1] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [1]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [1]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [1]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [1]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux16~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux16~1_combout  = ( \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( (\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout 
//  & ((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ) # (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout )))) ) ) # ( !\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( 
// (\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & 
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux16~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux16~1 .lut_mask = 64'h0004044400040444;
defparam \inst6|REGFILE|ALU|Mux16~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux16~2 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux16~2_combout  = ( \inst6|REGFILE|ALU|Mux16~1_combout  & ( (!\inst6|REGFILE|ALU|Mux16~0_combout ) # (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ) ) ) # ( !\inst6|REGFILE|ALU|Mux16~1_combout  & ( 
// (!\inst6|REGFILE|ALU|Mux16~0_combout  & (((!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Add0~65_sumout )))) # (\inst6|REGFILE|ALU|Mux16~0_combout  & 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout )) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Add0~65_sumout ),
	.datae(!\inst6|REGFILE|ALU|Mux16~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux16~2 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux16~2 .lut_mask = 64'h11D1DDDD11D1DDDD;
defparam \inst6|REGFILE|ALU|Mux16~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \inst6|ALU|auto_generated|result [0] & ( (!\inst6|inst2~0_combout  & (((\inst6|REGFILE|ALU|Mux16~2_combout )))) # (\inst6|inst2~0_combout  & 
// (((\inst6|inst4|MUX3sel~0_combout )) # (\inst2|altsyncram_component|auto_generated|q_a [0]))) ) ) # ( !\inst6|ALU|auto_generated|result [0] & ( (!\inst6|inst2~0_combout  & (((\inst6|REGFILE|ALU|Mux16~2_combout )))) # (\inst6|inst2~0_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [0] & ((!\inst6|inst4|MUX3sel~0_combout )))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst6|REGFILE|ALU|Mux16~2_combout ),
	.datac(!\inst6|inst2~0_combout ),
	.datad(!\inst6|inst4|MUX3sel~0_combout ),
	.datae(!\inst6|ALU|auto_generated|result [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h3530353F3530353F;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[0] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [0]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

dffeas \inst7|IR|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[0] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [0]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [0])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [0]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst7|IR|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita1~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita0~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita1~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita1~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita2~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita1~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita2~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita2~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst7|PC|auto_generated|counter_comb_bita3~sumout  = SUM(( \inst7|PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita2~COUT  ))
// \inst7|PC|auto_generated|counter_comb_bita3~COUT  = CARRY(( \inst7|PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst7|PC|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst7|PC|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|PC|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|PC|auto_generated|counter_comb_bita3~sumout ),
	.cout(\inst7|PC|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \inst7|PC|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst7|PC|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

dffeas \inst7|PC|auto_generated|counter_reg_bit[4] (
	.clk(\CLK~input_o ),
	.d(\inst7|PC|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst5|PCsload~2_combout ),
	.ena(\inst7|PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst7|PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [4] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [4] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [3]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C";
// synopsys translate_on

dffeas \inst7|IR|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[3] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [3]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [3])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [3]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst7|IR|dffs [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [3] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [3] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [2]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

dffeas \inst7|IR|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[2] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [2]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [2])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [2]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst7|IR|dffs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [2] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [2] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [4]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000701";
// synopsys translate_on

dffeas \inst7|IR|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[4] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux11~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux11~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~45_sumout )) # (\inst6|REGFILE|ALU|Mux11~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~45_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux11~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux11~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux11~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[5] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [5] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [5] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [5] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [5] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [5]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [5]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [5]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [5]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux3~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux3~0_combout  = (\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & 
// !\inst6|REGFILE|ALU|Mux16~0_combout )))

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux3~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux3~0 .lut_mask = 64'h4000400040004000;
defparam \inst6|REGFILE|ALU|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux12~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux12~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux12~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux12~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~49_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux12~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [4])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~49_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux12~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [4])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux12~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [4]),
	.datad(!\inst6|REGFILE|ALU|Add0~49_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[4] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [4] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [4] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [4] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [4] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [4]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [4]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [4]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [4]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux13~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux13~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux13~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux13~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~53_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux13~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [3])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~53_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux13~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [3])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux13~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [3]),
	.datad(!\inst6|REGFILE|ALU|Add0~53_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[3] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [3] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [3] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [3] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [3] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [3]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [3]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [3]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [3]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux14~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux14~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux14~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux14~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~57_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux14~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [2])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~57_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux14~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [2])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux14~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [2]),
	.datad(!\inst6|REGFILE|ALU|Add0~57_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[2] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [2] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [2] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [2] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [2] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [2]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [2]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [2]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [2]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux15~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux15~0_combout  = ( \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout  & ( (\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout 
//  & ((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ) # (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout )))) ) ) # ( !\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout  & ( 
// (\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & 
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux15~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux15~0 .lut_mask = 64'h0004044400040444;
defparam \inst6|REGFILE|ALU|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux15~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux15~1_combout  = ( \inst6|REGFILE|ALU|Mux15~0_combout  & ( (!\inst6|REGFILE|ALU|Mux16~0_combout ) # (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ) ) ) # ( !\inst6|REGFILE|ALU|Mux15~0_combout  & ( 
// (!\inst6|REGFILE|ALU|Mux16~0_combout  & (((!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Add0~61_sumout )))) # (\inst6|REGFILE|ALU|Mux16~0_combout  & 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout )) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Add0~61_sumout ),
	.datae(!\inst6|REGFILE|ALU|Mux15~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux15~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux15~1 .lut_mask = 64'h11D1DDDD11D1DDDD;
defparam \inst6|REGFILE|ALU|Mux15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \inst6|ALU|auto_generated|result [1] & ( (!\inst6|inst2~0_combout  & (((\inst6|REGFILE|ALU|Mux15~1_combout )))) # (\inst6|inst2~0_combout  & 
// (((\inst6|inst4|MUX3sel~0_combout )) # (\inst2|altsyncram_component|auto_generated|q_a [1]))) ) ) # ( !\inst6|ALU|auto_generated|result [1] & ( (!\inst6|inst2~0_combout  & (((\inst6|REGFILE|ALU|Mux15~1_combout )))) # (\inst6|inst2~0_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [1] & ((!\inst6|inst4|MUX3sel~0_combout )))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\inst6|REGFILE|ALU|Mux15~1_combout ),
	.datac(!\inst6|inst2~0_combout ),
	.datad(!\inst6|inst4|MUX3sel~0_combout ),
	.datae(!\inst6|ALU|auto_generated|result [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h3530353F3530353F;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[1] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [1]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \inst7|IR|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[1] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [1]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [1])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [1]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst7|IR|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [1] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [1] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [14]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000F7E";
// synopsys translate_on

cyclonev_lcell_comb \inst6|inst4|accen~0 (
// Equation(s):
// \inst6|inst4|accen~0_combout  = ( !\inst2|altsyncram_component|auto_generated|q_a [15] & ( \inst7|IR|dffs [15] & ( (!\inst7|inst4|inst1|dffs [1] & (\inst7|inst4|inst1|dffs [0] & !\inst2|altsyncram_component|auto_generated|q_a [14])) ) ) ) # ( 
// \inst2|altsyncram_component|auto_generated|q_a [15] & ( !\inst7|IR|dffs [15] & ( (!\inst7|IR|dffs [14] & ((!\inst7|inst4|inst1|dffs [0]) # (\inst7|inst4|inst1|dffs [1]))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [15] & ( !\inst7|IR|dffs 
// [15] & ( (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((!\inst7|IR|dffs [14]))) # (\inst7|inst4|inst1|dffs [0] & (!\inst2|altsyncram_component|auto_generated|q_a [14])))) # (\inst7|inst4|inst1|dffs [1] & (((!\inst7|IR|dffs [14])))) ) ) 
// )

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst7|IR|dffs [14]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst7|IR|dffs [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst4|accen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst4|accen~0 .extended_lut = "off";
defparam \inst6|inst4|accen~0 .lut_mask = 64'hFD20DD0020200000;
defparam \inst6|inst4|accen~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \inst7|PC|auto_generated|counter_reg_bit [0] & ( (!\inst7|inst4|inst3|d[2]~1_combout ) # (((!\inst6|inst4|accen~0_combout ) # 
// (\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout )) # (\inst7|inst5|E~0_combout )) ) ) # ( !\inst7|PC|auto_generated|counter_reg_bit [0] & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst7|inst5|E~0_combout  & (\inst6|inst4|accen~0_combout 
//  & \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\inst7|PC|auto_generated|counter_reg_bit [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [6]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \inst7|IR|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[5] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux16~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux16~0_combout  = ( \inst7|IR|dffs [5] & ( \inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( (!\inst7|inst4|inst3|d[2]~1_combout  & (((!\inst7|IR|dffs [6])))) # (\inst7|inst4|inst3|d[2]~1_combout  & 
// (!\inst2|altsyncram_component|auto_generated|q_a [6] & ((\inst2|altsyncram_component|auto_generated|q_a [5])))) ) ) ) # ( !\inst7|IR|dffs [5] & ( \inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( (\inst7|inst4|inst3|d[2]~1_combout  & 
// (!\inst2|altsyncram_component|auto_generated|q_a [6] & \inst2|altsyncram_component|auto_generated|q_a [5])) ) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst7|IR|dffs [6]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\inst7|IR|dffs [5]),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux16~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux16~0 .lut_mask = 64'h000000000044A0E4;
defparam \inst6|REGFILE|ALU|Mux16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux1~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux1~0_combout  = (!\inst6|REGFILE|ALU|Mux16~0_combout  & !\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux1~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux1~0 .lut_mask = 64'h8888888888888888;
defparam \inst6|REGFILE|ALU|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux7~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux7~1_combout  = ((\inst6|REGFILE|ALU|Mux1~0_combout  & \inst6|REGFILE|ALU|Add0~29_sumout )) # (\inst6|REGFILE|ALU|Mux7~0_combout )

	.dataa(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datab(!\inst6|REGFILE|ALU|Add0~29_sumout ),
	.datac(!\inst6|REGFILE|ALU|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux7~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux7~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst6|REGFILE|ALU|Mux7~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R1|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R1|dffs[9] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R1|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [9] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [9] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [9] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [9] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [9]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [9]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [9]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [9]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux8~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux8~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux8~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux8~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~33_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux8~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [8])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~33_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux8~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [8])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux8~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [8]),
	.datad(!\inst6|REGFILE|ALU|Add0~33_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[8] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [8] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [8] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [8] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [8] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [8]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [8]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [8]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [8]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux9~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux9~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux9~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux9~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~37_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux9~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [7])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~37_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux9~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [7])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux9~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [7]),
	.datad(!\inst6|REGFILE|ALU|Add0~37_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[7] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [7] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [7] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [7] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [7] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [7]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [7]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [7]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [7]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux10~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux10~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux10~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux10~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~41_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux10~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [6])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~41_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux10~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [6])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux10~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [6]),
	.datad(!\inst6|REGFILE|ALU|Add0~41_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[6] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs [6] 
// ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [6] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [6] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [6] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [6]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [6]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [6]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [6]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux11~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux11~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux11~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux11~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~45_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux11~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [5])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~45_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux11~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [5])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux11~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [5]),
	.datad(!\inst6|REGFILE|ALU|Add0~45_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[5] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [5]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000700";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [5]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [5])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [5]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst7|IR|dffs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux2~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux2~1_combout  = ( !\inst6|REGFILE|ALU|Mux16~0_combout  & ( (!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  & (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  & ((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ) # (\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout )))))) ) ) # ( 
// \inst6|REGFILE|ALU|Mux16~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.dataf(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datag(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux2~1 .extended_lut = "on";
defparam \inst6|REGFILE|ALU|Mux2~1 .lut_mask = 64'h00020F0F02220F0F;
defparam \inst6|REGFILE|ALU|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~9_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux2~1_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [14])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~9_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux2~1_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [14])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux2~1_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [14]),
	.datad(!\inst6|REGFILE|ALU|Add0~9_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[14] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [14] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [14] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [14] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [14] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [14]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [14]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [14]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [14]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux3~1 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux3~1_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux3~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux3~1 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~13_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux3~1_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [13])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~13_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux3~1_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [13])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux3~1_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [13]),
	.datad(!\inst6|REGFILE|ALU|Add0~13_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[13] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [13] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [13] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [13] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [13] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [13]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [13]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [13]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [13]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux4~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux4~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux4~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux4~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~17_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux4~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [12])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~17_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux4~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [12])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux4~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [12]),
	.datad(!\inst6|REGFILE|ALU|Add0~17_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[12] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [12] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [12] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [12] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [12] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [12]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [12]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [12]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [12]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux5~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux5~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux5~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux5~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~21_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux5~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [11])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~21_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux5~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [11])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux5~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [11]),
	.datad(!\inst6|REGFILE|ALU|Add0~21_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[11] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [11] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [11] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [11] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [11] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [11]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [11]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [11]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [11]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux6~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux6~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux6~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux6~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~25_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux6~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [10])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~25_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux6~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [10])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux6~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [10]),
	.datad(!\inst6|REGFILE|ALU|Add0~25_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[10] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  = ( \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R3|dffs 
// [10] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R2|dffs [10] ) ) ) # ( 
// \inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R1|dffs [10] ) ) ) # ( !\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ( !\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst6|REGFILE|REGFILE|R0|dffs [10] ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|R0|dffs [10]),
	.datab(!\inst6|REGFILE|REGFILE|R1|dffs [10]),
	.datac(!\inst6|REGFILE|REGFILE|R2|dffs [10]),
	.datad(!\inst6|REGFILE|REGFILE|R3|dffs [10]),
	.datae(!\inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|Mux7~0 (
// Equation(s):
// \inst6|REGFILE|ALU|Mux7~0_combout  = ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( \inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout  & (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ))) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  & (((\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout  & \inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout )) # 
// (\inst6|REGFILE|ALU|Mux16~0_combout ))) ) ) ) # ( \inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( (((\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout )) # 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout )) # (\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|REGFILE|ALU|Mux1~1_combout  & ( !\inst6|REGFILE|ALU|Mux3~0_combout  & ( 
// (\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  & \inst6|REGFILE|ALU|Mux16~0_combout ) ) ) )

	.dataa(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datad(!\inst6|REGFILE|ALU|Mux16~0_combout ),
	.datae(!\inst6|REGFILE|ALU|Mux1~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|Mux7~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|Mux7~0 .lut_mask = 64'h00553F7F03573F7F;
defparam \inst6|REGFILE|ALU|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( !\inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~29_sumout  & \inst6|REGFILE|ALU|Mux1~0_combout ))) # 
// (\inst6|REGFILE|ALU|Mux7~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst2|altsyncram_component|auto_generated|q_a [9])))) ) ) # ( \inst6|inst4|MUX3sel~0_combout  & ( (!\inst6|inst2~0_combout  & ((((\inst6|REGFILE|ALU|Add0~29_sumout  & 
// \inst6|REGFILE|ALU|Mux1~0_combout ))) # (\inst6|REGFILE|ALU|Mux7~0_combout ))) # (\inst6|inst2~0_combout  & (((\inst6|ALU|auto_generated|result [9])))) ) )

	.dataa(!\inst6|REGFILE|ALU|Mux7~0_combout ),
	.datab(!\inst6|inst2~0_combout ),
	.datac(!\inst6|ALU|auto_generated|result [9]),
	.datad(!\inst6|REGFILE|ALU|Add0~29_sumout ),
	.datae(!\inst6|inst4|MUX3sel~0_combout ),
	.dataf(!\inst6|REGFILE|ALU|Mux1~0_combout ),
	.datag(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h4747474747CF47CF;
defparam \inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|REGFILE|R0|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|REGFILE|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|REGFILE|R0|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|REGFILE|R0|dffs[9] .is_wysiwyg = "true";
defparam \inst6|REGFILE|REGFILE|R0|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [9]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \inst7|IR|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [9]),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst4|inst3|d[2]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|IR|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|IR|dffs[9] .is_wysiwyg = "true";
defparam \inst7|IR|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((\inst7|IR|dffs [9]))) # (\inst7|inst4|inst1|dffs [0] & (\inst2|altsyncram_component|auto_generated|q_a [9])))) # 
// (\inst7|inst4|inst1|dffs [1] & (((\inst7|IR|dffs [9]))))

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst7|IR|dffs [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|skipout~0 (
// Equation(s):
// \inst6|REGFILE|ALU|skipout~0_combout  = (!\inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & (!\inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & \inst6|REGFILE|inst~0_combout ))

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|inst~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|skipout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|skipout~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|skipout~0 .lut_mask = 64'h0808080808080808;
defparam \inst6|REGFILE|ALU|skipout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|skipout~1 (
// Equation(s):
// \inst6|REGFILE|ALU|skipout~1_combout  = ( \inst6|REGFILE|ALU|carryout~1_combout  & ( \inst6|REGFILE|ALU|skipout~0_combout  & ( !\inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  $ 
// (((!\inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ) # ((!\inst6|REGFILE|ALU|Add0~1_sumout  & !\inst6|REGFILE|ALU|carryout~0_combout )))) ) ) ) # ( !\inst6|REGFILE|ALU|carryout~1_combout  & ( \inst6|REGFILE|ALU|skipout~0_combout  & ( 
// !\inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  $ (((!\inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ) # (!\inst6|REGFILE|ALU|carryout~0_combout ))) ) ) )

	.dataa(!\inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datab(!\inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst6|REGFILE|ALU|Add0~1_sumout ),
	.datad(!\inst6|REGFILE|ALU|carryout~0_combout ),
	.datae(!\inst6|REGFILE|ALU|carryout~1_combout ),
	.dataf(!\inst6|REGFILE|ALU|skipout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|skipout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|skipout~1 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|skipout~1 .lut_mask = 64'h0000000033663666;
defparam \inst6|REGFILE|ALU|skipout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|REGFILE|ALU|skipen~0 (
// Equation(s):
// \inst6|REGFILE|ALU|skipen~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [5] & ( (!\inst7|inst4|inst1|dffs [1] & (\inst7|inst4|inst1|dffs [0] & !\inst2|altsyncram_component|auto_generated|q_a [6])) ) ) # ( 
// !\inst2|altsyncram_component|auto_generated|q_a [5] & ( (!\inst7|inst4|inst1|dffs [1] & \inst7|inst4|inst1|dffs [0]) ) )

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|REGFILE|ALU|skipen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|REGFILE|ALU|skipen~0 .extended_lut = "off";
defparam \inst6|REGFILE|ALU|skipen~0 .lut_mask = 64'h2222202022222020;
defparam \inst6|REGFILE|ALU|skipen~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|REGFILE|SKIP|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst6|REGFILE|ALU|skipout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|REGFILE|ALU|skipen~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|REGFILE|SKIP|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|REGFILE|SKIP|dffs[0] .is_wysiwyg = "true";
defparam \inst6|REGFILE|SKIP|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst5|wren~1 (
// Equation(s):
// \inst7|inst5|wren~1_combout  = ( \inst7|inst5|wren~0_combout  & ( (\inst7|inst4|inst3|d[2]~1_combout  & (!\inst6|REGFILE|SKIP|dffs [0] & (\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & 
// !\inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst6|REGFILE|SKIP|dffs [0]),
	.datac(!\inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datae(!\inst7|inst5|wren~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst5|wren~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst5|wren~1 .extended_lut = "off";
defparam \inst7|inst5|wren~1 .lut_mask = 64'h0000040000000400;
defparam \inst7|inst5|wren~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst7|inst5|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst6|REGFILE|REGFILE|R0|dffs [13]}),
	.portaaddr({\inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "test1b.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000D40";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst5|E~0 (
// Equation(s):
// \inst7|inst5|E~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [12] & ( \inst7|IR|dffs [12] & ( (!\inst7|inst4|inst1|dffs [1] & ((!\inst7|inst4|inst1|dffs [0] & ((!\inst7|IR|dffs [13]))) # (\inst7|inst4|inst1|dffs [0] & 
// (!\inst2|altsyncram_component|auto_generated|q_a [13])))) # (\inst7|inst4|inst1|dffs [1] & (((!\inst7|IR|dffs [13])))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [12] & ( \inst7|IR|dffs [12] & ( (!\inst7|IR|dffs [13] & 
// ((!\inst7|inst4|inst1|dffs [0]) # (\inst7|inst4|inst1|dffs [1]))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|q_a [12] & ( !\inst7|IR|dffs [12] & ( (!\inst7|inst4|inst1|dffs [1] & (\inst7|inst4|inst1|dffs [0] & 
// !\inst2|altsyncram_component|auto_generated|q_a [13])) ) ) )

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst7|IR|dffs [13]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\inst7|IR|dffs [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst5|E~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst5|E~0 .extended_lut = "off";
defparam \inst7|inst5|E~0 .lut_mask = 64'h00002020DD00FD20;
defparam \inst7|inst5|E~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst4|inst|NS[1]~0 (
// Equation(s):
// \inst7|inst4|inst|NS[1]~0_combout  = (\inst7|inst4|inst3|d[2]~1_combout  & (((!\inst7|inst5|E~0_combout  & \inst6|inst4|accen~0_combout )) # (\inst6|REGFILE|inst~0_combout )))

	.dataa(!\inst7|inst4|inst3|d[2]~1_combout ),
	.datab(!\inst7|inst5|E~0_combout ),
	.datac(!\inst6|inst4|accen~0_combout ),
	.datad(!\inst6|REGFILE|inst~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst4|inst|NS[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst4|inst|NS[1]~0 .extended_lut = "off";
defparam \inst7|inst4|inst|NS[1]~0 .lut_mask = 64'h0455045504550455;
defparam \inst7|inst4|inst|NS[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|inst4|inst1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|inst|NS[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|inst1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|inst1|dffs[1] .is_wysiwyg = "true";
defparam \inst7|inst4|inst1|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst4|inst3|d[2]~0 (
// Equation(s):
// \inst7|inst4|inst3|d[2]~0_combout  = (\inst7|inst4|inst1|dffs [0]) # (\inst7|inst4|inst1|dffs [1])

	.dataa(!\inst7|inst4|inst1|dffs [1]),
	.datab(!\inst7|inst4|inst1|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst4|inst3|d[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst4|inst3|d[2]~0 .extended_lut = "off";
defparam \inst7|inst4|inst3|d[2]~0 .lut_mask = 64'h7777777777777777;
defparam \inst7|inst4|inst3|d[2]~0 .shared_arith = "off";
// synopsys translate_on

assign FETCH = \FETCH~output_o ;

assign EXEC1 = \EXEC1~output_o ;

assign EXEC2 = \EXEC2~output_o ;

assign CARRYFF = \CARRYFF~output_o ;

assign SKIPFF = \SKIPFF~output_o ;

assign ADDRESS[11] = \ADDRESS[11]~output_o ;

assign ADDRESS[10] = \ADDRESS[10]~output_o ;

assign ADDRESS[9] = \ADDRESS[9]~output_o ;

assign ADDRESS[8] = \ADDRESS[8]~output_o ;

assign ADDRESS[7] = \ADDRESS[7]~output_o ;

assign ADDRESS[6] = \ADDRESS[6]~output_o ;

assign ADDRESS[5] = \ADDRESS[5]~output_o ;

assign ADDRESS[4] = \ADDRESS[4]~output_o ;

assign ADDRESS[3] = \ADDRESS[3]~output_o ;

assign ADDRESS[2] = \ADDRESS[2]~output_o ;

assign ADDRESS[1] = \ADDRESS[1]~output_o ;

assign ADDRESS[0] = \ADDRESS[0]~output_o ;

assign PC_OUT[11] = \PC_OUT[11]~output_o ;

assign PC_OUT[10] = \PC_OUT[10]~output_o ;

assign PC_OUT[9] = \PC_OUT[9]~output_o ;

assign PC_OUT[8] = \PC_OUT[8]~output_o ;

assign PC_OUT[7] = \PC_OUT[7]~output_o ;

assign PC_OUT[6] = \PC_OUT[6]~output_o ;

assign PC_OUT[5] = \PC_OUT[5]~output_o ;

assign PC_OUT[4] = \PC_OUT[4]~output_o ;

assign PC_OUT[3] = \PC_OUT[3]~output_o ;

assign PC_OUT[2] = \PC_OUT[2]~output_o ;

assign PC_OUT[1] = \PC_OUT[1]~output_o ;

assign PC_OUT[0] = \PC_OUT[0]~output_o ;

assign R1Q[15] = \R1Q[15]~output_o ;

assign R1Q[14] = \R1Q[14]~output_o ;

assign R1Q[13] = \R1Q[13]~output_o ;

assign R1Q[12] = \R1Q[12]~output_o ;

assign R1Q[11] = \R1Q[11]~output_o ;

assign R1Q[10] = \R1Q[10]~output_o ;

assign R1Q[9] = \R1Q[9]~output_o ;

assign R1Q[8] = \R1Q[8]~output_o ;

assign R1Q[7] = \R1Q[7]~output_o ;

assign R1Q[6] = \R1Q[6]~output_o ;

assign R1Q[5] = \R1Q[5]~output_o ;

assign R1Q[4] = \R1Q[4]~output_o ;

assign R1Q[3] = \R1Q[3]~output_o ;

assign R1Q[2] = \R1Q[2]~output_o ;

assign R1Q[1] = \R1Q[1]~output_o ;

assign R1Q[0] = \R1Q[0]~output_o ;

assign R2Q[15] = \R2Q[15]~output_o ;

assign R2Q[14] = \R2Q[14]~output_o ;

assign R2Q[13] = \R2Q[13]~output_o ;

assign R2Q[12] = \R2Q[12]~output_o ;

assign R2Q[11] = \R2Q[11]~output_o ;

assign R2Q[10] = \R2Q[10]~output_o ;

assign R2Q[9] = \R2Q[9]~output_o ;

assign R2Q[8] = \R2Q[8]~output_o ;

assign R2Q[7] = \R2Q[7]~output_o ;

assign R2Q[6] = \R2Q[6]~output_o ;

assign R2Q[5] = \R2Q[5]~output_o ;

assign R2Q[4] = \R2Q[4]~output_o ;

assign R2Q[3] = \R2Q[3]~output_o ;

assign R2Q[2] = \R2Q[2]~output_o ;

assign R2Q[1] = \R2Q[1]~output_o ;

assign R2Q[0] = \R2Q[0]~output_o ;

assign R3Q[15] = \R3Q[15]~output_o ;

assign R3Q[14] = \R3Q[14]~output_o ;

assign R3Q[13] = \R3Q[13]~output_o ;

assign R3Q[12] = \R3Q[12]~output_o ;

assign R3Q[11] = \R3Q[11]~output_o ;

assign R3Q[10] = \R3Q[10]~output_o ;

assign R3Q[9] = \R3Q[9]~output_o ;

assign R3Q[8] = \R3Q[8]~output_o ;

assign R3Q[7] = \R3Q[7]~output_o ;

assign R3Q[6] = \R3Q[6]~output_o ;

assign R3Q[5] = \R3Q[5]~output_o ;

assign R3Q[4] = \R3Q[4]~output_o ;

assign R3Q[3] = \R3Q[3]~output_o ;

assign R3Q[2] = \R3Q[2]~output_o ;

assign R3Q[1] = \R3Q[1]~output_o ;

assign R3Q[0] = \R3Q[0]~output_o ;

assign RAM_IN[15] = \RAM_IN[15]~output_o ;

assign RAM_IN[14] = \RAM_IN[14]~output_o ;

assign RAM_IN[13] = \RAM_IN[13]~output_o ;

assign RAM_IN[12] = \RAM_IN[12]~output_o ;

assign RAM_IN[11] = \RAM_IN[11]~output_o ;

assign RAM_IN[10] = \RAM_IN[10]~output_o ;

assign RAM_IN[9] = \RAM_IN[9]~output_o ;

assign RAM_IN[8] = \RAM_IN[8]~output_o ;

assign RAM_IN[7] = \RAM_IN[7]~output_o ;

assign RAM_IN[6] = \RAM_IN[6]~output_o ;

assign RAM_IN[5] = \RAM_IN[5]~output_o ;

assign RAM_IN[4] = \RAM_IN[4]~output_o ;

assign RAM_IN[3] = \RAM_IN[3]~output_o ;

assign RAM_IN[2] = \RAM_IN[2]~output_o ;

assign RAM_IN[1] = \RAM_IN[1]~output_o ;

assign RAM_IN[0] = \RAM_IN[0]~output_o ;

assign RAM_OUT[15] = \RAM_OUT[15]~output_o ;

assign RAM_OUT[14] = \RAM_OUT[14]~output_o ;

assign RAM_OUT[13] = \RAM_OUT[13]~output_o ;

assign RAM_OUT[12] = \RAM_OUT[12]~output_o ;

assign RAM_OUT[11] = \RAM_OUT[11]~output_o ;

assign RAM_OUT[10] = \RAM_OUT[10]~output_o ;

assign RAM_OUT[9] = \RAM_OUT[9]~output_o ;

assign RAM_OUT[8] = \RAM_OUT[8]~output_o ;

assign RAM_OUT[7] = \RAM_OUT[7]~output_o ;

assign RAM_OUT[6] = \RAM_OUT[6]~output_o ;

assign RAM_OUT[5] = \RAM_OUT[5]~output_o ;

assign RAM_OUT[4] = \RAM_OUT[4]~output_o ;

assign RAM_OUT[3] = \RAM_OUT[3]~output_o ;

assign RAM_OUT[2] = \RAM_OUT[2]~output_o ;

assign RAM_OUT[1] = \RAM_OUT[1]~output_o ;

assign RAM_OUT[0] = \RAM_OUT[0]~output_o ;

endmodule
