
Case 3: 
## Each clocks
Cycle 0: 
Cycle 1: 
    lw $2, 8($0) IF
Cycle 2: 
    lw $2, 8($0) ID
    lw $3, 16($0) IF
Cycle 3: 
    lw $2, 8($0) EX
    lw $3, 16($0) ID
    beq $2, $3, 1 IF
Cycle 4: 
    lw $2, 8($0) MEM
    lw $3, 16($0) EX
    beq $2, $3, 1 ID
    add $4, $2, $3 IF
Cycle 5: 
    lw $2, 8($0) WB
    lw $3, 16($0) MEM
    beq $2, $3, 1 ID
    add $4, $2, $3 IF
Cycle 6: 
    lw $3, 16($0) WB
    beq $2, $3, 1 ID
    add $4, $2, $3 IF
Cycle 7: 
    beq $2, $3, 1 EX
    add $4, $2, $3 ID
    sw $4, 24($0) IF
Cycle 8: 
    beq $2, $3, 1 MEM
    add $4, $2, $3 EX
    sw $4, 24($0) ID
Cycle 9: 
    beq $2, $3, 1 WB
    add $4, $2, $3 MEM
    sw $4, 24($0) EX
Cycle 10: 
    add $4, $2, $3 WB
    sw $4, 24($0) MEM
Cycle 11: 
    sw $4, 24($0) WB


## Final Result:

Total Cycles: 11

Final Register Values:
Registers: [0, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]

Final Memory Values:
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1]
