#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun May 11 13:24:28 2025
# Process ID: 42144
# Current directory: E:/github/cpu31/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29352 E:\github\cpu31\project_1\project_1.xpr
# Log file: E:/github/cpu31/project_1/vivado.log
# Journal file: E:/github/cpu31/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/github/cpu31/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npc.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
INFO: [Common 17-41] Interrupt caught. Cremove_files E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npc.v
add_files -norecurse {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/gate.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
file mkdir E:/github/cpu31/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v w ]
add_files -fileset sim_1 E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-2068] ansi port instr cannot be redeclared in the header [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:19]
INFO: [VRFC 10-2458] undeclared symbol mux1out, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:128]
ERROR: [VRFC 10-1040] module cpu ignored due to previous errors [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol mux1out, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
ERROR: [VRFC 10-46] index is already declared [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:63]
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:114]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:127]
ERROR: [VRFC 10-1040] module top_tb ignored due to previous errors [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol mux1out, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:113]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:126]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:170]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:170]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:171]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:171]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:174]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:174]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:175]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:175]
ERROR: [VRFC 10-1040] module top_tb ignored due to previous errors [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol mux1out, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:113]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 26 for port index [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 16 for port imdtT [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:106]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port M6 [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RF_CLK [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 26 for port index [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:64]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port aluc [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:80]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port mux1out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:135]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port mux1out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:170]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:181]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 15:21:37 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File DMEM.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v at line 14 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File DMEM.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v at line 14 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol mux1out, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol indexT, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:113]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 26 for port index [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 26 for port index [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:86]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port aluc [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:80]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port mux1out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:135]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port mux1out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:170]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:181]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 15:25:24 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1103.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 15:30:29 2025...
open_project E:/github/cpu31/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:113]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 15:30:43 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1130.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1130.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol RF_CLK, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:113]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port RF_CLK on this module [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:79]
ERROR: [VRFC 10-426] cannot find port RF_CLK on this module [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol indexT, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:113]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 26 for port index [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 1136.352 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1136.352 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:113]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 15:41:56 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:113]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl

runtime error R6016
- not enough space for thread data
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 15:44:53 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:113]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 15:45:48 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1136.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.352 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.352 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 15:48:00 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File _1_addi.txt referenced on E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 15:51:57 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit 'f' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
ERROR: Illegal binary digit 'f' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.352 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v} 11
add_bp {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v} 13
run 10 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 11
run 10 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 13
run 10 ps
ERROR: Illegal binary digit 'f' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
ERROR: Illegal binary digit 'f' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 11
run 10 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 11
run 1000 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 13
run 1000 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 11
add_bp {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v} 17
add_bp {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v} 14
run 1000 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 13
remove_bps -file {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v} -line 13
remove_bps -file {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v} -line 11
run 1000 ps
run 1000 ps
run 1000 ps
run all
Stopped at time : 5 ns : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" Line 14
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
Stopped at time : 15 ns : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" Line 14
run 1000 ps
Stopped at time : 15 ns : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" Line 17
add_bp {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v} 13
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 13
run 1000 ps
ERROR: Illegal binary digit 'f' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
ERROR: Illegal binary digit 'f' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" Line 14
remove_bps -file {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v} -line 14
remove_bps -file {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v} -line 17
run 1000 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 13
run 1000 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 13
run 1000 ps
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" Line 13
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 19:17:57 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit 'f' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
ERROR: Illegal binary digit 'f' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1195.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.910 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.910 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 19:26:26 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit 'F' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
ERROR: Illegal binary digit 'F' found in data of file "E:/github/cpu31/test_datas/_1_addi.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port mux3out [E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 19:27:40 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1217.910 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.910 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 19:30:24 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1217.910 ; gain = 0.000
add_bp {E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v} 27
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" Line 27
run 10 ns
Stopped at time : 0 fs : File "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" Line 27
run 10 ns
run 10 ns
close_sim
