// Seed: 2410173827
module module_0 #(
    parameter id_2 = 32'd17,
    parameter id_3 = 32'd34,
    parameter id_8 = 32'd99
) (
    id_1,
    _id_2,
    _id_3,
    id_4
);
  output wire id_4;
  input wire _id_3;
  input wire _id_2;
  output wand id_1;
  wire id_5, id_6;
  wire [id_2 : -1] id_7;
  assign id_1 = -1'b0 & 1;
  logic [id_3 : -1 'd0] _id_8;
  ;
  parameter id_9 = 1;
  wire [(  id_8  -  1  ) : -1 'h0] id_10;
endmodule
module module_1 #(
    parameter id_7 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout tri id_5;
  output supply0 id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[1] = -1;
  parameter id_6 = 1;
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_3
  );
  assign id_5 = 1;
  wire [id_7 : 1] id_8;
  logic [-1 'd0 : -1] id_9;
  wire [1 : 1 'b0] id_10;
  assign id_4 = -1;
  logic [1 : -1] id_11;
  assign #id_12 id_3 = id_5;
  tri id_13;
  assign id_13 = 1;
  wire id_14;
endmodule
