<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml sr_test.twx sr_test.ncd -o sr_test.twr sr_test.pcf -ucf
sr_test.ucf

</twCmdLine><twDesign>sr_test.ncd</twDesign><twDesignPath>sr_test.ncd</twDesignPath><twPCF>sr_test.pcf</twPCF><twPcfPath>sr_test.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-03-26, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>1019</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>561</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.108</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_2_P_2 (SLICE_X30Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.892</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">sr_3/sr_temp_2_P_2</twDest><twTotPathDel>3.886</twTotPathDel><twClkSkew dest = "0.946" src = "1.133">0.187</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>sr_3/sr_temp_2_P_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>n0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sr_3/sr_temp_2_P_2</twComp><twBEL>sr_3/sr_temp_2_P_2</twBEL></twPathDel><twLogDel>2.630</twLogDel><twRouteDel>1.256</twRouteDel><twTotDel>3.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>67.7</twPctLog><twPctRoute>32.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.553</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">sr_3/sr_temp_2_P_2</twDest><twTotPathDel>2.319</twTotPathDel><twClkSkew dest = "0.946" src = "1.039">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>sr_3/sr_temp_2_P_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sr_3/sr_temp_2_P_2</twComp><twBEL>sr_3/sr_temp_2_P_2</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>1.374</twRouteDel><twTotDel>2.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_1_P_1 (SLICE_X27Y106.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.897</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">sr_3/sr_temp_1_P_1</twDest><twTotPathDel>3.889</twTotPathDel><twClkSkew dest = "0.954" src = "1.133">0.179</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>sr_3/sr_temp_1_P_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>n0006&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y106.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>sr_3/sr_temp_1_P_1</twComp><twBEL>sr_3/sr_temp_1_P_1</twBEL></twPathDel><twLogDel>2.683</twLogDel><twRouteDel>1.206</twRouteDel><twTotDel>3.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.388</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">sr_3/sr_temp_1_P_1</twDest><twTotPathDel>2.492</twTotPathDel><twClkSkew dest = "0.954" src = "1.039">0.085</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>sr_3/sr_temp_1_P_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y106.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>sr_3/sr_temp_1_P_1</twComp><twBEL>sr_3/sr_temp_1_P_1</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>1.500</twRouteDel><twTotDel>2.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0 (SLICE_X34Y89.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.969</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0</twDest><twTotPathDel>3.811</twTotPathDel><twClkSkew dest = "0.948" src = "1.133">0.185</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>n0006&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>n0006&lt;3&gt;_rt</twBEL><twBEL>vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0</twBEL></twPathDel><twLogDel>2.084</twLogDel><twRouteDel>1.727</twRouteDel><twTotDel>3.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X2Y46.DIPBDIP0), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twDest><twTotPathDel>0.180</twTotPathDel><twClkSkew dest = "0.586" src = "0.430">-0.156</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>ila_3/U0/I_NO_D.U_ILA/iDATA&lt;4&gt;</twComp><twBEL>ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y46.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.263</twDelInfo><twComp>ila_3/U0/I_NO_D.U_ILA/iDATA&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y46.WRCLK</twSite><twDelType>Trckd_DIPB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twComp><twBEL>ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>0.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>-46.1</twPctLog><twPctRoute>146.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X2Y46.DIBDI2), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twDest><twTotPathDel>0.186</twTotPathDel><twClkSkew dest = "0.586" src = "0.430">-0.156</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y113.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>ila_3/U0/I_NO_D.U_ILA/iDATA&lt;4&gt;</twComp><twBEL>ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y46.DIBDI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>ila_3/U0/I_NO_D.U_ILA/iDATA&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y46.WRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twComp><twBEL>ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twBEL></twPathDel><twLogDel>-0.051</twLogDel><twRouteDel>0.237</twRouteDel><twTotDel>0.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>-27.4</twPctLog><twPctRoute>127.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X2Y42.ADDRARDADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.051</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.193</twTotPathDel><twClkSkew dest = "0.581" src = "0.439">-0.142</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>sync_out&lt;2&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y42.ADDRARDADDR6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.192</twDelInfo><twComp>sync_out&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y42.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="23" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK" logResource="bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y42.RDCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="24" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y42.WRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="25" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK" logResource="ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK" locationPin="RAMB18_X2Y46.WRCLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="26" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_3sr_temp_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_3_LDC&quot; TS_clk         DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.617</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_3_LDC (SLICE_X28Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathFromToDelay"><twSlack>6.383</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_3_LDC</twDest><twTotPathDel>3.617</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>n0006&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>sr_3/rst_sr_in[3]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>sr_3/rst_sr_in[3]_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_3/sr_temp_3_LDC</twComp><twBEL>sr_3/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>1.222</twRouteDel><twTotDel>3.617</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[3]_AND_1_o</twDestClk><twPctLog>66.2</twPctLog><twPctRoute>33.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathFromToDelay"><twSlack>7.639</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_3_LDC</twDest><twTotPathDel>2.361</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y105.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>sr_3/rst_sr_in[3]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>sr_3/rst_sr_in[3]_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_3/sr_temp_3_LDC</twComp><twBEL>sr_3/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>0.703</twLogDel><twRouteDel>1.658</twRouteDel><twTotDel>2.361</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[3]_AND_1_o</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_3_LDC (SLICE_X28Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>6.641</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_3_LDC</twDest><twTotPathDel>3.359</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>n0006&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>sr_3/rst_sr_in[3]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sr_3/rst_sr_in[3]_AND_1_o</twComp></twPathDel><twLogDel>2.255</twLogDel><twRouteDel>1.104</twRouteDel><twTotDel>3.359</twTotDel><twPctLog>67.1</twPctLog><twPctRoute>32.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>7.885</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_3_LDC</twDest><twTotPathDel>2.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y105.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>sr_3/rst_sr_in[3]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sr_3/rst_sr_in[3]_AND_1_o</twComp></twPathDel><twLogDel>0.575</twLogDel><twRouteDel>1.540</twRouteDel><twTotDel>2.115</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_3sr_temp_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_3_LDC&quot; TS_clk
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_3_LDC (SLICE_X28Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="35"><twSlack>0.861</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y105.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>sr_3/rst_sr_in[3]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sr_3/rst_sr_in[3]_AND_2_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_3/sr_temp_3_LDC</twComp><twBEL>sr_3/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>0.861</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[3]_AND_1_o</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="36"><twSlack>1.106</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>n0006&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>sr_3/rst_sr_in[3]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sr_3/rst_sr_in[3]_AND_2_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_3/sr_temp_3_LDC</twComp><twBEL>sr_3/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[3]_AND_1_o</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_3_LDC (SLICE_X28Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="37"><twSlack>0.811</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y105.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>sr_3/rst_sr_in[3]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>sr_3/rst_sr_in[3]_AND_1_o</twComp></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.621</twRouteDel><twTotDel>0.811</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="38"><twSlack>1.060</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>n0006&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>sr_3/rst_sr_in[3]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>sr_3/rst_sr_in[3]_AND_1_o</twComp></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>1.060</twTotDel><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="39" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_3sr_temp_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_0_LDC&quot; TS_clk         DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.411</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_0_LDC (SLICE_X28Y104.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathFromToDelay"><twSlack>6.589</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_0_LDC</twDest><twTotPathDel>3.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>n0006&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_3/sr_temp_3_C_3</twComp><twBEL>sr_3/rst_sr_in[0]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>sr_3/rst_sr_in[0]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_3/sr_temp_0_LDC</twComp><twBEL>sr_3/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>1.016</twRouteDel><twTotDel>3.411</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[0]_AND_7_o</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathFromToDelay"><twSlack>7.750</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_0_LDC</twDest><twTotPathDel>2.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_3/sr_temp_3_C_3</twComp><twBEL>sr_3/rst_sr_in[0]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>sr_3/rst_sr_in[0]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_3/sr_temp_0_LDC</twComp><twBEL>sr_3/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>0.703</twLogDel><twRouteDel>1.547</twRouteDel><twTotDel>2.250</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[0]_AND_7_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_0_LDC (SLICE_X28Y104.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathFromToDelay"><twSlack>6.730</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_0_LDC</twDest><twTotPathDel>3.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>n0006&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>sr_3/sr_temp_3_C_3</twComp><twBEL>sr_3/rst_sr_in[0]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sr_3/rst_sr_in[0]_AND_7_o</twComp></twPathDel><twLogDel>2.259</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>3.270</twTotDel><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathFromToDelay"><twSlack>7.885</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_0_LDC</twDest><twTotPathDel>2.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sr_3/sr_temp_3_C_3</twComp><twBEL>sr_3/rst_sr_in[0]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sr_3/rst_sr_in[0]_AND_7_o</twComp></twPathDel><twLogDel>0.573</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>2.115</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_3sr_temp_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_0_LDC&quot; TS_clk
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_0_LDC (SLICE_X28Y104.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="48"><twSlack>0.821</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_3/sr_temp_3_C_3</twComp><twBEL>sr_3/rst_sr_in[0]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>sr_3/rst_sr_in[0]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_3/sr_temp_0_LDC</twComp><twBEL>sr_3/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>0.821</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[0]_AND_7_o</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="49"><twSlack>1.017</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>n0006&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_3/sr_temp_3_C_3</twComp><twBEL>sr_3/rst_sr_in[0]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>sr_3/rst_sr_in[0]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_3/sr_temp_0_LDC</twComp><twBEL>sr_3/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>0.475</twRouteDel><twTotDel>1.017</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[0]_AND_7_o</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_0_LDC (SLICE_X28Y104.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="50"><twSlack>0.813</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>sr_3/sr_temp_3_C_3</twComp><twBEL>sr_3/rst_sr_in[0]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>sr_3/rst_sr_in[0]_AND_7_o</twComp></twPathDel><twLogDel>0.189</twLogDel><twRouteDel>0.624</twRouteDel><twTotDel>0.813</twTotDel><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="51"><twSlack>1.013</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>n0006&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>sr_3/sr_temp_3_C_3</twComp><twBEL>sr_3/rst_sr_in[0]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>sr_3/rst_sr_in[0]_AND_7_o</twComp></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>1.013</twTotDel><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="52" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_3sr_temp_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_1_LDC&quot; TS_clk         DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.767</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_1_LDC (SLICE_X27Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathFromToDelay"><twSlack>6.233</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_1_LDC</twDest><twTotPathDel>3.767</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>n0006&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_3/sr_temp_1_LDC</twComp><twBEL>sr_3/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>2.438</twLogDel><twRouteDel>1.329</twRouteDel><twTotDel>3.767</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[1]_AND_5_o</twDestClk><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathFromToDelay"><twSlack>7.631</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_1_LDC</twDest><twTotPathDel>2.369</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_3/sr_temp_1_LDC</twComp><twBEL>sr_3/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>0.746</twLogDel><twRouteDel>1.623</twRouteDel><twTotDel>2.369</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[1]_AND_5_o</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_1_LDC (SLICE_X27Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>6.399</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_1_LDC</twDest><twTotPathDel>3.601</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>n0006&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>1.339</twRouteDel><twTotDel>3.601</twTotDel><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>7.796</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_1_LDC</twDest><twTotPathDel>2.204</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>1.633</twRouteDel><twTotDel>2.204</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_3sr_temp_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_1_LDC&quot; TS_clk
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_1_LDC (SLICE_X27Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="61"><twSlack>0.878</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_3/sr_temp_1_LDC</twComp><twBEL>sr_3/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>0.224</twLogDel><twRouteDel>0.654</twRouteDel><twTotDel>0.878</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[1]_AND_5_o</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="62"><twSlack>1.159</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>n0006&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_3/sr_temp_1_LDC</twComp><twBEL>sr_3/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.596</twRouteDel><twTotDel>1.159</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[1]_AND_5_o</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_1_LDC (SLICE_X27Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="63"><twSlack>0.860</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.666</twRouteDel><twTotDel>0.860</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="64"><twSlack>1.142</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>n0006&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>sr_3/sr_temp_1_C_1</twComp><twBEL>sr_3/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>sr_3/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>0.608</twRouteDel><twTotDel>1.142</twTotDel><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="65" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_3sr_temp_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_2_LDC&quot; TS_clk         DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.572</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_2_LDC (SLICE_X31Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>6.428</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_2_LDC</twDest><twTotPathDel>3.572</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>n0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>2.438</twLogDel><twRouteDel>1.134</twRouteDel><twTotDel>3.572</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[2]_AND_3_o</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>8.002</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_2_LDC</twDest><twTotPathDel>1.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>0.746</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>1.998</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[2]_AND_3_o</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_2_LDC (SLICE_X31Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>6.490</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_2_LDC</twDest><twTotPathDel>3.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>n0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twLogDel>2.259</twLogDel><twRouteDel>1.251</twRouteDel><twTotDel>3.510</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>8.057</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_2_LDC</twDest><twTotPathDel>1.943</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twLogDel>0.574</twLogDel><twRouteDel>1.369</twRouteDel><twTotDel>1.943</twTotDel><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_3sr_temp_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_2_LDC&quot; TS_clk
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_2_LDC (SLICE_X31Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="74"><twSlack>0.736</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>0.224</twLogDel><twRouteDel>0.512</twRouteDel><twTotDel>0.736</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[2]_AND_3_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="75"><twSlack>1.085</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>n0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.522</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twFalling">sr_3/rst_sr_in[2]_AND_3_o</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_3/sr_temp_2_LDC (SLICE_X31Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="76"><twSlack>0.760</twSlack><twSrc BELType="FF">vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="LATCH">sr_3/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sync_out&lt;0&gt;</twComp><twBEL>vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>sync_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.187</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twLogDel>0.193</twLogDel><twRouteDel>0.567</twRouteDel><twTotDel>0.760</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="77"><twSlack>1.109</twSlack><twSrc BELType="RAM">bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_3/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_3/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y42.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y42.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>n0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>sr_3/sr_temp_2_LDC</twComp><twBEL>sr_3/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.187</twDelInfo><twComp>sr_3/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.577</twRouteDel><twTotDel>1.109</twTotDel><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="78"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.108" actualRollup="3.767" errors="0" errorRollup="0" items="1019" itemsRollup="16"/><twConstRollup name="TS_TO_sr_3sr_temp_3_LDC" fullName="TS_TO_sr_3sr_temp_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_3_LDC&quot; TS_clk         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="3.617" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_3sr_temp_0_LDC" fullName="TS_TO_sr_3sr_temp_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_0_LDC&quot; TS_clk         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="3.411" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_3sr_temp_1_LDC" fullName="TS_TO_sr_3sr_temp_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_1_LDC&quot; TS_clk         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="3.767" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_3sr_temp_2_LDC" fullName="TS_TO_sr_3sr_temp_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_3sr_temp_2_LDC&quot; TS_clk         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="3.572" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="79">0</twUnmetConstCnt><twDataSheet anchorID="80" twNameLen="15"><twClk2SUList anchorID="81" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>4.108</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="82"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1035</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>804</twConnCnt></twConstCov><twStats anchorID="83"><twMinPer>4.108</twMinPer><twFootnote number="1" /><twMaxFreq>243.427</twMaxFreq><twMaxFromToDel>3.767</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 17 10:20:58 2015 </twTimestamp></twFoot><twClientInfo anchorID="84"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 499 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
