vendor_name = ModelSim
source_file = 1, F:/FPGA/test/test.v
source_file = 1, F:/FPGA/test/db/test.cbx.xml
design_name = test
instance = comp, \out[0]~output , out[0]~output, test, 1
instance = comp, \out[1]~output , out[1]~output, test, 1
instance = comp, \out[2]~output , out[2]~output, test, 1
instance = comp, \out[3]~output , out[3]~output, test, 1
instance = comp, \clk~input , clk~input, test, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, test, 1
instance = comp, \reset~input , reset~input, test, 1
instance = comp, \out~0 , out~0, test, 1
instance = comp, \out[0]~reg0 , out[0]~reg0, test, 1
instance = comp, \out~1 , out~1, test, 1
instance = comp, \out[1]~reg0 , out[1]~reg0, test, 1
instance = comp, \out~2 , out~2, test, 1
instance = comp, \out[2]~reg0 , out[2]~reg0, test, 1
instance = comp, \out~3 , out~3, test, 1
instance = comp, \out[3]~reg0 , out[3]~reg0, test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test, 1
