verilog work "clock_gen.v"
verilog work "testbench_105422235.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
