	*******************************************************
	*                                                     *
	*          Welcome to atalanta (version 2.0)          *
	*                                                     *
	*               Dong S. Ha (ha@vt.edu)                *
	*            Web: http://www.ee.vt.edu/ha             *
	*  Virginia Polytechnic Institute & State University  *
	*                                                     *
	*******************************************************

******   SUMMARY OF TEST PATTERN GENERATION RESULTS   ******
1. Circuit structure
   Name of the circuit                       : c1355
   Number of primary inputs                  : 41
   Number of primary outputs                 : 32
   Number of gates                           : 546
   Level of the circuit                      : 24

2. ATPG parameters
   Test pattern generation Mode              : RPT + DTPG + TC
   Limit of random patterns (packets)        : 16
   Backtrack limit                           : 10
   Initial random number generator seed      : 1749930238
   Test pattern compaction Mode              : REVERSE + SHUFFLE 
   Limit of shuffling compaction             : 2
   Number of shuffles                        : 6

3. Test pattern generation results
   Number of test patterns before compaction : 140
   Number of test patterns after compaction  : 101
   Fault coverage                            : 99.492 %
   Number of collapsed faults                : 1574
   Number of identified redundant faults     : 8
   Number of aborted faults                  : 0
   Total number of backtrackings             : 175

4. Memory used                               : 0.000 MB

5. CPU time
   Initialization                            : 0.000 Secs
   Fault simulation                          : 0.017 Secs
   FAN                                       : 0.033 Secs
   Total                                     : 0.050 Secs
