Drill report for dso138.kicad_pcb
Created on Sat Nov 12 12:36:30 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'dso138.drl' contains
    plated through holes:
    =============================================================
    T1  0.700mm  0.0276"  (4 holes)
    T2  0.800mm  0.0315"  (27 holes)
    T3  0.900mm  0.0354"  (26 holes)
    T4  1.000mm  0.0394"  (40 holes)
    T5  1.016mm  0.0400"  (10 holes)
    T6  1.100mm  0.0433"  (4 holes)
    T7  1.194mm  0.0470"  (20 holes)
    T8  3.200mm  0.1260"  (4 holes)

    Total plated holes count 135


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T9  1.400mm  0.0551"  (6 holes)

    Total unplated holes count 6
