{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559271863786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559271863787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:04:23 2019 " "Processing started: Fri May 31 00:04:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559271863787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559271863787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControleFluxo -c ControleFluxo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControleFluxo -c ControleFluxo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559271863787 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559271865504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR-x " "Found design unit 1: DIVISOR-x" {  } { { "divisor.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/divisor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866718 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR " "Found entity 1: DIVISOR" {  } { { "divisor.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_tb-y " "Found design unit 1: fifo_tb-y" {  } { { "fifo_tb.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/fifo_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866723 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_tb " "Found entity 1: fifo_tb" {  } { { "fifo_tb.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/fifo_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statecontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateController-behave " "Found design unit 1: StateController-behave" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866730 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateController " "Found entity 1: StateController" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrcontrolbp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrcontrolbp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WrControlBP-Behave " "Found design unit 1: WrControlBP-Behave" {  } { { "WrControlBP.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/WrControlBP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866735 ""} { "Info" "ISGN_ENTITY_NAME" "1 WrControlBP " "Found entity 1: WrControlBP" {  } { { "WrControlBP.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/WrControlBP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WrControl-Behave " "Found design unit 1: WrControl-Behave" {  } { { "WrControl.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/WrControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866740 ""} { "Info" "ISGN_ENTITY_NAME" "1 WrControl " "Found entity 1: WrControl" {  } { { "WrControl.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/WrControl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rdcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RdControl-Behave " "Found design unit 1: RdControl-Behave" {  } { { "RdControl.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/RdControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866749 ""} { "Info" "ISGN_ENTITY_NAME" "1 RdControl " "Found entity 1: RdControl" {  } { { "RdControl.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/RdControl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlefluxo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlefluxo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControleFluxo-behave " "Found design unit 1: ControleFluxo-behave" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866759 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControleFluxo " "Found entity 1: ControleFluxo" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866768 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initializedram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initializedram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initializedram-SYN " "Found design unit 1: initializedram-SYN" {  } { { "InitializedRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/InitializedRam.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866773 ""} { "Info" "ISGN_ENTITY_NAME" "1 InitializedRam " "Found entity 1: InitializedRam" {  } { { "InitializedRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/InitializedRam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blankram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blankram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blankram-SYN " "Found design unit 1: blankram-SYN" {  } { { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866780 ""} { "Info" "ISGN_ENTITY_NAME" "1 blankRam " "Found entity 1: blankRam" {  } { { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271866780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271866780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControleFluxo " "Elaborating entity \"ControleFluxo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559271867000 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_led ControleFluxo.vhd(12) " "VHDL Signal Declaration warning at ControleFluxo.vhd(12): used implicit default value for signal \"test_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559271867004 "|ControleFluxo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "second_fifo_usage ControleFluxo.vhd(84) " "VHDL Signal Declaration warning at ControleFluxo.vhd(84): used explicit default value for signal \"second_fifo_usage\" because signal was never assigned a value" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559271867005 "|ControleFluxo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_empty ControleFluxo.vhd(91) " "Verilog HDL or VHDL warning at ControleFluxo.vhd(91): object \"fifo_empty\" assigned a value but never read" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559271867006 "|ControleFluxo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "init_ram_input ControleFluxo.vhd(95) " "VHDL Signal Declaration warning at ControleFluxo.vhd(95): used explicit default value for signal \"init_ram_input\" because signal was never assigned a value" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559271867006 "|ControleFluxo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "init_ram_wraddress ControleFluxo.vhd(96) " "VHDL Signal Declaration warning at ControleFluxo.vhd(96): used explicit default value for signal \"init_ram_wraddress\" because signal was never assigned a value" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559271867006 "|ControleFluxo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "init_ram_wren ControleFluxo.vhd(97) " "VHDL Signal Declaration warning at ControleFluxo.vhd(97): used explicit default value for signal \"init_ram_wren\" because signal was never assigned a value" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559271867006 "|ControleFluxo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "blank_ram_input ControleFluxo.vhd(101) " "VHDL Signal Declaration warning at ControleFluxo.vhd(101): used explicit default value for signal \"blank_ram_input\" because signal was never assigned a value" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559271867007 "|ControleFluxo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank_ram_output ControleFluxo.vhd(101) " "Verilog HDL or VHDL warning at ControleFluxo.vhd(101): object \"blank_ram_output\" assigned a value but never read" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559271867007 "|ControleFluxo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "blank_ram_wraddress ControleFluxo.vhd(102) " "VHDL Signal Declaration warning at ControleFluxo.vhd(102): used explicit default value for signal \"blank_ram_wraddress\" because signal was never assigned a value" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559271867007 "|ControleFluxo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "blank_ram_rden ControleFluxo.vhd(103) " "VHDL Signal Declaration warning at ControleFluxo.vhd(103): used explicit default value for signal \"blank_ram_rden\" because signal was never assigned a value" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559271867007 "|ControleFluxo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR DIVISOR:clock_divider " "Elaborating entity \"DIVISOR\" for hierarchy \"DIVISOR:clock_divider\"" {  } { { "ControleFluxo.vhd" "clock_divider" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fila " "Elaborating entity \"fifo\" for hierarchy \"fifo:fila\"" {  } { { "ControleFluxo.vhd" "fila" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:fila\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:fila\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/fifo.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fila\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:fila\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/fifo.vhd" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271867211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fila\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:fila\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867213 ""}  } { { "fifo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/fifo.vhd" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559271867213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5d31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5d31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5d31 " "Found entity 1: scfifo_5d31" {  } { { "db/scfifo_5d31.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/scfifo_5d31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271867336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271867336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5d31 fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated " "Elaborating entity \"scfifo_5d31\" for hierarchy \"fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cj31 " "Found entity 1: a_dpfifo_cj31" {  } { { "db/a_dpfifo_cj31.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/a_dpfifo_cj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271867396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271867396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cj31 fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo " "Elaborating entity \"a_dpfifo_cj31\" for hierarchy \"fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\"" {  } { { "db/scfifo_5d31.tdf" "dpfifo" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/scfifo_5d31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/a_fefifo_s7f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271867442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271867442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|a_fefifo_s7f:fifo_state " "Elaborating entity \"a_fefifo_s7f\" for hierarchy \"fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_cj31.tdf" "fifo_state" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/a_dpfifo_cj31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uj7 " "Found entity 1: cntr_uj7" {  } { { "db/cntr_uj7.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/cntr_uj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271867601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271867601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uj7 fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_uj7:count_usedw " "Elaborating entity \"cntr_uj7\" for hierarchy \"fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_uj7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/a_fefifo_s7f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_1u01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_1u01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1u01 " "Found entity 1: dpram_1u01" {  } { { "db/dpram_1u01.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/dpram_1u01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271867719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271867719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1u01 fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|dpram_1u01:FIFOram " "Elaborating entity \"dpram_1u01\" for hierarchy \"fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|dpram_1u01:FIFOram\"" {  } { { "db/a_dpfifo_cj31.tdf" "FIFOram" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/a_dpfifo_cj31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_asj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_asj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_asj1 " "Found entity 1: altsyncram_asj1" {  } { { "db/altsyncram_asj1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_asj1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271867900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271867900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_asj1 fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|dpram_1u01:FIFOram\|altsyncram_asj1:altsyncram2 " "Elaborating entity \"altsyncram_asj1\" for hierarchy \"fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|dpram_1u01:FIFOram\|altsyncram_asj1:altsyncram2\"" {  } { { "db/dpram_1u01.tdf" "altsyncram2" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/dpram_1u01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271867905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmc1 " "Found entity 1: altsyncram_cmc1" {  } { { "db/altsyncram_cmc1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_cmc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271868138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271868138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cmc1 fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|dpram_1u01:FIFOram\|altsyncram_asj1:altsyncram2\|altsyncram_cmc1:altsyncram3 " "Elaborating entity \"altsyncram_cmc1\" for hierarchy \"fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|dpram_1u01:FIFOram\|altsyncram_asj1:altsyncram2\|altsyncram_cmc1:altsyncram3\"" {  } { { "db/altsyncram_asj1.tdf" "altsyncram3" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_asj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ijb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijb " "Found entity 1: cntr_ijb" {  } { { "db/cntr_ijb.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/cntr_ijb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271868254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271868254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ijb fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|cntr_ijb:rd_ptr_count " "Elaborating entity \"cntr_ijb\" for hierarchy \"fifo:fila\|scfifo:scfifo_component\|scfifo_5d31:auto_generated\|a_dpfifo_cj31:dpfifo\|cntr_ijb:rd_ptr_count\"" {  } { { "db/a_dpfifo_cj31.tdf" "rd_ptr_count" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/a_dpfifo_cj31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitializedRam InitializedRam:init_ram " "Elaborating entity \"InitializedRam\" for hierarchy \"InitializedRam:init_ram\"" {  } { { "ControleFluxo.vhd" "init_ram" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InitializedRam:init_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InitializedRam:init_ram\|altsyncram:altsyncram_component\"" {  } { { "InitializedRam.vhd" "altsyncram_component" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/InitializedRam.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InitializedRam:init_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InitializedRam:init_ram\|altsyncram:altsyncram_component\"" {  } { { "InitializedRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/InitializedRam.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InitializedRam:init_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"InitializedRam:init_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ControleFluxo.hex " "Parameter \"init_file\" = \"ControleFluxo.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868371 ""}  } { { "InitializedRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/InitializedRam.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559271868371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3u1 " "Found entity 1: altsyncram_e3u1" {  } { { "db/altsyncram_e3u1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_e3u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271868680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271868680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3u1 InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated " "Elaborating entity \"altsyncram_e3u1\" for hierarchy \"InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blankRam blankRam:blank_ram " "Elaborating entity \"blankRam\" for hierarchy \"blankRam:blank_ram\"" {  } { { "ControleFluxo.vhd" "blank_ram" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blankRam:blank_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"blankRam:blank_ram\|altsyncram:altsyncram_component\"" {  } { { "blankRam.vhd" "altsyncram_component" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blankRam:blank_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"blankRam:blank_ram\|altsyncram:altsyncram_component\"" {  } { { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271868742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blankRam:blank_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"blankRam:blank_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868743 ""}  } { { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559271868743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acr1 " "Found entity 1: altsyncram_acr1" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_acr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559271868931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559271868931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acr1 blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated " "Elaborating entity \"altsyncram_acr1\" for hierarchy \"blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateController StateController:state_controller " "Elaborating entity \"StateController\" for hierarchy \"StateController:state_controller\"" {  } { { "ControleFluxo.vhd" "state_controller" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559271868951 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_state_reg StateController.vhd(34) " "VHDL Process Statement warning at StateController.vhd(34): signal \"wr_state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868952 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_state_next StateController.vhd(35) " "VHDL Process Statement warning at StateController.vhd(35): signal \"wr_state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868952 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_state_reg StateController.vhd(38) " "VHDL Process Statement warning at StateController.vhd(38): signal \"wr_state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868952 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_state_next StateController.vhd(39) " "VHDL Process Statement warning at StateController.vhd(39): signal \"wr_state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_state_reg StateController.vhd(42) " "VHDL Process Statement warning at StateController.vhd(42): signal \"wr_state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_state_next StateController.vhd(43) " "VHDL Process Statement warning at StateController.vhd(43): signal \"wr_state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_state_reg StateController.vhd(46) " "VHDL Process Statement warning at StateController.vhd(46): signal \"wr_state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_state_next StateController.vhd(47) " "VHDL Process Statement warning at StateController.vhd(47): signal \"wr_state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_state_reg StateController.vhd(27) " "VHDL Process Statement warning at StateController.vhd(27): inferring latch(es) for signal or variable \"wr_state_reg\", which holds its previous value in one or more paths through the process" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_state_next StateController.vhd(27) " "VHDL Process Statement warning at StateController.vhd(27): inferring latch(es) for signal or variable \"wr_state_next\", which holds its previous value in one or more paths through the process" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_state_reg StateController.vhd(60) " "VHDL Process Statement warning at StateController.vhd(60): signal \"rd_state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_state_next StateController.vhd(61) " "VHDL Process Statement warning at StateController.vhd(61): signal \"rd_state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_state_reg StateController.vhd(64) " "VHDL Process Statement warning at StateController.vhd(64): signal \"rd_state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868953 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_state_next StateController.vhd(65) " "VHDL Process Statement warning at StateController.vhd(65): signal \"rd_state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868954 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_state_reg StateController.vhd(68) " "VHDL Process Statement warning at StateController.vhd(68): signal \"rd_state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868954 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_state_next StateController.vhd(69) " "VHDL Process Statement warning at StateController.vhd(69): signal \"rd_state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868954 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_state_reg StateController.vhd(72) " "VHDL Process Statement warning at StateController.vhd(72): signal \"rd_state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868954 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_state_next StateController.vhd(73) " "VHDL Process Statement warning at StateController.vhd(73): signal \"rd_state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559271868954 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_state_reg StateController.vhd(53) " "VHDL Process Statement warning at StateController.vhd(53): inferring latch(es) for signal or variable \"rd_state_reg\", which holds its previous value in one or more paths through the process" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559271868954 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_state_next StateController.vhd(53) " "VHDL Process Statement warning at StateController.vhd(53): inferring latch(es) for signal or variable \"rd_state_next\", which holds its previous value in one or more paths through the process" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559271868954 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_en StateController.vhd(81) " "VHDL Process Statement warning at StateController.vhd(81): inferring latch(es) for signal or variable \"wr_en\", which holds its previous value in one or more paths through the process" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559271868954 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_en StateController.vhd(96) " "VHDL Process Statement warning at StateController.vhd(96): inferring latch(es) for signal or variable \"rd_en\", which holds its previous value in one or more paths through the process" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559271868954 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_en StateController.vhd(96) " "Inferred latch for \"rd_en\" at StateController.vhd(96)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868955 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en StateController.vhd(81) " "Inferred latch for \"wr_en\" at StateController.vhd(81)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868955 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_state_next.rd_wait StateController.vhd(53) " "Inferred latch for \"rd_state_next.rd_wait\" at StateController.vhd(53)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868955 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_state_next.rd_fifo StateController.vhd(53) " "Inferred latch for \"rd_state_next.rd_fifo\" at StateController.vhd(53)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868955 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_state_next.reset StateController.vhd(53) " "Inferred latch for \"rd_state_next.reset\" at StateController.vhd(53)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868955 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_state_reg.rd_wait StateController.vhd(53) " "Inferred latch for \"rd_state_reg.rd_wait\" at StateController.vhd(53)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868955 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_state_reg.rd_fifo StateController.vhd(53) " "Inferred latch for \"rd_state_reg.rd_fifo\" at StateController.vhd(53)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868955 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_state_reg.reset StateController.vhd(53) " "Inferred latch for \"rd_state_reg.reset\" at StateController.vhd(53)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868955 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_state_next.wr_wait StateController.vhd(27) " "Inferred latch for \"wr_state_next.wr_wait\" at StateController.vhd(27)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868956 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_state_next.wr_fifo StateController.vhd(27) " "Inferred latch for \"wr_state_next.wr_fifo\" at StateController.vhd(27)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868956 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_state_next.reset StateController.vhd(27) " "Inferred latch for \"wr_state_next.reset\" at StateController.vhd(27)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868956 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_state_reg.wr_wait StateController.vhd(27) " "Inferred latch for \"wr_state_reg.wr_wait\" at StateController.vhd(27)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868956 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_state_reg.wr_fifo StateController.vhd(27) " "Inferred latch for \"wr_state_reg.wr_fifo\" at StateController.vhd(27)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868956 "|ControleFluxo|StateController:state_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_state_reg.reset StateController.vhd(27) " "Inferred latch for \"wr_state_reg.reset\" at StateController.vhd(27)" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559271868956 "|ControleFluxo|StateController:state_controller"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[0\] " "Synthesized away node \"blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_acr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } } { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271869136 "|ControleFluxo|blankRam:blank_ram|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[1\] " "Synthesized away node \"blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_acr1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } } { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271869136 "|ControleFluxo|blankRam:blank_ram|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[2\] " "Synthesized away node \"blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_acr1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } } { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271869136 "|ControleFluxo|blankRam:blank_ram|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[3\] " "Synthesized away node \"blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_acr1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } } { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271869136 "|ControleFluxo|blankRam:blank_ram|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[4\] " "Synthesized away node \"blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_acr1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } } { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271869136 "|ControleFluxo|blankRam:blank_ram|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[5\] " "Synthesized away node \"blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_acr1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } } { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271869136 "|ControleFluxo|blankRam:blank_ram|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[6\] " "Synthesized away node \"blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_acr1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } } { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271869136 "|ControleFluxo|blankRam:blank_ram|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[7\] " "Synthesized away node \"blankRam:blank_ram\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/db/altsyncram_acr1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "blankRam.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/blankRam.vhd" 99 0 0 } } { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271869136 "|ControleFluxo|blankRam:blank_ram|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1559271869136 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1559271869136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "StateController:state_controller\|wr_state_next.wr_wait_252 " "LATCH primitive \"StateController:state_controller\|wr_state_next.wr_wait_252\" is permanently disabled" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559271869206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "StateController:state_controller\|wr_state_next.wr_wait_252 " "LATCH primitive \"StateController:state_controller\|wr_state_next.wr_wait_252\" is permanently disabled" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 27 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559271869262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test_led GND " "Pin \"test_led\" is stuck at GND" {  } { { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559271870289 "|ControleFluxo|test_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559271870289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1559271870453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559271870963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559271870963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559271871125 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559271871125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559271871125 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559271871125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559271871125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559271871194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:04:31 2019 " "Processing ended: Fri May 31 00:04:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559271871194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559271871194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559271871194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559271871194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559271873309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559271873313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:04:32 2019 " "Processing started: Fri May 31 00:04:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559271873313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559271873313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ControleFluxo -c ControleFluxo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ControleFluxo -c ControleFluxo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559271873314 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559271873656 ""}
{ "Info" "0" "" "Project  = ControleFluxo" {  } {  } 0 0 "Project  = ControleFluxo" 0 0 "Fitter" 0 0 1559271873657 ""}
{ "Info" "0" "" "Revision = ControleFluxo" {  } {  } 0 0 "Revision = ControleFluxo" 0 0 "Fitter" 0 0 1559271873657 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559271873892 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ControleFluxo EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ControleFluxo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559271873919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559271873988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559271873989 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a0 " "Atom \"InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1559271874069 "|ControleFluxo|InitializedRam:init_ram|altsyncram:altsyncram_component|altsyncram_e3u1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a1 " "Atom \"InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1559271874069 "|ControleFluxo|InitializedRam:init_ram|altsyncram:altsyncram_component|altsyncram_e3u1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a2 " "Atom \"InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1559271874069 "|ControleFluxo|InitializedRam:init_ram|altsyncram:altsyncram_component|altsyncram_e3u1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a3 " "Atom \"InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1559271874069 "|ControleFluxo|InitializedRam:init_ram|altsyncram:altsyncram_component|altsyncram_e3u1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a4 " "Atom \"InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1559271874069 "|ControleFluxo|InitializedRam:init_ram|altsyncram:altsyncram_component|altsyncram_e3u1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a5 " "Atom \"InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1559271874069 "|ControleFluxo|InitializedRam:init_ram|altsyncram:altsyncram_component|altsyncram_e3u1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a6 " "Atom \"InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1559271874069 "|ControleFluxo|InitializedRam:init_ram|altsyncram:altsyncram_component|altsyncram_e3u1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a7 " "Atom \"InitializedRam:init_ram\|altsyncram:altsyncram_component\|altsyncram_e3u1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1559271874069 "|ControleFluxo|InitializedRam:init_ram|altsyncram:altsyncram_component|altsyncram_e3u1:auto_generated|ram_block1a7"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1559271874069 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559271874133 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559271874164 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559271875440 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559271875440 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559271875440 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/" { { 0 { 0 ""} 0 897 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559271875445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/" { { 0 { 0 ""} 0 898 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559271875445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/" { { 0 { 0 ""} 0 899 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559271875445 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559271875445 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559271875452 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1559271876240 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControleFluxo.sdc " "Synopsys Design Constraints File file not found: 'ControleFluxo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559271876242 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559271876247 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "StateController:state_controller\|rd_state_reg.rd_fifo_231 StateController:state_controller\|rd_state_reg.rd_fifo_231 " "Clock target StateController:state_controller\|rd_state_reg.rd_fifo_231 of clock StateController:state_controller\|rd_state_reg.rd_fifo_231 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1559271876263 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559271876275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559271876347 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ControleFluxo.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/ControleFluxo.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559271876347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVISOR:clock_divider\|DIV_5  " "Automatically promoted node DIVISOR:clock_divider\|DIV_5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559271876348 ""}  } { { "divisor.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/divisor.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIVISOR:clock_divider|DIV_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559271876348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVISOR:clock_divider\|DIV_1  " "Automatically promoted node DIVISOR:clock_divider\|DIV_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559271876349 ""}  } { { "divisor.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/divisor.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIVISOR:clock_divider|DIV_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559271876349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateController:state_controller\|rd_state_reg.rd_fifo~0  " "Automatically promoted node StateController:state_controller\|rd_state_reg.rd_fifo~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559271876349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateController:state_controller\|rd_state_next.rd_fifo_200 " "Destination node StateController:state_controller\|rd_state_next.rd_fifo_200" {  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { StateController:state_controller|rd_state_next.rd_fifo_200 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559271876349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559271876349 ""}  } { { "StateController.vhd" "" { Text "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/StateController.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { StateController:state_controller|rd_state_reg.rd_fifo~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559271876349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559271876568 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559271876571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559271876572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559271876579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559271876582 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559271876585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559271876587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559271876590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559271876643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559271876647 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559271876647 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559271876697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559271880717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559271880979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559271881000 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559271882742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559271882744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559271882952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559271884751 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559271884751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559271885431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559271885436 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559271885436 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559271885457 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559271885461 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_led 0 " "Pin \"test_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_output\[0\] 0 " "Pin \"rd_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_output\[1\] 0 " "Pin \"rd_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_output\[2\] 0 " "Pin \"rd_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_output\[3\] 0 " "Pin \"rd_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_output\[4\] 0 " "Pin \"rd_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_output\[5\] 0 " "Pin \"rd_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_output\[6\] 0 " "Pin \"rd_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_output\[7\] 0 " "Pin \"rd_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_output\[0\] 0 " "Pin \"wr_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_output\[1\] 0 " "Pin \"wr_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_output\[2\] 0 " "Pin \"wr_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_output\[3\] 0 " "Pin \"wr_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_output\[4\] 0 " "Pin \"wr_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_output\[5\] 0 " "Pin \"wr_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_output\[6\] 0 " "Pin \"wr_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_output\[7\] 0 " "Pin \"wr_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_output\[0\] 0 " "Pin \"cnt_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_output\[1\] 0 " "Pin \"cnt_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_output\[2\] 0 " "Pin \"cnt_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_output\[3\] 0 " "Pin \"cnt_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_output\[4\] 0 " "Pin \"cnt_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_output\[5\] 0 " "Pin \"cnt_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_output\[6\] 0 " "Pin \"cnt_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_output\[7\] 0 " "Pin \"cnt_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_output\[8\] 0 " "Pin \"cnt_output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559271885476 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559271885476 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559271885765 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559271885806 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559271886156 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559271886757 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559271886764 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559271886914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/output_files/ControleFluxo.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/output_files/ControleFluxo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559271887059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559271887421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:04:47 2019 " "Processing ended: Fri May 31 00:04:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559271887421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559271887421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559271887421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559271887421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559271888543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559271888543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:04:48 2019 " "Processing started: Fri May 31 00:04:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559271888543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559271888543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ControleFluxo -c ControleFluxo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ControleFluxo -c ControleFluxo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559271888543 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559271890549 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559271890649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559271891567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:04:51 2019 " "Processing ended: Fri May 31 00:04:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559271891567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559271891567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559271891567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559271891567 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559271892215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559271893372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559271893375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:04:52 2019 " "Processing started: Fri May 31 00:04:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559271893375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559271893375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ControleFluxo -c ControleFluxo " "Command: quartus_sta ControleFluxo -c ControleFluxo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559271893376 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559271893646 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559271893978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559271894025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559271894025 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1559271894141 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControleFluxo.sdc " "Synopsys Design Constraints File file not found: 'ControleFluxo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559271894160 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559271894161 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVISOR:clock_divider\|DIV_5 DIVISOR:clock_divider\|DIV_5 " "create_clock -period 1.000 -name DIVISOR:clock_divider\|DIV_5 DIVISOR:clock_divider\|DIV_5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894165 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894165 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StateController:state_controller\|rd_state_reg.rd_fifo_231 StateController:state_controller\|rd_state_reg.rd_fifo_231 " "create_clock -period 1.000 -name StateController:state_controller\|rd_state_reg.rd_fifo_231 StateController:state_controller\|rd_state_reg.rd_fifo_231" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894165 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVISOR:clock_divider\|DIV_1 DIVISOR:clock_divider\|DIV_1 " "create_clock -period 1.000 -name DIVISOR:clock_divider\|DIV_1 DIVISOR:clock_divider\|DIV_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894165 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894165 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "StateController:state_controller\|rd_state_reg.rd_fifo_231 StateController:state_controller\|rd_state_reg.rd_fifo_231 " "Clock target StateController:state_controller\|rd_state_reg.rd_fifo_231 of clock StateController:state_controller\|rd_state_reg.rd_fifo_231 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1559271894169 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559271894176 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1559271894192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559271894204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.719 " "Worst-case setup slack is -2.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.719       -20.855 DIVISOR:clock_divider\|DIV_1  " "   -2.719       -20.855 DIVISOR:clock_divider\|DIV_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.565       -70.140 clk  " "   -2.565       -70.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189      -190.620 DIVISOR:clock_divider\|DIV_5  " "   -2.189      -190.620 DIVISOR:clock_divider\|DIV_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559271894209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 DIVISOR:clock_divider\|DIV_5  " "    0.391         0.000 DIVISOR:clock_divider\|DIV_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795         0.000 clk  " "    0.795         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.146         0.000 DIVISOR:clock_divider\|DIV_1  " "    3.146         0.000 DIVISOR:clock_divider\|DIV_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559271894213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559271894219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559271894222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -369.622 DIVISOR:clock_divider\|DIV_5  " "   -1.627      -369.622 DIVISOR:clock_divider\|DIV_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -46.380 clk  " "   -1.380       -46.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 DIVISOR:clock_divider\|DIV_1  " "   -0.500        -8.000 DIVISOR:clock_divider\|DIV_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 StateController:state_controller\|rd_state_reg.rd_fifo_231  " "    0.500         0.000 StateController:state_controller\|rd_state_reg.rd_fifo_231 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559271894225 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559271894352 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1559271894354 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "StateController:state_controller\|rd_state_reg.rd_fifo_231 StateController:state_controller\|rd_state_reg.rd_fifo_231 " "Clock target StateController:state_controller\|rd_state_reg.rd_fifo_231 of clock StateController:state_controller\|rd_state_reg.rd_fifo_231 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1559271894377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559271894379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.460 " "Worst-case setup slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -44.326 DIVISOR:clock_divider\|DIV_5  " "   -1.460       -44.326 DIVISOR:clock_divider\|DIV_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241        -9.521 DIVISOR:clock_divider\|DIV_1  " "   -1.241        -9.521 DIVISOR:clock_divider\|DIV_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695       -11.378 clk  " "   -0.695       -11.378 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559271894385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 DIVISOR:clock_divider\|DIV_5  " "    0.215         0.000 DIVISOR:clock_divider\|DIV_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 clk  " "    0.355         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.963         0.000 DIVISOR:clock_divider\|DIV_1  " "    1.963         0.000 DIVISOR:clock_divider\|DIV_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559271894392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559271894400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559271894409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -369.622 DIVISOR:clock_divider\|DIV_5  " "   -1.627      -369.622 DIVISOR:clock_divider\|DIV_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -46.380 clk  " "   -1.380       -46.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 DIVISOR:clock_divider\|DIV_1  " "   -0.500        -8.000 DIVISOR:clock_divider\|DIV_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 StateController:state_controller\|rd_state_reg.rd_fifo_231  " "    0.500         0.000 StateController:state_controller\|rd_state_reg.rd_fifo_231 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559271894415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559271894415 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559271894578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559271894640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559271894641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559271894803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:04:54 2019 " "Processing ended: Fri May 31 00:04:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559271894803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559271894803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559271894803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559271894803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559271896110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559271896111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:04:55 2019 " "Processing started: Fri May 31 00:04:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559271896111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559271896111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ControleFluxo -c ControleFluxo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ControleFluxo -c ControleFluxo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559271896111 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ControleFluxo.vho\", \"ControleFluxo_fast.vho ControleFluxo_vhd.sdo ControleFluxo_vhd_fast.sdo C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/simulation/modelsim/ simulation " "Generated files \"ControleFluxo.vho\", \"ControleFluxo_fast.vho\", \"ControleFluxo_vhd.sdo\" and \"ControleFluxo_vhd_fast.sdo\" in directory \"C:/Users/User/Documents/logica_reconfiguravel/Projeosquartus/controleFluxo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1559271896944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4529 " "Peak virtual memory: 4529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559271897012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:04:57 2019 " "Processing ended: Fri May 31 00:04:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559271897012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559271897012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559271897012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559271897012 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559271897657 ""}
