# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do parallel_fpga_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib dsa_jtag_system
# ** Warning: (vlib-34) Library already exists at "dsa_jtag_system".
# vmap dsa_jtag_system dsa_jtag_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap dsa_jtag_system dsa_jtag_system 
# Modifying modelsim.ini
# vlog -vlog01compat -work dsa_jtag_system +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:54 on Nov 28,2025
# vlog -reportprogress 300 -vlog01compat -work dsa_jtag_system "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v 
# -- Compiling module dsa_jtag_system_jtag_uart_sim_scfifo_w
# -- Compiling module dsa_jtag_system_jtag_uart_scfifo_w
# -- Compiling module dsa_jtag_system_jtag_uart_sim_scfifo_r
# -- Compiling module dsa_jtag_system_jtag_uart_scfifo_r
# -- Compiling module dsa_jtag_system_jtag_uart
# 
# Top level modules:
# 	dsa_jtag_system_jtag_uart
# End time: 17:31:54 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:54 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv 
# -- Compiling module dsa_datapath
# 
# Top level modules:
# 	dsa_datapath
# End time: 17:31:54 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:54 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv 
# -- Compiling module dsa_datapath_simd
# 
# Top level modules:
# 	dsa_datapath_simd
# End time: 17:31:54 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:54 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv 
# -- Compiling module dsa_pixel_fetch_sequential
# 
# Top level modules:
# 	dsa_pixel_fetch_sequential
# End time: 17:31:55 on Nov 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:55 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv 
# -- Compiling module dsa_pixel_fetch_simd
# 
# Top level modules:
# 	dsa_pixel_fetch_simd
# End time: 17:31:55 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:55 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv 
# -- Compiling module dsa_pixel_fetch_unified
# 
# Top level modules:
# 	dsa_pixel_fetch_unified
# End time: 17:31:55 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:55 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv 
# -- Compiling module dsa_control_fsm_simd
# 
# Top level modules:
# 	dsa_control_fsm_simd
# End time: 17:31:55 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:55 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv 
# -- Compiling module dsa_control_fsm_sequential
# 
# Top level modules:
# 	dsa_control_fsm_sequential
# End time: 17:31:55 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:55 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv 
# -- Compiling module dsa_mem_banked
# 
# Top level modules:
# 	dsa_mem_banked
# End time: 17:31:55 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:55 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv 
# -- Compiling module dsa_top
# 
# Top level modules:
# 	dsa_top
# End time: 17:31:56 on Nov 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga {C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:56 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga" C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv 
# -- Compiling module dsa_top_tb
# 
# Top level modules:
# 	dsa_top_tb
# End time: 17:31:56 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L dsa_jtag_system -voptargs="+acc"  dsa_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L dsa_jtag_system -voptargs=""+acc"" dsa_top_tb 
# Start time: 17:31:56 on Nov 28,2025
# Loading sv_std.std
# Loading work.dsa_top_tb
# Loading work.dsa_top
# Loading work.dsa_control_fsm_sequential
# Loading work.dsa_control_fsm_simd
# Loading work.dsa_pixel_fetch_unified
# Loading work.dsa_pixel_fetch_sequential
# Loading work.dsa_pixel_fetch_simd
# Loading work.dsa_mem_banked
# Loading work.dsa_datapath
# Loading work.dsa_datapath_simd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# ====================================================
# INICIO DE TESTBENCH DSA DOWNSCALING
# ====================================================
# 
# ========================================
# TEST 1: Imagen 16x16 Secuencial
# ========================================
# [0] Reseteando sistema...
# [145000] Reset completado
# [145000] Cargando imagen de prueba 16x16...
#   Cargando fila 0/16
#   Cargando fila 8/16
# [2715000] Imagen cargada exitosamente
# Dimensiones salida esperadas: 8x8
# [2715000] Iniciando procesamiento en modo SECUENCIAL
# [2735000] Esperando completar procesamiento...
# [9795000] Procesamiento completado en 706 ciclos
#   FLOPs ejecutadas: 512
#   Lecturas de memoria: 256
#   Escrituras de memoria: 320
#   Throughput: 0.73 FLOPs/ciclo
# 
# ========================================
# Imagen de salida (8x8)
# ========================================
# Fila  0:   0  17  34  51  68  85 102 119 
# Fila  1:  17  34  51  68  85 102 119 136 
# Fila  2:  34  51  68  85 102 119 136 153 
# Fila  3:  51  68  85 102 119 136 153 170 
# Fila  4:  68  85 102 119 136 153 170 187 
# Fila  5:  85 102 119 136 153 170 187 204 
# Fila  6: 102 119 136 153 170 187 204 221 
# Fila  7: 119 136 153 170 187 204 221 238 
# ========================================
# 
# TEST 1 COMPLETADO
# 
# ========================================
# TEST 2: Imagen 16x16 SIMD
# ========================================
# [11075000] Reseteando sistema...
# [11225000] Reset completado
# [11225000] Cargando imagen de prueba 16x16...
#   Cargando fila 0/16
#   Cargando fila 8/16
# [13795000] Imagen cargada exitosamente
# Dimensiones salida esperadas: 8x8
# [13795000] Iniciando procesamiento en modo       SIMD
# [13815000] Esperando completar procesamiento...
# [18155000] Procesamiento completado en 434 ciclos
#   FLOPs ejecutadas: 512
#   Lecturas de memoria: 256
#   Escrituras de memoria: 320
#   Throughput: 1.18 FLOPs/ciclo
# 
# ========================================
# Imagen de salida (8x8)
# ========================================
# Fila  0:   0  17  34  51  68  85 102 119 
# Fila  1:  17  34  51  68  85 102 119 136 
# Fila  2:  34  51  68  85 102 119 136 153 
# Fila  3:  51  68  85 102 119 136 153 170 
# Fila  4:  68  85 102 119 136 153 170 187 
# Fila  5:  85 102 119 136 153 170 187 204 
# Fila  6: 102 119 136 153 170 187 204 221 
# Fila  7: 119 136 153 170 187 204 221 238 
# ========================================
# 
# TEST 2 COMPLETADO
# 
# ========================================
# TEST 3: Imagen 16x16 Secuencial
# ========================================
# [19435000] Reseteando sistema...
# [19585000] Reset completado
# [19585000] Cargando imagen de prueba 16x16...
#   Cargando fila 0/16
#   Cargando fila 8/16
# [22155000] Imagen cargada exitosamente
# Dimensiones salida esperadas: 8x8
# [22155000] Iniciando procesamiento en modo SECUENCIAL
# [22175000] Esperando completar procesamiento...
# [29235000] Procesamiento completado en 706 ciclos
#   FLOPs ejecutadas: 512
#   Lecturas de memoria: 256
#   Escrituras de memoria: 320
#   Throughput: 0.73 FLOPs/ciclo
# TEST 3 COMPLETADO
# 
# ========================================
# TEST 4: Imagen 16x16 SIMD
# ========================================
# [29235000] Reseteando sistema...
# [29385000] Reset completado
# [29385000] Cargando imagen de prueba 16x16...
#   Cargando fila 0/16
#   Cargando fila 8/16
# [31955000] Imagen cargada exitosamente
# Dimensiones salida esperadas: 8x8
# [31955000] Iniciando procesamiento en modo       SIMD
# [31975000] Esperando completar procesamiento...
# [36315000] Procesamiento completado en 434 ciclos
#   FLOPs ejecutadas: 512
#   Lecturas de memoria: 256
#   Escrituras de memoria: 320
#   Throughput: 1.18 FLOPs/ciclo
# TEST 4 COMPLETADO
# 
# ========================================
# TEST 5: Comparacion de Rendimiento 16x16
# ========================================
# 
# --- MODO SECUENCIAL ---
# [36315000] Reseteando sistema...
# [36465000] Reset completado
# [36465000] Cargando imagen de prueba 16x16...
#   Cargando fila 0/16
#   Cargando fila 8/16
# [39035000] Imagen cargada exitosamente
# [39035000] Iniciando procesamiento en modo SECUENCIAL
# [39055000] Esperando completar procesamiento...
# [46115000] Procesamiento completado en 706 ciclos
#   FLOPs ejecutadas: 512
#   Lecturas de memoria: 256
#   Escrituras de memoria: 320
#   Throughput: 0.73 FLOPs/ciclo
# 
# --- MODO SIMD ---
# [46115000] Reseteando sistema...
# [46265000] Reset completado
# [46265000] Cargando imagen de prueba 16x16...
#   Cargando fila 0/16
#   Cargando fila 8/16
# [48835000] Imagen cargada exitosamente
# [48835000] Iniciando procesamiento en modo       SIMD
# [48855000] Esperando completar procesamiento...
# [53195000] Procesamiento completado en 434 ciclos
#   FLOPs ejecutadas: 512
#   Lecturas de memoria: 256
#   Escrituras de memoria: 320
#   Throughput: 1.18 FLOPs/ciclo
# 
# ========================================
# RESULTADOS DE COMPARACION
# ========================================
# Ciclos secuencial: 706
# Ciclos SIMD:       434
# Speedup:           1.63x
# Eficiencia:        40.7%
# RESULTADO: PASS (speedup >= 1.5x)
# ========================================
# 
# TEST 5 COMPLETADO
# 
# ====================================================
# RESUMEN FINAL
# ====================================================
# Tests ejecutados: 5
# ====================================================
# FIN DE TESTBENCH
# ====================================================
# ** Note: $finish    : C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv(515)
#    Time: 53195 ns  Iteration: 1  Instance: /dsa_top_tb
# 1
# Break in Module dsa_top_tb at C:/Users/ederv/Documents/TEC/Arqui2/p21/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv line 515
# End time: 19:06:40 on Nov 28,2025, Elapsed time: 1:34:44
# Errors: 0, Warnings: 0
