{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703320829017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703320829017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 23 14:10:28 2023 " "Processing started: Sat Dec 23 14:10:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703320829017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320829017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_pulse_gen_detect -c t1c_pulse_gen_detect " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_pulse_gen_detect -c t1c_pulse_gen_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320829017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703320831212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703320831212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1c_pulse_gen_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file t1c_pulse_gen_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_pulse_gen_detect " "Found entity 1: t1c_pulse_gen_detect" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703320836158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1c_pulse_gen_detect " "Elaborating entity \"t1c_pulse_gen_detect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703320836174 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo_rx t1c_pulse_gen_detect.v(66) " "Verilog HDL Always Construct warning at t1c_pulse_gen_detect.v(66): variable \"echo_rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1703320836175 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigger t1c_pulse_gen_detect.v(39) " "Verilog HDL Always Construct warning at t1c_pulse_gen_detect.v(39): inferring latch(es) for variable \"trigger\", which holds its previous value in one or more paths through the always construct" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703320836175 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out t1c_pulse_gen_detect.v(39) " "Verilog HDL Always Construct warning at t1c_pulse_gen_detect.v(39): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703320836175 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pulses t1c_pulse_gen_detect.v(39) " "Verilog HDL Always Construct warning at t1c_pulse_gen_detect.v(39): inferring latch(es) for variable \"pulses\", which holds its previous value in one or more paths through the always construct" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703320836175 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state t1c_pulse_gen_detect.v(39) " "Verilog HDL Always Construct warning at t1c_pulse_gen_detect.v(39): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703320836175 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter1 t1c_pulse_gen_detect.v(39) " "Verilog HDL Always Construct warning at t1c_pulse_gen_detect.v(39): inferring latch(es) for variable \"counter1\", which holds its previous value in one or more paths through the always construct" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703320836175 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter2 t1c_pulse_gen_detect.v(39) " "Verilog HDL Always Construct warning at t1c_pulse_gen_detect.v(39): inferring latch(es) for variable \"counter2\", which holds its previous value in one or more paths through the always construct" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703320836175 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter3 t1c_pulse_gen_detect.v(39) " "Verilog HDL Always Construct warning at t1c_pulse_gen_detect.v(39): inferring latch(es) for variable \"counter3\", which holds its previous value in one or more paths through the always construct" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703320836175 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[0\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[0\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836177 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[1\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[1\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[2\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[2\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[3\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[3\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[4\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[4\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[5\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[5\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[6\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[6\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[7\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[7\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[8\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[8\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[9\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[9\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[10\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[10\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[11\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[11\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[12\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[12\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[13\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[13\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[14\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[14\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[15\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[15\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[16\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[16\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[17\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[17\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[18\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[18\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[19\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[19\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[20\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[20\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[21\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter3\[21\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836178 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[0\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[0\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[1\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[1\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[2\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[2\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[3\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[3\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[4\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[4\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[5\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[5\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[6\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[6\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[7\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[7\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[8\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[8\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[9\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[9\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[10\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[10\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[11\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[11\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[12\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[12\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[13\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[13\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[14\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[14\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[15\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[15\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[16\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[16\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[17\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[17\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[18\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[18\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[19\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[19\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[20\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[20\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[21\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter2\[21\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[0\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[0\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[1\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[1\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[2\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[2\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[3\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[3\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[4\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[4\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[5\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[5\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[6\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[6\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[7\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[7\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[8\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[8\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[9\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[9\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[10\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[10\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[11\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[11\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[12\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[12\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[13\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[13\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[14\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[14\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[15\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[15\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[16\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[16\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[17\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[17\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[18\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[18\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[19\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[19\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[20\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[20\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[21\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"counter1\[21\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"state\[0\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"state\[1\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[0\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[0\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[1\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[1\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[2\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[2\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[3\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[3\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[4\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[4\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[5\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[5\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[6\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[6\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[7\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[7\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[8\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[8\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[9\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[9\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[10\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[10\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[11\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[11\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[12\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[12\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[13\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[13\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[14\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[14\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[15\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[15\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[16\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[16\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[17\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[17\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[18\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[18\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[19\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[19\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[20\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[20\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulses\[21\] t1c_pulse_gen_detect.v(39) " "Inferred latch for \"pulses\[21\]\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out t1c_pulse_gen_detect.v(39) " "Inferred latch for \"out\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger t1c_pulse_gen_detect.v(39) " "Inferred latch for \"trigger\" at t1c_pulse_gen_detect.v(39)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320836179 "|t1c_pulse_gen_detect"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "trigger\$latch " "Latch trigger\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\$latch " "Latch out\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pulses\[3\]\$latch " "Ports D and ENA on the latch are fed by the same signal pulses\[3\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[1\]\$latch " "Latch pulses\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[2\]\$latch " "Latch pulses\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[3\]\$latch " "Latch pulses\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[4\]\$latch " "Latch pulses\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[5\]\$latch " "Latch pulses\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[6\]\$latch " "Latch pulses\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[7\]\$latch " "Latch pulses\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[8\]\$latch " "Latch pulses\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[9\]\$latch " "Latch pulses\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[10\]\$latch " "Latch pulses\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[11\]\$latch " "Latch pulses\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[12\]\$latch " "Latch pulses\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[13\]\$latch " "Latch pulses\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[14\]\$latch " "Latch pulses\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[15\]\$latch " "Latch pulses\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[16\]\$latch " "Latch pulses\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[17\]\$latch " "Latch pulses\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[18\]\$latch " "Latch pulses\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[19\]\$latch " "Latch pulses\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836458 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[20\]\$latch " "Latch pulses\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pulses\[21\]\$latch " "Latch pulses\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echo_rx " "Ports D and ENA on the latch are fed by the same signal echo_rx" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state\[0\]\$latch " "Latch state\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state\[1\]\$latch " "Latch state\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[17\] " "Latch counter3\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[18\] " "Latch counter3\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[19\] " "Latch counter3\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[20\] " "Latch counter3\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[21\] " "Latch counter3\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[15\] " "Latch counter3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[16\] " "Latch counter3\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[11\] " "Latch counter3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[12\] " "Latch counter3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[13\] " "Latch counter3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[14\] " "Latch counter3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[9\] " "Latch counter3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[10\] " "Latch counter3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[8\] " "Latch counter3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[7\] " "Latch counter3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[5\] " "Latch counter3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[6\] " "Latch counter3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[0\] " "Latch counter3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[1\] " "Latch counter3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[2\] " "Latch counter3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[3\] " "Latch counter3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836459 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter3\[4\] " "Latch counter3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[1\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[7\] " "Latch counter1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[8\] " "Latch counter1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[9\] " "Latch counter1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[10\] " "Latch counter1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[11\] " "Latch counter1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[12\] " "Latch counter1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[13\] " "Latch counter1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[14\] " "Latch counter1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[15\] " "Latch counter1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[16\] " "Latch counter1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[17\] " "Latch counter1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[18\] " "Latch counter1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[19\] " "Latch counter1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[20\] " "Latch counter1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[21\] " "Latch counter1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[5\] " "Latch counter1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[6\] " "Latch counter1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[2\] " "Latch counter1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[3\] " "Latch counter1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[4\] " "Latch counter1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[18\] " "Latch counter2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[19\] " "Latch counter2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[20\] " "Latch counter2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[21\] " "Latch counter2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[14\] " "Latch counter2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836460 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[15\] " "Latch counter2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[16\] " "Latch counter2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[17\] " "Latch counter2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[10\] " "Latch counter2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[11\] " "Latch counter2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[12\] " "Latch counter2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[13\] " "Latch counter2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[5\] " "Latch counter2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[6\] " "Latch counter2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[7\] " "Latch counter2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[8\] " "Latch counter2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[9\] " "Latch counter2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[3\] " "Latch counter2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[4\] " "Latch counter2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[0\] " "Latch counter2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[1\] " "Latch counter2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter2\[2\] " "Latch counter2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal state\[0\]\$latch" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[1\] " "Latch counter1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter1\[0\] " "Latch counter1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703320836461 ""}  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703320836461 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pulses\[0\] GND " "Pin \"pulses\[0\]\" is stuck at GND" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703320836504 "|t1c_pulse_gen_detect|pulses[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703320836504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703320836568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703320840169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703320840169 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50M " "No output dependent on input pin \"clk_50M\"" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/Desktop/AT_23-24/task_1/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703320844550 "|t1c_pulse_gen_detect|clk_50M"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1703320844550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "346 " "Implemented 346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703320844551 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703320844551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "317 " "Implemented 317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703320844551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703320844551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703320844564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 23 14:10:44 2023 " "Processing ended: Sat Dec 23 14:10:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703320844564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703320844564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703320844564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703320844564 ""}
