|uart_tester
CLOCK_50 => uart:uut.clk
CLOCK_50 => lcdautosend2l:lcd.CLOCK_50
KEY[0] => uart:uut.reset
KEY[0] => lcdautosend2l:lcd.reset
KEY[1] => uart:uut.txvalid
KEY[2] => ~NO_FANOUT~
GPIO_0[0] <= uart:uut.txd
SW[0] => uart:uut.txdata[0]
SW[1] => uart:uut.txdata[1]
SW[2] => uart:uut.txdata[2]
SW[3] => uart:uut.txdata[3]
SW[4] => uart:uut.txdata[4]
SW[5] => uart:uut.txdata[5]
SW[6] => uart:uut.txdata[6]
SW[7] => uart:uut.txdata[7]
LCD_RW <= lcdautosend2l:lcd.LCD_RW
LCD_RS <= lcdautosend2l:lcd.LCD_RS
LCD_EN <= lcdautosend2l:lcd.LCD_EN
LCD_ON <= lcdautosend2l:lcd.LCD_ON
LCD_BLON <= lcdautosend2l:lcd.LCD_BLON
LCD_DATA[0] <= lcdautosend2l:lcd.LCD_DATA[0]
LCD_DATA[1] <= lcdautosend2l:lcd.LCD_DATA[1]
LCD_DATA[2] <= lcdautosend2l:lcd.LCD_DATA[2]
LCD_DATA[3] <= lcdautosend2l:lcd.LCD_DATA[3]
LCD_DATA[4] <= lcdautosend2l:lcd.LCD_DATA[4]
LCD_DATA[5] <= lcdautosend2l:lcd.LCD_DATA[5]
LCD_DATA[6] <= lcdautosend2l:lcd.LCD_DATA[6]
LCD_DATA[7] <= lcdautosend2l:lcd.LCD_DATA[7]
LEDG[0] <= uart:uut.rxdata[0]
LEDG[1] <= uart:uut.rxdata[1]
LEDG[2] <= uart:uut.rxdata[2]
LEDG[3] <= uart:uut.rxdata[3]
LEDG[4] <= uart:uut.rxdata[4]
LEDG[5] <= uart:uut.rxdata[5]
LEDG[6] <= uart:uut.rxdata[6]
LEDG[7] <= uart:uut.rxdata[7]
LEDR[0] <= uart:uut.rxvalid
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
GPIO_1[0] => uart:uut.rxd


|uart_tester|uart:uut
clk => baud_rate_gen:BaudRate.clk
reset => baud_rate_gen:BaudRate.reset
reset => receiver:Receive.reset
reset => transmitter:Transmit.reset
rxd => receiver:Receive.rxd
txvalid => transmitter:Transmit.txvalid
txdata[0] => transmitter:Transmit.txdata[0]
txdata[1] => transmitter:Transmit.txdata[1]
txdata[2] => transmitter:Transmit.txdata[2]
txdata[3] => transmitter:Transmit.txdata[3]
txdata[4] => transmitter:Transmit.txdata[4]
txdata[5] => transmitter:Transmit.txdata[5]
txdata[6] => transmitter:Transmit.txdata[6]
txdata[7] => transmitter:Transmit.txdata[7]
txd <= transmitter:Transmit.txd
rxvalid <= receiver:Receive.rxvalid
rxdata[0] <= receiver:Receive.rxdata[0]
rxdata[1] <= receiver:Receive.rxdata[1]
rxdata[2] <= receiver:Receive.rxdata[2]
rxdata[3] <= receiver:Receive.rxdata[3]
rxdata[4] <= receiver:Receive.rxdata[4]
rxdata[5] <= receiver:Receive.rxdata[5]
rxdata[6] <= receiver:Receive.rxdata[6]
rxdata[7] <= receiver:Receive.rxdata[7]


|uart_tester|uart:uut|baud_rate_gen:BaudRate
clk => clk_out~reg0.CLK
clk => \clk_gen:clk_count[0].CLK
clk => \clk_gen:clk_count[1].CLK
clk => \clk_gen:clk_count[2].CLK
clk => \clk_gen:clk_count[3].CLK
clk => \clk_gen:clk_count[4].CLK
clk => \clk_gen:clk_count[5].CLK
clk => \clk_gen:clk_count[6].CLK
clk => \clk_gen:clk_count[7].CLK
clk => \clk_gen:clk_count[8].CLK
clk => \clk_gen:clk_count[9].CLK
clk => \clk_gen:clk_count[10].CLK
clk => \clk_gen:clk_count[11].CLK
clk => \clk_gen:clk_count[12].CLK
clk => \clk_gen:clk_count[13].CLK
clk => \clk_gen:clk_count[14].CLK
clk => \clk_gen:clk_count[15].CLK
clk => \clk_gen:clk_count[16].CLK
clk => \clk_gen:clk_count[17].CLK
clk => \clk_gen:clk_count[18].CLK
clk => \clk_gen:clk_count[19].CLK
clk => \clk_gen:clk_count[20].CLK
clk => \clk_gen:clk_count[21].CLK
clk => \clk_gen:clk_count[22].CLK
clk => \clk_gen:clk_count[23].CLK
clk => \clk_gen:clk_count[24].CLK
clk => \clk_gen:clk_count[25].CLK
clk => \clk_gen:clk_count[26].CLK
clk => \clk_gen:clk_count[27].CLK
clk => \clk_gen:clk_count[28].CLK
clk => \clk_gen:clk_count[29].CLK
clk => \clk_gen:clk_count[30].CLK
clk => \clk_gen:clk_count[31].CLK
reset => \clk_gen:clk_count[0].ACLR
reset => \clk_gen:clk_count[1].ACLR
reset => \clk_gen:clk_count[2].ACLR
reset => \clk_gen:clk_count[3].ACLR
reset => \clk_gen:clk_count[4].ACLR
reset => \clk_gen:clk_count[5].ACLR
reset => \clk_gen:clk_count[6].ACLR
reset => \clk_gen:clk_count[7].ACLR
reset => \clk_gen:clk_count[8].ACLR
reset => \clk_gen:clk_count[9].ACLR
reset => \clk_gen:clk_count[10].ACLR
reset => \clk_gen:clk_count[11].ACLR
reset => \clk_gen:clk_count[12].ACLR
reset => \clk_gen:clk_count[13].ACLR
reset => \clk_gen:clk_count[14].ACLR
reset => \clk_gen:clk_count[15].ACLR
reset => \clk_gen:clk_count[16].ACLR
reset => \clk_gen:clk_count[17].ACLR
reset => \clk_gen:clk_count[18].ACLR
reset => \clk_gen:clk_count[19].ACLR
reset => \clk_gen:clk_count[20].ACLR
reset => \clk_gen:clk_count[21].ACLR
reset => \clk_gen:clk_count[22].ACLR
reset => \clk_gen:clk_count[23].ACLR
reset => \clk_gen:clk_count[24].ACLR
reset => \clk_gen:clk_count[25].ACLR
reset => \clk_gen:clk_count[26].ACLR
reset => \clk_gen:clk_count[27].ACLR
reset => \clk_gen:clk_count[28].ACLR
reset => \clk_gen:clk_count[29].ACLR
reset => \clk_gen:clk_count[30].ACLR
reset => \clk_gen:clk_count[31].ACLR
reset => clk_out~reg0.ENA
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_tester|uart:uut|receiver:Receive
rxd => rxdata.DATAB
rxd => rxdata.DATAB
rxd => rxdata.DATAB
rxd => rxdata.DATAB
rxd => rxdata.DATAB
rxd => rxdata.DATAB
rxd => rxdata.DATAB
rxd => rxdata.DATAB
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => bit_count.OUTPUTSELECT
rxd => busy.OUTPUTSELECT
rxd => rxvalid.DATAB
rxd => clk.IN1
reset => rxvalid~reg0.ACLR
reset => busy.ACLR
reset => rxdata[0]~reg0.ACLR
reset => rxdata[1]~reg0.ACLR
reset => rxdata[2]~reg0.ACLR
reset => rxdata[3]~reg0.ACLR
reset => rxdata[4]~reg0.ACLR
reset => rxdata[5]~reg0.ACLR
reset => rxdata[6]~reg0.ACLR
reset => rxdata[7]~reg0.ACLR
reset => \clk:bit_count[0].ACLR
reset => \clk:bit_count[1].ACLR
reset => \clk:bit_count[2].ACLR
reset => \clk:bit_count[3].ACLR
reset => \clk:bit_count[4].ACLR
reset => \clk:bit_count[5].ACLR
reset => \clk:bit_count[6].ACLR
reset => \clk:bit_count[7].ACLR
reset => \clk:bit_count[8].ACLR
reset => \clk:bit_count[9].ACLR
reset => \clk:bit_count[10].ACLR
reset => \clk:bit_count[11].ACLR
reset => \clk:bit_count[12].ACLR
reset => \clk:bit_count[13].ACLR
reset => \clk:bit_count[14].ACLR
reset => \clk:bit_count[15].ACLR
reset => \clk:bit_count[16].ACLR
reset => \clk:bit_count[17].ACLR
reset => \clk:bit_count[18].ACLR
reset => \clk:bit_count[19].ACLR
reset => \clk:bit_count[20].ACLR
reset => \clk:bit_count[21].ACLR
reset => \clk:bit_count[22].ACLR
reset => \clk:bit_count[23].ACLR
reset => \clk:bit_count[24].ACLR
reset => \clk:bit_count[25].ACLR
reset => \clk:bit_count[26].ACLR
reset => \clk:bit_count[27].ACLR
reset => \clk:bit_count[28].ACLR
reset => \clk:bit_count[29].ACLR
reset => \clk:bit_count[30].ACLR
reset => \clk:bit_count[31].ACLR
clk_baud => rxvalid~reg0.CLK
clk_baud => busy.CLK
clk_baud => rxdata[0]~reg0.CLK
clk_baud => rxdata[1]~reg0.CLK
clk_baud => rxdata[2]~reg0.CLK
clk_baud => rxdata[3]~reg0.CLK
clk_baud => rxdata[4]~reg0.CLK
clk_baud => rxdata[5]~reg0.CLK
clk_baud => rxdata[6]~reg0.CLK
clk_baud => rxdata[7]~reg0.CLK
clk_baud => \clk:bit_count[0].CLK
clk_baud => \clk:bit_count[1].CLK
clk_baud => \clk:bit_count[2].CLK
clk_baud => \clk:bit_count[3].CLK
clk_baud => \clk:bit_count[4].CLK
clk_baud => \clk:bit_count[5].CLK
clk_baud => \clk:bit_count[6].CLK
clk_baud => \clk:bit_count[7].CLK
clk_baud => \clk:bit_count[8].CLK
clk_baud => \clk:bit_count[9].CLK
clk_baud => \clk:bit_count[10].CLK
clk_baud => \clk:bit_count[11].CLK
clk_baud => \clk:bit_count[12].CLK
clk_baud => \clk:bit_count[13].CLK
clk_baud => \clk:bit_count[14].CLK
clk_baud => \clk:bit_count[15].CLK
clk_baud => \clk:bit_count[16].CLK
clk_baud => \clk:bit_count[17].CLK
clk_baud => \clk:bit_count[18].CLK
clk_baud => \clk:bit_count[19].CLK
clk_baud => \clk:bit_count[20].CLK
clk_baud => \clk:bit_count[21].CLK
clk_baud => \clk:bit_count[22].CLK
clk_baud => \clk:bit_count[23].CLK
clk_baud => \clk:bit_count[24].CLK
clk_baud => \clk:bit_count[25].CLK
clk_baud => \clk:bit_count[26].CLK
clk_baud => \clk:bit_count[27].CLK
clk_baud => \clk:bit_count[28].CLK
clk_baud => \clk:bit_count[29].CLK
clk_baud => \clk:bit_count[30].CLK
clk_baud => \clk:bit_count[31].CLK
rxvalid <= rxvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[0] <= rxdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[1] <= rxdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[2] <= rxdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[3] <= rxdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[4] <= rxdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[5] <= rxdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[6] <= rxdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[7] <= rxdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_tester|uart:uut|transmitter:Transmit
txvalid => clk.IN1
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => bit_count.OUTPUTSELECT
txvalid => busy.OUTPUTSELECT
reset => txd~reg0.PRESET
reset => busy.ACLR
reset => \clk:bit_count[0].ACLR
reset => \clk:bit_count[1].ACLR
reset => \clk:bit_count[2].ACLR
reset => \clk:bit_count[3].ACLR
reset => \clk:bit_count[4].ACLR
reset => \clk:bit_count[5].ACLR
reset => \clk:bit_count[6].ACLR
reset => \clk:bit_count[7].ACLR
reset => \clk:bit_count[8].ACLR
reset => \clk:bit_count[9].ACLR
reset => \clk:bit_count[10].ACLR
reset => \clk:bit_count[11].ACLR
reset => \clk:bit_count[12].ACLR
reset => \clk:bit_count[13].ACLR
reset => \clk:bit_count[14].ACLR
reset => \clk:bit_count[15].ACLR
reset => \clk:bit_count[16].ACLR
reset => \clk:bit_count[17].ACLR
reset => \clk:bit_count[18].ACLR
reset => \clk:bit_count[19].ACLR
reset => \clk:bit_count[20].ACLR
reset => \clk:bit_count[21].ACLR
reset => \clk:bit_count[22].ACLR
reset => \clk:bit_count[23].ACLR
reset => \clk:bit_count[24].ACLR
reset => \clk:bit_count[25].ACLR
reset => \clk:bit_count[26].ACLR
reset => \clk:bit_count[27].ACLR
reset => \clk:bit_count[28].ACLR
reset => \clk:bit_count[29].ACLR
reset => \clk:bit_count[30].ACLR
reset => \clk:bit_count[31].ACLR
clk_baud => txd~reg0.CLK
clk_baud => busy.CLK
clk_baud => \clk:bit_count[0].CLK
clk_baud => \clk:bit_count[1].CLK
clk_baud => \clk:bit_count[2].CLK
clk_baud => \clk:bit_count[3].CLK
clk_baud => \clk:bit_count[4].CLK
clk_baud => \clk:bit_count[5].CLK
clk_baud => \clk:bit_count[6].CLK
clk_baud => \clk:bit_count[7].CLK
clk_baud => \clk:bit_count[8].CLK
clk_baud => \clk:bit_count[9].CLK
clk_baud => \clk:bit_count[10].CLK
clk_baud => \clk:bit_count[11].CLK
clk_baud => \clk:bit_count[12].CLK
clk_baud => \clk:bit_count[13].CLK
clk_baud => \clk:bit_count[14].CLK
clk_baud => \clk:bit_count[15].CLK
clk_baud => \clk:bit_count[16].CLK
clk_baud => \clk:bit_count[17].CLK
clk_baud => \clk:bit_count[18].CLK
clk_baud => \clk:bit_count[19].CLK
clk_baud => \clk:bit_count[20].CLK
clk_baud => \clk:bit_count[21].CLK
clk_baud => \clk:bit_count[22].CLK
clk_baud => \clk:bit_count[23].CLK
clk_baud => \clk:bit_count[24].CLK
clk_baud => \clk:bit_count[25].CLK
clk_baud => \clk:bit_count[26].CLK
clk_baud => \clk:bit_count[27].CLK
clk_baud => \clk:bit_count[28].CLK
clk_baud => \clk:bit_count[29].CLK
clk_baud => \clk:bit_count[30].CLK
clk_baud => \clk:bit_count[31].CLK
txdata[0] => Mux0.IN7
txdata[1] => Mux0.IN6
txdata[2] => Mux0.IN5
txdata[3] => Mux0.IN4
txdata[4] => Mux0.IN3
txdata[5] => Mux0.IN2
txdata[6] => Mux0.IN1
txdata[7] => Mux0.IN0
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_tester|LCDautoSend2L:lcd
CLOCK_50 => baud_rate_gen:BaudRateGen.clk
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => writeArray.OUTPUTSELECT
writeNow => stepControl.OUTPUTSELECT
writeNow => stepControl.OUTPUTSELECT
writeNow => stepControl.OUTPUTSELECT
writeNow => stepControl.OUTPUTSELECT
writeNow => stepControl.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD.OUTPUTSELECT
writeNow => LCD_RS.OUTPUTSELECT
reset => baud_rate_gen:BaudRateGen.reset
rxdata[0] => Equal0.IN7
rxdata[0] => Equal1.IN6
rxdata[1] => Equal0.IN6
rxdata[1] => Equal1.IN5
rxdata[2] => Equal0.IN5
rxdata[2] => Equal1.IN4
rxdata[3] => Equal0.IN4
rxdata[3] => Equal1.IN3
rxdata[4] => Equal0.IN3
rxdata[4] => Equal1.IN2
rxdata[5] => Equal0.IN2
rxdata[5] => Equal1.IN1
rxdata[6] => Equal0.IN1
rxdata[6] => Equal1.IN0
rxdata[7] => Equal0.IN0
rxdata[7] => Equal1.IN7
LCD_RW <= <GND>
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <= LCD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= LCD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= LCD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= LCD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= LCD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= LCD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= LCD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= LCD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_tester|LCDautoSend2L:lcd|baud_rate_gen:BaudRateGen
clk => clk_out~reg0.CLK
clk => \clk_gen:clk_count[0].CLK
clk => \clk_gen:clk_count[1].CLK
clk => \clk_gen:clk_count[2].CLK
clk => \clk_gen:clk_count[3].CLK
clk => \clk_gen:clk_count[4].CLK
clk => \clk_gen:clk_count[5].CLK
clk => \clk_gen:clk_count[6].CLK
clk => \clk_gen:clk_count[7].CLK
clk => \clk_gen:clk_count[8].CLK
clk => \clk_gen:clk_count[9].CLK
clk => \clk_gen:clk_count[10].CLK
clk => \clk_gen:clk_count[11].CLK
clk => \clk_gen:clk_count[12].CLK
clk => \clk_gen:clk_count[13].CLK
clk => \clk_gen:clk_count[14].CLK
clk => \clk_gen:clk_count[15].CLK
clk => \clk_gen:clk_count[16].CLK
clk => \clk_gen:clk_count[17].CLK
clk => \clk_gen:clk_count[18].CLK
clk => \clk_gen:clk_count[19].CLK
clk => \clk_gen:clk_count[20].CLK
clk => \clk_gen:clk_count[21].CLK
clk => \clk_gen:clk_count[22].CLK
clk => \clk_gen:clk_count[23].CLK
clk => \clk_gen:clk_count[24].CLK
clk => \clk_gen:clk_count[25].CLK
clk => \clk_gen:clk_count[26].CLK
clk => \clk_gen:clk_count[27].CLK
clk => \clk_gen:clk_count[28].CLK
clk => \clk_gen:clk_count[29].CLK
clk => \clk_gen:clk_count[30].CLK
clk => \clk_gen:clk_count[31].CLK
reset => \clk_gen:clk_count[0].ACLR
reset => \clk_gen:clk_count[1].ACLR
reset => \clk_gen:clk_count[2].ACLR
reset => \clk_gen:clk_count[3].ACLR
reset => \clk_gen:clk_count[4].ACLR
reset => \clk_gen:clk_count[5].ACLR
reset => \clk_gen:clk_count[6].ACLR
reset => \clk_gen:clk_count[7].ACLR
reset => \clk_gen:clk_count[8].ACLR
reset => \clk_gen:clk_count[9].ACLR
reset => \clk_gen:clk_count[10].ACLR
reset => \clk_gen:clk_count[11].ACLR
reset => \clk_gen:clk_count[12].ACLR
reset => \clk_gen:clk_count[13].ACLR
reset => \clk_gen:clk_count[14].ACLR
reset => \clk_gen:clk_count[15].ACLR
reset => \clk_gen:clk_count[16].ACLR
reset => \clk_gen:clk_count[17].ACLR
reset => \clk_gen:clk_count[18].ACLR
reset => \clk_gen:clk_count[19].ACLR
reset => \clk_gen:clk_count[20].ACLR
reset => \clk_gen:clk_count[21].ACLR
reset => \clk_gen:clk_count[22].ACLR
reset => \clk_gen:clk_count[23].ACLR
reset => \clk_gen:clk_count[24].ACLR
reset => \clk_gen:clk_count[25].ACLR
reset => \clk_gen:clk_count[26].ACLR
reset => \clk_gen:clk_count[27].ACLR
reset => \clk_gen:clk_count[28].ACLR
reset => \clk_gen:clk_count[29].ACLR
reset => \clk_gen:clk_count[30].ACLR
reset => \clk_gen:clk_count[31].ACLR
reset => clk_out~reg0.ENA
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


