{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573439167214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573439167220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 18:26:07 2019 " "Processing started: Sun Nov 10 18:26:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573439167220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439167220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439167220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573439167713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573439167713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK prog123_tb.sv(5) " "Verilog HDL Declaration information at prog123_tb.sv(5): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "prog123_tb.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/prog123_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573439176579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog123_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file prog123_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog123_tb " "Found entity 1: prog123_tb" {  } { { "prog123_tb.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/prog123_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "Ctrl.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/Ctrl.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(25) " "Verilog HDL warning at data_mem.sv(25): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573439176594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/PC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/reg_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439176610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573439176756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TopLevel.sv(61) " "Verilog HDL assignment warning at TopLevel.sv(61): truncated value with size 32 to match size of target (1)" {  } { { "TopLevel.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176758 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT LUT:LUT1 " "Elaborating entity \"LUT\" for hierarchy \"LUT:LUT1\"" {  } { { "TopLevel.sv" "LUT1" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439176775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(14) " "Verilog HDL assignment warning at LUT.sv(14): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176776 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(15) " "Verilog HDL assignment warning at LUT.sv(15): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176776 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(16) " "Verilog HDL assignment warning at LUT.sv(16): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176776 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(17) " "Verilog HDL assignment warning at LUT.sv(17): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176776 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(18) " "Verilog HDL assignment warning at LUT.sv(18): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176776 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(19) " "Verilog HDL assignment warning at LUT.sv(19): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176776 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(20) " "Verilog HDL assignment warning at LUT.sv(20): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176776 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(21) " "Verilog HDL assignment warning at LUT.sv(21): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176776 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(22) " "Verilog HDL assignment warning at LUT.sv(22): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176777 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(23) " "Verilog HDL assignment warning at LUT.sv(23): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176777 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(24) " "Verilog HDL assignment warning at LUT.sv(24): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176777 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(25) " "Verilog HDL assignment warning at LUT.sv(25): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176777 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(26) " "Verilog HDL assignment warning at LUT.sv(26): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176777 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(27) " "Verilog HDL assignment warning at LUT.sv(27): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176777 "|TopLevel|LUT:LUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LUT.sv(28) " "Verilog HDL assignment warning at LUT.sv(28): truncated value with size 32 to match size of target (12)" {  } { { "LUT.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/LUT.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176777 "|TopLevel|LUT:LUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "TopLevel.sv" "PC1" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439176792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC.sv(25) " "Verilog HDL assignment warning at PC.sv(25): truncated value with size 32 to match size of target (12)" {  } { { "PC.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/PC.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176792 "|TopLevel|PC:PC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC.sv(32) " "Verilog HDL assignment warning at PC.sv(32): truncated value with size 32 to match size of target (12)" {  } { { "PC.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/PC.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176793 "|TopLevel|PC:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:Ctrl1 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:Ctrl1\"" {  } { { "TopLevel.sv" "Ctrl1" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439176808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:instr_ROM1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:instr_ROM1\"" {  } { { "TopLevel.sv" "instr_ROM1" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439176816 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "622 0 4095 InstROM.sv(42) " "Verilog HDL warning at InstROM.sv(42): number of words (622) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "InstROM.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/InstROM.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1573439176823 "|TopLevel|InstROM:instr_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(38) " "Net \"inst_rom.data_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573439176823 "|TopLevel|InstROM:instr_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(38) " "Net \"inst_rom.waddr_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573439176823 "|TopLevel|InstROM:instr_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(38) " "Net \"inst_rom.we_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573439176823 "|TopLevel|InstROM:instr_ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file1\"" {  } { { "TopLevel.sv" "reg_file1" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439176825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439176834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic ALU.sv(19) " "Verilog HDL or VHDL warning at ALU.sv(19): object \"op_mnemonic\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/ALU.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573439176842 "|TopLevel|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_mem1 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_mem1\"" {  } { { "TopLevel.sv" "data_mem1" { Text "C:/Users/orrne/Desktop/proc_1/TopLevel.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439176844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.sv(25) " "Verilog HDL assignment warning at data_mem.sv(25): truncated value with size 32 to match size of target (8)" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573439176887 "|TopLevel|data_mem:data_mem1"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:reg_file1\|registers_rtl_0 " "Inferred RAM node \"reg_file:reg_file1\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1573439177516 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/orrne/Desktop/proc_1/db/TopLevel.ram0_InstROM_b8485114.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/orrne/Desktop/proc_1/db/TopLevel.ram0_InstROM_b8485114.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573439177542 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[0\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[0\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573439177551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[1\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[1\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573439177551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[2\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[2\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573439177551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[3\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[3\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573439177551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[4\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[4\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573439177551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[5\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[5\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573439177551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[6\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[6\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573439177551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[7\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[7\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573439177551 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1573439177551 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:reg_file1\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:reg_file1\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573439179704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573439179704 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573439179704 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU1\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "C:/Users/orrne/Desktop/proc_1/ALU.sv" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573439179705 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU1\|Mod0\"" {  } { { "ALU.sv" "Mod0" { Text "C:/Users/orrne/Desktop/proc_1/ALU.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573439179705 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573439179705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:reg_file1\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"reg_file:reg_file1\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439179834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:reg_file1\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"reg_file:reg_file1\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573439179834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfo1 " "Found entity 1: altsyncram_dfo1" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "C:/Users/orrne/Desktop/proc_1/db/altsyncram_dfo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439179890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439179890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:ALU1\|lpm_divide:Div0\"" {  } { { "ALU.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/ALU.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439179955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU1\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:ALU1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439179955 ""}  } { { "ALU.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/ALU.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573439179955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/orrne/Desktop/proc_1/db/lpm_divide_9am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439179998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439179998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/orrne/Desktop/proc_1/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439180019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439180019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/orrne/Desktop/proc_1/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439180042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439180042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:ALU1\|lpm_divide:Mod0\"" {  } { { "ALU.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/ALU.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439180072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU1\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:ALU1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439180072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439180072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439180072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573439180072 ""}  } { { "ALU.sv" "" { Text "C:/Users/orrne/Desktop/proc_1/ALU.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573439180072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/orrne/Desktop/proc_1/db/lpm_divide_c2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573439180111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439180111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573439183031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/orrne/Desktop/proc_1/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/orrne/Desktop/proc_1/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439186934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573439187159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573439187159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3788 " "Implemented 3788 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573439187484 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573439187484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3776 " "Implemented 3776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573439187484 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573439187484 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1573439187484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573439187484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573439187523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 18:26:27 2019 " "Processing ended: Sun Nov 10 18:26:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573439187523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573439187523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573439187523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573439187523 ""}
