
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /openlane/designs/project/src/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/project/src/processor.v
Parsing SystemVerilog input from `/openlane/designs/project/src/processor.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\ID'.
Generating RTLIL representation for module `\IF_ID_pipeline'.
Generating RTLIL representation for module `\M1_M2_pipeline'.
Generating RTLIL representation for module `\M2_WB_pipeline'.
Generating RTLIL representation for module `\forwarding_alu'.
Generating RTLIL representation for module `\id_mux'.
Generating RTLIL representation for module `\pc_controller'.
Generating RTLIL representation for module `\reg_file'.
Generating RTLIL representation for module `\stall_unit'.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\uart_rx'.
Generating RTLIL representation for module `\wrapper'.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/hierarchy.dot'.
Dumping module wrapper to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU

4.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU
Removed 0 unused modules.

5. Executing TRIBUF pass.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU

6.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5980$1126'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5966$1125'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5952$1124'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5938$1123'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5924$1122'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5910$1121'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5896$1120'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5882$1119'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5868$1118'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5854$1117'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5840$1116'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5808$1115'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5794$1114'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5780$1113'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5766$1112'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5752$1111'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5738$1110'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5724$1109'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5710$1108'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5696$1107'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5682$1106'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5668$1105'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5636$1104'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5622$1103'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5608$1102'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5594$1101'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5580$1100'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5566$1099'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5552$1098'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5538$1097'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5524$1096'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5510$1095'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5496$1094'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5464$1093'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5450$1092'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5436$1091'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5422$1090'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5408$1089'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5394$1088'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5380$1087'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5366$1086'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5352$1085'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5338$1084'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5324$1083'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5292$1082'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5278$1081'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5264$1080'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5250$1079'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5236$1078'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5222$1077'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5208$1076'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5194$1075'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5180$1074'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5166$1073'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5152$1072'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5120$1071'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5106$1070'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5092$1069'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5078$1068'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5064$1067'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5050$1066'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5036$1065'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5022$1064'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5008$1063'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4994$1062'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4980$1061'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4948$1060'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4934$1059'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4920$1058'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4906$1057'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4892$1056'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4878$1055'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4864$1054'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4850$1053'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4836$1052'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4822$1051'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4808$1050'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4776$1049'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4762$1048'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4748$1047'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4734$1046'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4720$1045'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4706$1044'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4692$1043'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4678$1042'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4655$1041'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4632$1040'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4609$1039'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4577$1038'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4564$1037'.
Found and cleaned up 1 empty switch in `\stall_unit.$proc$/openlane/designs/project/src/processor.v:3812$1031'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$/openlane/designs/project/src/processor.v:3690$894'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$/openlane/designs/project/src/processor.v:3619$893'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
Found and cleaned up 1 empty switch in `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2608$236'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2503$227'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2490$226'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2477$225'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2464$224'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2451$223'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2438$222'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2425$221'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2412$220'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2399$219'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2386$218'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2373$217'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2360$216'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2347$215'.
Found and cleaned up 1 empty switch in `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2209$212'.
Found and cleaned up 1 empty switch in `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2187$211'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2109$190'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2100$187'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2091$184'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2082$181'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2073$178'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2064$175'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2055$172'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1965$153'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1956$150'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1947$147'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1938$144'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1929$141'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1920$138'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1911$135'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1804$112'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1795$109'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1786$106'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1777$103'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1768$100'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1759$97'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1750$94'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1741$91'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1704$90'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1667$89'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1658$86'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1649$83'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1640$80'.
Found and cleaned up 1 empty switch in `\ID.$proc$/openlane/designs/project/src/processor.v:1379$66'.
Found and cleaned up 1 empty switch in `\ID.$proc$/openlane/designs/project/src/processor.v:1357$65'.
Found and cleaned up 1 empty switch in `\ID.$proc$/openlane/designs/project/src/processor.v:1317$64'.
Found and cleaned up 1 empty switch in `\ID.$proc$/openlane/designs/project/src/processor.v:1265$63'.
Found and cleaned up 1 empty switch in `\ID.$proc$/openlane/designs/project/src/processor.v:1255$62'.
Found and cleaned up 1 empty switch in `\ID.$proc$/openlane/designs/project/src/processor.v:1239$61'.
Found and cleaned up 1 empty switch in `\ID.$proc$/openlane/designs/project/src/processor.v:1144$60'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/openlane/designs/project/src/processor.v:720$37'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/openlane/designs/project/src/processor.v:655$36'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/openlane/designs/project/src/processor.v:590$35'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/openlane/designs/project/src/processor.v:550$34'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/openlane/designs/project/src/processor.v:535$33'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/openlane/designs/project/src/processor.v:419$32'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/openlane/designs/project/src/processor.v:354$31'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/openlane/designs/project/src/processor.v:286$30'.
Cleaned up 153 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6818$1190 in module wrapper.
Marked 7 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6689$1180 in module wrapper.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6596$1173 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6585$1171 in module uart_rx.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6570$1163 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6559$1160 in module uart_rx.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6547$1154 in module uart_rx.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6532$1149 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6515$1144 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:6496$1135 in module uart_rx.
Removed 1 dead cases from process $proc$/openlane/designs/project/src/processor.v:3690$894 in module reg_file.
Removed 1 dead cases from process $proc$/openlane/designs/project/src/processor.v:3619$893 in module reg_file.
Removed 2 dead cases from process $proc$/openlane/designs/project/src/processor.v:3356$634 in module reg_file.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:3356$634 in module reg_file.
Removed 2 dead cases from process $proc$/openlane/designs/project/src/processor.v:3121$376 in module reg_file.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:3121$376 in module reg_file.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:2608$236 in module pc_controller.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:2109$190 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:2100$187 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:2091$184 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:2082$181 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:2073$178 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:2064$175 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:2055$172 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1965$153 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1956$150 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1947$147 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1938$144 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1929$141 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1920$138 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1911$135 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1804$112 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1795$109 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1786$106 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1777$103 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1768$100 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1759$97 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1750$94 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1741$91 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1658$86 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1649$83 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1640$80 in module IF_ID_pipeline.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1379$66 in module ID.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1357$65 in module ID.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1317$64 in module ID.
Marked 8 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1265$63 in module ID.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1255$62 in module ID.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1239$61 in module ID.
Marked 9 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:1144$60 in module ID.
Marked 11 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:720$37 in module ALU.
Marked 10 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:655$36 in module ALU.
Marked 10 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:590$35 in module ALU.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:550$34 in module ALU.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:535$33 in module ALU.
Marked 19 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:419$32 in module ALU.
Marked 10 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:354$31 in module ALU.
Marked 11 switch rules as full_case in process $proc$/openlane/designs/project/src/processor.v:286$30 in module ALU.
Removed a total of 6 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 425 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6531$1175'.
  Set init value: \i = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2933$1023'.
  Set init value: \$signal$9 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2929$1021'.
  Set init value: \$signal$8 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2925$1019'.
  Set init value: \$signal$73 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2921$1017'.
  Set init value: \$signal$72 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2917$1015'.
  Set init value: \$signal$71 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2913$1013'.
  Set init value: \$signal$70 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2909$1011'.
  Set init value: \$signal$7 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2905$1009'.
  Set init value: \$signal$69 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2901$1007'.
  Set init value: \$signal$68 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2897$1005'.
  Set init value: \$signal$67 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2893$1003'.
  Set init value: \$signal$66 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2889$1001'.
  Set init value: \$signal$65 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2885$999'.
  Set init value: \$signal$64 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2881$997'.
  Set init value: \$signal$63 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2877$995'.
  Set init value: \$signal$62 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2873$993'.
  Set init value: \$signal$61 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2869$991'.
  Set init value: \$signal$60 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2865$989'.
  Set init value: \$signal$6 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2861$987'.
  Set init value: \$signal$59 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2857$985'.
  Set init value: \$signal$58 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2853$983'.
  Set init value: \$signal$57 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2849$981'.
  Set init value: \$signal$56 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2845$979'.
  Set init value: \$signal$55 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2841$977'.
  Set init value: \$signal$54 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2837$975'.
  Set init value: \$signal$53 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2833$973'.
  Set init value: \$signal$52 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2829$971'.
  Set init value: \$signal$51 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2825$969'.
  Set init value: \$signal$50 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2821$967'.
  Set init value: \$signal$5 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2817$965'.
  Set init value: \$signal$49 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2813$963'.
  Set init value: \$signal$48 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2809$961'.
  Set init value: \$signal$47 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2805$959'.
  Set init value: \$signal$46 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2801$957'.
  Set init value: \$signal$45 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2797$955'.
  Set init value: \$signal$44 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2793$953'.
  Set init value: \$signal$43 = 0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2789$951'.
  Set init value: \$signal$4 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2785$949'.
  Set init value: \$signal$32 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2781$947'.
  Set init value: \$signal$31 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2777$945'.
  Set init value: \$signal$30 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2773$943'.
  Set init value: \$signal$3 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2769$941'.
  Set init value: \$signal$29 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2765$939'.
  Set init value: \$signal$28 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2761$937'.
  Set init value: \$signal$27 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2757$935'.
  Set init value: \$signal$26 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2753$933'.
  Set init value: \$signal$25 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2749$931'.
  Set init value: \$signal$24 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2745$929'.
  Set init value: \$signal$23 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2741$927'.
  Set init value: \$signal$22 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2737$925'.
  Set init value: \$signal$21 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2733$923'.
  Set init value: \$signal$20 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2729$921'.
  Set init value: \$signal$2 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2725$919'.
  Set init value: \$signal$19 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2721$917'.
  Set init value: \$signal$18 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2717$915'.
  Set init value: \$signal$17 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2713$913'.
  Set init value: \$signal$16 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2709$911'.
  Set init value: \$signal$15 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2705$909'.
  Set init value: \$signal$14 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2701$907'.
  Set init value: \$signal$13 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2697$905'.
  Set init value: \$signal$12 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2693$903'.
  Set init value: \$signal$11 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2689$901'.
  Set init value: \$signal$10 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2685$899'.
  Set init value: \$signal$1 = 1'0
Found init rule in `\reg_file.$proc$/openlane/designs/project/src/processor.v:2683$897'.
  Set init value: \$signal = 0
Found init rule in `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2583$243'.
  Set init value: \pc = 8'00000000
Found init rule in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2038$201'.
  Set init value: \web_out = 1'0
Found init rule in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2030$200'.
  Set init value: \s2_out = 5'00000
Found init rule in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2023$199'.
  Set init value: \s1_out = 5'00000
Found init rule in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2013$198'.
  Set init value: \reg_file_write_out = 1'0
Found init rule in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2005$197'.
  Set init value: \reg_file_write_data_in = 0
Found init rule in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2000$196'.
  Set init value: \reg_file_write_addr_in = 5'00000
Found init rule in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:1989$195'.
  Set init value: \csb_out = 1'0
Found init rule in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1894$164'.
  Set init value: \web_out = 1'0
Found init rule in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1886$163'.
  Set init value: \s2_out = 5'00000
Found init rule in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1878$162'.
  Set init value: \s1_out = 5'00000
Found init rule in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1867$161'.
  Set init value: \reg_file_write_out = 1'0
Found init rule in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1859$160'.
  Set init value: \reg_file_write_data_in = 0
Found init rule in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1855$159'.
  Set init value: \reg_file_write_addr_in = 5'00000
Found init rule in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1845$158'.
  Set init value: \csb_out = 1'0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1615$127'.
  Set init value: \stall_next3 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1611$126'.
  Set init value: \stall_next2 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1607$125'.
  Set init value: \stall_next = 1'0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1597$124'.
  Set init value: \jump_next3 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1593$123'.
  Set init value: \jump_next2 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1589$122'.
  Set init value: \jump_next = 1'0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1582$121'.
  Set init value: \inst_prev = 0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1570$120'.
  Set init value: \buffer = 0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1566$119'.
  Set init value: \branch_next3 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1562$118'.
  Set init value: \branch_next2 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1558$117'.
  Set init value: \branch_next = 1'0

11. Executing PROC_ARST pass (detect async resets in processes).

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~324 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6839$1193'.
Creating decoders for process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6832$1192'.
Creating decoders for process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6818$1190'.
     1/1: $1\data_mem_rdata_reg[31:0]
Creating decoders for process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
     1/39: $7\writing_inst_done[0:0]
     2/39: $7\inst_flag[0:0]
     3/39: $6\instruction[31:16] [7:0]
     4/39: $6\inst_flag[0:0]
     5/39: $6\inst_byte_count[1:0]
     6/39: $6\writing_inst_done[0:0]
     7/39: $6\write_inst_count[7:0]
     8/39: $6\instruction[31:16] [15:8]
     9/39: $5\instruction[31:8] [7:0]
    10/39: $5\inst_flag[0:0]
    11/39: $5\inst_byte_count[1:0]
    12/39: $5\writing_inst_done[0:0]
    13/39: $5\write_inst_count[7:0]
    14/39: $5\instruction[31:8] [23:8]
    15/39: $4\instruction[31:0] [7:0]
    16/39: $4\inst_flag[0:0]
    17/39: $4\inst_byte_count[1:0]
    18/39: $4\writing_inst_done[0:0]
    19/39: $4\write_inst_count[7:0]
    20/39: $4\instruction[31:0] [31:8]
    21/39: $3\inst_flag[0:0]
    22/39: $3\inst_byte_count[1:0]
    23/39: $3\writing_inst_done[0:0]
    24/39: $3\write_inst_count[7:0]
    25/39: $3\instruction[31:0]
    26/39: $2\temp_csb[0:0]
    27/39: $2\temp_web[0:0]
    28/39: $2\inst_flag[0:0]
    29/39: $2\inst_byte_count[1:0]
    30/39: $2\writing_inst_done[0:0]
    31/39: $2\write_inst_count[7:0]
    32/39: $2\instruction[31:0]
    33/39: $1\inst_flag[0:0]
    34/39: $1\inst_byte_count[1:0]
    35/39: $1\instruction[31:0]
    36/39: $1\write_inst_count[7:0]
    37/39: $1\writing_inst_done[0:0]
    38/39: $1\temp_csb[0:0]
    39/39: $1\temp_web[0:0]
Creating decoders for process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6661$1176'.
Creating decoders for process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6531$1175'.
Creating decoders for process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6596$1173'.
     1/2: $0\rxd_reg_0[0:0]
     2/2: $0\rxd_reg[0:0]
Creating decoders for process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6585$1171'.
     1/1: $0\fsm_state[2:0]
Creating decoders for process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6570$1163'.
     1/1: $0\cycle_counter[13:0]
Creating decoders for process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6559$1160'.
     1/1: $0\bit_sample[0:0]
Creating decoders for process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6547$1154'.
     1/1: $0\bit_counter[3:0]
Creating decoders for process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6532$1149'.
     1/11: $3\i[31:0]
     2/11: $0\recieved_data[7:0] [1]
     3/11: $0\recieved_data[7:0] [0]
     4/11: $0\recieved_data[7:0] [2]
     5/11: $0\recieved_data[7:0] [3]
     6/11: $0\recieved_data[7:0] [4]
     7/11: $0\recieved_data[7:0] [5]
     8/11: $0\recieved_data[7:0] [6]
     9/11: $0\recieved_data[7:0] [7]
    10/11: $1\i[31:0]
    11/11: $2\i[31:0]
Creating decoders for process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6515$1144'.
     1/1: $1\n_fsm_state[2:0]
Creating decoders for process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6496$1135'.
     1/1: $0\uart_rx_data[7:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:3862$1127'.
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5980$1126'.
     1/3: $3\id_mux_stall[0:0]
     2/3: $2\id_mux_stall[0:0]
     3/3: $1\id_mux_stall[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5966$1125'.
     1/1: $1\reg_file_gpio_input[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5952$1124'.
     1/1: $1\gpio_pins[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5938$1123'.
     1/1: $1\reg_file_write_data_mem[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5924$1122'.
     1/1: $1\reg_file_write_addr_mem[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5910$1121'.
     1/1: $1\reg_file_write_data_alu[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5896$1120'.
     1/1: $1\reg_file_write_addr_alu[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5882$1119'.
     1/1: $1\M2_WB_pipeline_web_in[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5868$1118'.
     1/1: $1\M2_WB_pipeline_csb_in[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5854$1117'.
     1/1: $1\M2_WB_pipeline_s2_in[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5840$1116'.
     1/1: $1\M2_WB_pipeline_s1_in[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5808$1115'.
     1/3: $3\pc_controller_jump[0:0]
     2/3: $2\pc_controller_jump[0:0]
     3/3: $1\pc_controller_jump[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5794$1114'.
     1/1: $1\M2_WB_pipeline_memory_data_out_out[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5780$1113'.
     1/1: $1\M2_WB_pipeline_memory_reg_addr_out_out[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5766$1112'.
     1/1: $1\M2_WB_pipeline_reg_file_write_in[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5752$1111'.
     1/1: $1\M1_M2_pipeline_web_in[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5738$1110'.
     1/1: $1\M1_M2_pipeline_csb_in[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5724$1109'.
     1/1: $1\M1_M2_pipeline_s2_in[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5710$1108'.
     1/1: $1\M1_M2_pipeline_s1_in[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5696$1107'.
     1/1: $1\M1_M2_pipeline_memory_reg_addr_out_out[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5682$1106'.
     1/1: $1\M1_M2_pipeline_reg_file_write_in[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5668$1105'.
     1/1: $1\data_mem_wdata[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5636$1104'.
     1/3: $3\pc_controller_branch[0:0]
     2/3: $2\pc_controller_branch[0:0]
     3/3: $1\pc_controller_branch[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5622$1103'.
     1/1: $1\alu_result[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5608$1102'.
     1/1: $1\wmask[3:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5594$1101'.
     1/1: $1\data_mem_addr[7:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5580$1100'.
     1/1: $1\web[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5566$1099'.
     1/1: $1\csb_mem[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5552$1098'.
     1/1: $1\csb_alu[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5538$1097'.
     1/1: $1\ALU_shamt[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5524$1096'.
     1/1: $1\s2[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5510$1095'.
     1/1: $1\s1[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5496$1094'.
     1/1: $1\ALU_inst_type3[6:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5464$1093'.
     1/3: $3\pc_controller_stall[0:0]
     2/3: $2\pc_controller_stall[0:0]
     3/3: $1\pc_controller_stall[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5450$1092'.
     1/1: $1\ALU_inst_type2[10:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5436$1091'.
     1/1: $1\ALU_inst_type1[10:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5422$1090'.
     1/1: $1\inst_type0[16:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5408$1089'.
     1/1: $1\ALU_inst_type[2:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5394$1088'.
     1/1: $1\ALU_immediate[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5380$1087'.
     1/1: $1\ALU_reg_addr_in[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5366$1086'.
     1/1: $1\ALU_Rb[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5352$1085'.
     1/1: $1\ALU_Ra[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5338$1084'.
     1/1: $1\ALU_pc[7:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5324$1083'.
     1/1: $1\forwarding_alu_web0[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5292$1082'.
     1/3: $3\IF_ID_pipeline_stall[0:0]
     2/3: $2\IF_ID_pipeline_stall[0:0]
     3/3: $1\IF_ID_pipeline_stall[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5278$1081'.
     1/1: $1\forwarding_alu_csb0[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5264$1080'.
     1/1: $1\forwarding_alu_val0[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5250$1079'.
     1/1: $1\forwarding_alu_des0[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5236$1078'.
     1/1: $1\forwarding_alu_s2_data[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5222$1077'.
     1/1: $1\forwarding_alu_s1_data[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5208$1076'.
     1/1: $1\forwarding_alu_s2[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5194$1075'.
     1/1: $1\forwarding_alu_s1[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5180$1074'.
     1/1: $1\id_mux_shamt_id[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5166$1073'.
     1/1: $1\id_mux_ifload_id[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5152$1072'.
     1/1: $1\id_mux_it3_id[6:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5120$1071'.
     1/3: $3\IF_ID_pipeline_jump[0:0]
     2/3: $2\IF_ID_pipeline_jump[0:0]
     3/3: $1\IF_ID_pipeline_jump[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5106$1070'.
     1/1: $1\id_mux_it2_id[10:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5092$1069'.
     1/1: $1\id_mux_it1_id[10:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5078$1068'.
     1/1: $1\id_mux_it0_id[16:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5064$1067'.
     1/1: $1\id_mux_instruction_type_id[2:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5050$1066'.
     1/1: $1\id_mux_signextended_immediate_id[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5036$1065'.
     1/1: $1\id_mux_s2data_out_id[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5022$1064'.
     1/1: $1\id_mux_s1data_out_id[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:5008$1063'.
     1/1: $1\id_mux_s2_id[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4994$1062'.
     1/1: $1\id_mux_s1_id[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4980$1061'.
     1/1: $1\id_mux_des_id[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4948$1060'.
     1/3: $3\IF_ID_pipeline_branch[0:0]
     2/3: $2\IF_ID_pipeline_branch[0:0]
     3/3: $1\IF_ID_pipeline_branch[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4934$1059'.
     1/1: $1\ID_s2_data_in[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4920$1058'.
     1/1: $1\ID_s1_data_in[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4906$1057'.
     1/1: $1\reg_file_load_Rs2_addr[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4892$1056'.
     1/1: $1\reg_file_load_Rs1_addr[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4878$1055'.
     1/1: $1\reg_file_pc[7:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4864$1054'.
     1/1: $1\pc_controller_read_flag[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4850$1053'.
     1/1: $1\pc_controller_immediate[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4836$1052'.
     1/1: $1\pc_controller_ra[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4822$1051'.
     1/1: $1\pc_controller_pc_in[7:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4808$1050'.
     1/1: $1\stall_unit_next_dest0[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4776$1049'.
     1/3: $3\reg_file_write_alu[0:0]
     2/3: $2\reg_file_write_alu[0:0]
     3/3: $1\reg_file_write_alu[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4762$1048'.
     1/1: $1\stall_unit_ID_src2[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4748$1047'.
     1/1: $1\stall_unit_ID_src1[4:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4734$1046'.
     1/1: $1\stall_unit_web0[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4720$1045'.
     1/1: $1\stall_unit_csb0[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4706$1044'.
     1/1: $1\ID_instruction[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4692$1043'.
     1/1: $1\IF_ID_pipeline_IF2_out[31:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4678$1042'.
     1/1: $1\inst_mem_addr[7:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4655$1041'.
     1/2: $2\reg_file_write_mem[0:0]
     2/2: $1\reg_file_write_mem[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4632$1040'.
     1/2: $2\reg_file_web_mem[0:0]
     2/2: $1\reg_file_web_mem[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4609$1039'.
     1/2: $2\reg_file_csb_mem[0:0]
     2/2: $1\reg_file_csb_mem[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4577$1038'.
     1/3: $3\reg_file_csb_alu[0:0]
     2/3: $2\reg_file_csb_alu[0:0]
     3/3: $1\reg_file_csb_alu[0:0]
Creating decoders for process `\top.$proc$/openlane/designs/project/src/processor.v:4564$1037'.
     1/1: $1\pc[7:0]
Creating decoders for process `\stall_unit.$proc$/openlane/designs/project/src/processor.v:3773$1032'.
Creating decoders for process `\stall_unit.$proc$/openlane/designs/project/src/processor.v:3812$1031'.
     1/4: $4\stall[0:0]
     2/4: $3\stall[0:0]
     3/4: $2\stall[0:0]
     4/4: $1\stall[0:0]
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2933$1023'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2929$1021'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2925$1019'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2921$1017'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2917$1015'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2913$1013'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2909$1011'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2905$1009'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2901$1007'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2897$1005'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2893$1003'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2889$1001'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2885$999'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2881$997'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2877$995'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2873$993'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2869$991'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2865$989'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2861$987'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2857$985'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2853$983'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2849$981'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2845$979'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2841$977'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2837$975'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2833$973'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2829$971'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2825$969'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2821$967'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2817$965'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2813$963'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2809$961'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2805$959'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2801$957'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2797$955'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2793$953'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2789$951'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2785$949'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2781$947'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2777$945'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2773$943'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2769$941'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2765$939'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2761$937'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2757$935'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2753$933'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2749$931'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2745$929'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2741$927'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2737$925'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2733$923'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2729$921'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2725$919'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2721$917'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2717$915'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2713$913'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2709$911'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2705$909'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2701$907'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2697$905'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2693$903'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2689$901'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2685$899'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2683$897'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2658$895'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3690$894'.
     1/1: $1\write_Rs2_data[31:0]
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3619$893'.
     1/1: $1\write_Rs1_data[31:0]
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
     1/226: $7\$signal$73$next[31:0]$891
     2/226: $7\$signal$next[31:0]$892
     3/226: $7\$signal$72$next[31:0]$890
     4/226: $7\$signal$71$next[31:0]$889
     5/226: $7\$signal$70$next[31:0]$888
     6/226: $7\$signal$69$next[31:0]$887
     7/226: $7\$signal$68$next[31:0]$886
     8/226: $7\$signal$67$next[31:0]$885
     9/226: $7\$signal$66$next[31:0]$884
    10/226: $7\$signal$65$next[31:0]$883
    11/226: $7\$signal$64$next[31:0]$882
    12/226: $7\$signal$63$next[31:0]$881
    13/226: $7\$signal$62$next[31:0]$880
    14/226: $7\$signal$61$next[31:0]$879
    15/226: $7\$signal$60$next[31:0]$878
    16/226: $7\$signal$59$next[31:0]$877
    17/226: $7\$signal$58$next[31:0]$876
    18/226: $7\$signal$57$next[31:0]$875
    19/226: $7\$signal$56$next[31:0]$874
    20/226: $7\$signal$55$next[31:0]$873
    21/226: $7\$signal$54$next[31:0]$872
    22/226: $7\$signal$53$next[31:0]$871
    23/226: $7\$signal$52$next[31:0]$870
    24/226: $7\$signal$51$next[31:0]$869
    25/226: $7\$signal$50$next[31:0]$868
    26/226: $7\$signal$49$next[31:0]$867
    27/226: $7\$signal$48$next[31:0]$866
    28/226: $7\$signal$47$next[31:0]$865
    29/226: $7\$signal$46$next[31:0]$864
    30/226: $9\$signal$45$next[31:0]$863
    31/226: $7\$signal$44$next[31:0]$862
    32/226: $7\$signal$43$next[31:0]$861
    33/226: $6\$signal$43$next[31:0]$829
    34/226: $6\$signal$next[31:0]$860
    35/226: $6\$signal$73$next[31:0]$859
    36/226: $6\$signal$72$next[31:0]$858
    37/226: $6\$signal$71$next[31:0]$857
    38/226: $6\$signal$70$next[31:0]$856
    39/226: $6\$signal$69$next[31:0]$855
    40/226: $6\$signal$68$next[31:0]$854
    41/226: $6\$signal$67$next[31:0]$853
    42/226: $6\$signal$66$next[31:0]$852
    43/226: $6\$signal$65$next[31:0]$851
    44/226: $6\$signal$64$next[31:0]$850
    45/226: $6\$signal$63$next[31:0]$849
    46/226: $6\$signal$62$next[31:0]$848
    47/226: $6\$signal$61$next[31:0]$847
    48/226: $6\$signal$60$next[31:0]$846
    49/226: $6\$signal$59$next[31:0]$845
    50/226: $6\$signal$58$next[31:0]$844
    51/226: $6\$signal$57$next[31:0]$843
    52/226: $6\$signal$56$next[31:0]$842
    53/226: $6\$signal$55$next[31:0]$841
    54/226: $6\$signal$54$next[31:0]$840
    55/226: $6\$signal$53$next[31:0]$839
    56/226: $6\$signal$52$next[31:0]$838
    57/226: $6\$signal$51$next[31:0]$837
    58/226: $6\$signal$50$next[31:0]$836
    59/226: $6\$signal$49$next[31:0]$835
    60/226: $6\$signal$48$next[31:0]$834
    61/226: $6\$signal$47$next[31:0]$833
    62/226: $6\$signal$46$next[31:0]$832
    63/226: $8\$signal$45$next[31:0]$831
    64/226: $6\$signal$44$next[31:0]$830
    65/226: $5\$signal$next[31:0]$828
    66/226: $5\$signal$73$next[31:0]$827
    67/226: $5\$signal$72$next[31:0]$826
    68/226: $5\$signal$71$next[31:0]$825
    69/226: $5\$signal$70$next[31:0]$824
    70/226: $5\$signal$69$next[31:0]$823
    71/226: $5\$signal$68$next[31:0]$822
    72/226: $5\$signal$67$next[31:0]$821
    73/226: $5\$signal$66$next[31:0]$820
    74/226: $5\$signal$65$next[31:0]$819
    75/226: $5\$signal$64$next[31:0]$818
    76/226: $5\$signal$63$next[31:0]$817
    77/226: $5\$signal$62$next[31:0]$816
    78/226: $5\$signal$61$next[31:0]$815
    79/226: $5\$signal$60$next[31:0]$814
    80/226: $5\$signal$59$next[31:0]$813
    81/226: $5\$signal$58$next[31:0]$812
    82/226: $5\$signal$57$next[31:0]$811
    83/226: $5\$signal$56$next[31:0]$810
    84/226: $5\$signal$55$next[31:0]$809
    85/226: $5\$signal$54$next[31:0]$808
    86/226: $5\$signal$53$next[31:0]$807
    87/226: $5\$signal$52$next[31:0]$806
    88/226: $5\$signal$51$next[31:0]$805
    89/226: $5\$signal$50$next[31:0]$804
    90/226: $5\$signal$49$next[31:0]$803
    91/226: $5\$signal$48$next[31:0]$802
    92/226: $5\$signal$47$next[31:0]$801
    93/226: $5\$signal$46$next[31:0]$800
    94/226: $7\$signal$45$next[31:0]$799
    95/226: $5\$signal$44$next[31:0]$798
    96/226: $5\$signal$43$next[31:0]$797
    97/226: $4\$signal$next[31:0]$796
    98/226: $4\$signal$73$next[31:0]$795
    99/226: $4\$signal$72$next[31:0]$794
   100/226: $4\$signal$71$next[31:0]$793
   101/226: $4\$signal$70$next[31:0]$792
   102/226: $4\$signal$69$next[31:0]$791
   103/226: $4\$signal$68$next[31:0]$790
   104/226: $4\$signal$67$next[31:0]$789
   105/226: $4\$signal$66$next[31:0]$788
   106/226: $4\$signal$65$next[31:0]$787
   107/226: $4\$signal$64$next[31:0]$786
   108/226: $4\$signal$63$next[31:0]$785
   109/226: $4\$signal$62$next[31:0]$784
   110/226: $4\$signal$61$next[31:0]$783
   111/226: $4\$signal$60$next[31:0]$782
   112/226: $4\$signal$59$next[31:0]$781
   113/226: $4\$signal$58$next[31:0]$780
   114/226: $4\$signal$57$next[31:0]$779
   115/226: $4\$signal$56$next[31:0]$778
   116/226: $4\$signal$55$next[31:0]$777
   117/226: $4\$signal$54$next[31:0]$776
   118/226: $4\$signal$53$next[31:0]$775
   119/226: $4\$signal$52$next[31:0]$774
   120/226: $4\$signal$51$next[31:0]$773
   121/226: $4\$signal$50$next[31:0]$772
   122/226: $4\$signal$49$next[31:0]$771
   123/226: $4\$signal$48$next[31:0]$770
   124/226: $4\$signal$47$next[31:0]$769
   125/226: $4\$signal$46$next[31:0]$768
   126/226: $6\$signal$45$next[31:0]$767
   127/226: $4\$signal$44$next[31:0]$766
   128/226: $4\$signal$43$next[31:0]$765
   129/226: $3\$signal$43$next[31:0]$733
   130/226: $3\$signal$next[31:0]$764
   131/226: $3\$signal$73$next[31:0]$763
   132/226: $3\$signal$72$next[31:0]$762
   133/226: $3\$signal$71$next[31:0]$761
   134/226: $3\$signal$70$next[31:0]$760
   135/226: $3\$signal$69$next[31:0]$759
   136/226: $3\$signal$68$next[31:0]$758
   137/226: $3\$signal$67$next[31:0]$757
   138/226: $3\$signal$66$next[31:0]$756
   139/226: $3\$signal$65$next[31:0]$755
   140/226: $3\$signal$64$next[31:0]$754
   141/226: $3\$signal$63$next[31:0]$753
   142/226: $3\$signal$62$next[31:0]$752
   143/226: $3\$signal$61$next[31:0]$751
   144/226: $3\$signal$60$next[31:0]$750
   145/226: $3\$signal$59$next[31:0]$749
   146/226: $3\$signal$58$next[31:0]$748
   147/226: $3\$signal$57$next[31:0]$747
   148/226: $3\$signal$56$next[31:0]$746
   149/226: $3\$signal$55$next[31:0]$745
   150/226: $3\$signal$54$next[31:0]$744
   151/226: $3\$signal$53$next[31:0]$743
   152/226: $3\$signal$52$next[31:0]$742
   153/226: $3\$signal$51$next[31:0]$741
   154/226: $3\$signal$50$next[31:0]$740
   155/226: $3\$signal$49$next[31:0]$739
   156/226: $3\$signal$48$next[31:0]$738
   157/226: $3\$signal$47$next[31:0]$737
   158/226: $3\$signal$46$next[31:0]$736
   159/226: $5\$signal$45$next[31:0]$735
   160/226: $3\$signal$44$next[31:0]$734
   161/226: $2\$signal$next[31:0]$732
   162/226: $2\$signal$73$next[31:0]$731
   163/226: $2\$signal$72$next[31:0]$730
   164/226: $2\$signal$71$next[31:0]$729
   165/226: $2\$signal$70$next[31:0]$728
   166/226: $2\$signal$69$next[31:0]$727
   167/226: $2\$signal$68$next[31:0]$726
   168/226: $2\$signal$67$next[31:0]$725
   169/226: $2\$signal$66$next[31:0]$724
   170/226: $2\$signal$65$next[31:0]$723
   171/226: $2\$signal$64$next[31:0]$722
   172/226: $2\$signal$63$next[31:0]$721
   173/226: $2\$signal$62$next[31:0]$720
   174/226: $2\$signal$61$next[31:0]$719
   175/226: $2\$signal$60$next[31:0]$718
   176/226: $2\$signal$59$next[31:0]$717
   177/226: $2\$signal$58$next[31:0]$716
   178/226: $2\$signal$57$next[31:0]$715
   179/226: $2\$signal$56$next[31:0]$714
   180/226: $2\$signal$55$next[31:0]$713
   181/226: $2\$signal$54$next[31:0]$712
   182/226: $2\$signal$53$next[31:0]$711
   183/226: $2\$signal$52$next[31:0]$710
   184/226: $2\$signal$51$next[31:0]$709
   185/226: $2\$signal$50$next[31:0]$708
   186/226: $2\$signal$49$next[31:0]$707
   187/226: $2\$signal$48$next[31:0]$706
   188/226: $2\$signal$47$next[31:0]$705
   189/226: $2\$signal$46$next[31:0]$704
   190/226: $4\$signal$45$next[31:0]$703
   191/226: $2\$signal$44$next[31:0]$702
   192/226: $2\$signal$43$next[31:0]$701
   193/226: $1\$signal$next[31:0]$700
   194/226: $1\$signal$73$next[31:0]$699
   195/226: $1\$signal$72$next[31:0]$698
   196/226: $1\$signal$71$next[31:0]$697
   197/226: $1\$signal$70$next[31:0]$696
   198/226: $1\$signal$69$next[31:0]$695
   199/226: $1\$signal$68$next[31:0]$694
   200/226: $1\$signal$67$next[31:0]$693
   201/226: $1\$signal$66$next[31:0]$692
   202/226: $1\$signal$65$next[31:0]$691
   203/226: $1\$signal$64$next[31:0]$690
   204/226: $1\$signal$63$next[31:0]$689
   205/226: $1\$signal$62$next[31:0]$688
   206/226: $1\$signal$61$next[31:0]$687
   207/226: $1\$signal$60$next[31:0]$686
   208/226: $1\$signal$59$next[31:0]$685
   209/226: $1\$signal$58$next[31:0]$684
   210/226: $1\$signal$57$next[31:0]$683
   211/226: $1\$signal$56$next[31:0]$682
   212/226: $1\$signal$55$next[31:0]$681
   213/226: $1\$signal$54$next[31:0]$680
   214/226: $1\$signal$53$next[31:0]$679
   215/226: $1\$signal$52$next[31:0]$678
   216/226: $1\$signal$51$next[31:0]$677
   217/226: $1\$signal$50$next[31:0]$676
   218/226: $1\$signal$49$next[31:0]$675
   219/226: $1\$signal$48$next[31:0]$674
   220/226: $1\$signal$47$next[31:0]$673
   221/226: $1\$signal$46$next[31:0]$672
   222/226: $3\$signal$45$next[31:0]$671
   223/226: $1\$signal$44$next[31:0]$670
   224/226: $1\$signal$43$next[31:0]$669
   225/226: $2\$signal$45$next[31:0]$668
   226/226: $1\$signal$45$next[31:0]$667
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
     1/225: $7\$signal$32$next[0:0]$627
     2/225: $7\$signal$31$next[0:0]$626
     3/225: $7\$signal$30$next[0:0]$625
     4/225: $7\$signal$29$next[0:0]$623
     5/225: $7\$signal$28$next[0:0]$622
     6/225: $7\$signal$27$next[0:0]$621
     7/225: $7\$signal$26$next[0:0]$620
     8/225: $7\$signal$25$next[0:0]$619
     9/225: $7\$signal$24$next[0:0]$618
    10/225: $7\$signal$23$next[0:0]$617
    11/225: $7\$signal$22$next[0:0]$616
    12/225: $7\$signal$21$next[0:0]$615
    13/225: $7\$signal$20$next[0:0]$614
    14/225: $7\$signal$19$next[0:0]$612
    15/225: $7\$signal$18$next[0:0]$611
    16/225: $7\$signal$17$next[0:0]$610
    17/225: $7\$signal$16$next[0:0]$609
    18/225: $7\$signal$15$next[0:0]$608
    19/225: $7\$signal$14$next[0:0]$607
    20/225: $7\$signal$13$next[0:0]$606
    21/225: $7\$signal$12$next[0:0]$605
    22/225: $7\$signal$11$next[0:0]$604
    23/225: $7\$signal$10$next[0:0]$603
    24/225: $7\$signal$9$next[0:0]$633
    25/225: $7\$signal$8$next[0:0]$632
    26/225: $7\$signal$7$next[0:0]$631
    27/225: $7\$signal$6$next[0:0]$630
    28/225: $7\$signal$5$next[0:0]$629
    29/225: $7\$signal$4$next[0:0]$628
    30/225: $8\$signal$3$next[0:0]$624
    31/225: $7\$signal$2$next[0:0]$613
    32/225: $7\$signal$1$next[0:0]$602
    33/225: $6\$signal$1$next[0:0]$570
    34/225: $6\$signal$9$next[0:0]$601
    35/225: $6\$signal$8$next[0:0]$600
    36/225: $6\$signal$7$next[0:0]$599
    37/225: $6\$signal$6$next[0:0]$598
    38/225: $6\$signal$5$next[0:0]$597
    39/225: $6\$signal$4$next[0:0]$596
    40/225: $6\$signal$32$next[0:0]$595
    41/225: $6\$signal$31$next[0:0]$594
    42/225: $6\$signal$30$next[0:0]$593
    43/225: $7\$signal$3$next[0:0]$592
    44/225: $6\$signal$29$next[0:0]$591
    45/225: $6\$signal$28$next[0:0]$590
    46/225: $6\$signal$27$next[0:0]$589
    47/225: $6\$signal$26$next[0:0]$588
    48/225: $6\$signal$25$next[0:0]$587
    49/225: $6\$signal$24$next[0:0]$586
    50/225: $6\$signal$23$next[0:0]$585
    51/225: $6\$signal$22$next[0:0]$584
    52/225: $6\$signal$21$next[0:0]$583
    53/225: $6\$signal$20$next[0:0]$582
    54/225: $6\$signal$2$next[0:0]$581
    55/225: $6\$signal$19$next[0:0]$580
    56/225: $6\$signal$18$next[0:0]$579
    57/225: $6\$signal$17$next[0:0]$578
    58/225: $6\$signal$16$next[0:0]$577
    59/225: $6\$signal$15$next[0:0]$576
    60/225: $6\$signal$14$next[0:0]$575
    61/225: $6\$signal$13$next[0:0]$574
    62/225: $6\$signal$12$next[0:0]$573
    63/225: $6\$signal$11$next[0:0]$572
    64/225: $6\$signal$10$next[0:0]$571
    65/225: $5\$signal$9$next[0:0]$569
    66/225: $5\$signal$8$next[0:0]$568
    67/225: $5\$signal$7$next[0:0]$567
    68/225: $5\$signal$6$next[0:0]$566
    69/225: $5\$signal$5$next[0:0]$565
    70/225: $5\$signal$4$next[0:0]$564
    71/225: $5\$signal$32$next[0:0]$563
    72/225: $5\$signal$31$next[0:0]$562
    73/225: $5\$signal$30$next[0:0]$561
    74/225: $6\$signal$3$next[0:0]$560
    75/225: $5\$signal$29$next[0:0]$559
    76/225: $5\$signal$28$next[0:0]$558
    77/225: $5\$signal$27$next[0:0]$557
    78/225: $5\$signal$26$next[0:0]$556
    79/225: $5\$signal$25$next[0:0]$555
    80/225: $5\$signal$24$next[0:0]$554
    81/225: $5\$signal$23$next[0:0]$553
    82/225: $5\$signal$22$next[0:0]$552
    83/225: $5\$signal$21$next[0:0]$551
    84/225: $5\$signal$20$next[0:0]$550
    85/225: $5\$signal$2$next[0:0]$549
    86/225: $5\$signal$19$next[0:0]$548
    87/225: $5\$signal$18$next[0:0]$547
    88/225: $5\$signal$17$next[0:0]$546
    89/225: $5\$signal$16$next[0:0]$545
    90/225: $5\$signal$15$next[0:0]$544
    91/225: $5\$signal$14$next[0:0]$543
    92/225: $5\$signal$13$next[0:0]$542
    93/225: $5\$signal$12$next[0:0]$541
    94/225: $5\$signal$11$next[0:0]$540
    95/225: $5\$signal$10$next[0:0]$539
    96/225: $5\$signal$1$next[0:0]$538
    97/225: $4\$signal$9$next[0:0]$537
    98/225: $4\$signal$8$next[0:0]$536
    99/225: $4\$signal$7$next[0:0]$535
   100/225: $4\$signal$6$next[0:0]$534
   101/225: $4\$signal$5$next[0:0]$533
   102/225: $4\$signal$4$next[0:0]$532
   103/225: $4\$signal$32$next[0:0]$531
   104/225: $4\$signal$31$next[0:0]$530
   105/225: $4\$signal$30$next[0:0]$529
   106/225: $5\$signal$3$next[0:0]$528
   107/225: $4\$signal$29$next[0:0]$527
   108/225: $4\$signal$28$next[0:0]$526
   109/225: $4\$signal$27$next[0:0]$525
   110/225: $4\$signal$26$next[0:0]$524
   111/225: $4\$signal$25$next[0:0]$523
   112/225: $4\$signal$24$next[0:0]$522
   113/225: $4\$signal$23$next[0:0]$521
   114/225: $4\$signal$22$next[0:0]$520
   115/225: $4\$signal$21$next[0:0]$519
   116/225: $4\$signal$20$next[0:0]$518
   117/225: $4\$signal$2$next[0:0]$517
   118/225: $4\$signal$19$next[0:0]$516
   119/225: $4\$signal$18$next[0:0]$515
   120/225: $4\$signal$17$next[0:0]$514
   121/225: $4\$signal$16$next[0:0]$513
   122/225: $4\$signal$15$next[0:0]$512
   123/225: $4\$signal$14$next[0:0]$511
   124/225: $4\$signal$13$next[0:0]$510
   125/225: $4\$signal$12$next[0:0]$509
   126/225: $4\$signal$11$next[0:0]$508
   127/225: $4\$signal$10$next[0:0]$507
   128/225: $4\$signal$1$next[0:0]$506
   129/225: $3\$signal$1$next[0:0]$474
   130/225: $3\$signal$9$next[0:0]$505
   131/225: $3\$signal$8$next[0:0]$504
   132/225: $3\$signal$7$next[0:0]$503
   133/225: $3\$signal$6$next[0:0]$502
   134/225: $3\$signal$5$next[0:0]$501
   135/225: $3\$signal$4$next[0:0]$500
   136/225: $3\$signal$32$next[0:0]$499
   137/225: $3\$signal$31$next[0:0]$498
   138/225: $3\$signal$30$next[0:0]$497
   139/225: $4\$signal$3$next[0:0]$496
   140/225: $3\$signal$29$next[0:0]$495
   141/225: $3\$signal$28$next[0:0]$494
   142/225: $3\$signal$27$next[0:0]$493
   143/225: $3\$signal$26$next[0:0]$492
   144/225: $3\$signal$25$next[0:0]$491
   145/225: $3\$signal$24$next[0:0]$490
   146/225: $3\$signal$23$next[0:0]$489
   147/225: $3\$signal$22$next[0:0]$488
   148/225: $3\$signal$21$next[0:0]$487
   149/225: $3\$signal$20$next[0:0]$486
   150/225: $3\$signal$2$next[0:0]$485
   151/225: $3\$signal$19$next[0:0]$484
   152/225: $3\$signal$18$next[0:0]$483
   153/225: $3\$signal$17$next[0:0]$482
   154/225: $3\$signal$16$next[0:0]$481
   155/225: $3\$signal$15$next[0:0]$480
   156/225: $3\$signal$14$next[0:0]$479
   157/225: $3\$signal$13$next[0:0]$478
   158/225: $3\$signal$12$next[0:0]$477
   159/225: $3\$signal$11$next[0:0]$476
   160/225: $3\$signal$10$next[0:0]$475
   161/225: $2\$signal$9$next[0:0]$473
   162/225: $2\$signal$8$next[0:0]$472
   163/225: $2\$signal$7$next[0:0]$471
   164/225: $2\$signal$6$next[0:0]$470
   165/225: $2\$signal$5$next[0:0]$469
   166/225: $2\$signal$4$next[0:0]$468
   167/225: $2\$signal$32$next[0:0]$467
   168/225: $2\$signal$31$next[0:0]$466
   169/225: $2\$signal$30$next[0:0]$465
   170/225: $3\$signal$3$next[0:0]$464
   171/225: $2\$signal$29$next[0:0]$463
   172/225: $2\$signal$28$next[0:0]$462
   173/225: $2\$signal$27$next[0:0]$461
   174/225: $2\$signal$26$next[0:0]$460
   175/225: $2\$signal$25$next[0:0]$459
   176/225: $2\$signal$24$next[0:0]$458
   177/225: $2\$signal$23$next[0:0]$457
   178/225: $2\$signal$22$next[0:0]$456
   179/225: $2\$signal$21$next[0:0]$455
   180/225: $2\$signal$20$next[0:0]$454
   181/225: $2\$signal$2$next[0:0]$453
   182/225: $2\$signal$19$next[0:0]$452
   183/225: $2\$signal$18$next[0:0]$451
   184/225: $2\$signal$17$next[0:0]$450
   185/225: $2\$signal$16$next[0:0]$449
   186/225: $2\$signal$15$next[0:0]$448
   187/225: $2\$signal$14$next[0:0]$447
   188/225: $2\$signal$13$next[0:0]$446
   189/225: $2\$signal$12$next[0:0]$445
   190/225: $2\$signal$11$next[0:0]$444
   191/225: $2\$signal$10$next[0:0]$443
   192/225: $2\$signal$1$next[0:0]$442
   193/225: $1\$signal$9$next[0:0]$441
   194/225: $1\$signal$8$next[0:0]$440
   195/225: $1\$signal$7$next[0:0]$439
   196/225: $1\$signal$6$next[0:0]$438
   197/225: $1\$signal$5$next[0:0]$437
   198/225: $1\$signal$4$next[0:0]$436
   199/225: $1\$signal$32$next[0:0]$435
   200/225: $1\$signal$31$next[0:0]$434
   201/225: $1\$signal$30$next[0:0]$433
   202/225: $2\$signal$3$next[0:0]$432
   203/225: $1\$signal$29$next[0:0]$431
   204/225: $1\$signal$28$next[0:0]$430
   205/225: $1\$signal$27$next[0:0]$429
   206/225: $1\$signal$26$next[0:0]$428
   207/225: $1\$signal$25$next[0:0]$427
   208/225: $1\$signal$24$next[0:0]$426
   209/225: $1\$signal$23$next[0:0]$425
   210/225: $1\$signal$22$next[0:0]$424
   211/225: $1\$signal$21$next[0:0]$423
   212/225: $1\$signal$20$next[0:0]$422
   213/225: $1\$signal$2$next[0:0]$421
   214/225: $1\$signal$19$next[0:0]$420
   215/225: $1\$signal$18$next[0:0]$419
   216/225: $1\$signal$17$next[0:0]$418
   217/225: $1\$signal$16$next[0:0]$417
   218/225: $1\$signal$15$next[0:0]$416
   219/225: $1\$signal$14$next[0:0]$415
   220/225: $1\$signal$13$next[0:0]$414
   221/225: $1\$signal$12$next[0:0]$413
   222/225: $1\$signal$11$next[0:0]$412
   223/225: $1\$signal$10$next[0:0]$411
   224/225: $1\$signal$1$next[0:0]$410
   225/225: $1\$signal$3$next[0:0]$409
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3119$374'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3117$372'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3115$370'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3113$368'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3111$366'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3109$364'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3107$362'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3105$360'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3103$358'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3101$356'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3099$354'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3097$352'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3095$350'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3093$348'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3087$342'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3085$340'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3083$338'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3081$336'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3079$334'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3077$332'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3075$330'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3073$328'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3071$326'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3069$324'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3067$322'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3065$320'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3063$318'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3061$316'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3059$314'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3057$312'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3055$310'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3053$308'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3051$306'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3049$304'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3047$302'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3045$300'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3043$298'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3041$296'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3039$294'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3037$292'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3035$290'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3033$288'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3031$286'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3029$284'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3027$282'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3025$280'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3023$278'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3021$276'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3019$274'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3017$272'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3015$270'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3013$268'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3011$266'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3009$264'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3007$262'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3005$260'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3003$258'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3001$256'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2999$254'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2997$252'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2995$250'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2993$248'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2991$246'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2989$244'.
Creating decoders for process `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2583$243'.
Creating decoders for process `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2534$241'.
Creating decoders for process `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2608$236'.
     1/3: $3\pc$next[7:0]$240
     2/3: $2\pc$next[7:0]$239
     3/3: $1\pc$next[7:0]$238
Creating decoders for process `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2606$235'.
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2240$228'.
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2503$227'.
     1/1: $1\it2[10:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2490$226'.
     1/1: $1\it1[10:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2477$225'.
     1/1: $1\it0[16:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2464$224'.
     1/1: $1\instruction_type[2:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2451$223'.
     1/1: $1\signextended_immediate[31:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2438$222'.
     1/1: $1\s2data_out[31:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2425$221'.
     1/1: $1\s1data_out[31:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2412$220'.
     1/1: $1\s2[4:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2399$219'.
     1/1: $1\shamt[4:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2386$218'.
     1/1: $1\ifload[0:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2373$217'.
     1/1: $1\it3[6:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2360$216'.
     1/1: $1\s1[4:0]
Creating decoders for process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2347$215'.
     1/1: $1\des[4:0]
Creating decoders for process `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2123$213'.
Creating decoders for process `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2209$212'.
     1/2: $2\rb[31:0]
     2/2: $1\rb[31:0]
Creating decoders for process `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2187$211'.
     1/2: $2\ra[31:0]
     2/2: $1\ra[31:0]
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2038$201'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2030$200'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2023$199'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2013$198'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2005$197'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2000$196'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:1989$195'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:1980$193'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2109$190'.
     1/1: $1\web_out$next[0:0]$192
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2100$187'.
     1/1: $1\csb_out$next[0:0]$189
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2091$184'.
     1/1: $1\s2_out$next[4:0]$186
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2082$181'.
     1/1: $1\s1_out$next[4:0]$183
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2073$178'.
     1/1: $1\reg_file_write_data_in$next[31:0]$180
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2064$175'.
     1/1: $1\reg_file_write_addr_in$next[4:0]$177
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2055$172'.
     1/1: $1\reg_file_write_out$next[0:0]$174
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2053$171'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2051$170'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2049$169'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2047$168'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2045$167'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2043$166'.
Creating decoders for process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2041$165'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1894$164'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1886$163'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1878$162'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1867$161'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1859$160'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1855$159'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1845$158'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1836$156'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1965$153'.
     1/1: $1\web_out$next[0:0]$155
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1956$150'.
     1/1: $1\csb_out$next[0:0]$152
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1947$147'.
     1/1: $1\s2_out$next[4:0]$149
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1938$144'.
     1/1: $1\s1_out$next[4:0]$146
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1929$141'.
     1/1: $1\reg_file_write_data_in$next[31:0]$143
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1920$138'.
     1/1: $1\reg_file_write_addr_in$next[4:0]$140
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1911$135'.
     1/1: $1\reg_file_write_out$next[0:0]$137
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1909$134'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1907$133'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1905$132'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1903$131'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1901$130'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1899$129'.
Creating decoders for process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1897$128'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1615$127'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1611$126'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1607$125'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1597$124'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1593$123'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1589$122'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1582$121'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1570$120'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1566$119'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1562$118'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1558$117'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1514$115'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1804$112'.
     1/1: $1\stall_next3$next[0:0]$114
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1795$109'.
     1/1: $1\stall_next2$next[0:0]$111
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1786$106'.
     1/1: $1\stall_next$next[0:0]$108
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1777$103'.
     1/1: $1\jump_next3$next[0:0]$105
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1768$100'.
     1/1: $1\branch_next3$next[0:0]$102
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1759$97'.
     1/1: $1\jump_next2$next[0:0]$99
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1750$94'.
     1/1: $1\branch_next2$next[0:0]$96
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1741$91'.
     1/1: $1\jump_next$next[0:0]$93
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1704$90'.
     1/1: $1\inst_out[31:0]
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1667$89'.
     1/1: $1\inst_in[31:0]
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1658$86'.
     1/1: $1\inst_prev$next[31:0]$88
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1649$83'.
     1/1: $1\branch_next$next[0:0]$85
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1640$80'.
     1/1: $1\buffer$next[31:0]$82
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1638$79'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1636$78'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1634$77'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1632$76'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1630$75'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1628$74'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1626$73'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1624$72'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1622$71'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1620$70'.
Creating decoders for process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1618$69'.
Creating decoders for process `\ID.$proc$/openlane/designs/project/src/processor.v:867$67'.
Creating decoders for process `\ID.$proc$/openlane/designs/project/src/processor.v:1379$66'.
     1/6: $6\des[4:0]
     2/6: $5\des[4:0]
     3/6: $4\des[4:0]
     4/6: $3\des[4:0]
     5/6: $2\des[4:0]
     6/6: $1\des[4:0]
Creating decoders for process `\ID.$proc$/openlane/designs/project/src/processor.v:1357$65'.
     1/3: $3\s2data_out[31:0]
     2/3: $2\s2data_out[31:0]
     3/3: $1\s2data_out[31:0]
Creating decoders for process `\ID.$proc$/openlane/designs/project/src/processor.v:1317$64'.
     1/6: $6\s1data_out[31:0]
     2/6: $5\s1data_out[31:0]
     3/6: $4\s1data_out[31:0]
     4/6: $3\s1data_out[31:0]
     5/6: $2\s1data_out[31:0]
     6/6: $1\s1data_out[31:0]
Creating decoders for process `\ID.$proc$/openlane/designs/project/src/processor.v:1265$63'.
     1/8: $8\instruction_type[2:0]
     2/8: $7\instruction_type[2:0]
     3/8: $6\instruction_type[2:0]
     4/8: $5\instruction_type[2:0]
     5/8: $4\instruction_type[2:0]
     6/8: $3\instruction_type[2:0]
     7/8: $2\instruction_type[2:0]
     8/8: $1\instruction_type[2:0]
Creating decoders for process `\ID.$proc$/openlane/designs/project/src/processor.v:1255$62'.
     1/1: $1\ifload[0:0]
Creating decoders for process `\ID.$proc$/openlane/designs/project/src/processor.v:1239$61'.
     1/2: $2\shamt[4:0]
     2/2: $1\shamt[4:0]
Creating decoders for process `\ID.$proc$/openlane/designs/project/src/processor.v:1144$60'.
     1/13: $13\signextended_immediate[31:0]
     2/13: $12\signextended_immediate[31:0]
     3/13: $11\signextended_immediate[31:0]
     4/13: $10\signextended_immediate[31:0]
     5/13: $9\signextended_immediate[31:0]
     6/13: $8\signextended_immediate[31:0]
     7/13: $7\signextended_immediate[31:0]
     8/13: $6\signextended_immediate[31:0]
     9/13: $5\signextended_immediate[31:0]
    10/13: $4\signextended_immediate[31:0]
    11/13: $3\signextended_immediate[31:0]
    12/13: $2\signextended_immediate[31:0]
    13/13: $1\signextended_immediate[31:0]
Creating decoders for process `\ALU.$proc$/openlane/designs/project/src/processor.v:6$38'.
Creating decoders for process `\ALU.$proc$/openlane/designs/project/src/processor.v:720$37'.
     1/11: $11\wmask[3:0]
     2/11: $10\wmask[3:0]
     3/11: $9\wmask[3:0]
     4/11: $8\wmask[3:0]
     5/11: $7\wmask[3:0]
     6/11: $6\wmask[3:0]
     7/11: $5\wmask[3:0]
     8/11: $4\wmask[3:0]
     9/11: $3\wmask[3:0]
    10/11: $2\wmask[3:0]
    11/11: $1\wmask[3:0]
Creating decoders for process `\ALU.$proc$/openlane/designs/project/src/processor.v:655$36'.
     1/10: $10\web[0:0]
     2/10: $9\web[0:0]
     3/10: $8\web[0:0]
     4/10: $7\web[0:0]
     5/10: $6\web[0:0]
     6/10: $5\web[0:0]
     7/10: $4\web[0:0]
     8/10: $3\web[0:0]
     9/10: $2\web[0:0]
    10/10: $1\web[0:0]
Creating decoders for process `\ALU.$proc$/openlane/designs/project/src/processor.v:590$35'.
     1/10: $10\csb[0:0]
     2/10: $9\csb[0:0]
     3/10: $8\csb[0:0]
     4/10: $7\csb[0:0]
     5/10: $6\csb[0:0]
     6/10: $5\csb[0:0]
     7/10: $4\csb[0:0]
     8/10: $3\csb[0:0]
     9/10: $2\csb[0:0]
    10/10: $1\csb[0:0]
Creating decoders for process `\ALU.$proc$/openlane/designs/project/src/processor.v:550$34'.
     1/6: $6\load_wb[0:0]
     2/6: $5\load_wb[0:0]
     3/6: $4\load_wb[0:0]
     4/6: $3\load_wb[0:0]
     5/6: $2\load_wb[0:0]
     6/6: $1\load_wb[0:0]
Creating decoders for process `\ALU.$proc$/openlane/designs/project/src/processor.v:535$33'.
     1/2: $2\data_to_mem[31:0]
     2/2: $1\data_to_mem[31:0]
Creating decoders for process `\ALU.$proc$/openlane/designs/project/src/processor.v:419$32'.
     1/19: $19\result[31:0]
     2/19: $18\result[31:0]
     3/19: $17\result[31:0]
     4/19: $16\result[31:0]
     5/19: $15\result[31:0]
     6/19: $14\result[31:0]
     7/19: $13\result[31:0]
     8/19: $12\result[31:0]
     9/19: $11\result[31:0]
    10/19: $10\result[31:0]
    11/19: $9\result[31:0]
    12/19: $8\result[31:0]
    13/19: $7\result[31:0]
    14/19: $6\result[31:0]
    15/19: $5\result[31:0]
    16/19: $4\result[31:0]
    17/19: $3\result[31:0]
    18/19: $2\result[31:0]
    19/19: $1\result[31:0]
Creating decoders for process `\ALU.$proc$/openlane/designs/project/src/processor.v:354$31'.
     1/10: $10\jump[0:0]
     2/10: $9\jump[0:0]
     3/10: $8\jump[0:0]
     4/10: $7\jump[0:0]
     5/10: $6\jump[0:0]
     6/10: $5\jump[0:0]
     7/10: $4\jump[0:0]
     8/10: $3\jump[0:0]
     9/10: $2\jump[0:0]
    10/10: $1\jump[0:0]
Creating decoders for process `\ALU.$proc$/openlane/designs/project/src/processor.v:286$30'.
     1/11: $11\branching[0:0]
     2/11: $10\branching[0:0]
     3/11: $9\branching[0:0]
     4/11: $8\branching[0:0]
     5/11: $7\branching[0:0]
     6/11: $6\branching[0:0]
     7/11: $5\branching[0:0]
     8/11: $4\branching[0:0]
     9/11: $3\branching[0:0]
    10/11: $2\branching[0:0]
    11/11: $1\branching[0:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\wrapper.\data_mem_rdata_reg' from process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6818$1190'.
No latch inferred for signal `\wrapper.\rst' from process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6661$1176'.
No latch inferred for signal `\wrapper.\neg_clk' from process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6661$1176'.
No latch inferred for signal `\wrapper.\neg_rst' from process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6661$1176'.
No latch inferred for signal `\uart_rx.\n_fsm_state' from process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6515$1144'.
No latch inferred for signal `\top.\$auto$verilog_backend.cc:2184:dump_module$11' from process `\top.$proc$/openlane/designs/project/src/processor.v:3862$1127'.
No latch inferred for signal `\top.\id_mux_stall' from process `\top.$proc$/openlane/designs/project/src/processor.v:5980$1126'.
No latch inferred for signal `\top.\reg_file_gpio_input' from process `\top.$proc$/openlane/designs/project/src/processor.v:5966$1125'.
No latch inferred for signal `\top.\gpio_pins' from process `\top.$proc$/openlane/designs/project/src/processor.v:5952$1124'.
No latch inferred for signal `\top.\reg_file_write_data_mem' from process `\top.$proc$/openlane/designs/project/src/processor.v:5938$1123'.
No latch inferred for signal `\top.\reg_file_write_addr_mem' from process `\top.$proc$/openlane/designs/project/src/processor.v:5924$1122'.
No latch inferred for signal `\top.\reg_file_write_data_alu' from process `\top.$proc$/openlane/designs/project/src/processor.v:5910$1121'.
No latch inferred for signal `\top.\reg_file_write_addr_alu' from process `\top.$proc$/openlane/designs/project/src/processor.v:5896$1120'.
No latch inferred for signal `\top.\M2_WB_pipeline_web_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5882$1119'.
No latch inferred for signal `\top.\M2_WB_pipeline_csb_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5868$1118'.
No latch inferred for signal `\top.\M2_WB_pipeline_s2_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5854$1117'.
No latch inferred for signal `\top.\M2_WB_pipeline_s1_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5840$1116'.
No latch inferred for signal `\top.\pc_controller_jump' from process `\top.$proc$/openlane/designs/project/src/processor.v:5808$1115'.
No latch inferred for signal `\top.\M2_WB_pipeline_memory_data_out_out' from process `\top.$proc$/openlane/designs/project/src/processor.v:5794$1114'.
No latch inferred for signal `\top.\M2_WB_pipeline_memory_reg_addr_out_out' from process `\top.$proc$/openlane/designs/project/src/processor.v:5780$1113'.
No latch inferred for signal `\top.\M2_WB_pipeline_reg_file_write_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5766$1112'.
No latch inferred for signal `\top.\M1_M2_pipeline_web_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5752$1111'.
No latch inferred for signal `\top.\M1_M2_pipeline_csb_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5738$1110'.
No latch inferred for signal `\top.\M1_M2_pipeline_s2_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5724$1109'.
No latch inferred for signal `\top.\M1_M2_pipeline_s1_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5710$1108'.
No latch inferred for signal `\top.\M1_M2_pipeline_memory_reg_addr_out_out' from process `\top.$proc$/openlane/designs/project/src/processor.v:5696$1107'.
No latch inferred for signal `\top.\M1_M2_pipeline_reg_file_write_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5682$1106'.
No latch inferred for signal `\top.\data_mem_wdata' from process `\top.$proc$/openlane/designs/project/src/processor.v:5668$1105'.
No latch inferred for signal `\top.\pc_controller_branch' from process `\top.$proc$/openlane/designs/project/src/processor.v:5636$1104'.
No latch inferred for signal `\top.\alu_result' from process `\top.$proc$/openlane/designs/project/src/processor.v:5622$1103'.
No latch inferred for signal `\top.\wmask' from process `\top.$proc$/openlane/designs/project/src/processor.v:5608$1102'.
No latch inferred for signal `\top.\data_mem_addr' from process `\top.$proc$/openlane/designs/project/src/processor.v:5594$1101'.
No latch inferred for signal `\top.\web' from process `\top.$proc$/openlane/designs/project/src/processor.v:5580$1100'.
No latch inferred for signal `\top.\csb_mem' from process `\top.$proc$/openlane/designs/project/src/processor.v:5566$1099'.
No latch inferred for signal `\top.\csb_alu' from process `\top.$proc$/openlane/designs/project/src/processor.v:5552$1098'.
No latch inferred for signal `\top.\ALU_shamt' from process `\top.$proc$/openlane/designs/project/src/processor.v:5538$1097'.
No latch inferred for signal `\top.\s2' from process `\top.$proc$/openlane/designs/project/src/processor.v:5524$1096'.
No latch inferred for signal `\top.\s1' from process `\top.$proc$/openlane/designs/project/src/processor.v:5510$1095'.
No latch inferred for signal `\top.\ALU_inst_type3' from process `\top.$proc$/openlane/designs/project/src/processor.v:5496$1094'.
No latch inferred for signal `\top.\pc_controller_stall' from process `\top.$proc$/openlane/designs/project/src/processor.v:5464$1093'.
No latch inferred for signal `\top.\ALU_inst_type2' from process `\top.$proc$/openlane/designs/project/src/processor.v:5450$1092'.
No latch inferred for signal `\top.\ALU_inst_type1' from process `\top.$proc$/openlane/designs/project/src/processor.v:5436$1091'.
No latch inferred for signal `\top.\inst_type0' from process `\top.$proc$/openlane/designs/project/src/processor.v:5422$1090'.
No latch inferred for signal `\top.\ALU_inst_type' from process `\top.$proc$/openlane/designs/project/src/processor.v:5408$1089'.
No latch inferred for signal `\top.\ALU_immediate' from process `\top.$proc$/openlane/designs/project/src/processor.v:5394$1088'.
No latch inferred for signal `\top.\ALU_reg_addr_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:5380$1087'.
No latch inferred for signal `\top.\ALU_Rb' from process `\top.$proc$/openlane/designs/project/src/processor.v:5366$1086'.
No latch inferred for signal `\top.\ALU_Ra' from process `\top.$proc$/openlane/designs/project/src/processor.v:5352$1085'.
No latch inferred for signal `\top.\ALU_pc' from process `\top.$proc$/openlane/designs/project/src/processor.v:5338$1084'.
No latch inferred for signal `\top.\forwarding_alu_web0' from process `\top.$proc$/openlane/designs/project/src/processor.v:5324$1083'.
No latch inferred for signal `\top.\IF_ID_pipeline_stall' from process `\top.$proc$/openlane/designs/project/src/processor.v:5292$1082'.
No latch inferred for signal `\top.\forwarding_alu_csb0' from process `\top.$proc$/openlane/designs/project/src/processor.v:5278$1081'.
No latch inferred for signal `\top.\forwarding_alu_val0' from process `\top.$proc$/openlane/designs/project/src/processor.v:5264$1080'.
No latch inferred for signal `\top.\forwarding_alu_des0' from process `\top.$proc$/openlane/designs/project/src/processor.v:5250$1079'.
No latch inferred for signal `\top.\forwarding_alu_s2_data' from process `\top.$proc$/openlane/designs/project/src/processor.v:5236$1078'.
No latch inferred for signal `\top.\forwarding_alu_s1_data' from process `\top.$proc$/openlane/designs/project/src/processor.v:5222$1077'.
No latch inferred for signal `\top.\forwarding_alu_s2' from process `\top.$proc$/openlane/designs/project/src/processor.v:5208$1076'.
No latch inferred for signal `\top.\forwarding_alu_s1' from process `\top.$proc$/openlane/designs/project/src/processor.v:5194$1075'.
No latch inferred for signal `\top.\id_mux_shamt_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5180$1074'.
No latch inferred for signal `\top.\id_mux_ifload_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5166$1073'.
No latch inferred for signal `\top.\id_mux_it3_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5152$1072'.
No latch inferred for signal `\top.\IF_ID_pipeline_jump' from process `\top.$proc$/openlane/designs/project/src/processor.v:5120$1071'.
No latch inferred for signal `\top.\id_mux_it2_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5106$1070'.
No latch inferred for signal `\top.\id_mux_it1_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5092$1069'.
No latch inferred for signal `\top.\id_mux_it0_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5078$1068'.
No latch inferred for signal `\top.\id_mux_instruction_type_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5064$1067'.
No latch inferred for signal `\top.\id_mux_signextended_immediate_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5050$1066'.
No latch inferred for signal `\top.\id_mux_s2data_out_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5036$1065'.
No latch inferred for signal `\top.\id_mux_s1data_out_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5022$1064'.
No latch inferred for signal `\top.\id_mux_s2_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:5008$1063'.
No latch inferred for signal `\top.\id_mux_s1_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:4994$1062'.
No latch inferred for signal `\top.\id_mux_des_id' from process `\top.$proc$/openlane/designs/project/src/processor.v:4980$1061'.
No latch inferred for signal `\top.\IF_ID_pipeline_branch' from process `\top.$proc$/openlane/designs/project/src/processor.v:4948$1060'.
No latch inferred for signal `\top.\ID_s2_data_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:4934$1059'.
No latch inferred for signal `\top.\ID_s1_data_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:4920$1058'.
No latch inferred for signal `\top.\reg_file_load_Rs2_addr' from process `\top.$proc$/openlane/designs/project/src/processor.v:4906$1057'.
No latch inferred for signal `\top.\reg_file_load_Rs1_addr' from process `\top.$proc$/openlane/designs/project/src/processor.v:4892$1056'.
No latch inferred for signal `\top.\reg_file_pc' from process `\top.$proc$/openlane/designs/project/src/processor.v:4878$1055'.
No latch inferred for signal `\top.\pc_controller_read_flag' from process `\top.$proc$/openlane/designs/project/src/processor.v:4864$1054'.
No latch inferred for signal `\top.\pc_controller_immediate' from process `\top.$proc$/openlane/designs/project/src/processor.v:4850$1053'.
No latch inferred for signal `\top.\pc_controller_ra' from process `\top.$proc$/openlane/designs/project/src/processor.v:4836$1052'.
No latch inferred for signal `\top.\pc_controller_pc_in' from process `\top.$proc$/openlane/designs/project/src/processor.v:4822$1051'.
No latch inferred for signal `\top.\stall_unit_next_dest0' from process `\top.$proc$/openlane/designs/project/src/processor.v:4808$1050'.
No latch inferred for signal `\top.\reg_file_write_alu' from process `\top.$proc$/openlane/designs/project/src/processor.v:4776$1049'.
No latch inferred for signal `\top.\stall_unit_ID_src2' from process `\top.$proc$/openlane/designs/project/src/processor.v:4762$1048'.
No latch inferred for signal `\top.\stall_unit_ID_src1' from process `\top.$proc$/openlane/designs/project/src/processor.v:4748$1047'.
No latch inferred for signal `\top.\stall_unit_web0' from process `\top.$proc$/openlane/designs/project/src/processor.v:4734$1046'.
No latch inferred for signal `\top.\stall_unit_csb0' from process `\top.$proc$/openlane/designs/project/src/processor.v:4720$1045'.
No latch inferred for signal `\top.\ID_instruction' from process `\top.$proc$/openlane/designs/project/src/processor.v:4706$1044'.
No latch inferred for signal `\top.\IF_ID_pipeline_IF2_out' from process `\top.$proc$/openlane/designs/project/src/processor.v:4692$1043'.
No latch inferred for signal `\top.\inst_mem_addr' from process `\top.$proc$/openlane/designs/project/src/processor.v:4678$1042'.
No latch inferred for signal `\top.\reg_file_write_mem' from process `\top.$proc$/openlane/designs/project/src/processor.v:4655$1041'.
No latch inferred for signal `\top.\reg_file_web_mem' from process `\top.$proc$/openlane/designs/project/src/processor.v:4632$1040'.
No latch inferred for signal `\top.\reg_file_csb_mem' from process `\top.$proc$/openlane/designs/project/src/processor.v:4609$1039'.
No latch inferred for signal `\top.\reg_file_csb_alu' from process `\top.$proc$/openlane/designs/project/src/processor.v:4577$1038'.
No latch inferred for signal `\top.\pc' from process `\top.$proc$/openlane/designs/project/src/processor.v:4564$1037'.
No latch inferred for signal `\stall_unit.\$auto$verilog_backend.cc:2184:dump_module$10' from process `\stall_unit.$proc$/openlane/designs/project/src/processor.v:3773$1032'.
No latch inferred for signal `\stall_unit.\stall' from process `\stall_unit.$proc$/openlane/designs/project/src/processor.v:3812$1031'.
No latch inferred for signal `\reg_file.\$auto$verilog_backend.cc:2184:dump_module$9' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2658$895'.
No latch inferred for signal `\reg_file.\write_Rs2_data' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3690$894'.
No latch inferred for signal `\reg_file.\write_Rs1_data' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3619$893'.
No latch inferred for signal `\reg_file.\$signal$43$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$44$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$45$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$46$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$47$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$48$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$49$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$50$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$51$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$52$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$53$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$54$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$55$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$56$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$57$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$58$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$59$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$60$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$61$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$62$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$63$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$64$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$65$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$66$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$67$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$68$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$69$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$70$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$71$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$72$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$73$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
No latch inferred for signal `\reg_file.\$signal$1$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$10$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$11$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$12$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$13$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$14$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$15$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$16$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$17$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$18$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$19$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$2$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$20$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$21$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$22$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$23$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$24$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$25$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$26$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$27$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$28$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$29$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$3$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$30$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$31$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$32$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$4$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$5$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$6$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$7$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$8$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\reg_file.\$signal$9$next' from process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
No latch inferred for signal `\pc_controller.\$auto$verilog_backend.cc:2184:dump_module$8' from process `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2534$241'.
No latch inferred for signal `\pc_controller.\pc$next' from process `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2608$236'.
No latch inferred for signal `\id_mux.\$auto$verilog_backend.cc:2184:dump_module$7' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2240$228'.
No latch inferred for signal `\id_mux.\it2' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2503$227'.
No latch inferred for signal `\id_mux.\it1' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2490$226'.
No latch inferred for signal `\id_mux.\it0' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2477$225'.
No latch inferred for signal `\id_mux.\instruction_type' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2464$224'.
No latch inferred for signal `\id_mux.\signextended_immediate' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2451$223'.
No latch inferred for signal `\id_mux.\s2data_out' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2438$222'.
No latch inferred for signal `\id_mux.\s1data_out' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2425$221'.
No latch inferred for signal `\id_mux.\s2' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2412$220'.
No latch inferred for signal `\id_mux.\shamt' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2399$219'.
No latch inferred for signal `\id_mux.\ifload' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2386$218'.
No latch inferred for signal `\id_mux.\it3' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2373$217'.
No latch inferred for signal `\id_mux.\s1' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2360$216'.
No latch inferred for signal `\id_mux.\des' from process `\id_mux.$proc$/openlane/designs/project/src/processor.v:2347$215'.
No latch inferred for signal `\forwarding_alu.\$auto$verilog_backend.cc:2184:dump_module$6' from process `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2123$213'.
No latch inferred for signal `\forwarding_alu.\rb' from process `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2209$212'.
No latch inferred for signal `\forwarding_alu.\ra' from process `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2187$211'.
No latch inferred for signal `\M2_WB_pipeline.\$auto$verilog_backend.cc:2184:dump_module$5' from process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:1980$193'.
No latch inferred for signal `\M2_WB_pipeline.\web_out$next' from process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2109$190'.
No latch inferred for signal `\M2_WB_pipeline.\csb_out$next' from process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2100$187'.
No latch inferred for signal `\M2_WB_pipeline.\s2_out$next' from process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2091$184'.
No latch inferred for signal `\M2_WB_pipeline.\s1_out$next' from process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2082$181'.
No latch inferred for signal `\M2_WB_pipeline.\reg_file_write_data_in$next' from process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2073$178'.
No latch inferred for signal `\M2_WB_pipeline.\reg_file_write_addr_in$next' from process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2064$175'.
No latch inferred for signal `\M2_WB_pipeline.\reg_file_write_out$next' from process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2055$172'.
No latch inferred for signal `\M1_M2_pipeline.\$auto$verilog_backend.cc:2184:dump_module$4' from process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1836$156'.
No latch inferred for signal `\M1_M2_pipeline.\web_out$next' from process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1965$153'.
No latch inferred for signal `\M1_M2_pipeline.\csb_out$next' from process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1956$150'.
No latch inferred for signal `\M1_M2_pipeline.\s2_out$next' from process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1947$147'.
No latch inferred for signal `\M1_M2_pipeline.\s1_out$next' from process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1938$144'.
No latch inferred for signal `\M1_M2_pipeline.\reg_file_write_data_in$next' from process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1929$141'.
No latch inferred for signal `\M1_M2_pipeline.\reg_file_write_addr_in$next' from process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1920$138'.
No latch inferred for signal `\M1_M2_pipeline.\reg_file_write_out$next' from process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1911$135'.
No latch inferred for signal `\IF_ID_pipeline.\$auto$verilog_backend.cc:2184:dump_module$3' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1514$115'.
No latch inferred for signal `\IF_ID_pipeline.\stall_next3$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1804$112'.
No latch inferred for signal `\IF_ID_pipeline.\stall_next2$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1795$109'.
No latch inferred for signal `\IF_ID_pipeline.\stall_next$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1786$106'.
No latch inferred for signal `\IF_ID_pipeline.\jump_next3$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1777$103'.
No latch inferred for signal `\IF_ID_pipeline.\branch_next3$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1768$100'.
No latch inferred for signal `\IF_ID_pipeline.\jump_next2$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1759$97'.
No latch inferred for signal `\IF_ID_pipeline.\branch_next2$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1750$94'.
No latch inferred for signal `\IF_ID_pipeline.\jump_next$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1741$91'.
No latch inferred for signal `\IF_ID_pipeline.\inst_out' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1704$90'.
No latch inferred for signal `\IF_ID_pipeline.\inst_in' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1667$89'.
No latch inferred for signal `\IF_ID_pipeline.\inst_prev$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1658$86'.
No latch inferred for signal `\IF_ID_pipeline.\branch_next$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1649$83'.
No latch inferred for signal `\IF_ID_pipeline.\buffer$next' from process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1640$80'.
No latch inferred for signal `\ID.\$auto$verilog_backend.cc:2184:dump_module$2' from process `\ID.$proc$/openlane/designs/project/src/processor.v:867$67'.
No latch inferred for signal `\ID.\des' from process `\ID.$proc$/openlane/designs/project/src/processor.v:1379$66'.
No latch inferred for signal `\ID.\s2data_out' from process `\ID.$proc$/openlane/designs/project/src/processor.v:1357$65'.
No latch inferred for signal `\ID.\s1data_out' from process `\ID.$proc$/openlane/designs/project/src/processor.v:1317$64'.
No latch inferred for signal `\ID.\instruction_type' from process `\ID.$proc$/openlane/designs/project/src/processor.v:1265$63'.
No latch inferred for signal `\ID.\ifload' from process `\ID.$proc$/openlane/designs/project/src/processor.v:1255$62'.
No latch inferred for signal `\ID.\shamt' from process `\ID.$proc$/openlane/designs/project/src/processor.v:1239$61'.
No latch inferred for signal `\ID.\signextended_immediate' from process `\ID.$proc$/openlane/designs/project/src/processor.v:1144$60'.
No latch inferred for signal `\ALU.\$auto$verilog_backend.cc:2184:dump_module$1' from process `\ALU.$proc$/openlane/designs/project/src/processor.v:6$38'.
No latch inferred for signal `\ALU.\wmask' from process `\ALU.$proc$/openlane/designs/project/src/processor.v:720$37'.
No latch inferred for signal `\ALU.\web' from process `\ALU.$proc$/openlane/designs/project/src/processor.v:655$36'.
No latch inferred for signal `\ALU.\csb' from process `\ALU.$proc$/openlane/designs/project/src/processor.v:590$35'.
No latch inferred for signal `\ALU.\load_wb' from process `\ALU.$proc$/openlane/designs/project/src/processor.v:550$34'.
No latch inferred for signal `\ALU.\data_to_mem' from process `\ALU.$proc$/openlane/designs/project/src/processor.v:535$33'.
No latch inferred for signal `\ALU.\result' from process `\ALU.$proc$/openlane/designs/project/src/processor.v:419$32'.
No latch inferred for signal `\ALU.\jump' from process `\ALU.$proc$/openlane/designs/project/src/processor.v:354$31'.
No latch inferred for signal `\ALU.\branching' from process `\ALU.$proc$/openlane/designs/project/src/processor.v:286$30'.

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\wrapper.\output_pins' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6839$1193'.
  created $dff cell `$procdff$7562' with positive edge clock.
Creating register for signal `\wrapper.\write_done' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6839$1193'.
  created $dff cell `$procdff$7563' with positive edge clock.
Creating register for signal `\wrapper.\instructions' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6839$1193'.
  created $dff cell `$procdff$7564' with positive edge clock.
Creating register for signal `\wrapper.\output_gpio_pins' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6839$1193'.
  created $dff cell `$procdff$7565' with positive edge clock.
Creating register for signal `\wrapper.\inst_mem_rdata_reg' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6832$1192'.
  created $dff cell `$procdff$7566' with positive edge clock.
Creating register for signal `\wrapper.\instruction' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
  created $dff cell `$procdff$7567' with positive edge clock.
Creating register for signal `\wrapper.\temp_web' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
  created $dff cell `$procdff$7568' with positive edge clock.
Creating register for signal `\wrapper.\temp_csb' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
  created $dff cell `$procdff$7569' with positive edge clock.
Creating register for signal `\wrapper.\write_inst_count' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
  created $dff cell `$procdff$7570' with positive edge clock.
Creating register for signal `\wrapper.\writing_inst_done' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
  created $dff cell `$procdff$7571' with positive edge clock.
Creating register for signal `\wrapper.\inst_byte_count' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
  created $dff cell `$procdff$7572' with positive edge clock.
Creating register for signal `\wrapper.\inst_flag' using process `\wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
  created $dff cell `$procdff$7573' with positive edge clock.
Creating register for signal `\uart_rx.\rxd_reg' using process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6596$1173'.
  created $dff cell `$procdff$7574' with positive edge clock.
Creating register for signal `\uart_rx.\rxd_reg_0' using process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6596$1173'.
  created $dff cell `$procdff$7575' with positive edge clock.
Creating register for signal `\uart_rx.\fsm_state' using process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6585$1171'.
  created $dff cell `$procdff$7576' with positive edge clock.
Creating register for signal `\uart_rx.\cycle_counter' using process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6570$1163'.
  created $dff cell `$procdff$7577' with positive edge clock.
Creating register for signal `\uart_rx.\bit_sample' using process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6559$1160'.
  created $dff cell `$procdff$7578' with positive edge clock.
Creating register for signal `\uart_rx.\bit_counter' using process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6547$1154'.
  created $dff cell `$procdff$7579' with positive edge clock.
Creating register for signal `\uart_rx.\recieved_data' using process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6532$1149'.
  created $dff cell `$procdff$7580' with positive edge clock.
Creating register for signal `\uart_rx.\i' using process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6532$1149'.
  created $dff cell `$procdff$7581' with positive edge clock.
Creating register for signal `\uart_rx.\uart_rx_data' using process `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6496$1135'.
  created $dff cell `$procdff$7582' with positive edge clock.
Creating register for signal `\reg_file.\$signal$14' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3119$374'.
  created $dff cell `$procdff$7583' with positive edge clock.
Creating register for signal `\reg_file.\$signal$13' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3117$372'.
  created $dff cell `$procdff$7584' with positive edge clock.
Creating register for signal `\reg_file.\$signal$12' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3115$370'.
  created $dff cell `$procdff$7585' with positive edge clock.
Creating register for signal `\reg_file.\$signal$11' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3113$368'.
  created $dff cell `$procdff$7586' with positive edge clock.
Creating register for signal `\reg_file.\$signal$10' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3111$366'.
  created $dff cell `$procdff$7587' with positive edge clock.
Creating register for signal `\reg_file.\$signal$9' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3109$364'.
  created $dff cell `$procdff$7588' with positive edge clock.
Creating register for signal `\reg_file.\$signal$8' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3107$362'.
  created $dff cell `$procdff$7589' with positive edge clock.
Creating register for signal `\reg_file.\$signal$7' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3105$360'.
  created $dff cell `$procdff$7590' with positive edge clock.
Creating register for signal `\reg_file.\$signal$6' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3103$358'.
  created $dff cell `$procdff$7591' with positive edge clock.
Creating register for signal `\reg_file.\$signal$5' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3101$356'.
  created $dff cell `$procdff$7592' with positive edge clock.
Creating register for signal `\reg_file.\$signal$4' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3099$354'.
  created $dff cell `$procdff$7593' with positive edge clock.
Creating register for signal `\reg_file.\$signal$3' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3097$352'.
  created $dff cell `$procdff$7594' with positive edge clock.
Creating register for signal `\reg_file.\$signal$2' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3095$350'.
  created $dff cell `$procdff$7595' with positive edge clock.
Creating register for signal `\reg_file.\$signal$1' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3093$348'.
  created $dff cell `$procdff$7596' with positive edge clock.
Creating register for signal `\reg_file.\$signal$73' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3087$342'.
  created $dff cell `$procdff$7597' with positive edge clock.
Creating register for signal `\reg_file.\$signal' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3085$340'.
  created $dff cell `$procdff$7598' with positive edge clock.
Creating register for signal `\reg_file.\$signal$72' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3083$338'.
  created $dff cell `$procdff$7599' with positive edge clock.
Creating register for signal `\reg_file.\$signal$71' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3081$336'.
  created $dff cell `$procdff$7600' with positive edge clock.
Creating register for signal `\reg_file.\$signal$70' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3079$334'.
  created $dff cell `$procdff$7601' with positive edge clock.
Creating register for signal `\reg_file.\$signal$69' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3077$332'.
  created $dff cell `$procdff$7602' with positive edge clock.
Creating register for signal `\reg_file.\$signal$68' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3075$330'.
  created $dff cell `$procdff$7603' with positive edge clock.
Creating register for signal `\reg_file.\$signal$67' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3073$328'.
  created $dff cell `$procdff$7604' with positive edge clock.
Creating register for signal `\reg_file.\$signal$66' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3071$326'.
  created $dff cell `$procdff$7605' with positive edge clock.
Creating register for signal `\reg_file.\$signal$65' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3069$324'.
  created $dff cell `$procdff$7606' with positive edge clock.
Creating register for signal `\reg_file.\$signal$64' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3067$322'.
  created $dff cell `$procdff$7607' with positive edge clock.
Creating register for signal `\reg_file.\$signal$63' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3065$320'.
  created $dff cell `$procdff$7608' with positive edge clock.
Creating register for signal `\reg_file.\$signal$62' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3063$318'.
  created $dff cell `$procdff$7609' with positive edge clock.
Creating register for signal `\reg_file.\$signal$61' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3061$316'.
  created $dff cell `$procdff$7610' with positive edge clock.
Creating register for signal `\reg_file.\$signal$60' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3059$314'.
  created $dff cell `$procdff$7611' with positive edge clock.
Creating register for signal `\reg_file.\$signal$59' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3057$312'.
  created $dff cell `$procdff$7612' with positive edge clock.
Creating register for signal `\reg_file.\$signal$58' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3055$310'.
  created $dff cell `$procdff$7613' with positive edge clock.
Creating register for signal `\reg_file.\$signal$57' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3053$308'.
  created $dff cell `$procdff$7614' with positive edge clock.
Creating register for signal `\reg_file.\$signal$56' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3051$306'.
  created $dff cell `$procdff$7615' with positive edge clock.
Creating register for signal `\reg_file.\$signal$55' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3049$304'.
  created $dff cell `$procdff$7616' with positive edge clock.
Creating register for signal `\reg_file.\$signal$54' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3047$302'.
  created $dff cell `$procdff$7617' with positive edge clock.
Creating register for signal `\reg_file.\$signal$53' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3045$300'.
  created $dff cell `$procdff$7618' with positive edge clock.
Creating register for signal `\reg_file.\$signal$52' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3043$298'.
  created $dff cell `$procdff$7619' with positive edge clock.
Creating register for signal `\reg_file.\$signal$51' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3041$296'.
  created $dff cell `$procdff$7620' with positive edge clock.
Creating register for signal `\reg_file.\$signal$50' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3039$294'.
  created $dff cell `$procdff$7621' with positive edge clock.
Creating register for signal `\reg_file.\$signal$49' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3037$292'.
  created $dff cell `$procdff$7622' with positive edge clock.
Creating register for signal `\reg_file.\$signal$48' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3035$290'.
  created $dff cell `$procdff$7623' with positive edge clock.
Creating register for signal `\reg_file.\$signal$47' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3033$288'.
  created $dff cell `$procdff$7624' with positive edge clock.
Creating register for signal `\reg_file.\$signal$46' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3031$286'.
  created $dff cell `$procdff$7625' with positive edge clock.
Creating register for signal `\reg_file.\$signal$45' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3029$284'.
  created $dff cell `$procdff$7626' with positive edge clock.
Creating register for signal `\reg_file.\$signal$44' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3027$282'.
  created $dff cell `$procdff$7627' with positive edge clock.
Creating register for signal `\reg_file.\$signal$43' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3025$280'.
  created $dff cell `$procdff$7628' with positive edge clock.
Creating register for signal `\reg_file.\$signal$32' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3023$278'.
  created $dff cell `$procdff$7629' with positive edge clock.
Creating register for signal `\reg_file.\$signal$31' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3021$276'.
  created $dff cell `$procdff$7630' with positive edge clock.
Creating register for signal `\reg_file.\$signal$30' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3019$274'.
  created $dff cell `$procdff$7631' with positive edge clock.
Creating register for signal `\reg_file.\$signal$29' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3017$272'.
  created $dff cell `$procdff$7632' with positive edge clock.
Creating register for signal `\reg_file.\$signal$28' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3015$270'.
  created $dff cell `$procdff$7633' with positive edge clock.
Creating register for signal `\reg_file.\$signal$27' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3013$268'.
  created $dff cell `$procdff$7634' with positive edge clock.
Creating register for signal `\reg_file.\$signal$26' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3011$266'.
  created $dff cell `$procdff$7635' with positive edge clock.
Creating register for signal `\reg_file.\$signal$25' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3009$264'.
  created $dff cell `$procdff$7636' with positive edge clock.
Creating register for signal `\reg_file.\$signal$24' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3007$262'.
  created $dff cell `$procdff$7637' with positive edge clock.
Creating register for signal `\reg_file.\$signal$23' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3005$260'.
  created $dff cell `$procdff$7638' with positive edge clock.
Creating register for signal `\reg_file.\$signal$22' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3003$258'.
  created $dff cell `$procdff$7639' with positive edge clock.
Creating register for signal `\reg_file.\$signal$21' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:3001$256'.
  created $dff cell `$procdff$7640' with positive edge clock.
Creating register for signal `\reg_file.\$signal$20' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2999$254'.
  created $dff cell `$procdff$7641' with positive edge clock.
Creating register for signal `\reg_file.\$signal$19' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2997$252'.
  created $dff cell `$procdff$7642' with positive edge clock.
Creating register for signal `\reg_file.\$signal$18' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2995$250'.
  created $dff cell `$procdff$7643' with positive edge clock.
Creating register for signal `\reg_file.\$signal$17' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2993$248'.
  created $dff cell `$procdff$7644' with positive edge clock.
Creating register for signal `\reg_file.\$signal$16' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2991$246'.
  created $dff cell `$procdff$7645' with positive edge clock.
Creating register for signal `\reg_file.\$signal$15' using process `\reg_file.$proc$/openlane/designs/project/src/processor.v:2989$244'.
  created $dff cell `$procdff$7646' with positive edge clock.
Creating register for signal `\pc_controller.\pc' using process `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2606$235'.
  created $dff cell `$procdff$7647' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\web_out' using process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2053$171'.
  created $dff cell `$procdff$7648' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\csb_out' using process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2051$170'.
  created $dff cell `$procdff$7649' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\s2_out' using process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2049$169'.
  created $dff cell `$procdff$7650' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\s1_out' using process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2047$168'.
  created $dff cell `$procdff$7651' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\reg_file_write_data_in' using process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2045$167'.
  created $dff cell `$procdff$7652' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\reg_file_write_addr_in' using process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2043$166'.
  created $dff cell `$procdff$7653' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\reg_file_write_out' using process `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2041$165'.
  created $dff cell `$procdff$7654' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\web_out' using process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1909$134'.
  created $dff cell `$procdff$7655' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\csb_out' using process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1907$133'.
  created $dff cell `$procdff$7656' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\s2_out' using process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1905$132'.
  created $dff cell `$procdff$7657' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\s1_out' using process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1903$131'.
  created $dff cell `$procdff$7658' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\reg_file_write_data_in' using process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1901$130'.
  created $dff cell `$procdff$7659' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\reg_file_write_addr_in' using process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1899$129'.
  created $dff cell `$procdff$7660' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\reg_file_write_out' using process `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1897$128'.
  created $dff cell `$procdff$7661' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\inst_prev' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1638$79'.
  created $dff cell `$procdff$7662' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\stall_next3' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1636$78'.
  created $dff cell `$procdff$7663' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\stall_next2' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1634$77'.
  created $dff cell `$procdff$7664' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\stall_next' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1632$76'.
  created $dff cell `$procdff$7665' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\jump_next3' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1630$75'.
  created $dff cell `$procdff$7666' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\branch_next3' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1628$74'.
  created $dff cell `$procdff$7667' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\jump_next2' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1626$73'.
  created $dff cell `$procdff$7668' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\branch_next2' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1624$72'.
  created $dff cell `$procdff$7669' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\jump_next' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1622$71'.
  created $dff cell `$procdff$7670' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\branch_next' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1620$70'.
  created $dff cell `$procdff$7671' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\buffer' using process `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1618$69'.
  created $dff cell `$procdff$7672' with positive edge clock.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `wrapper.$proc$/openlane/designs/project/src/processor.v:6839$1193'.
Removing empty process `wrapper.$proc$/openlane/designs/project/src/processor.v:6832$1192'.
Found and cleaned up 1 empty switch in `\wrapper.$proc$/openlane/designs/project/src/processor.v:6818$1190'.
Removing empty process `wrapper.$proc$/openlane/designs/project/src/processor.v:6818$1190'.
Found and cleaned up 7 empty switches in `\wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
Removing empty process `wrapper.$proc$/openlane/designs/project/src/processor.v:6689$1180'.
Removing empty process `wrapper.$proc$/openlane/designs/project/src/processor.v:6661$1176'.
Removing empty process `uart_rx.$proc$/openlane/designs/project/src/processor.v:6531$1175'.
Found and cleaned up 2 empty switches in `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6596$1173'.
Removing empty process `uart_rx.$proc$/openlane/designs/project/src/processor.v:6596$1173'.
Found and cleaned up 1 empty switch in `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6585$1171'.
Removing empty process `uart_rx.$proc$/openlane/designs/project/src/processor.v:6585$1171'.
Found and cleaned up 3 empty switches in `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6570$1163'.
Removing empty process `uart_rx.$proc$/openlane/designs/project/src/processor.v:6570$1163'.
Found and cleaned up 2 empty switches in `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6559$1160'.
Removing empty process `uart_rx.$proc$/openlane/designs/project/src/processor.v:6559$1160'.
Found and cleaned up 3 empty switches in `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6547$1154'.
Removing empty process `uart_rx.$proc$/openlane/designs/project/src/processor.v:6547$1154'.
Found and cleaned up 3 empty switches in `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6532$1149'.
Removing empty process `uart_rx.$proc$/openlane/designs/project/src/processor.v:6532$1149'.
Found and cleaned up 1 empty switch in `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6515$1144'.
Removing empty process `uart_rx.$proc$/openlane/designs/project/src/processor.v:6515$1144'.
Found and cleaned up 2 empty switches in `\uart_rx.$proc$/openlane/designs/project/src/processor.v:6496$1135'.
Removing empty process `uart_rx.$proc$/openlane/designs/project/src/processor.v:6496$1135'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:3862$1127'.
Found and cleaned up 3 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:5980$1126'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5980$1126'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5966$1125'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5966$1125'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5952$1124'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5952$1124'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5938$1123'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5938$1123'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5924$1122'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5924$1122'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5910$1121'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5910$1121'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5896$1120'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5896$1120'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5882$1119'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5882$1119'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5868$1118'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5868$1118'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5854$1117'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5854$1117'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5840$1116'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5840$1116'.
Found and cleaned up 3 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:5808$1115'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5808$1115'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5794$1114'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5794$1114'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5780$1113'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5780$1113'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5766$1112'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5766$1112'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5752$1111'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5752$1111'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5738$1110'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5738$1110'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5724$1109'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5724$1109'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5710$1108'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5710$1108'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5696$1107'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5696$1107'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5682$1106'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5682$1106'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5668$1105'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5668$1105'.
Found and cleaned up 3 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:5636$1104'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5636$1104'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5622$1103'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5622$1103'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5608$1102'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5608$1102'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5594$1101'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5594$1101'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5580$1100'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5580$1100'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5566$1099'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5566$1099'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5552$1098'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5552$1098'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5538$1097'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5538$1097'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5524$1096'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5524$1096'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5510$1095'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5510$1095'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5496$1094'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5496$1094'.
Found and cleaned up 3 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:5464$1093'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5464$1093'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5450$1092'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5450$1092'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5436$1091'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5436$1091'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5422$1090'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5422$1090'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5408$1089'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5408$1089'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5394$1088'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5394$1088'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5380$1087'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5380$1087'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5366$1086'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5366$1086'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5352$1085'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5352$1085'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5338$1084'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5338$1084'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5324$1083'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5324$1083'.
Found and cleaned up 3 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:5292$1082'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5292$1082'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5278$1081'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5278$1081'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5264$1080'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5264$1080'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5250$1079'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5250$1079'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5236$1078'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5236$1078'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5222$1077'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5222$1077'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5208$1076'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5208$1076'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5194$1075'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5194$1075'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5180$1074'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5180$1074'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5166$1073'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5166$1073'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5152$1072'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5152$1072'.
Found and cleaned up 3 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:5120$1071'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5120$1071'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5106$1070'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5106$1070'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5092$1069'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5092$1069'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5078$1068'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5078$1068'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5064$1067'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5064$1067'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5050$1066'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5050$1066'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5036$1065'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5036$1065'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5022$1064'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5022$1064'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:5008$1063'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:5008$1063'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4994$1062'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4994$1062'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4980$1061'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4980$1061'.
Found and cleaned up 3 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:4948$1060'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4948$1060'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4934$1059'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4934$1059'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4920$1058'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4920$1058'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4906$1057'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4906$1057'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4892$1056'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4892$1056'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4878$1055'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4878$1055'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4864$1054'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4864$1054'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4850$1053'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4850$1053'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4836$1052'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4836$1052'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4822$1051'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4822$1051'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4808$1050'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4808$1050'.
Found and cleaned up 3 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:4776$1049'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4776$1049'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4762$1048'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4762$1048'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4748$1047'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4748$1047'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4734$1046'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4734$1046'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4720$1045'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4720$1045'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4706$1044'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4706$1044'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4692$1043'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4692$1043'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4678$1042'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4678$1042'.
Found and cleaned up 2 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:4655$1041'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4655$1041'.
Found and cleaned up 2 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:4632$1040'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4632$1040'.
Found and cleaned up 2 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:4609$1039'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4609$1039'.
Found and cleaned up 3 empty switches in `\top.$proc$/openlane/designs/project/src/processor.v:4577$1038'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4577$1038'.
Found and cleaned up 1 empty switch in `\top.$proc$/openlane/designs/project/src/processor.v:4564$1037'.
Removing empty process `top.$proc$/openlane/designs/project/src/processor.v:4564$1037'.
Removing empty process `stall_unit.$proc$/openlane/designs/project/src/processor.v:3773$1032'.
Found and cleaned up 4 empty switches in `\stall_unit.$proc$/openlane/designs/project/src/processor.v:3812$1031'.
Removing empty process `stall_unit.$proc$/openlane/designs/project/src/processor.v:3812$1031'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2933$1023'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2929$1021'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2925$1019'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2921$1017'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2917$1015'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2913$1013'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2909$1011'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2905$1009'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2901$1007'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2897$1005'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2893$1003'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2889$1001'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2885$999'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2881$997'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2877$995'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2873$993'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2869$991'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2865$989'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2861$987'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2857$985'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2853$983'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2849$981'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2845$979'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2841$977'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2837$975'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2833$973'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2829$971'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2825$969'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2821$967'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2817$965'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2813$963'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2809$961'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2805$959'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2801$957'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2797$955'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2793$953'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2789$951'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2785$949'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2781$947'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2777$945'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2773$943'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2769$941'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2765$939'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2761$937'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2757$935'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2753$933'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2749$931'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2745$929'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2741$927'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2737$925'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2733$923'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2729$921'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2725$919'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2721$917'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2717$915'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2713$913'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2709$911'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2705$909'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2701$907'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2697$905'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2693$903'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2689$901'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2685$899'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2683$897'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2658$895'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$/openlane/designs/project/src/processor.v:3690$894'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3690$894'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$/openlane/designs/project/src/processor.v:3619$893'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3619$893'.
Found and cleaned up 9 empty switches in `\reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3356$634'.
Found and cleaned up 8 empty switches in `\reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3121$376'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3119$374'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3117$372'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3115$370'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3113$368'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3111$366'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3109$364'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3107$362'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3105$360'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3103$358'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3101$356'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3099$354'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3097$352'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3095$350'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3093$348'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3087$342'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3085$340'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3083$338'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3081$336'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3079$334'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3077$332'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3075$330'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3073$328'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3071$326'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3069$324'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3067$322'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3065$320'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3063$318'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3061$316'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3059$314'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3057$312'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3055$310'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3053$308'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3051$306'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3049$304'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3047$302'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3045$300'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3043$298'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3041$296'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3039$294'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3037$292'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3035$290'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3033$288'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3031$286'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3029$284'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3027$282'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3025$280'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3023$278'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3021$276'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3019$274'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3017$272'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3015$270'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3013$268'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3011$266'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3009$264'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3007$262'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3005$260'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3003$258'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:3001$256'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2999$254'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2997$252'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2995$250'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2993$248'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2991$246'.
Removing empty process `reg_file.$proc$/openlane/designs/project/src/processor.v:2989$244'.
Removing empty process `pc_controller.$proc$/openlane/designs/project/src/processor.v:2583$243'.
Removing empty process `pc_controller.$proc$/openlane/designs/project/src/processor.v:2534$241'.
Found and cleaned up 3 empty switches in `\pc_controller.$proc$/openlane/designs/project/src/processor.v:2608$236'.
Removing empty process `pc_controller.$proc$/openlane/designs/project/src/processor.v:2608$236'.
Removing empty process `pc_controller.$proc$/openlane/designs/project/src/processor.v:2606$235'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2240$228'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2503$227'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2503$227'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2490$226'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2490$226'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2477$225'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2477$225'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2464$224'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2464$224'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2451$223'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2451$223'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2438$222'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2438$222'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2425$221'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2425$221'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2412$220'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2412$220'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2399$219'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2399$219'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2386$218'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2386$218'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2373$217'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2373$217'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2360$216'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2360$216'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$/openlane/designs/project/src/processor.v:2347$215'.
Removing empty process `id_mux.$proc$/openlane/designs/project/src/processor.v:2347$215'.
Removing empty process `forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2123$213'.
Found and cleaned up 2 empty switches in `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2209$212'.
Removing empty process `forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2209$212'.
Found and cleaned up 2 empty switches in `\forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2187$211'.
Removing empty process `forwarding_alu.$proc$/openlane/designs/project/src/processor.v:2187$211'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2038$201'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2030$200'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2023$199'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2013$198'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2005$197'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2000$196'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:1989$195'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:1980$193'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2109$190'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2109$190'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2100$187'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2100$187'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2091$184'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2091$184'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2082$181'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2082$181'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2073$178'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2073$178'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2064$175'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2064$175'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2055$172'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2055$172'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2053$171'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2051$170'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2049$169'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2047$168'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2045$167'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2043$166'.
Removing empty process `M2_WB_pipeline.$proc$/openlane/designs/project/src/processor.v:2041$165'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1894$164'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1886$163'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1878$162'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1867$161'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1859$160'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1855$159'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1845$158'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1836$156'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1965$153'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1965$153'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1956$150'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1956$150'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1947$147'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1947$147'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1938$144'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1938$144'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1929$141'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1929$141'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1920$138'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1920$138'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1911$135'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1911$135'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1909$134'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1907$133'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1905$132'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1903$131'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1901$130'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1899$129'.
Removing empty process `M1_M2_pipeline.$proc$/openlane/designs/project/src/processor.v:1897$128'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1615$127'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1611$126'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1607$125'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1597$124'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1593$123'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1589$122'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1582$121'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1570$120'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1566$119'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1562$118'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1558$117'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1514$115'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1804$112'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1804$112'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1795$109'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1795$109'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1786$106'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1786$106'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1777$103'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1777$103'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1768$100'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1768$100'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1759$97'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1759$97'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1750$94'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1750$94'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1741$91'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1741$91'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1704$90'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1704$90'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1667$89'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1667$89'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1658$86'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1658$86'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1649$83'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1649$83'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1640$80'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1640$80'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1638$79'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1636$78'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1634$77'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1632$76'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1630$75'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1628$74'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1626$73'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1624$72'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1622$71'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1620$70'.
Removing empty process `IF_ID_pipeline.$proc$/openlane/designs/project/src/processor.v:1618$69'.
Removing empty process `ID.$proc$/openlane/designs/project/src/processor.v:867$67'.
Found and cleaned up 6 empty switches in `\ID.$proc$/openlane/designs/project/src/processor.v:1379$66'.
Removing empty process `ID.$proc$/openlane/designs/project/src/processor.v:1379$66'.
Found and cleaned up 3 empty switches in `\ID.$proc$/openlane/designs/project/src/processor.v:1357$65'.
Removing empty process `ID.$proc$/openlane/designs/project/src/processor.v:1357$65'.
Found and cleaned up 6 empty switches in `\ID.$proc$/openlane/designs/project/src/processor.v:1317$64'.
Removing empty process `ID.$proc$/openlane/designs/project/src/processor.v:1317$64'.
Found and cleaned up 8 empty switches in `\ID.$proc$/openlane/designs/project/src/processor.v:1265$63'.
Removing empty process `ID.$proc$/openlane/designs/project/src/processor.v:1265$63'.
Found and cleaned up 1 empty switch in `\ID.$proc$/openlane/designs/project/src/processor.v:1255$62'.
Removing empty process `ID.$proc$/openlane/designs/project/src/processor.v:1255$62'.
Found and cleaned up 2 empty switches in `\ID.$proc$/openlane/designs/project/src/processor.v:1239$61'.
Removing empty process `ID.$proc$/openlane/designs/project/src/processor.v:1239$61'.
Found and cleaned up 13 empty switches in `\ID.$proc$/openlane/designs/project/src/processor.v:1144$60'.
Removing empty process `ID.$proc$/openlane/designs/project/src/processor.v:1144$60'.
Removing empty process `ALU.$proc$/openlane/designs/project/src/processor.v:6$38'.
Found and cleaned up 11 empty switches in `\ALU.$proc$/openlane/designs/project/src/processor.v:720$37'.
Removing empty process `ALU.$proc$/openlane/designs/project/src/processor.v:720$37'.
Found and cleaned up 10 empty switches in `\ALU.$proc$/openlane/designs/project/src/processor.v:655$36'.
Removing empty process `ALU.$proc$/openlane/designs/project/src/processor.v:655$36'.
Found and cleaned up 10 empty switches in `\ALU.$proc$/openlane/designs/project/src/processor.v:590$35'.
Removing empty process `ALU.$proc$/openlane/designs/project/src/processor.v:590$35'.
Found and cleaned up 6 empty switches in `\ALU.$proc$/openlane/designs/project/src/processor.v:550$34'.
Removing empty process `ALU.$proc$/openlane/designs/project/src/processor.v:550$34'.
Found and cleaned up 2 empty switches in `\ALU.$proc$/openlane/designs/project/src/processor.v:535$33'.
Removing empty process `ALU.$proc$/openlane/designs/project/src/processor.v:535$33'.
Found and cleaned up 19 empty switches in `\ALU.$proc$/openlane/designs/project/src/processor.v:419$32'.
Removing empty process `ALU.$proc$/openlane/designs/project/src/processor.v:419$32'.
Found and cleaned up 10 empty switches in `\ALU.$proc$/openlane/designs/project/src/processor.v:354$31'.
Removing empty process `ALU.$proc$/openlane/designs/project/src/processor.v:354$31'.
Found and cleaned up 11 empty switches in `\ALU.$proc$/openlane/designs/project/src/processor.v:286$30'.
Removing empty process `ALU.$proc$/openlane/designs/project/src/processor.v:286$30'.
Cleaned up 324 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module wrapper...
Checking module uart_rx...
Checking module top...
Checking module stall_unit...
Checking module reg_file...
Checking module pc_controller...
Checking module id_mux...
Checking module forwarding_alu...
Checking module M2_WB_pipeline...
Checking module M1_M2_pipeline...
Checking module IF_ID_pipeline...
Checking module ID...
Checking module ALU...
Found and reported 0 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.
<suppressed ~76 debug messages>
Optimizing module uart_rx.
<suppressed ~21 debug messages>
Optimizing module top.
<suppressed ~111 debug messages>
Optimizing module stall_unit.
Optimizing module reg_file.
<suppressed ~11 debug messages>
Optimizing module pc_controller.
<suppressed ~2 debug messages>
Optimizing module id_mux.
Optimizing module forwarding_alu.
Optimizing module M2_WB_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module IF_ID_pipeline.
Optimizing module ID.
<suppressed ~5 debug messages>
Optimizing module ALU.
<suppressed ~7 debug messages>

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.
Optimizing module uart_rx.
Optimizing module top.
Optimizing module stall_unit.
Optimizing module reg_file.
Optimizing module pc_controller.
Optimizing module id_mux.
Optimizing module forwarding_alu.
Optimizing module M2_WB_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module IF_ID_pipeline.
Optimizing module ID.
Optimizing module ALU.

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \ALU..
Removed 590 unused cells and 3516 unused wires.
<suppressed ~686 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
<suppressed ~192 debug messages>
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
<suppressed ~33 debug messages>
Finding identical cells in module `\wrapper'.
<suppressed ~3 debug messages>
Removed a total of 76 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7212.
    dead port 2/2 on $mux $procmux$7218.
    dead port 2/2 on $mux $procmux$7224.
    dead port 2/2 on $mux $procmux$7230.
    dead port 2/2 on $mux $procmux$7242.
    dead port 2/2 on $mux $procmux$7259.
    dead port 2/2 on $mux $procmux$7265.
    dead port 2/2 on $mux $procmux$7271.
    dead port 2/2 on $mux $procmux$7277.
    dead port 2/2 on $mux $procmux$7301.
    dead port 2/2 on $mux $procmux$7307.
    dead port 2/2 on $mux $procmux$7313.
    dead port 2/2 on $mux $procmux$7319.
    dead port 2/2 on $mux $procmux$7370.
    dead port 2/2 on $mux $procmux$7376.
    dead port 2/2 on $mux $procmux$7382.
    dead port 2/2 on $mux $procmux$7388.
    dead port 2/2 on $mux $procmux$7398.
    dead port 2/2 on $mux $procmux$7400.
    dead port 2/2 on $mux $procmux$7406.
    dead port 2/2 on $mux $procmux$7413.
    dead port 2/2 on $mux $procmux$7415.
    dead port 2/2 on $mux $procmux$7421.
    dead port 2/2 on $mux $procmux$7430.
    dead port 2/2 on $mux $procmux$7439.
    dead port 2/2 on $mux $procmux$7448.
    dead port 2/2 on $mux $procmux$7457.
    dead port 2/2 on $mux $procmux$7463.
    dead port 2/2 on $mux $procmux$7472.
    dead port 2/2 on $mux $procmux$7478.
    dead port 2/2 on $mux $procmux$7484.
    dead port 2/2 on $mux $procmux$7490.
    dead port 2/2 on $mux $procmux$7517.
    dead port 2/2 on $mux $procmux$7519.
    dead port 2/2 on $mux $procmux$7525.
    dead port 2/2 on $mux $procmux$7532.
    dead port 2/2 on $mux $procmux$7534.
    dead port 2/2 on $mux $procmux$7540.
    dead port 2/2 on $mux $procmux$7555.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$7153: { 20'11111111111111111111 \instruction [31:20] } -> { 21'111111111111111111111 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7159: { 20'00000000000000000000 \instruction [31:20] } -> { 21'000000000000000000000 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7168: { 20'00000000000000000000 \instruction [31:20] } -> { 21'000000000000000000000 \instruction [30:20] }
      Replacing known input bits on port B of cell $procmux$7168: { 20'11111111111111111111 \instruction [31:20] } -> { 21'111111111111111111111 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7177: { 20'00000000000000000000 \instruction [31:20] } -> { 21'000000000000000000000 \instruction [30:20] }
      Replacing known input bits on port B of cell $procmux$7177: { 20'11111111111111111111 \instruction [31:20] } -> { 21'111111111111111111111 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7186: { 19'0000000000000000000 \instruction [31] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 } -> { 20'00000000000000000000 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
      Replacing known input bits on port B of cell $procmux$7186: { 19'1111111111111111111 \instruction [31] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 } -> { 20'11111111111111111111 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
      Replacing known input bits on port A of cell $procmux$7195: { 20'00000000000000000000 \instruction [31:25] \instruction [11:7] } -> { 21'000000000000000000000 \instruction [30:25] \instruction [11:7] }
      Replacing known input bits on port B of cell $procmux$7195: { 20'11111111111111111111 \instruction [31:25] \instruction [11:7] } -> { 21'111111111111111111111 \instruction [30:25] \instruction [11:7] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7155.
    dead port 1/2 on $mux $procmux$7159.
    dead port 2/2 on $mux $procmux$7161.
    dead port 2/2 on $mux $procmux$7170.
    dead port 2/2 on $mux $procmux$7179.
    dead port 2/2 on $mux $procmux$7188.
    dead port 2/2 on $mux $procmux$7197.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7046.
    dead port 1/2 on $mux $procmux$7048.
    dead port 1/2 on $mux $procmux$7052.
    dead port 1/2 on $mux $procmux$7054.
    dead port 1/2 on $mux $procmux$7058.
    dead port 1/2 on $mux $procmux$7060.
    dead port 1/2 on $mux $procmux$7062.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6947.
    dead port 2/2 on $mux $procmux$6956.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6899.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2407.
    dead port 2/2 on $mux $procmux$2409.
    dead port 2/2 on $mux $procmux$2417.
    dead port 2/2 on $mux $procmux$2419.
    dead port 2/2 on $mux $procmux$2457.
    dead port 2/2 on $mux $procmux$2459.
    dead port 2/2 on $mux $procmux$2468.
    dead port 2/2 on $mux $procmux$2470.
    dead port 2/2 on $mux $procmux$2480.
    dead port 2/2 on $mux $procmux$2482.
    dead port 2/2 on $mux $procmux$2493.
    dead port 2/2 on $mux $procmux$2495.
    dead port 2/2 on $mux $procmux$2507.
    dead port 2/2 on $mux $procmux$2509.
    dead port 2/2 on $mux $procmux$2522.
    dead port 2/2 on $mux $procmux$2524.
    dead port 2/2 on $mux $procmux$2538.
    dead port 2/2 on $mux $procmux$2540.
    dead port 2/2 on $mux $procmux$2555.
    dead port 2/2 on $mux $procmux$2557.
    dead port 2/2 on $mux $procmux$2573.
    dead port 2/2 on $mux $procmux$2575.
    dead port 2/2 on $mux $procmux$2592.
    dead port 2/2 on $mux $procmux$2594.
    dead port 2/2 on $mux $procmux$2612.
    dead port 2/2 on $mux $procmux$2614.
    dead port 2/2 on $mux $procmux$2633.
    dead port 2/2 on $mux $procmux$2635.
    dead port 2/2 on $mux $procmux$2655.
    dead port 2/2 on $mux $procmux$2657.
    dead port 2/2 on $mux $procmux$2678.
    dead port 2/2 on $mux $procmux$2680.
    dead port 2/2 on $mux $procmux$2702.
    dead port 2/2 on $mux $procmux$2704.
    dead port 2/2 on $mux $procmux$2727.
    dead port 2/2 on $mux $procmux$2729.
    dead port 2/2 on $mux $procmux$2753.
    dead port 2/2 on $mux $procmux$2755.
    dead port 2/2 on $mux $procmux$2780.
    dead port 2/2 on $mux $procmux$2782.
    dead port 2/2 on $mux $procmux$2808.
    dead port 2/2 on $mux $procmux$2810.
    dead port 2/2 on $mux $procmux$2837.
    dead port 2/2 on $mux $procmux$2839.
    dead port 2/2 on $mux $procmux$2867.
    dead port 2/2 on $mux $procmux$2869.
    dead port 2/2 on $mux $procmux$2898.
    dead port 2/2 on $mux $procmux$2900.
    dead port 2/2 on $mux $procmux$2930.
    dead port 2/2 on $mux $procmux$2932.
    dead port 2/2 on $mux $procmux$2963.
    dead port 2/2 on $mux $procmux$2965.
    dead port 2/2 on $mux $procmux$2997.
    dead port 2/2 on $mux $procmux$2999.
    dead port 2/2 on $mux $procmux$3032.
    dead port 2/2 on $mux $procmux$3034.
    dead port 2/2 on $mux $procmux$3068.
    dead port 2/2 on $mux $procmux$3070.
    dead port 2/2 on $mux $procmux$3105.
    dead port 2/2 on $mux $procmux$3107.
    dead port 2/2 on $mux $procmux$3143.
    dead port 2/2 on $mux $procmux$3145.
    dead port 2/2 on $mux $procmux$3182.
    dead port 2/2 on $mux $procmux$3184.
    dead port 2/2 on $mux $procmux$3190.
    dead port 2/2 on $mux $procmux$3196.
    dead port 2/2 on $mux $procmux$3202.
    dead port 2/2 on $mux $procmux$3208.
    dead port 2/2 on $mux $procmux$3214.
    dead port 2/2 on $mux $procmux$3220.
    dead port 2/2 on $mux $procmux$3226.
    dead port 2/2 on $mux $procmux$3232.
    dead port 2/2 on $mux $procmux$3238.
    dead port 2/2 on $mux $procmux$3244.
    dead port 2/2 on $mux $procmux$3250.
    dead port 2/2 on $mux $procmux$3256.
    dead port 2/2 on $mux $procmux$3262.
    dead port 2/2 on $mux $procmux$3268.
    dead port 2/2 on $mux $procmux$3274.
    dead port 2/2 on $mux $procmux$3280.
    dead port 2/2 on $mux $procmux$3286.
    dead port 2/2 on $mux $procmux$3292.
    dead port 2/2 on $mux $procmux$3298.
    dead port 2/2 on $mux $procmux$3304.
    dead port 2/2 on $mux $procmux$3310.
    dead port 2/2 on $mux $procmux$3316.
    dead port 2/2 on $mux $procmux$3322.
    dead port 2/2 on $mux $procmux$3328.
    dead port 2/2 on $mux $procmux$3334.
    dead port 2/2 on $mux $procmux$3340.
    dead port 2/2 on $mux $procmux$3346.
    dead port 2/2 on $mux $procmux$3352.
    dead port 2/2 on $mux $procmux$3358.
    dead port 2/2 on $mux $procmux$3364.
    dead port 2/2 on $mux $procmux$3370.
    dead port 2/2 on $mux $procmux$3376.
    dead port 2/2 on $mux $procmux$3510.
    dead port 2/2 on $mux $procmux$3512.
    dead port 2/2 on $mux $procmux$3520.
    dead port 2/2 on $mux $procmux$3522.
    dead port 2/2 on $mux $procmux$3560.
    dead port 2/2 on $mux $procmux$3562.
    dead port 2/2 on $mux $procmux$3571.
    dead port 2/2 on $mux $procmux$3573.
    dead port 2/2 on $mux $procmux$3583.
    dead port 2/2 on $mux $procmux$3585.
    dead port 2/2 on $mux $procmux$3596.
    dead port 2/2 on $mux $procmux$3598.
    dead port 2/2 on $mux $procmux$3610.
    dead port 2/2 on $mux $procmux$3612.
    dead port 2/2 on $mux $procmux$3625.
    dead port 2/2 on $mux $procmux$3627.
    dead port 2/2 on $mux $procmux$3641.
    dead port 2/2 on $mux $procmux$3643.
    dead port 2/2 on $mux $procmux$3658.
    dead port 2/2 on $mux $procmux$3660.
    dead port 2/2 on $mux $procmux$3676.
    dead port 2/2 on $mux $procmux$3678.
    dead port 2/2 on $mux $procmux$3695.
    dead port 2/2 on $mux $procmux$3697.
    dead port 2/2 on $mux $procmux$3715.
    dead port 2/2 on $mux $procmux$3717.
    dead port 2/2 on $mux $procmux$3736.
    dead port 2/2 on $mux $procmux$3738.
    dead port 2/2 on $mux $procmux$3758.
    dead port 2/2 on $mux $procmux$3760.
    dead port 2/2 on $mux $procmux$3781.
    dead port 2/2 on $mux $procmux$3783.
    dead port 2/2 on $mux $procmux$3805.
    dead port 2/2 on $mux $procmux$3807.
    dead port 2/2 on $mux $procmux$3830.
    dead port 2/2 on $mux $procmux$3832.
    dead port 2/2 on $mux $procmux$3856.
    dead port 2/2 on $mux $procmux$3858.
    dead port 2/2 on $mux $procmux$3883.
    dead port 2/2 on $mux $procmux$3885.
    dead port 2/2 on $mux $procmux$3911.
    dead port 2/2 on $mux $procmux$3913.
    dead port 2/2 on $mux $procmux$3940.
    dead port 2/2 on $mux $procmux$3942.
    dead port 2/2 on $mux $procmux$3970.
    dead port 2/2 on $mux $procmux$3972.
    dead port 2/2 on $mux $procmux$4001.
    dead port 2/2 on $mux $procmux$4003.
    dead port 2/2 on $mux $procmux$4033.
    dead port 2/2 on $mux $procmux$4035.
    dead port 2/2 on $mux $procmux$4066.
    dead port 2/2 on $mux $procmux$4068.
    dead port 2/2 on $mux $procmux$4100.
    dead port 2/2 on $mux $procmux$4102.
    dead port 2/2 on $mux $procmux$4135.
    dead port 2/2 on $mux $procmux$4137.
    dead port 2/2 on $mux $procmux$4171.
    dead port 2/2 on $mux $procmux$4173.
    dead port 2/2 on $mux $procmux$4208.
    dead port 2/2 on $mux $procmux$4210.
    dead port 2/2 on $mux $procmux$4246.
    dead port 2/2 on $mux $procmux$4248.
    dead port 2/2 on $mux $procmux$4285.
    dead port 2/2 on $mux $procmux$4287.
    dead port 2/2 on $mux $procmux$4293.
    dead port 2/2 on $mux $procmux$4299.
    dead port 2/2 on $mux $procmux$4305.
    dead port 2/2 on $mux $procmux$4311.
    dead port 2/2 on $mux $procmux$4317.
    dead port 2/2 on $mux $procmux$4323.
    dead port 2/2 on $mux $procmux$4329.
    dead port 2/2 on $mux $procmux$4335.
    dead port 2/2 on $mux $procmux$4341.
    dead port 2/2 on $mux $procmux$4347.
    dead port 2/2 on $mux $procmux$4353.
    dead port 2/2 on $mux $procmux$4359.
    dead port 2/2 on $mux $procmux$4365.
    dead port 2/2 on $mux $procmux$4371.
    dead port 2/2 on $mux $procmux$4377.
    dead port 2/2 on $mux $procmux$4383.
    dead port 2/2 on $mux $procmux$4389.
    dead port 2/2 on $mux $procmux$4395.
    dead port 2/2 on $mux $procmux$4401.
    dead port 2/2 on $mux $procmux$4407.
    dead port 2/2 on $mux $procmux$4413.
    dead port 2/2 on $mux $procmux$4419.
    dead port 2/2 on $mux $procmux$4425.
    dead port 2/2 on $mux $procmux$4431.
    dead port 2/2 on $mux $procmux$4437.
    dead port 2/2 on $mux $procmux$4443.
    dead port 2/2 on $mux $procmux$4449.
    dead port 2/2 on $mux $procmux$4455.
    dead port 2/2 on $mux $procmux$4461.
    dead port 2/2 on $mux $procmux$4467.
    dead port 2/2 on $mux $procmux$4473.
    dead port 2/2 on $mux $procmux$4479.
    dead port 2/2 on $mux $procmux$5021.
    dead port 2/2 on $mux $procmux$5023.
    dead port 2/2 on $mux $procmux$5552.
    dead port 2/2 on $mux $procmux$6124.
    dead port 2/2 on $mux $procmux$6126.
    dead port 2/2 on $mux $procmux$6655.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2180.
    dead port 1/2 on $mux $procmux$2182.
    dead port 2/2 on $mux $procmux$2184.
    dead port 2/2 on $mux $procmux$2192.
    dead port 2/2 on $mux $procmux$2194.
    dead port 2/2 on $mux $procmux$2202.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2074: \read_flag -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1756.
    dead port 2/2 on $mux $procmux$1759.
    dead port 2/2 on $mux $procmux$1765.
    dead port 2/2 on $mux $procmux$1804.
    dead port 2/2 on $mux $procmux$1807.
    dead port 2/2 on $mux $procmux$1813.
    dead port 2/2 on $mux $procmux$1852.
    dead port 2/2 on $mux $procmux$1855.
    dead port 2/2 on $mux $procmux$1861.
    dead port 2/2 on $mux $procmux$1888.
    dead port 2/2 on $mux $procmux$1891.
    dead port 2/2 on $mux $procmux$1900.
    dead port 2/2 on $mux $procmux$1903.
    dead port 2/2 on $mux $procmux$1909.
    dead port 2/2 on $mux $procmux$1948.
    dead port 2/2 on $mux $procmux$1951.
    dead port 2/2 on $mux $procmux$1957.
    dead port 2/2 on $mux $procmux$1996.
    dead port 2/2 on $mux $procmux$1999.
    dead port 2/2 on $mux $procmux$2005.
    dead port 2/2 on $mux $procmux$2044.
    dead port 2/2 on $mux $procmux$2047.
    dead port 2/2 on $mux $procmux$2053.
    dead port 2/2 on $mux $procmux$2092.
    dead port 2/2 on $mux $procmux$2095.
    dead port 2/2 on $mux $procmux$2101.
    dead port 2/2 on $mux $procmux$2131.
    dead port 2/2 on $mux $procmux$2140.
    dead port 2/2 on $mux $procmux$2149.
    dead port 2/2 on $mux $procmux$2158.
    dead port 2/2 on $mux $procmux$2161.
    dead port 2/2 on $mux $procmux$2167.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$1579: \writing_inst_done -> 1'1
      Replacing known input bits on port A of cell $procmux$1529: \writing_inst_done -> 1'0
      Replacing known input bits on port B of cell $procmux$1476: \writing_inst_done -> 1'0
      Replacing known input bits on port B of cell $procmux$1395: \writing_inst_done -> 1'0
      Replacing known input bits on port B of cell $procmux$1296: \writing_inst_done -> 1'0
      Replacing known input bits on port A of cell $procmux$1200: \writing_inst_done -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1203.
    dead port 1/2 on $mux $procmux$1206.
    dead port 1/2 on $mux $procmux$1209.
    dead port 2/2 on $mux $procmux$1211.
    dead port 1/2 on $mux $procmux$1213.
    dead port 2/2 on $mux $procmux$1216.
    dead port 1/2 on $mux $procmux$1224.
    dead port 1/2 on $mux $procmux$1227.
    dead port 1/2 on $mux $procmux$1230.
    dead port 2/2 on $mux $procmux$1232.
    dead port 1/2 on $mux $procmux$1234.
    dead port 2/2 on $mux $procmux$1237.
    dead port 1/2 on $mux $procmux$1245.
    dead port 1/2 on $mux $procmux$1248.
    dead port 2/2 on $mux $procmux$1250.
    dead port 1/2 on $mux $procmux$1252.
    dead port 2/2 on $mux $procmux$1255.
    dead port 1/2 on $mux $procmux$1263.
    dead port 1/2 on $mux $procmux$1266.
    dead port 2/2 on $mux $procmux$1268.
    dead port 1/2 on $mux $procmux$1270.
    dead port 2/2 on $mux $procmux$1273.
    dead port 1/2 on $mux $procmux$1281.
    dead port 1/2 on $mux $procmux$1284.
    dead port 2/2 on $mux $procmux$1286.
    dead port 1/2 on $mux $procmux$1288.
    dead port 2/2 on $mux $procmux$1291.
    dead port 1/2 on $mux $procmux$1299.
    dead port 1/2 on $mux $procmux$1302.
    dead port 2/2 on $mux $procmux$1304.
    dead port 1/2 on $mux $procmux$1306.
    dead port 2/2 on $mux $procmux$1309.
    dead port 1/2 on $mux $procmux$1317.
    dead port 1/2 on $mux $procmux$1320.
    dead port 2/2 on $mux $procmux$1322.
    dead port 1/2 on $mux $procmux$1324.
    dead port 2/2 on $mux $procmux$1327.
    dead port 1/2 on $mux $procmux$1335.
    dead port 1/2 on $mux $procmux$1338.
    dead port 2/2 on $mux $procmux$1340.
    dead port 1/2 on $mux $procmux$1342.
    dead port 2/2 on $mux $procmux$1345.
    dead port 1/2 on $mux $procmux$1353.
    dead port 2/2 on $mux $procmux$1355.
    dead port 1/2 on $mux $procmux$1357.
    dead port 2/2 on $mux $procmux$1360.
    dead port 1/2 on $mux $procmux$1368.
    dead port 2/2 on $mux $procmux$1370.
    dead port 1/2 on $mux $procmux$1372.
    dead port 2/2 on $mux $procmux$1375.
    dead port 1/2 on $mux $procmux$1383.
    dead port 2/2 on $mux $procmux$1385.
    dead port 1/2 on $mux $procmux$1387.
    dead port 2/2 on $mux $procmux$1390.
    dead port 1/2 on $mux $procmux$1398.
    dead port 2/2 on $mux $procmux$1400.
    dead port 1/2 on $mux $procmux$1402.
    dead port 2/2 on $mux $procmux$1405.
    dead port 1/2 on $mux $procmux$1413.
    dead port 2/2 on $mux $procmux$1415.
    dead port 1/2 on $mux $procmux$1417.
    dead port 2/2 on $mux $procmux$1420.
    dead port 1/2 on $mux $procmux$1428.
    dead port 2/2 on $mux $procmux$1430.
    dead port 1/2 on $mux $procmux$1432.
    dead port 2/2 on $mux $procmux$1435.
    dead port 2/2 on $mux $procmux$1442.
    dead port 1/2 on $mux $procmux$1444.
    dead port 2/2 on $mux $procmux$1447.
    dead port 2/2 on $mux $procmux$1454.
    dead port 1/2 on $mux $procmux$1456.
    dead port 2/2 on $mux $procmux$1459.
    dead port 2/2 on $mux $procmux$1466.
    dead port 1/2 on $mux $procmux$1468.
    dead port 2/2 on $mux $procmux$1471.
    dead port 2/2 on $mux $procmux$1478.
    dead port 1/2 on $mux $procmux$1480.
    dead port 2/2 on $mux $procmux$1483.
    dead port 2/2 on $mux $procmux$1490.
    dead port 1/2 on $mux $procmux$1492.
    dead port 2/2 on $mux $procmux$1495.
    dead port 2/2 on $mux $procmux$1502.
    dead port 1/2 on $mux $procmux$1504.
    dead port 2/2 on $mux $procmux$1507.
    dead port 1/2 on $mux $procmux$1513.
    dead port 2/2 on $mux $procmux$1516.
    dead port 1/2 on $mux $procmux$1522.
    dead port 2/2 on $mux $procmux$1525.
    dead port 1/2 on $mux $procmux$1531.
    dead port 2/2 on $mux $procmux$1534.
    dead port 1/2 on $mux $procmux$1540.
    dead port 2/2 on $mux $procmux$1543.
    dead port 1/2 on $mux $procmux$1549.
    dead port 2/2 on $mux $procmux$1552.
    dead port 2/2 on $mux $procmux$1558.
    dead port 2/2 on $mux $procmux$1564.
    dead port 2/2 on $mux $procmux$1576.
    dead port 2/2 on $mux $procmux$1582.
    dead port 2/2 on $mux $procmux$1588.
    dead port 2/2 on $mux $procmux$1594.
Removed 392 multiplexer ports.
<suppressed ~247 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
    New ctrl vector for $pmux cell $procmux$2425: $auto$opt_reduce.cc:134:opt_pmux$7674
    New ctrl vector for $pmux cell $procmux$3528: $auto$opt_reduce.cc:134:opt_pmux$7676
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 6 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~15 debug messages>
Finding identical cells in module `\ID'.
<suppressed ~6 debug messages>
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~87 debug messages>
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
<suppressed ~3 debug messages>
Removed a total of 37 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 4 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 5 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 6 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 7 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 8 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 9 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 10 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 11 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 12 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 13 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 14 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 15 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 16 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 17 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 18 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 19 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 20 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 21 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 22 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 23 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 24 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 25 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 26 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 27 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 28 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 29 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 30 on $procdff$7562 ($dff) from module wrapper.
Setting constant 0-bit at position 31 on $procdff$7562 ($dff) from module wrapper.

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 579 unused wires.
<suppressed ~105 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~228 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

22.13. Executing OPT_DFF pass (perform DFF optimizations).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

22.16. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register uart_rx.fsm_state.

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\fsm_state' from module `\uart_rx'.
  found $dff cell for state register: $procdff$7576
  root of input selection tree: $0\fsm_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \resetn
  found state code: 3'000
  found ctrl input: $eq$/openlane/designs/project/src/processor.v:6494$1132_Y
  found ctrl input: $eq$/openlane/designs/project/src/processor.v:6537$1152_Y
  found ctrl input: $eq$/openlane/designs/project/src/processor.v:6575$1165_Y
  found ctrl input: $eq$/openlane/designs/project/src/processor.v:6535$1151_Y
  found ctrl input: \next_bit
  found state code: 3'011
  found ctrl input: \payload_done
  found state code: 3'010
  found state code: 3'001
  found ctrl input: \rxd_reg
  found ctrl output: $eq$/openlane/designs/project/src/processor.v:6494$1132_Y
  found ctrl output: $eq$/openlane/designs/project/src/processor.v:6535$1151_Y
  found ctrl output: $eq$/openlane/designs/project/src/processor.v:6537$1152_Y
  found ctrl output: $ne$/openlane/designs/project/src/processor.v:6550$1156_Y
  found ctrl output: $eq$/openlane/designs/project/src/processor.v:6575$1165_Y
  ctrl inputs: { \payload_done \next_bit \rxd_reg \resetn }
  ctrl outputs: { $0\fsm_state[2:0] $eq$/openlane/designs/project/src/processor.v:6575$1165_Y $ne$/openlane/designs/project/src/processor.v:6550$1156_Y $eq$/openlane/designs/project/src/processor.v:6537$1152_Y $eq$/openlane/designs/project/src/processor.v:6535$1151_Y $eq$/openlane/designs/project/src/processor.v:6494$1132_Y }
  transition:      3'000 4'---0 ->      3'000 8'00001010
  transition:      3'000 4'--01 ->      3'001 8'00101010
  transition:      3'000 4'--11 ->      3'000 8'00001010
  transition:      3'010 4'---0 ->      3'000 8'00000100
  transition:      3'010 4'0--1 ->      3'010 8'01000100
  transition:      3'010 4'1--1 ->      3'011 8'01100100
  transition:      3'001 4'---0 ->      3'000 8'00011000
  transition:      3'001 4'-0-1 ->      3'001 8'00111000
  transition:      3'001 4'-1-1 ->      3'010 8'01011000
  transition:      3'011 4'---0 ->      3'000 8'00001001
  transition:      3'011 4'-0-1 ->      3'011 8'01101001
  transition:      3'011 4'-1-1 ->      3'000 8'00001001

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\fsm_state$7678' from module `\uart_rx'.

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 7 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\fsm_state$7678' from module `\uart_rx'.
  Removing unused output signal $0\fsm_state[2:0] [0].
  Removing unused output signal $0\fsm_state[2:0] [1].
  Removing unused output signal $0\fsm_state[2:0] [2].

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\fsm_state$7678' from module `\uart_rx' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\fsm_state$7678' from module `uart_rx':
-------------------------------------

  Information on FSM $fsm$\fsm_state$7678 (\fsm_state):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       4

  Input signals:
    0: \resetn
    1: \rxd_reg
    2: \next_bit
    3: \payload_done

  Output signals:
    0: $eq$/openlane/designs/project/src/processor.v:6494$1132_Y
    1: $eq$/openlane/designs/project/src/processor.v:6535$1151_Y
    2: $eq$/openlane/designs/project/src/processor.v:6537$1152_Y
    3: $ne$/openlane/designs/project/src/processor.v:6550$1156_Y
    4: $eq$/openlane/designs/project/src/processor.v:6575$1165_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 5'01010
      1:     0 4'--11   ->     0 5'01010
      2:     0 4'--01   ->     2 5'01010
      3:     1 4'---0   ->     0 5'00100
      4:     1 4'0--1   ->     1 5'00100
      5:     1 4'1--1   ->     3 5'00100
      6:     2 4'---0   ->     0 5'11000
      7:     2 4'-1-1   ->     1 5'11000
      8:     2 4'-0-1   ->     2 5'11000
      9:     3 4'---0   ->     0 5'01001
     10:     3 4'-1-1   ->     0 5'01001
     11:     3 4'-0-1   ->     3 5'01001

-------------------------------------

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\fsm_state$7678' from module `\uart_rx'.

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
<suppressed ~1 debug messages>
Optimizing module wrapper.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
<suppressed ~6 debug messages>
Finding identical cells in module `\wrapper'.
Removed a total of 2 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~227 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$7672 ($dff) from module IF_ID_pipeline (D = \IF2_out, Q = \buffer, rval = 0).
Adding SRST signal on $procdff$7671 ($dff) from module IF_ID_pipeline (D = \branch, Q = \branch_next, rval = 1'0).
Adding SRST signal on $procdff$7670 ($dff) from module IF_ID_pipeline (D = \jump, Q = \jump_next, rval = 1'0).
Adding SRST signal on $procdff$7669 ($dff) from module IF_ID_pipeline (D = \branch_next, Q = \branch_next2, rval = 1'0).
Adding SRST signal on $procdff$7668 ($dff) from module IF_ID_pipeline (D = \jump_next, Q = \jump_next2, rval = 1'0).
Adding SRST signal on $procdff$7667 ($dff) from module IF_ID_pipeline (D = \branch_next2, Q = \branch_next3, rval = 1'0).
Adding SRST signal on $procdff$7666 ($dff) from module IF_ID_pipeline (D = \jump_next2, Q = \jump_next3, rval = 1'0).
Adding SRST signal on $procdff$7665 ($dff) from module IF_ID_pipeline (D = \stall, Q = \stall_next, rval = 1'0).
Adding SRST signal on $procdff$7664 ($dff) from module IF_ID_pipeline (D = \stall_next, Q = \stall_next2, rval = 1'0).
Adding SRST signal on $procdff$7663 ($dff) from module IF_ID_pipeline (D = \stall_next2, Q = \stall_next3, rval = 1'0).
Adding SRST signal on $procdff$7662 ($dff) from module IF_ID_pipeline (D = \inst_out, Q = \inst_prev, rval = 0).
Adding SRST signal on $procdff$7661 ($dff) from module M1_M2_pipeline (D = \reg_file_write_in, Q = \reg_file_write_out, rval = 1'0).
Adding SRST signal on $procdff$7660 ($dff) from module M1_M2_pipeline (D = \memory_reg_addr_out_out, Q = \reg_file_write_addr_in, rval = 5'00000).
Adding SRST signal on $procdff$7658 ($dff) from module M1_M2_pipeline (D = \s1_in, Q = \s1_out, rval = 5'00000).
Adding SRST signal on $procdff$7657 ($dff) from module M1_M2_pipeline (D = \s2_in, Q = \s2_out, rval = 5'00000).
Adding SRST signal on $procdff$7656 ($dff) from module M1_M2_pipeline (D = \csb_in, Q = \csb_out, rval = 1'0).
Adding SRST signal on $procdff$7655 ($dff) from module M1_M2_pipeline (D = \web_in, Q = \web_out, rval = 1'0).
Adding SRST signal on $procdff$7654 ($dff) from module M2_WB_pipeline (D = \reg_file_write_in, Q = \reg_file_write_out, rval = 1'0).
Adding SRST signal on $procdff$7653 ($dff) from module M2_WB_pipeline (D = \memory_reg_addr_out_out, Q = \reg_file_write_addr_in, rval = 5'00000).
Adding SRST signal on $procdff$7652 ($dff) from module M2_WB_pipeline (D = \memory_data_out_out, Q = \reg_file_write_data_in, rval = 0).
Adding SRST signal on $procdff$7649 ($dff) from module M2_WB_pipeline (D = \csb_in, Q = \csb_out, rval = 1'0).
Adding SRST signal on $procdff$7648 ($dff) from module M2_WB_pipeline (D = \web_in, Q = \web_out, rval = 1'0).
Adding SRST signal on $procdff$7647 ($dff) from module pc_controller (D = $2\pc$next[7:0]$239, Q = \pc, rval = 8'00000000).
Adding SRST signal on $procdff$7628 ($dff) from module reg_file (D = $6\$signal$43$next[31:0]$829, Q = \$signal$43, rval = 0).
Adding SRST signal on $procdff$7627 ($dff) from module reg_file (D = $4\$signal$44$next[31:0]$766, Q = \$signal$44, rval = 0).
Adding SRST signal on $procdff$7626 ($dff) from module reg_file (D = $6\$signal$45$next[31:0]$767, Q = \$signal$45, rval = 0).
Adding SRST signal on $procdff$7625 ($dff) from module reg_file (D = $4\$signal$46$next[31:0]$768, Q = \$signal$46, rval = 0).
Adding SRST signal on $procdff$7624 ($dff) from module reg_file (D = $4\$signal$47$next[31:0]$769, Q = \$signal$47, rval = 0).
Adding SRST signal on $procdff$7623 ($dff) from module reg_file (D = $4\$signal$48$next[31:0]$770, Q = \$signal$48, rval = 0).
Adding SRST signal on $procdff$7622 ($dff) from module reg_file (D = $4\$signal$49$next[31:0]$771, Q = \$signal$49, rval = 0).
Adding SRST signal on $procdff$7621 ($dff) from module reg_file (D = $4\$signal$50$next[31:0]$772, Q = \$signal$50, rval = 0).
Adding SRST signal on $procdff$7620 ($dff) from module reg_file (D = $4\$signal$51$next[31:0]$773, Q = \$signal$51, rval = 0).
Adding SRST signal on $procdff$7619 ($dff) from module reg_file (D = $4\$signal$52$next[31:0]$774, Q = \$signal$52, rval = 0).
Adding SRST signal on $procdff$7618 ($dff) from module reg_file (D = $4\$signal$53$next[31:0]$775, Q = \$signal$53, rval = 0).
Adding SRST signal on $procdff$7617 ($dff) from module reg_file (D = $4\$signal$54$next[31:0]$776, Q = \$signal$54, rval = 0).
Adding SRST signal on $procdff$7616 ($dff) from module reg_file (D = $4\$signal$55$next[31:0]$777, Q = \$signal$55, rval = 0).
Adding SRST signal on $procdff$7615 ($dff) from module reg_file (D = $4\$signal$56$next[31:0]$778, Q = \$signal$56, rval = 0).
Adding SRST signal on $procdff$7614 ($dff) from module reg_file (D = $4\$signal$57$next[31:0]$779, Q = \$signal$57, rval = 0).
Adding SRST signal on $procdff$7613 ($dff) from module reg_file (D = $4\$signal$58$next[31:0]$780, Q = \$signal$58, rval = 0).
Adding SRST signal on $procdff$7612 ($dff) from module reg_file (D = $4\$signal$59$next[31:0]$781, Q = \$signal$59, rval = 0).
Adding SRST signal on $procdff$7611 ($dff) from module reg_file (D = $4\$signal$60$next[31:0]$782, Q = \$signal$60, rval = 0).
Adding SRST signal on $procdff$7610 ($dff) from module reg_file (D = $4\$signal$61$next[31:0]$783, Q = \$signal$61, rval = 0).
Adding SRST signal on $procdff$7609 ($dff) from module reg_file (D = $4\$signal$62$next[31:0]$784, Q = \$signal$62, rval = 0).
Adding SRST signal on $procdff$7608 ($dff) from module reg_file (D = $4\$signal$63$next[31:0]$785, Q = \$signal$63, rval = 0).
Adding SRST signal on $procdff$7607 ($dff) from module reg_file (D = $4\$signal$64$next[31:0]$786, Q = \$signal$64, rval = 0).
Adding SRST signal on $procdff$7606 ($dff) from module reg_file (D = $4\$signal$65$next[31:0]$787, Q = \$signal$65, rval = 0).
Adding SRST signal on $procdff$7605 ($dff) from module reg_file (D = $4\$signal$66$next[31:0]$788, Q = \$signal$66, rval = 0).
Adding SRST signal on $procdff$7604 ($dff) from module reg_file (D = $4\$signal$67$next[31:0]$789, Q = \$signal$67, rval = 0).
Adding SRST signal on $procdff$7603 ($dff) from module reg_file (D = $4\$signal$68$next[31:0]$790, Q = \$signal$68, rval = 0).
Adding SRST signal on $procdff$7602 ($dff) from module reg_file (D = $4\$signal$69$next[31:0]$791, Q = \$signal$69, rval = 0).
Adding SRST signal on $procdff$7601 ($dff) from module reg_file (D = $4\$signal$70$next[31:0]$792, Q = \$signal$70, rval = 0).
Adding SRST signal on $procdff$7600 ($dff) from module reg_file (D = $4\$signal$71$next[31:0]$793, Q = \$signal$71, rval = 0).
Adding SRST signal on $procdff$7599 ($dff) from module reg_file (D = $4\$signal$72$next[31:0]$794, Q = \$signal$72, rval = 0).
Adding SRST signal on $procdff$7598 ($dff) from module reg_file (D = $4\$signal$next[31:0]$796, Q = \$signal, rval = 0).
Adding SRST signal on $procdff$7597 ($dff) from module reg_file (D = $4\$signal$73$next[31:0]$795, Q = \$signal$73, rval = 0).
Adding SRST signal on $procdff$7594 ($dff) from module reg_file (D = $5\$signal$3$next[0:0]$528, Q = \$signal$3, rval = 1'0).
Adding SRST signal on $procdff$7582 ($dff) from module uart_rx (D = $procmux$1747_Y, Q = \uart_rx_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$7794 ($sdff) from module uart_rx (D = \recieved_data, Q = \uart_rx_data).
Adding SRST signal on $procdff$7580 ($dff) from module uart_rx (D = { $procmux$1724_Y $procmux$1715_Y $procmux$1706_Y $procmux$1697_Y $procmux$1688_Y $procmux$1679_Y $procmux$1661_Y $procmux$1670_Y }, Q = \recieved_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$7796 ($sdff) from module uart_rx (D = { \bit_sample \recieved_data [7:1] }, Q = \recieved_data).
Adding SRST signal on $procdff$7579 ($dff) from module uart_rx (D = $procmux$1643_Y, Q = \bit_counter, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$7802 ($sdff) from module uart_rx (D = $add$/openlane/designs/project/src/processor.v:6553$1159_Y, Q = \bit_counter).
Adding SRST signal on $procdff$7578 ($dff) from module uart_rx (D = $procmux$1638_Y, Q = \bit_sample, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7808 ($sdff) from module uart_rx (D = \rxd_reg, Q = \bit_sample).
Adding SRST signal on $procdff$7577 ($dff) from module uart_rx (D = $procmux$1630_Y, Q = \cycle_counter, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:266:slice$7810 ($sdff) from module uart_rx (D = $add$/openlane/designs/project/src/processor.v:6578$1170_Y, Q = \cycle_counter).
Adding SRST signal on $procdff$7575 ($dff) from module uart_rx (D = $procmux$1617_Y, Q = \rxd_reg_0, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7816 ($sdff) from module uart_rx (D = \uart_rxd, Q = \rxd_reg_0).
Adding SRST signal on $procdff$7574 ($dff) from module uart_rx (D = $procmux$1622_Y, Q = \rxd_reg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7818 ($sdff) from module uart_rx (D = \rxd_reg_0, Q = \rxd_reg).
Adding SRST signal on $procdff$7572 ($dff) from module wrapper (D = $2\inst_byte_count[1:0], Q = \inst_byte_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$7820 ($sdff) from module wrapper (D = $4\inst_byte_count[1:0], Q = \inst_byte_count).
Adding SRST signal on $procdff$7571 ($dff) from module wrapper (D = $2\writing_inst_done[0:0], Q = \writing_inst_done, rval = 1'0).
Adding SRST signal on $procdff$7570 ($dff) from module wrapper (D = $2\write_inst_count[7:0], Q = \write_inst_count, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$7827 ($sdff) from module wrapper (D = $2\write_inst_count[7:0], Q = \write_inst_count).
Adding EN signal on $procdff$7569 ($dff) from module wrapper (D = $2\temp_csb[0:0], Q = \temp_csb).
Adding SRST signal on $auto$ff.cc:266:slice$7839 ($dffe) from module wrapper (D = $3\inst_flag[0:0], Q = \temp_csb, rval = 1'0).
Adding EN signal on $procdff$7568 ($dff) from module wrapper (D = $2\temp_web[0:0], Q = \temp_web).
Adding SRST signal on $auto$ff.cc:266:slice$7841 ($dffe) from module wrapper (D = $3\inst_flag[0:0], Q = \temp_web, rval = 1'1).
Adding SRST signal on $procdff$7567 ($dff) from module wrapper (D = $2\instruction[31:0], Q = \instruction, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7843 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [31:24]).
Adding EN signal on $auto$ff.cc:266:slice$7843 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$7843 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$7843 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [7:0]).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 115 unused cells and 114 unused wires.
<suppressed ~175 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.
<suppressed ~1 debug messages>

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~188 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$7806: { $auto$rtlil.cc:2399:Not$7804 \fsm_state [3:2] \fsm_state [0] }
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 1 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
<suppressed ~9 debug messages>
Finding identical cells in module `\wrapper'.
<suppressed ~21 debug messages>
Removed a total of 10 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 1 unused cells and 11 unused wires.
<suppressed ~3 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~188 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 10) from port A of cell ALU.$add$/openlane/designs/project/src/processor.v:267$11 ($add).
Removed top 8 bits (of 10) from port B of cell ALU.$add$/openlane/designs/project/src/processor.v:267$11 ($add).
Removed top 31 bits (of 63) from port A of cell ALU.$sshl$/openlane/designs/project/src/processor.v:281$25 ($sshl).
Removed top 31 bits (of 63) from port Y of cell ALU.$sshl$/openlane/designs/project/src/processor.v:281$25 ($sshl).
Removed top 1 bits (of 33) from port A of cell ALU.$add$/openlane/designs/project/src/processor.v:283$27 ($add).
Removed top 1 bits (of 33) from port B of cell ALU.$add$/openlane/designs/project/src/processor.v:283$27 ($add).
Removed top 1 bits (of 33) from port Y of cell ALU.$add$/openlane/designs/project/src/processor.v:283$27 ($add).
Removed top 1 bits (of 33) from wire ALU.\$145.
Removed top 31 bits (of 63) from wire ALU.\$171.
Removed top 1 bits (of 10) from port B of cell ID.$eq$/openlane/designs/project/src/processor.v:1128$44 ($eq).
Removed top 1 bits (of 10) from port B of cell ID.$eq$/openlane/designs/project/src/processor.v:1132$48 ($eq).
Removed top 5 bits (of 10) from port B of cell ID.$eq$/openlane/designs/project/src/processor.v:1135$51 ($eq).
Removed top 3 bits (of 10) from port B of cell ID.$eq$/openlane/designs/project/src/processor.v:1142$58 ($eq).
Removed top 1 bits (of 11) from wire ID.\$1.
Removed top 3 bits (of 35) from wire ID.\$135.
Removed top 3 bits (of 35) from wire ID.\$136.
Removed top 11 bits (of 32) from wire ID.\$140.
Removed top 20 bits (of 32) from wire ID.\$148.
Removed top 19 bits (of 32) from wire ID.\$160.
Removed top 20 bits (of 32) from wire ID.\$172.
Removed top 20 bits (of 32) from wire ID.\$180.
Removed top 20 bits (of 32) from wire ID.\$188.
Removed top 2 bits (of 32) from port B of cell pc_controller.$add$/openlane/designs/project/src/processor.v:2601$230 ($add).
Removed top 2 bits (of 33) from port Y of cell pc_controller.$add$/openlane/designs/project/src/processor.v:2601$230 ($add).
Removed top 2 bits (of 33) from port A of cell pc_controller.$sub$/openlane/designs/project/src/processor.v:2602$231 ($sub).
Removed top 26 bits (of 34) from port Y of cell pc_controller.$sub$/openlane/designs/project/src/processor.v:2602$231 ($sub).
Removed top 23 bits (of 31) from port A of cell pc_controller.$sub$/openlane/designs/project/src/processor.v:2602$231 ($sub).
Removed top 2 bits (of 32) from port B of cell pc_controller.$add$/openlane/designs/project/src/processor.v:2604$233 ($add).
Removed top 25 bits (of 33) from port Y of cell pc_controller.$add$/openlane/designs/project/src/processor.v:2604$233 ($add).
Removed top 24 bits (of 32) from port A of cell pc_controller.$add$/openlane/designs/project/src/processor.v:2604$233 ($add).
Removed top 22 bits (of 30) from port B of cell pc_controller.$add$/openlane/designs/project/src/processor.v:2604$233 ($add).
Removed top 1 bits (of 9) from port Y of cell pc_controller.$add$/openlane/designs/project/src/processor.v:2605$234 ($add).
Removed top 23 bits (of 31) from port Y of cell pc_controller.$add$/openlane/designs/project/src/processor.v:2601$230 ($add).
Removed top 22 bits (of 30) from port B of cell pc_controller.$add$/openlane/designs/project/src/processor.v:2601$230 ($add).
Removed top 2 bits (of 32) from wire pc_controller.\$10.
Removed top 2 bits (of 32) from wire pc_controller.\$12.
Removed top 25 bits (of 33) from wire pc_controller.\$16.
Removed top 25 bits (of 33) from wire pc_controller.\$20.
Removed top 2 bits (of 32) from wire pc_controller.\$21.
Removed top 2 bits (of 32) from wire pc_controller.\$23.
Removed top 1 bits (of 9) from wire pc_controller.\$29.
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2225_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2226_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2227_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2228_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2229_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2230_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2231_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2232_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2233_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2234_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2235_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2236_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2237_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2238_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$2239_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2259_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2260_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2261_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2262_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2263_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2264_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2265_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2266_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2267_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2268_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2269_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2270_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2271_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2272_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$2273_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2441_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2442_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2443_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2444_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2445_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2446_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2447_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2448_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2449_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2450_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2451_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2452_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2453_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2454_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$2455_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3544_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3545_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3546_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3547_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3548_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3549_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3550_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3551_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3552_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3553_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3554_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3555_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3556_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3557_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$3558_CMP0 ($eq).
Removed top 1 bits (of 14) from port B of cell uart_rx.$eq$/openlane/designs/project/src/processor.v:6508$1138 ($eq).
Removed top 2 bits (of 14) from port B of cell uart_rx.$eq$/openlane/designs/project/src/processor.v:6510$1140 ($eq).
Removed top 31 bits (of 32) from mux cell uart_rx.$ternary$/openlane/designs/project/src/processor.v:6517$1145 ($mux).
Removed top 30 bits (of 32) from mux cell uart_rx.$ternary$/openlane/designs/project/src/processor.v:6518$1146 ($mux).
Removed top 31 bits (of 32) from mux cell uart_rx.$ternary$/openlane/designs/project/src/processor.v:6519$1147 ($mux).
Removed top 30 bits (of 32) from mux cell uart_rx.$ternary$/openlane/designs/project/src/processor.v:6520$1148 ($mux).
Removed top 1 bits (of 2) from port B of cell uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$7705 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$7710 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$7719 ($eq).
Removed top 1 bits (of 3) from mux cell uart_rx.$procmux$1742 ($pmux).
Removed top 31 bits (of 32) from wire uart_rx.$ternary$/openlane/designs/project/src/processor.v:6517$1145_Y.
Removed top 30 bits (of 32) from wire uart_rx.$ternary$/openlane/designs/project/src/processor.v:6518$1146_Y.
Removed top 30 bits (of 32) from wire uart_rx.$ternary$/openlane/designs/project/src/processor.v:6520$1148_Y.
Removed top 1 bits (of 3) from wire uart_rx.n_fsm_state.
Removed top 31 bits (of 32) from port B of cell wrapper.$add$/openlane/designs/project/src/processor.v:6711$1184 ($add).
Removed top 30 bits (of 32) from port Y of cell wrapper.$add$/openlane/designs/project/src/processor.v:6711$1184 ($add).
Removed top 1 bits (of 2) from port B of cell wrapper.$eq$/openlane/designs/project/src/processor.v:6712$1185 ($eq).
Removed top 31 bits (of 32) from port B of cell wrapper.$add$/openlane/designs/project/src/processor.v:6726$1188 ($add).
Removed top 24 bits (of 32) from port Y of cell wrapper.$add$/openlane/designs/project/src/processor.v:6726$1188 ($add).
Removed top 30 bits (of 32) from wire wrapper.$add$/openlane/designs/project/src/processor.v:6711$1184_Y.
Removed top 24 bits (of 32) from wire wrapper.$add$/openlane/designs/project/src/processor.v:6726$1188_Y.
Removed top 29 bits (of 32) from wire wrapper.output_pins.

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 25 unused wires.
<suppressed ~5 debug messages>

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALU:
  creating $macc model for $add$/openlane/designs/project/src/processor.v:267$11 ($add).
  creating $macc model for $add$/openlane/designs/project/src/processor.v:283$27 ($add).
  creating $alu model for $macc $add$/openlane/designs/project/src/processor.v:283$27.
  creating $alu model for $macc $add$/openlane/designs/project/src/processor.v:267$11.
  creating $alu model for $ge$/openlane/designs/project/src/processor.v:275$19 ($ge): new $alu
  creating $alu model for $eq$/openlane/designs/project/src/processor.v:273$17 ($eq): merged with $ge$/openlane/designs/project/src/processor.v:275$19.
  creating $alu cell for $ge$/openlane/designs/project/src/processor.v:275$19, $eq$/openlane/designs/project/src/processor.v:273$17: $auto$alumacc.cc:485:replace_alu$7902
  creating $alu cell for $add$/openlane/designs/project/src/processor.v:267$11: $auto$alumacc.cc:485:replace_alu$7917
  creating $alu cell for $add$/openlane/designs/project/src/processor.v:283$27: $auto$alumacc.cc:485:replace_alu$7920
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ID:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module IF_ID_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module M1_M2_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module M2_WB_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module forwarding_alu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module id_mux:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pc_controller:
  creating $macc model for $add$/openlane/designs/project/src/processor.v:2601$230 ($add).
  creating $macc model for $add$/openlane/designs/project/src/processor.v:2604$233 ($add).
  creating $macc model for $add$/openlane/designs/project/src/processor.v:2605$234 ($add).
  creating $macc model for $sub$/openlane/designs/project/src/processor.v:2602$231 ($sub).
  merging $macc model for $add$/openlane/designs/project/src/processor.v:2601$230 into $sub$/openlane/designs/project/src/processor.v:2602$231.
  creating $alu model for $macc $add$/openlane/designs/project/src/processor.v:2605$234.
  creating $alu model for $macc $add$/openlane/designs/project/src/processor.v:2604$233.
  creating $macc cell for $sub$/openlane/designs/project/src/processor.v:2602$231: $auto$alumacc.cc:365:replace_macc$7923
  creating $alu cell for $add$/openlane/designs/project/src/processor.v:2604$233: $auto$alumacc.cc:485:replace_alu$7924
  creating $alu cell for $add$/openlane/designs/project/src/processor.v:2605$234: $auto$alumacc.cc:485:replace_alu$7927
  created 2 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module reg_file:
  creating $alu model for $lt$/openlane/designs/project/src/processor.v:3089$344 ($lt): new $alu
  creating $alu cell for $lt$/openlane/designs/project/src/processor.v:3089$344: $auto$alumacc.cc:485:replace_alu$7931
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module stall_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  creating $alu model for $lt$/openlane/designs/project/src/processor.v:4403$1035 ($lt): new $alu
  creating $alu model for $lt$/openlane/designs/project/src/processor.v:4404$1036 ($lt): new $alu
  creating $alu cell for $lt$/openlane/designs/project/src/processor.v:4404$1036: $auto$alumacc.cc:485:replace_alu$7944
  creating $alu cell for $lt$/openlane/designs/project/src/processor.v:4403$1035: $auto$alumacc.cc:485:replace_alu$7955
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module uart_rx:
  creating $macc model for $add$/openlane/designs/project/src/processor.v:6553$1159 ($add).
  creating $macc model for $add$/openlane/designs/project/src/processor.v:6578$1170 ($add).
  creating $alu model for $macc $add$/openlane/designs/project/src/processor.v:6578$1170.
  creating $alu model for $macc $add$/openlane/designs/project/src/processor.v:6553$1159.
  creating $alu cell for $add$/openlane/designs/project/src/processor.v:6553$1159: $auto$alumacc.cc:485:replace_alu$7966
  creating $alu cell for $add$/openlane/designs/project/src/processor.v:6578$1170: $auto$alumacc.cc:485:replace_alu$7969
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module wrapper:
  creating $macc model for $add$/openlane/designs/project/src/processor.v:6711$1184 ($add).
  creating $macc model for $add$/openlane/designs/project/src/processor.v:6726$1188 ($add).
  creating $alu model for $macc $add$/openlane/designs/project/src/processor.v:6726$1188.
  creating $alu model for $macc $add$/openlane/designs/project/src/processor.v:6711$1184.
  creating $alu cell for $add$/openlane/designs/project/src/processor.v:6711$1184: $auto$alumacc.cc:485:replace_alu$7972
  creating $alu cell for $add$/openlane/designs/project/src/processor.v:6726$1188: $auto$alumacc.cc:485:replace_alu$7975
  created 2 $alu and 0 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
<suppressed ~2 debug messages>
Optimizing module stall_unit.
Optimizing module top.
<suppressed ~13 debug messages>
Optimizing module uart_rx.
Optimizing module wrapper.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~188 debug messages>

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 4 unused cells and 29 unused wires.
<suppressed ~31 debug messages>

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

30.9. Rerunning OPT passes. (Maybe there is more to do..)

30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~188 debug messages>

30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

30.13. Executing OPT_DFF pass (perform DFF optimizations).

30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

30.16. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~45 debug messages>
Optimizing module ID.
<suppressed ~1 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
<suppressed ~18 debug messages>
Optimizing module reg_file.
<suppressed ~4 debug messages>
Optimizing module stall_unit.
<suppressed ~4 debug messages>
Optimizing module top.
<suppressed ~28 debug messages>
Optimizing module uart_rx.
<suppressed ~3 debug messages>
Optimizing module wrapper.
<suppressed ~10 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 1 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 5 unused cells and 16 unused wires.
<suppressed ~11 debug messages>

33.5. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~171 debug messages>

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7240:
      Old ports: A=4'0000, B=4'1111, Y=$5\wmask[3:0]
      New ports: A=1'0, B=1'1, Y=$5\wmask[3:0] [0]
      New connections: $5\wmask[3:0] [3:1] = { $5\wmask[3:0] [0] $5\wmask[3:0] [0] $5\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7245:
      Old ports: A=4'0000, B=$5\wmask[3:0], Y=$4\wmask[3:0]
      New ports: A=1'0, B=$5\wmask[3:0] [0], Y=$4\wmask[3:0] [0]
      New connections: $4\wmask[3:0] [3:1] = { $4\wmask[3:0] [0] $4\wmask[3:0] [0] $4\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7236:
      Old ports: A=$4\wmask[3:0], B=4'0000, Y=$6\wmask[3:0]
      New ports: A=$4\wmask[3:0] [0], B=1'0, Y=$6\wmask[3:0] [0]
      New connections: $6\wmask[3:0] [3:1] = { $6\wmask[3:0] [0] $6\wmask[3:0] [0] $6\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7228:
      Old ports: A=$6\wmask[3:0], B=4'0000, Y=$8\wmask[3:0]
      New ports: A=$6\wmask[3:0] [0], B=1'0, Y=$8\wmask[3:0] [0]
      New connections: $8\wmask[3:0] [3:1] = { $8\wmask[3:0] [0] $8\wmask[3:0] [0] $8\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7222:
      Old ports: A=$8\wmask[3:0], B=4'0000, Y=$9\wmask[3:0]
      New ports: A=$8\wmask[3:0] [0], B=1'0, Y=$9\wmask[3:0] [0]
      New connections: $9\wmask[3:0] [3:1] = { $9\wmask[3:0] [0] $9\wmask[3:0] [0] $9\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7216:
      Old ports: A=$9\wmask[3:0], B=4'0000, Y=$10\wmask[3:0]
      New ports: A=$9\wmask[3:0] [0], B=1'0, Y=$10\wmask[3:0] [0]
      New connections: $10\wmask[3:0] [3:1] = { $10\wmask[3:0] [0] $10\wmask[3:0] [0] $10\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7210:
      Old ports: A=$10\wmask[3:0], B=4'1111, Y=$11\wmask[3:0]
      New ports: A=$10\wmask[3:0] [0], B=1'1, Y=$11\wmask[3:0] [0]
      New connections: $11\wmask[3:0] [3:1] = { $11\wmask[3:0] [0] $11\wmask[3:0] [0] $11\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7233:
      Old ports: A=$6\wmask[3:0], B=$11\wmask[3:0], Y=\wmask
      New ports: A=$6\wmask[3:0] [0], B=$11\wmask[3:0] [0], Y=\wmask [0]
      New connections: \wmask [3:1] = { \wmask [0] \wmask [0] \wmask [0] }
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
    Consolidated identical input bits for $mux cell $procmux$7140:
      Old ports: A=3'000, B=3'111, Y=$1\instruction_type[2:0]
      New ports: A=1'0, B=1'1, Y=$1\instruction_type[2:0] [0]
      New connections: $1\instruction_type[2:0] [2:1] = { $1\instruction_type[2:0] [0] $1\instruction_type[2:0] [0] }
    Consolidated identical input bits for $mux cell $procmux$7153:
      Old ports: A={ 21'000000000000000000000 \instruction [30:20] }, B={ 21'111111111111111111111 \instruction [30:20] }, Y=$10\signextended_immediate[31:0]
      New ports: A=1'0, B=1'1, Y=$10\signextended_immediate[31:0] [11]
      New connections: { $10\signextended_immediate[31:0] [31:12] $10\signextended_immediate[31:0] [10:0] } = { $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] \instruction [30:20] }
    Consolidated identical input bits for $mux cell $procmux$7186:
      Old ports: A={ 20'00000000000000000000 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }, B={ 20'11111111111111111111 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }, Y=$6\signextended_immediate[31:0]
      New ports: A=1'0, B=1'1, Y=$6\signextended_immediate[31:0] [12]
      New connections: { $6\signextended_immediate[31:0] [31:13] $6\signextended_immediate[31:0] [11:0] } = { $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$7195:
      Old ports: A={ 21'000000000000000000000 \instruction [30:25] \instruction [11:7] }, B={ 21'111111111111111111111 \instruction [30:25] \instruction [11:7] }, Y=$4\signextended_immediate[31:0]
      New ports: A=1'0, B=1'1, Y=$4\signextended_immediate[31:0] [11]
      New connections: { $4\signextended_immediate[31:0] [31:12] $4\signextended_immediate[31:0] [10:0] } = { $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] \instruction [30:25] \instruction [11:7] }
    Consolidated identical input bits for $mux cell $procmux$7206:
      Old ports: A=0, B={ \instruction [31:12] 12'000000000000 }, Y=$1\signextended_immediate[31:0]
      New ports: A=20'00000000000000000000, B=\instruction [31:12], Y=$1\signextended_immediate[31:0] [31:12]
      New connections: $1\signextended_immediate[31:0] [11:0] = 12'000000000000
  Optimizing cells in module \ID.
    Consolidated identical input bits for $mux cell $procmux$7137:
      Old ports: A=$1\instruction_type[2:0], B=3'101, Y=$2\instruction_type[2:0]
      New ports: A={ $1\instruction_type[2:0] [0] $1\instruction_type[2:0] [0] }, B=2'01, Y=$2\instruction_type[2:0] [1:0]
      New connections: $2\instruction_type[2:0] [2] = $2\instruction_type[2:0] [0]
    Consolidated identical input bits for $mux cell $procmux$7203:
      Old ports: A=$1\signextended_immediate[31:0], B={ 11'00000000000 \instruction [31] \instruction [19:12] \instruction [20] \instruction [30:21] 1'0 }, Y=$2\signextended_immediate[31:0]
      New ports: A={ $1\signextended_immediate[31:0] [31:12] 11'00000000000 }, B={ 11'00000000000 \instruction [31] \instruction [19:12] \instruction [20] \instruction [30:21] }, Y=$2\signextended_immediate[31:0] [31:1]
      New connections: $2\signextended_immediate[31:0] [0] = 1'0
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/project/src/processor.v:6520$1148:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$7896 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$7896 [0]
      New connections: $auto$wreduce.cc:455:run$7896 [1] = $auto$wreduce.cc:455:run$7896 [0]
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 16 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
<suppressed ~6 debug messages>
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 2 cells.

35.6. Executing OPT_SHARE pass.

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~3 debug messages>
Optimizing module ID.
<suppressed ~2 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
<suppressed ~1 debug messages>
Optimizing module wrapper.

35.10. Rerunning OPT passes. (Maybe there is more to do..)

35.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~171 debug messages>

35.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

35.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

35.14. Executing OPT_SHARE pass.

35.15. Executing OPT_DFF pass (perform DFF optimizations).

35.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

35.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

35.18. Rerunning OPT passes. (Maybe there is more to do..)

35.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~171 debug messages>

35.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

35.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

35.22. Executing OPT_SHARE pass.

35.23. Executing OPT_DFF pass (perform DFF optimizations).

35.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

35.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

35.26. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_90_alu for cells of type $alu.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod$e82bc780abe45b949d821aa3d0d92433ac3b9e09\_90_alu for cells of type $alu.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod$821d2886e47353e724eaca46af4992e9c3e6ac1d\_90_alu for cells of type $alu.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper maccmap for cells of type $macc.
  add \pc_in (8 bits, unsigned)
  add \immediate [9:2] (8 bits, unsigned)
  add 8'11111101 (8 bits, unsigned)
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$703fbbb6d25ac6133395150f88dc94ba22787d01\_90_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$499d093a7b6f5712d766919008f2d12aba5138f2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
No more expansions possible.
<suppressed ~3175 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~811 debug messages>
Optimizing module ID.
<suppressed ~421 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
<suppressed ~90 debug messages>
Optimizing module reg_file.
<suppressed ~2616 debug messages>
Optimizing module stall_unit.
<suppressed ~1 debug messages>
Optimizing module top.
<suppressed ~62 debug messages>
Optimizing module uart_rx.
<suppressed ~146 debug messages>
Optimizing module wrapper.
<suppressed ~121 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~426 debug messages>
Finding identical cells in module `\ID'.
<suppressed ~270 debug messages>
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
<suppressed ~24 debug messages>
Finding identical cells in module `\reg_file'.
<suppressed ~1677 debug messages>
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~57 debug messages>
Finding identical cells in module `\uart_rx'.
<suppressed ~78 debug messages>
Finding identical cells in module `\wrapper'.
<suppressed ~30 debug messages>
Removed a total of 854 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 211 unused cells and 1858 unused wires.
<suppressed ~255 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 1445 gates and 1587 wires to a netlist network with 141 inputs and 37 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       50
ABC RESULTS:              XNOR cells:       36
ABC RESULTS:                OR cells:      129
ABC RESULTS:               XOR cells:       34
ABC RESULTS:             ORNOT cells:       65
ABC RESULTS:               NOT cells:       10
ABC RESULTS:               NOR cells:       77
ABC RESULTS:               AND cells:       36
ABC RESULTS:            ANDNOT cells:      239
ABC RESULTS:               MUX cells:      680
ABC RESULTS:        internal signals:     1409
ABC RESULTS:           input signals:      141
ABC RESULTS:          output signals:       37
Removing temp directory.

38.2. Extracting gate netlist of module `\ID' to `<abc-temp-dir>/input.blif'..
Extracted 629 gates and 727 wires to a netlist network with 96 inputs and 110 outputs.

38.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.2.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        5
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:       15
ABC RESULTS:               AND cells:        8
ABC RESULTS:                OR cells:       39
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:            ANDNOT cells:      106
ABC RESULTS:               MUX cells:      421
ABC RESULTS:        internal signals:      521
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:      110
Removing temp directory.

38.3. Extracting gate netlist of module `\IF_ID_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 352 gates and 458 wires to a netlist network with 105 inputs and 32 outputs.

38.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.3.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       34
ABC RESULTS:              NAND cells:       32
ABC RESULTS:                OR cells:      128
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               MUX cells:      160
ABC RESULTS:        internal signals:      321
ABC RESULTS:           input signals:      105
ABC RESULTS:          output signals:       32
Removing temp directory.

38.4. Extracting gate netlist of module `\M1_M2_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

38.5. Extracting gate netlist of module `\M2_WB_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

38.6. Extracting gate netlist of module `\forwarding_alu' to `<abc-temp-dir>/input.blif'..
Extracted 161 gates and 274 wires to a netlist network with 113 inputs and 64 outputs.

38.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.6.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:       10
ABC RESULTS:                OR cells:       18
ABC RESULTS:               MUX cells:      128
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:      113
ABC RESULTS:          output signals:       64
Removing temp directory.

38.7. Extracting gate netlist of module `\id_mux' to `<abc-temp-dir>/input.blif'..
Extracted 165 gates and 332 wires to a netlist network with 166 inputs and 165 outputs.

38.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.7.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:      165
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:      166
ABC RESULTS:          output signals:      165
Removing temp directory.

38.8. Extracting gate netlist of module `\pc_controller' to `<abc-temp-dir>/input.blif'..
Extracted 145 gates and 174 wires to a netlist network with 29 inputs and 9 outputs.

38.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.8.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        9
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:                OR cells:        9
ABC RESULTS:               NOR cells:       14
ABC RESULTS:            ANDNOT cells:       23
ABC RESULTS:               XOR cells:       25
ABC RESULTS:               MUX cells:       24
ABC RESULTS:        internal signals:      136
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

38.9. Extracting gate netlist of module `\reg_file' to `<abc-temp-dir>/input.blif'..
Extracted 10626 gates and 11783 wires to a netlist network with 1155 inputs and 1090 outputs.

38.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.9.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       60
ABC RESULTS:             ORNOT cells:       85
ABC RESULTS:            ANDNOT cells:     2149
ABC RESULTS:                OR cells:     2193
ABC RESULTS:               MUX cells:     5958
ABC RESULTS:        internal signals:     9538
ABC RESULTS:           input signals:     1155
ABC RESULTS:          output signals:     1090
Removing temp directory.

38.10. Extracting gate netlist of module `\stall_unit' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 1 outputs.

38.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.10.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:       10
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        1
Removing temp directory.

38.11. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 903 gates and 1620 wires to a netlist network with 716 inputs and 852 outputs.

38.11.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.11.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:       10
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               AND cells:      852
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:      716
ABC RESULTS:          output signals:      852
Removing temp directory.

38.12. Extracting gate netlist of module `\uart_rx' to `<abc-temp-dir>/input.blif'..
Extracted 143 gates and 176 wires to a netlist network with 32 inputs and 30 outputs.

38.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.12.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        3
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:                OR cells:       41
ABC RESULTS:            ANDNOT cells:       27
ABC RESULTS:               AND cells:        9
ABC RESULTS:               XOR cells:       16
ABC RESULTS:        internal signals:      114
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       30
Removing temp directory.

38.13. Extracting gate netlist of module `\wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 171 gates and 292 wires to a netlist network with 119 inputs and 52 outputs.

38.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.13.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       21
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               XOR cells:        5
ABC RESULTS:               MUX cells:       41
ABC RESULTS:               NOT cells:        7
ABC RESULTS:            ANDNOT cells:       22
ABC RESULTS:                OR cells:       23
ABC RESULTS:        internal signals:      121
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       52
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~129 debug messages>
Optimizing module ID.
<suppressed ~5 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
<suppressed ~16 debug messages>
Optimizing module reg_file.
<suppressed ~2981 debug messages>
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.
<suppressed ~1 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~420 debug messages>
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
<suppressed ~3 debug messages>
Removed a total of 142 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 5 unused cells and 6687 unused wires.
<suppressed ~171 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \top
Used module:         \ALU
Used module:         \ID
Used module:         \IF_ID_pipeline
Used module:         \M1_M2_pipeline
Used module:         \M2_WB_pipeline
Used module:         \forwarding_alu
Used module:         \id_mux
Used module:         \pc_controller
Used module:         \reg_file
Used module:         \stall_unit
Used module:     \uart_rx

40.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \top
Used module:         \ALU
Used module:         \ID
Used module:         \IF_ID_pipeline
Used module:         \M1_M2_pipeline
Used module:         \M2_WB_pipeline
Used module:         \forwarding_alu
Used module:         \id_mux
Used module:         \pc_controller
Used module:         \reg_file
Used module:         \stall_unit
Used module:     \uart_rx
Removed 0 unused modules.

41. Printing statistics.

=== ALU ===

   Number of wires:               1350
   Number of wire bits:           1826
   Number of public wires:          33
   Number of public wire bits:     509
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1354
     $_ANDNOT_                     239
     $_AND_                         36
     $_MUX_                        680
     $_NAND_                        50
     $_NOR_                         77
     $_NOT_                          9
     $_ORNOT_                       65
     $_OR_                         128
     $_XNOR_                        36
     $_XOR_                         34

=== ID ===

   Number of wires:                544
   Number of wire bits:            937
   Number of public wires:          37
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                617
     $_ANDNOT_                     106
     $_AND_                          8
     $_MUX_                        421
     $_NAND_                         8
     $_NOR_                         15
     $_NOT_                          5
     $_ORNOT_                       15
     $_OR_                          39

=== IF_ID_pipeline ===

   Number of wires:                391
   Number of wire bits:            515
   Number of public wires:          37
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                459
     $_ANDNOT_                      32
     $_MUX_                        160
     $_NAND_                        32
     $_NOT_                         34
     $_OR_                         128
     $_SDFF_PP0_                    73

=== M1_M2_pipeline ===

   Number of wires:                 17
   Number of wire bits:            103
   Number of public wires:          17
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_SDFF_PP0_                    18

=== M2_WB_pipeline ===

   Number of wires:                 15
   Number of wire bits:             93
   Number of public wires:          15
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $_SDFF_PP0_                    40

=== forwarding_alu ===

   Number of wires:                108
   Number of wire bits:            275
   Number of public wires:          13
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                159
     $_ANDNOT_                       1
     $_MUX_                        128
     $_NOR_                          1
     $_NOT_                          1
     $_OR_                          18
     $_XOR_                         10

=== id_mux ===

   Number of wires:                 40
   Number of wire bits:            346
   Number of public wires:          40
   Number of public wire bits:     346
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $_ANDNOT_                     165

=== pc_controller ===

   Number of wires:                148
   Number of wire bits:            453
   Number of public wires:          24
   Number of public wire bits:     322
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $_ANDNOT_                      23
     $_AND_                          5
     $_MUX_                         24
     $_NAND_                         9
     $_NOR_                         14
     $_NOT_                          1
     $_ORNOT_                        3
     $_OR_                           9
     $_SDFF_PP0_                     8
     $_XNOR_                        18
     $_XOR_                         25

=== reg_file ===

   Number of wires:               9454
   Number of wire bits:          11616
   Number of public wires:          55
   Number of public wire bits:    1225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11480
     $_ANDNOT_                    2149
     $_AND_                          2
     $_MUX_                       5958
     $_NAND_                        60
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                       85
     $_OR_                        2193
     $_SDFF_PP0_                  1025

=== stall_unit ===

   Number of wires:                 37
   Number of wire bits:             49
   Number of public wires:           8
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                       7
     $_MUX_                          1
     $_NOR_                          2
     $_OR_                          10
     $_XNOR_                         1
     $_XOR_                          9

=== top ===

   Number of wires:                185
   Number of wire bits:           1750
   Number of public wires:         149
   Number of public wire bits:    1714
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                763
     $_ANDNOT_                      14
     $_AND_                        714
     $_MUX_                          5
     $_NAND_                         6
     $_NOR_                          3
     $_ORNOT_                        1
     $_OR_                          10
     ALU                             1
     ID                              1
     IF_ID_pipeline                  1
     M1_M2_pipeline                  1
     M2_WB_pipeline                  1
     forwarding_alu                  1
     id_mux                          1
     pc_controller                   1
     reg_file                        1
     stall_unit                      1

=== uart_rx ===

   Number of wires:                118
   Number of wire bits:            183
   Number of public wires:          14
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $_ANDNOT_                      27
     $_AND_                          9
     $_DFF_P_                        4
     $_NAND_                         7
     $_NOR_                          3
     $_NOT_                          3
     $_ORNOT_                       14
     $_OR_                          41
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                   8
     $_SDFFE_PN1P_                   2
     $_SDFFE_PP0P_                  26
     $_XOR_                         16

=== wrapper ===

   Number of wires:                121
   Number of wire bits:            476
   Number of public wires:          36
   Number of public wire bits:     383
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                215
     $_ANDNOT_                      21
     $_AND_                          3
     $_DFF_P_                       39
     $_MUX_                         41
     $_NAND_                        21
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                        2
     $_OR_                          23
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0P_                  42
     $_SDFF_PN0_                     1
     $_XNOR_                         3
     $_XOR_                          5
     sky130_sram_1kbyte_1rw1r_32x256_8      2
     top                             1
     uart_rx                         1

=== design hierarchy ===

   wrapper                           1
     top                             1
       ALU                           1
       ID                            1
       IF_ID_pipeline                1
       M1_M2_pipeline                1
       M2_WB_pipeline                1
       forwarding_alu                1
       id_mux                        1
       pc_controller                 1
       reg_file                      1
       stall_unit                    1
     uart_rx                         1

   Number of wires:              12528
   Number of wire bits:          18622
   Number of public wires:         478
   Number of public wire bits:    5533
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15588
     $_ANDNOT_                    2784
     $_AND_                        777
     $_DFF_P_                       43
     $_MUX_                       7418
     $_NAND_                       193
     $_NOR_                        117
     $_NOT_                         67
     $_ORNOT_                      185
     $_OR_                        2599
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                  50
     $_SDFFE_PN1P_                   2
     $_SDFFE_PP0P_                  26
     $_SDFF_PN0_                     1
     $_SDFF_PP0_                  1164
     $_XNOR_                        58
     $_XOR_                         99
     sky130_sram_1kbyte_1rw1r_32x256_8      2

42. Executing CHECK pass (checking for obvious problems).
Checking module ALU...
Checking module ID...
Checking module IF_ID_pipeline...
Checking module M1_M2_pipeline...
Checking module M2_WB_pipeline...
Checking module forwarding_alu...
Checking module id_mux...
Checking module pc_controller...
Checking module reg_file...
Checking module stall_unit...
Checking module top...
Checking module uart_rx...
Checking module wrapper...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/post_techmap.dot'.
Dumping module ALU to page 1.
Dumping module ID to page 2.
Dumping module IF_ID_pipeline to page 3.
Dumping module M1_M2_pipeline to page 4.
Dumping module M2_WB_pipeline to page 5.
Dumping module forwarding_alu to page 6.
Dumping module id_mux to page 7.
Dumping module pc_controller to page 8.
Dumping module reg_file to page 9.
Dumping module stall_unit to page 10.
Dumping module top to page 11.
Dumping module uart_rx to page 12.
Dumping module wrapper to page 13.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 130 unused wires.
<suppressed ~130 debug messages>

47. Printing statistics.

=== ALU ===

   Number of wires:               1335
   Number of wire bits:           1509
   Number of public wires:          18
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1354
     $_ANDNOT_                     239
     $_AND_                         36
     $_MUX_                        680
     $_NAND_                        50
     $_NOR_                         77
     $_NOT_                          9
     $_ORNOT_                       65
     $_OR_                         128
     $_XNOR_                        36
     $_XOR_                         34

=== ID ===

   Number of wires:                523
   Number of wire bits:            769
   Number of public wires:          16
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                617
     $_ANDNOT_                     106
     $_AND_                          8
     $_MUX_                        421
     $_NAND_                         8
     $_NOR_                         15
     $_NOT_                          5
     $_ORNOT_                       15
     $_OR_                          39

=== IF_ID_pipeline ===

   Number of wires:                372
   Number of wire bits:            496
   Number of public wires:          18
   Number of public wire bits:     142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                459
     $_ANDNOT_                      32
     $_MUX_                        160
     $_NAND_                        32
     $_NOT_                         34
     $_OR_                         128
     $_SDFF_PP0_                    73

=== M1_M2_pipeline ===

   Number of wires:                 14
   Number of wire bits:             38
   Number of public wires:          14
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_SDFF_PP0_                    18

=== M2_WB_pipeline ===

   Number of wires:                 14
   Number of wire bits:             92
   Number of public wires:          14
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $_SDFF_PP0_                    40

=== forwarding_alu ===

   Number of wires:                105
   Number of wire bits:            272
   Number of public wires:          10
   Number of public wire bits:     177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                159
     $_ANDNOT_                       1
     $_MUX_                        128
     $_NOR_                          1
     $_NOT_                          1
     $_OR_                          18
     $_XOR_                         10

=== id_mux ===

   Number of wires:                 26
   Number of wire bits:            332
   Number of public wires:          26
   Number of public wire bits:     332
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $_ANDNOT_                     165

=== pc_controller ===

   Number of wires:                134
   Number of wire bits:            217
   Number of public wires:          10
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $_ANDNOT_                      23
     $_AND_                          5
     $_MUX_                         24
     $_NAND_                         9
     $_NOR_                         14
     $_NOT_                          1
     $_ORNOT_                        3
     $_OR_                           9
     $_SDFF_PP0_                     8
     $_XNOR_                        18
     $_XOR_                         25

=== reg_file ===

   Number of wires:               9449
   Number of wire bits:          11611
   Number of public wires:          50
   Number of public wire bits:    1220
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11480
     $_ANDNOT_                    2149
     $_AND_                          2
     $_MUX_                       5958
     $_NAND_                        60
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                       85
     $_OR_                        2193
     $_SDFF_PP0_                  1025

=== stall_unit ===

   Number of wires:                 35
   Number of wire bits:             47
   Number of public wires:           6
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                       7
     $_MUX_                          1
     $_NOR_                          2
     $_OR_                          10
     $_XNOR_                         1
     $_XOR_                          9

=== top ===

   Number of wires:                153
   Number of wire bits:           1498
   Number of public wires:         117
   Number of public wire bits:    1462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                763
     $_ANDNOT_                      14
     $_AND_                        714
     $_MUX_                          5
     $_NAND_                         6
     $_NOR_                          3
     $_ORNOT_                        1
     $_OR_                          10
     ALU                             1
     ID                              1
     IF_ID_pipeline                  1
     M1_M2_pipeline                  1
     M2_WB_pipeline                  1
     forwarding_alu                  1
     id_mux                          1
     pc_controller                   1
     reg_file                        1
     stall_unit                      1

=== uart_rx ===

   Number of wires:                118
   Number of wire bits:            183
   Number of public wires:          14
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $_ANDNOT_                      27
     $_AND_                          9
     $_DFF_P_                        4
     $_NAND_                         7
     $_NOR_                          3
     $_NOT_                          3
     $_ORNOT_                       14
     $_OR_                          41
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                   8
     $_SDFFE_PN1P_                   2
     $_SDFFE_PP0P_                  26
     $_XOR_                         16

=== wrapper ===

   Number of wires:                120
   Number of wire bits:            475
   Number of public wires:          35
   Number of public wire bits:     382
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                215
     $_ANDNOT_                      21
     $_AND_                          3
     $_DFF_P_                       39
     $_MUX_                         41
     $_NAND_                        21
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                        2
     $_OR_                          23
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0P_                  42
     $_SDFF_PN0_                     1
     $_XNOR_                         3
     $_XOR_                          5
     sky130_sram_1kbyte_1rw1r_32x256_8      2
     top                             1
     uart_rx                         1

=== design hierarchy ===

   wrapper                           1
     top                             1
       ALU                           1
       ID                            1
       IF_ID_pipeline                1
       M1_M2_pipeline                1
       M2_WB_pipeline                1
       forwarding_alu                1
       id_mux                        1
       pc_controller                 1
       reg_file                      1
       stall_unit                    1
     uart_rx                         1

   Number of wires:              12398
   Number of wire bits:          17539
   Number of public wires:         348
   Number of public wire bits:    4450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15588
     $_ANDNOT_                    2784
     $_AND_                        777
     $_DFF_P_                       43
     $_MUX_                       7418
     $_NAND_                       193
     $_NOR_                        117
     $_NOT_                         67
     $_ORNOT_                      185
     $_OR_                        2599
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                  50
     $_SDFFE_PN1P_                   2
     $_SDFFE_PP0P_                  26
     $_SDFF_PN0_                     1
     $_SDFF_PP0_                  1164
     $_XNOR_                        58
     $_XOR_                         99
     sky130_sram_1kbyte_1rw1r_32x256_8      2

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/emil/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/emil/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/emil/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/emil/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\ALU':
Mapping DFF cells in module `\ID':
Mapping DFF cells in module `\IF_ID_pipeline':
  mapped 73 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\M1_M2_pipeline':
  mapped 18 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\M2_WB_pipeline':
  mapped 40 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\forwarding_alu':
Mapping DFF cells in module `\id_mux':
Mapping DFF cells in module `\pc_controller':
  mapped 8 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\reg_file':
  mapped 1025 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\stall_unit':
Mapping DFF cells in module `\top':
Mapping DFF cells in module `\uart_rx':
  mapped 41 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\wrapper':
  mapped 84 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

53. Printing statistics.

=== ALU ===

   Number of wires:               1335
   Number of wire bits:           1509
   Number of public wires:          18
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1354
     $_ANDNOT_                     239
     $_AND_                         36
     $_MUX_                        680
     $_NAND_                        50
     $_NOR_                         77
     $_NOT_                          9
     $_ORNOT_                       65
     $_OR_                         128
     $_XNOR_                        36
     $_XOR_                         34

=== ID ===

   Number of wires:                523
   Number of wire bits:            769
   Number of public wires:          16
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                617
     $_ANDNOT_                     106
     $_AND_                          8
     $_MUX_                        421
     $_NAND_                         8
     $_NOR_                         15
     $_NOT_                          5
     $_ORNOT_                       15
     $_OR_                          39

=== IF_ID_pipeline ===

   Number of wires:                445
   Number of wire bits:            569
   Number of public wires:          18
   Number of public wire bits:     142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                532
     $_ANDNOT_                      32
     $_MUX_                        233
     $_NAND_                        32
     $_NOT_                         34
     $_OR_                         128
     sky130_fd_sc_hd__dfxtp_2       73

=== M1_M2_pipeline ===

   Number of wires:                 32
   Number of wire bits:             56
   Number of public wires:          14
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_MUX_                         18
     sky130_fd_sc_hd__dfxtp_2       18

=== M2_WB_pipeline ===

   Number of wires:                 54
   Number of wire bits:            132
   Number of public wires:          14
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     $_MUX_                         40
     sky130_fd_sc_hd__dfxtp_2       40

=== forwarding_alu ===

   Number of wires:                105
   Number of wire bits:            272
   Number of public wires:          10
   Number of public wire bits:     177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                159
     $_ANDNOT_                       1
     $_MUX_                        128
     $_NOR_                          1
     $_NOT_                          1
     $_OR_                          18
     $_XOR_                         10

=== id_mux ===

   Number of wires:                 26
   Number of wire bits:            332
   Number of public wires:          26
   Number of public wire bits:     332
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $_ANDNOT_                     165

=== pc_controller ===

   Number of wires:                142
   Number of wire bits:            225
   Number of public wires:          10
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     $_ANDNOT_                      23
     $_AND_                          5
     $_MUX_                         32
     $_NAND_                         9
     $_NOR_                         14
     $_NOT_                          1
     $_ORNOT_                        3
     $_OR_                           9
     $_XNOR_                        18
     $_XOR_                         25
     sky130_fd_sc_hd__dfxtp_2        8

=== reg_file ===

   Number of wires:              10474
   Number of wire bits:          12636
   Number of public wires:          50
   Number of public wire bits:    1220
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12505
     $_ANDNOT_                    2149
     $_AND_                          2
     $_MUX_                       6983
     $_NAND_                        60
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                       85
     $_OR_                        2193
     sky130_fd_sc_hd__dfxtp_2     1025

=== stall_unit ===

   Number of wires:                 35
   Number of wire bits:             47
   Number of public wires:           6
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                       7
     $_MUX_                          1
     $_NOR_                          2
     $_OR_                          10
     $_XNOR_                         1
     $_XOR_                          9

=== top ===

   Number of wires:                153
   Number of wire bits:           1498
   Number of public wires:         117
   Number of public wire bits:    1462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                763
     $_ANDNOT_                      14
     $_AND_                        714
     $_MUX_                          5
     $_NAND_                         6
     $_NOR_                          3
     $_ORNOT_                        1
     $_OR_                          10
     ALU                             1
     ID                              1
     IF_ID_pipeline                  1
     M1_M2_pipeline                  1
     M2_WB_pipeline                  1
     forwarding_alu                  1
     id_mux                          1
     pc_controller                   1
     reg_file                        1
     stall_unit                      1

=== uart_rx ===

   Number of wires:                192
   Number of wire bits:            257
   Number of public wires:          14
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                235
     $_ANDNOT_                      27
     $_AND_                          9
     $_MUX_                         74
     $_NAND_                         7
     $_NOR_                          3
     $_NOT_                          3
     $_ORNOT_                       14
     $_OR_                          41
     $_XOR_                         16
     sky130_fd_sc_hd__dfxtp_2       41

=== wrapper ===

   Number of wires:                209
   Number of wire bits:            564
   Number of public wires:          35
   Number of public wire bits:     382
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                304
     $_ANDNOT_                      21
     $_AND_                          3
     $_MUX_                        130
     $_NAND_                        21
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                        2
     $_OR_                          23
     $_XNOR_                         3
     $_XOR_                          5
     sky130_fd_sc_hd__dfxtp_2       84
     sky130_sram_1kbyte_1rw1r_32x256_8      2
     top                             1
     uart_rx                         1

=== design hierarchy ===

   wrapper                           1
     top                             1
       ALU                           1
       ID                            1
       IF_ID_pipeline                1
       M1_M2_pipeline                1
       M2_WB_pipeline                1
       forwarding_alu                1
       id_mux                        1
       pc_controller                 1
       reg_file                      1
       stall_unit                    1
     uart_rx                         1

   Number of wires:              13725
   Number of wire bits:          18866
   Number of public wires:         348
   Number of public wire bits:    4450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16915
     $_ANDNOT_                    2784
     $_AND_                        777
     $_MUX_                       8745
     $_NAND_                       193
     $_NOR_                        117
     $_NOT_                         67
     $_ORNOT_                      185
     $_OR_                        2599
     $_XNOR_                        58
     $_XOR_                         99
     sky130_fd_sc_hd__dfxtp_2     1289
     sky130_sram_1kbyte_1rw1r_32x256_8      2

[INFO]: USING STRATEGY AREA 3

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\ALU' to `/tmp/yosys-abc-GmNu0A/input.blif'..
Extracted 1354 gates and 1495 wires to a netlist network with 141 inputs and 37 outputs.

54.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-GmNu0A/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-GmNu0A/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-GmNu0A/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =   1400 ( 12.1 %)   Cap =  9.0 ff (  1.5 %)   Area =    10256.09 ( 87.9 %)   Delay =  3000.11 ps  ( 10.8 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   1462 ( 15.9 %)   Cap =  8.3 ff (  3.2 %)   Area =    10667.73 ( 83.7 %)   Delay =  2226.51 ps  ( 22.1 %)               
ABC: Path  0 --     104 : 0    3 pi                        A =   0.00  Df =  61.7  -34.0 ps  S =  92.0 ps  Cin =  0.0 ff  Cout =  18.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     600 : 2    3 sky130_fd_sc_hd__nor2_4   A =  11.26  Df = 133.3  -23.8 ps  S =  81.2 ps  Cin =  8.7 ff  Cout =   7.7 ff  Cmax = 251.8 ff  G =   84  
ABC: Path  2 --     645 : 2    3 sky130_fd_sc_hd__nand2_2  A =   6.26  Df = 195.5  -23.7 ps  S =  64.6 ps  Cin =  4.4 ff  Cout =   8.6 ff  Cmax = 295.7 ff  G =  186  
ABC: Path  3 --     674 : 2    3 sky130_fd_sc_hd__or2_4    A =   8.76  Df = 430.2 -137.5 ps  S =  53.8 ps  Cin =  2.4 ff  Cout =   9.5 ff  Cmax = 514.5 ff  G =  383  
ABC: Path  4 --     725 : 2    3 sky130_fd_sc_hd__or2_4    A =   8.76  Df = 666.8 -260.5 ps  S =  53.8 ps  Cin =  2.4 ff  Cout =   9.5 ff  Cmax = 514.5 ff  G =  383  
ABC: Path  5 --     768 : 2    3 sky130_fd_sc_hd__or2_4    A =   8.76  Df = 908.2 -383.3 ps  S =  57.0 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 514.5 ff  G =  470  
ABC: Path  6 --     803 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =1149.8 -504.1 ps  S =  56.3 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 514.5 ff  G =  462  
ABC: Path  7 --     848 : 2    1 sky130_fd_sc_hd__nor2_4   A =  11.26  Df =1226.0 -550.9 ps  S =  65.5 ps  Cin =  8.7 ff  Cout =   4.7 ff  Cmax = 251.8 ff  G =   50  
ABC: Path  8 --     849 : 2    3 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =1288.2 -426.9 ps  S = 225.4 ps  Cin =  4.4 ff  Cout =  18.8 ff  Cmax = 141.9 ff  G =  407  
ABC: Path  9 --     880 : 1   10 sky130_fd_sc_hd__buf_6    A =  11.26  Df =1437.2 -382.5 ps  S = 107.2 ps  Cin =  4.6 ff  Cout =  48.7 ff  Cmax = 785.5 ff  G = 1008  
ABC: Path 10 --    1363 : 4    1 sky130_fd_sc_hd__a211o_4  A =  17.52  Df =1763.8 -257.5 ps  S =  49.1 ps  Cin =  4.6 ff  Cout =   4.7 ff  Cmax = 559.4 ff  G =   97  
ABC: Path 11 --    1364 : 3    2 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =1851.5 -207.0 ps  S =  76.0 ps  Cin =  4.4 ff  Cout =   9.4 ff  Cmax = 260.0 ff  G =  198  
ABC: Path 12 --    1366 : 3    1 sky130_fd_sc_hd__o21bai_2 A =  11.26  Df =1912.9 -148.7 ps  S = 107.4 ps  Cin =  3.4 ff  Cout =   4.6 ff  Cmax = 140.1 ff  G =  131  
ABC: Path 13 --    1368 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =1972.1 -151.4 ps  S =  44.7 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path 14 --    1369 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2013.8 -141.2 ps  S =  44.7 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path 15 --    1376 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2063.2 -148.8 ps  S =  46.7 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path 16 --    1377 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2116.9 -136.3 ps  S =  66.6 ps  Cin =  4.4 ff  Cout =   8.8 ff  Cmax = 295.7 ff  G =  192  
ABC: Path 17 --    1379 : 2    1 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =2226.5 -158.5 ps  S = 117.7 ps  Cin =  8.7 ff  Cout =  33.4 ff  Cmax = 530.1 ff  G =  385  
ABC: Start-point = pi103 (\pc [1]).  End-point = po26 (\result [23]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  141/   37  lat =    0  nd =  1462  edge =   3248  area =10670.14  delay =1472.53  lev = 30
ABC: + write_blif /tmp/yosys-abc-GmNu0A/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_6 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21bai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      112
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       90
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      167
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      113
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      531
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       35
ABC RESULTS:        internal signals:     1317
ABC RESULTS:           input signals:      141
ABC RESULTS:          output signals:       37
Removing temp directory.

54.2. Extracting gate netlist of module `\ID' to `/tmp/yosys-abc-674vNY/input.blif'..
Extracted 617 gates and 713 wires to a netlist network with 96 inputs and 110 outputs.

54.2.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-674vNY/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-674vNY/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-674vNY/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    304 ( 25.0 %)   Cap = 15.9 ff (  3.1 %)   Area =     2018.19 ( 75.0 %)   Delay =  2591.70 ps  ( 15.5 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    318 ( 28.3 %)   Cap = 16.3 ff ( 12.5 %)   Area =     2488.64 ( 56.0 %)   Delay =  1280.99 ps  ( 42.1 %)               
ABC: Path  0 --      10 : 0    4 pi                        A =   0.00  Df =  60.8  -33.6 ps  S =  90.7 ps  Cin =  0.0 ff  Cout =  18.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     211 : 1    3 sky130_fd_sc_hd__inv_2    A =   3.75  Df = 126.9  -12.2 ps  S =  89.8 ps  Cin =  4.5 ff  Cout =  18.3 ff  Cmax = 331.4 ff  G =  391  
ABC: Path  2 --     212 : 2    3 sky130_fd_sc_hd__nor2_4   A =  11.26  Df = 245.0  -81.2 ps  S = 123.7 ps  Cin =  8.7 ff  Cout =  15.1 ff  Cmax = 251.8 ff  G =  167  
ABC: Path  3 --     214 : 2    3 sky130_fd_sc_hd__nand2_4  A =  11.26  Df = 323.6  -51.2 ps  S =  76.0 ps  Cin =  8.7 ff  Cout =  18.8 ff  Cmax = 530.1 ff  G =  202  
ABC: Path  4 --     215 : 2    3 sky130_fd_sc_hd__nor2_4   A =  11.26  Df = 439.3 -122.0 ps  S = 114.9 ps  Cin =  8.7 ff  Cout =  13.5 ff  Cmax = 251.8 ff  G =  151  
ABC: Path  5 --     271 : 2    4 sky130_fd_sc_hd__nand2_2  A =   6.26  Df = 533.6 -123.3 ps  S = 100.9 ps  Cin =  4.4 ff  Cout =  16.1 ff  Cmax = 295.7 ff  G =  349  
ABC: Path  6 --     346 : 3    1 sky130_fd_sc_hd__and3_4   A =  11.26  Df = 710.2  -75.6 ps  S =  46.3 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 532.8 ff  G =  190  
ABC: Path  7 --     347 : 1    5 sky130_fd_sc_hd__buf_6    A =  11.26  Df = 838.7  -80.6 ps  S =  75.5 ps  Cin =  4.6 ff  Cout =  32.4 ff  Cmax = 785.5 ff  G =  671  
ABC: Path  8 --     348 : 1   10 sky130_fd_sc_hd__buf_6    A =  11.26  Df =1008.0  -39.4 ps  S = 182.1 ps  Cin =  4.6 ff  Cout =  89.3 ff  Cmax = 785.5 ff  G = 1857  
ABC: Path  9 --     351 : 3    1 sky130_fd_sc_hd__a21boi_4 A =  18.77  Df =1281.0 -187.1 ps  S = 277.8 ps  Cin =  6.8 ff  Cout =  33.4 ff  Cmax = 215.2 ff  G =  494  
ABC: Start-point = pi9 (\instruction [13]).  End-point = po38 (\s1data_out [0]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   96/  110  lat =    0  nd =   318  edge =    621  area =2489.00  delay =730.04  lev = 11
ABC: + write_blif /tmp/yosys-abc-674vNY/output.blif 

54.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21boi_4 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       17
ABC RESULTS:        internal signals:      507
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:      110
Removing temp directory.

54.3. Extracting gate netlist of module `\IF_ID_pipeline' to `/tmp/yosys-abc-4uFbfn/input.blif'..
Extracted 459 gates and 569 wires to a netlist network with 109 inputs and 105 outputs.

54.3.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-4uFbfn/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-4uFbfn/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-4uFbfn/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    277 (  1.8 %)   Cap = 16.1 ff (  0.2 %)   Area =     1979.40 ( 98.2 %)   Delay =  1947.20 ps  ( 47.3 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    336 ( 19.0 %)   Cap = 15.0 ff ( 11.0 %)   Area =     2582.48 ( 72.3 %)   Delay =   899.97 ps  ( 40.8 %)               
ABC: Path  0 --       5 : 0    2 pi                       A =   0.00  Df =  88.7  -49.8 ps  S = 130.8 ps  Cin =  0.0 ff  Cout =  27.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     216 : 1    3 sky130_fd_sc_hd__inv_4   A =   6.26  Df = 162.1  -24.8 ps  S =  94.2 ps  Cin =  9.0 ff  Cout =  32.1 ff  Cmax = 563.1 ff  G =  338  
ABC: Path  2 --     217 : 2    5 sky130_fd_sc_hd__nand2_8 A =  20.02  Df = 263.1  -45.7 ps  S =  87.6 ps  Cin = 17.1 ff  Cout =  38.0 ff  Cmax = 933.8 ff  G =  213  
ABC: Path  3 --     218 : 1   10 sky130_fd_sc_hd__buf_12  A =  20.02  Df = 397.1  -30.7 ps  S =  66.3 ps  Cin =  9.2 ff  Cout =  45.6 ff  Cmax =5000.0 ff  G =  482  
ABC: Path  4 --     219 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 444.4  -26.4 ps  S =  44.9 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path  5 --     228 : 3    1 sky130_fd_sc_hd__a21oi_2 A =   8.76  Df = 559.1  -33.0 ps  S =  99.9 ps  Cin =  4.6 ff  Cout =   4.6 ff  Cmax = 128.2 ff  G =   97  
ABC: Path  6 --     234 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 641.9  -24.0 ps  S =  88.3 ps  Cin =  4.4 ff  Cout =  13.5 ff  Cmax = 295.7 ff  G =  293  
ABC: Path  7 --     503 : 3    1 sky130_fd_sc_hd__a21oi_4 A =  16.27  Df = 900.0 -182.7 ps  S = 275.5 ps  Cin =  8.8 ff  Cout =  33.4 ff  Cmax = 221.6 ff  G =  379  
ABC: Start-point = pi4 (\stall_next2).  End-point = po64 ($auto$rtlil.cc:2607:MuxGate$44098).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  109/  105  lat =    0  nd =   336  edge =    674  area =2583.19  delay =442.72  lev = 7
ABC: + write_blif /tmp/yosys-abc-4uFbfn/output.blif 

54.3.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_12 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      161
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       40
ABC RESULTS:        internal signals:      355
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      105
Removing temp directory.

54.4. Extracting gate netlist of module `\M1_M2_pipeline' to `/tmp/yosys-abc-s3U9dM/input.blif'..
Extracted 18 gates and 38 wires to a netlist network with 19 inputs and 18 outputs.

54.4.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-s3U9dM/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-s3U9dM/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-s3U9dM/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =     36 ( 50.0 %)   Cap = 15.6 ff (  6.2 %)   Area =      180.17 ( 50.0 %)   Delay =   493.15 ps  ( 50.0 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     38 ( 52.6 %)   Cap = 19.4 ff ( 27.4 %)   Area =      349.08 ( 21.1 %)   Delay =   506.18 ps  ( 31.6 %)               
ABC: Path  0 --       2 : 0    1 pi                      A =   0.00  Df =  17.4  -10.3 ps  S =  29.7 ps  Cin =  0.0 ff  Cout =   4.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      38 : 1    9 sky130_fd_sc_hd__buf_6  A =  11.26  Df = 154.0  -17.8 ps  S = 101.8 ps  Cin =  4.6 ff  Cout =  46.5 ff  Cmax = 785.5 ff  G =  960  
ABC: Path  2 --      39 : 1   10 sky130_fd_sc_hd__buf_12 A =  20.02  Df = 394.5  -70.9 ps  S = 208.8 ps  Cin =  9.2 ff  Cout = 178.5 ff  Cmax =5000.0 ff  G = 1847  
ABC: Path  3 --      41 : 2    1 sky130_fd_sc_hd__nor2_8 A =  20.02  Df = 506.2  -24.7 ps  S = 154.6 ps  Cin = 16.9 ff  Cout =  33.4 ff  Cmax = 433.1 ff  G =  197  
ABC: Start-point = pi1 (\rst).  End-point = po0 ($auto$rtlil.cc:2607:MuxGate$44180).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   19/   18  lat =    0  nd =    38  edge =     56  area =349.06  delay =334.44  lev = 3
ABC: + write_blif /tmp/yosys-abc-s3U9dM/output.blif 

54.4.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_12 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        8
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       18
Removing temp directory.

54.5. Extracting gate netlist of module `\M2_WB_pipeline' to `/tmp/yosys-abc-OjpCyb/input.blif'..
Extracted 40 gates and 82 wires to a netlist network with 41 inputs and 40 outputs.

54.5.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-OjpCyb/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-OjpCyb/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-OjpCyb/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =     80 ( 50.0 %)   Cap = 15.8 ff (  6.2 %)   Area =      400.38 ( 50.0 %)   Delay =   812.93 ps  ( 50.0 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     84 ( 52.4 %)   Cap = 23.2 ff ( 41.9 %)   Area =     1030.99 (  0.0 %)   Delay =   470.46 ps  ( 52.4 %)               
ABC: Path  0 --       2 : 0    4 pi                      A =   0.00  Df = 123.2  -67.3 ps  S = 180.3 ps  Cin =  0.0 ff  Cout =  38.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      82 : 1   10 sky130_fd_sc_hd__buf_12 A =  20.02  Df = 383.4 -127.9 ps  S = 208.9 ps  Cin =  9.2 ff  Cout = 178.5 ff  Cmax =5000.0 ff  G = 1847  
ABC: Path  2 --      84 : 2    1 sky130_fd_sc_hd__nor2_8 A =  20.02  Df = 470.5  -32.4 ps  S = 154.6 ps  Cin = 16.9 ff  Cout =  33.4 ff  Cmax = 433.1 ff  G =  197  
ABC: Start-point = pi1 (\rst).  End-point = po0 ($auto$rtlil.cc:2607:MuxGate$44216).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   41/   40  lat =    0  nd =    84  edge =    124  area =1030.88  delay =197.11  lev = 2
ABC: + write_blif /tmp/yosys-abc-OjpCyb/output.blif 

54.5.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__buf_12 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:       40
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       40
Removing temp directory.

54.6. Extracting gate netlist of module `\forwarding_alu' to `/tmp/yosys-abc-S9vLeB/input.blif'..
Extracted 159 gates and 272 wires to a netlist network with 113 inputs and 64 outputs.

54.6.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-S9vLeB/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-S9vLeB/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-S9vLeB/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    466 (  4.3 %)   Cap = 12.1 ff (  0.5 %)   Area =     3370.73 ( 95.7 %)   Delay =  2981.42 ps  ( 64.2 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    502 ( 11.2 %)   Cap = 11.8 ff (  6.4 %)   Area =     3883.72 ( 81.5 %)   Delay =   881.90 ps  ( 75.5 %)               
ABC: Path  0 --      81 : 0    3 pi                       A =   0.00  Df =  60.6  -33.5 ps  S =  90.4 ps  Cin =  0.0 ff  Cout =  18.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     431 : 1    3 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 119.8  -18.8 ps  S =  70.5 ps  Cin =  4.5 ff  Cout =  14.0 ff  Cmax = 331.4 ff  G =  299  
ABC: Path  2 --     432 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 188.3  -25.9 ps  S =  67.0 ps  Cin =  4.4 ff  Cout =   9.1 ff  Cmax = 295.7 ff  G =  200  
ABC: Path  3 --     434 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 235.8  -18.0 ps  S =  45.1 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path  4 --     435 : 1    1 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 276.9  -29.2 ps  S =  29.1 ps  Cin =  4.5 ff  Cout =   4.6 ff  Cmax = 331.4 ff  G =   99  
ABC: Path  5 --     438 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 324.9   -9.5 ps  S =  67.2 ps  Cin =  4.4 ff  Cout =   9.2 ff  Cmax = 295.7 ff  G =  197  
ABC: Path  6 --     450 : 2    5 sky130_fd_sc_hd__nor2_4  A =  11.26  Df = 500.2 -127.6 ps  S = 171.5 ps  Cin =  8.7 ff  Cout =  23.4 ff  Cmax = 251.8 ff  G =  258  
ABC: Path  7 --     451 : 1   10 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 675.9 -161.6 ps  S =  98.4 ps  Cin =  4.6 ff  Cout =  44.2 ff  Cmax = 785.5 ff  G =  939  
ABC: Path  8 --     467 : 3    1 sky130_fd_sc_hd__nand3_2 A =  10.01  Df = 762.2  -34.8 ps  S =  75.1 ps  Cin =  4.4 ff  Cout =   8.8 ff  Cmax = 260.0 ff  G =  192  
ABC: Path  9 --     481 : 2    1 sky130_fd_sc_hd__nand2_4 A =  11.26  Df = 881.9  -43.8 ps  S = 116.1 ps  Cin =  8.7 ff  Cout =  33.4 ff  Cmax = 530.1 ff  G =  385  
ABC: Start-point = pi80 (\s1 [4]).  End-point = po32 (\ra [0]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  113/   64  lat =    0  nd =   502  edge =   1083  area =3884.71  delay =568.71  lev = 9
ABC: + write_blif /tmp/yosys-abc-S9vLeB/output.blif 

54.6.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      131
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      251
ABC RESULTS:        internal signals:       95
ABC RESULTS:           input signals:      113
ABC RESULTS:          output signals:       64
Removing temp directory.

54.7. Extracting gate netlist of module `\id_mux' to `/tmp/yosys-abc-5H3cw1/input.blif'..
Extracted 165 gates and 331 wires to a netlist network with 166 inputs and 165 outputs.

54.7.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-5H3cw1/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-5H3cw1/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-5H3cw1/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    330 ( 50.0 %)   Cap = 15.9 ff (  6.2 %)   Area =     1651.58 ( 50.0 %)   Delay =  2765.75 ps  ( 50.0 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    348 ( 52.6 %)   Cap = 15.2 ff (  9.0 %)   Area =     1848.02 ( 47.7 %)   Delay =   621.27 ps  ( 48.0 %)               
ABC: Path  0 --       2 : 0    3 pi                      A =   0.00  Df =  38.9  -22.1 ps  S =  59.5 ps  Cin =  0.0 ff  Cout =  11.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     438 : 1   10 sky130_fd_sc_hd__buf_6  A =  11.26  Df = 189.1  -36.6 ps  S = 105.6 ps  Cin =  4.6 ff  Cout =  48.6 ff  Cmax = 785.5 ff  G = 1000  
ABC: Path  2 --     439 : 1   10 sky130_fd_sc_hd__buf_6  A =  11.26  Df = 351.3  -53.0 ps  S = 101.2 ps  Cin =  4.6 ff  Cout =  46.1 ff  Cmax = 785.5 ff  G =  952  
ABC: Path  3 --     441 : 2    1 sky130_fd_sc_hd__nor2_2 A =   6.26  Df = 621.3 -163.5 ps  S = 373.5 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 141.9 ff  G =  756  
ABC: Start-point = pi1 (\stall).  End-point = po50 (\signextended_immediate [8]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  166/  165  lat =    0  nd =   348  edge =    513  area =1848.07  delay =334.44  lev = 3
ABC: + write_blif /tmp/yosys-abc-5H3cw1/output.blif 

54.7.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      165
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      165
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:      166
ABC RESULTS:          output signals:      165
Removing temp directory.

54.8. Extracting gate netlist of module `\pc_controller' to `/tmp/yosys-abc-dUP47r/input.blif'..
Extracted 139 gates and 169 wires to a netlist network with 29 inputs and 8 outputs.

54.8.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-dUP47r/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-dUP47r/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-dUP47r/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    205 ( 10.7 %)   Cap =  9.1 ff (  1.3 %)   Area =     1451.39 ( 89.3 %)   Delay =  1731.86 ps  (  6.8 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    209 ( 12.4 %)   Cap =  8.9 ff (  4.8 %)   Area =     1581.52 ( 83.7 %)   Delay =  1485.24 ps  ( 28.2 %)               
ABC: Path  0 --      12 : 0    5 pi                       A =   0.00  Df =  89.8  -49.0 ps  S = 132.5 ps  Cin =  0.0 ff  Cout =  27.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      75 : 1    2 sky130_fd_sc_hd__inv_4   A =   6.26  Df = 141.4  -35.2 ps  S =  47.5 ps  Cin =  9.0 ff  Cout =  13.7 ff  Cmax = 563.1 ff  G =  146  
ABC: Path  2 --      96 : 2    3 sky130_fd_sc_hd__nor2_4  A =  11.26  Df = 242.4  -84.1 ps  S =  75.9 ps  Cin =  8.7 ff  Cout =   6.7 ff  Cmax = 251.8 ff  G =   72  
ABC: Path  3 --     111 : 2    3 sky130_fd_sc_hd__and2_4  A =   8.76  Df = 412.5 -109.2 ps  S =  72.2 ps  Cin =  2.4 ff  Cout =  18.3 ff  Cmax = 539.3 ff  G =  733  
ABC: Path  4 --     144 : 2    3 sky130_fd_sc_hd__nand2_4 A =  11.26  Df = 467.6  -97.8 ps  S =  61.2 ps  Cin =  8.7 ff  Cout =  13.3 ff  Cmax = 530.1 ff  G =  144  
ABC: Path  5 --     173 : 2    3 sky130_fd_sc_hd__nor2_4  A =  11.26  Df = 552.2 -147.9 ps  S =  80.4 ps  Cin =  8.7 ff  Cout =   7.5 ff  Cmax = 251.8 ff  G =   83  
ABC: Path  6 --     202 : 2    3 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 623.4 -149.2 ps  S =  80.2 ps  Cin =  4.4 ff  Cout =  11.8 ff  Cmax = 295.7 ff  G =  255  
ABC: Path  7 --     231 : 2    1 sky130_fd_sc_hd__or2_4   A =   8.76  Df = 843.0 -260.0 ps  S =  42.4 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 514.5 ff  G =   98  
ABC: Path  8 --     233 : 3    1 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =1028.7 -239.4 ps  S =  38.9 ps  Cin =  2.4 ff  Cout =   4.6 ff  Cmax = 309.5 ff  G =  187  
ABC: Path  9 --     234 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1088.9 -137.0 ps  S =  44.7 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path 10 --     235 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1130.6 -131.7 ps  S =  44.7 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path 11 --     243 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1177.6  -18.5 ps  S =  44.7 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path 12 --     244 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1230.5   -8.8 ps  S =  68.2 ps  Cin =  4.4 ff  Cout =   8.9 ff  Cmax = 295.7 ff  G =  193  
ABC: Path 13 --     246 : 3    1 sky130_fd_sc_hd__a21oi_4 A =  16.27  Df =1485.2 -170.9 ps  S = 274.9 ps  Cin =  8.8 ff  Cout =  33.4 ff  Cmax = 221.6 ff  G =  379  
ABC: Start-point = pi11 (\pc_in [2]).  End-point = po7 ($auto$rtlil.cc:2607:MuxGate$44310).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   29/    8  lat =    0  nd =   209  edge =    441  area =1582.05  delay =849.01  lev = 18
ABC: + write_blif /tmp/yosys-abc-dUP47r/output.blif 

54.8.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__bufinv_8 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       86
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        4
ABC RESULTS:        internal signals:      132
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        8
Removing temp directory.

54.9. Extracting gate netlist of module `\reg_file' to `/tmp/yosys-abc-5ZlGbT/input.blif'..
Extracted 11480 gates and 12636 wires to a netlist network with 1155 inputs and 1089 outputs.

54.9.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-5ZlGbT/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-5ZlGbT/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-5ZlGbT/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =   7887 ( 12.2 %)   Cap = 13.4 ff (  1.5 %)   Area =    60466.74 ( 87.8 %)   Delay = 23431.35 ps  (  3.5 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   8794 ( 21.2 %)   Cap = 12.6 ff (  6.2 %)   Area =    69527.93 ( 78.2 %)   Delay =  1397.65 ps  ( 29.1 %)               
ABC: Path  0 --       4 : 0    8 pi                       A =   0.00  Df =  70.0  -37.8 ps  S = 104.0 ps  Cin =  0.0 ff  Cout =  21.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    5745 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 131.0  -38.2 ps  S =  53.5 ps  Cin =  4.4 ff  Cout =   6.3 ff  Cmax = 295.7 ff  G =  137  
ABC: Path  2 --    8698 : 3    1 sky130_fd_sc_hd__or3_2   A =   7.51  Df = 582.3 -326.3 ps  S =  83.4 ps  Cin =  1.5 ff  Cout =   4.6 ff  Cmax = 310.4 ff  G =  293  
ABC: Path  3 --    8699 : 1    6 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 693.7 -385.3 ps  S =  98.4 ps  Cin =  4.5 ff  Cout =  19.8 ff  Cmax = 331.4 ff  G =  429  
ABC: Path  4 --    8748 : 1   10 sky130_fd_sc_hd__buf_2   A =   5.00  Df = 949.1 -445.5 ps  S = 226.3 ps  Cin =  1.7 ff  Cout =  45.6 ff  Cmax = 315.9 ff  G = 2565  
ABC: Path  5 --    8783 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1021.4 -248.3 ps  S =  89.2 ps  Cin =  4.4 ff  Cout =   5.1 ff  Cmax = 295.7 ff  G =  109  
ABC: Path  6 --    8784 : 3    1 sky130_fd_sc_hd__a21oi_2 A =   8.76  Df =1397.6 -203.0 ps  S = 417.6 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 128.2 ff  G =  733  
ABC: Start-point = pi3 (\write_addr_alu [1]).  End-point = po595 ($auto$rtlil.cc:2607:MuxGate$45374).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1155/ 1089  lat =    0  nd =  8794  edge =  20769  area =69537.33  delay =1052.00  lev = 13
ABC: + write_blif /tmp/yosys-abc-5ZlGbT/output.blif 

54.9.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       72
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__inv_6 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:      836
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      397
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       78
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o211a_4 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      373
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      959
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      555
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:      117
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      218
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:      502
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     2671
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      406
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      371
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      193
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:      543
ABC RESULTS:        internal signals:    10392
ABC RESULTS:           input signals:     1155
ABC RESULTS:          output signals:     1089
Removing temp directory.

54.10. Extracting gate netlist of module `\stall_unit' to `/tmp/yosys-abc-ebA2zt/input.blif'..
Extracted 30 gates and 47 wires to a netlist network with 17 inputs and 1 outputs.

54.10.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-ebA2zt/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ebA2zt/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ebA2zt/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =     57 ( 19.3 %)   Cap =  7.1 ff (  2.4 %)   Area =      357.84 ( 80.7 %)   Delay =   852.05 ps  ( 19.3 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     57 ( 19.3 %)   Cap =  6.8 ff (  3.9 %)   Area =      362.85 ( 77.2 %)   Delay =   688.72 ps  ( 12.3 %)               
ABC: Path  0 --       5 : 0    3 pi                       A =   0.00  Df =  46.4  -25.9 ps  S =  70.0 ps  Cin =  0.0 ff  Cout =  13.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      34 : 1    1 sky130_fd_sc_hd__inv_2   A =   3.75  Df =  81.4  -20.9 ps  S =  28.9 ps  Cin =  4.5 ff  Cout =   4.6 ff  Cmax = 331.4 ff  G =   99  
ABC: Path  2 --      35 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 125.7  -28.8 ps  S =  45.1 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =   99  
ABC: Path  3 --      36 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 173.1  -14.3 ps  S =  45.0 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =   99  
ABC: Path  4 --      42 : 2    1 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 272.0  -72.7 ps  S =  80.5 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 141.9 ff  G =  101  
ABC: Path  5 --      44 : 3    2 sky130_fd_sc_hd__nand3_2 A =  10.01  Df = 364.9  -35.5 ps  S =  75.7 ps  Cin =  4.4 ff  Cout =   9.4 ff  Cmax = 260.0 ff  G =  199  
ABC: Path  6 --      72 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 527.5  -87.1 ps  S =  47.3 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path  7 --      74 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 592.4  -98.7 ps  S =  67.8 ps  Cin =  4.4 ff  Cout =   9.3 ff  Cmax = 295.7 ff  G =  196  
ABC: Path  8 --      75 : 2    1 sky130_fd_sc_hd__nor2_4  A =  11.26  Df = 688.7  -32.7 ps  S = 228.5 ps  Cin =  8.7 ff  Cout =  33.4 ff  Cmax = 251.8 ff  G =  383  
ABC: Start-point = pi4 (\ID_src1 [3]).  End-point = po0 (\stall).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   17/    1  lat =    0  nd =    57  edge =    106  area =362.97  delay =403.90  lev = 8
ABC: + write_blif /tmp/yosys-abc-ebA2zt/output.blif 

54.10.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        1
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        1
Removing temp directory.

54.11. Extracting gate netlist of module `\top' to `/tmp/yosys-abc-TNGCl4/input.blif'..
Extracted 753 gates and 1469 wires to a netlist network with 716 inputs and 717 outputs.

54.11.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-TNGCl4/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-TNGCl4/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-TNGCl4/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =   1453 ( 49.1 %)   Cap = 15.9 ff (  6.1 %)   Area =     7325.78 ( 50.9 %)   Delay = 11532.77 ps  (  2.7 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   1533 ( 51.8 %)   Cap = 15.2 ff (  9.0 %)   Area =     8141.56 ( 47.9 %)   Delay =   935.10 ps  ( 32.8 %)               
ABC: Path  0 --       1 : 0    1 pi                       A =   0.00  Df =  17.4  -10.3 ps  S =  29.7 ps  Cin =  0.0 ff  Cout =   4.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1434 : 1    9 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 146.8  -13.2 ps  S =  92.0 ps  Cin =  4.6 ff  Cout =  41.3 ff  Cmax = 785.5 ff  G =  866  
ABC: Path  2 --    1435 : 1   10 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 288.9  -18.4 ps  S =  80.1 ps  Cin =  4.6 ff  Cout =  34.8 ff  Cmax = 785.5 ff  G =  726  
ABC: Path  3 --    1436 : 1   10 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 427.0  -22.4 ps  S =  79.9 ps  Cin =  4.6 ff  Cout =  34.7 ff  Cmax = 785.5 ff  G =  715  
ABC: Path  4 --    1712 : 1   10 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 584.0  -36.3 ps  S = 105.7 ps  Cin =  4.6 ff  Cout =  48.6 ff  Cmax = 785.5 ff  G = 1000  
ABC: Path  5 --    1713 : 1   10 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 745.5  -51.2 ps  S = 100.2 ps  Cin =  4.6 ff  Cout =  45.6 ff  Cmax = 785.5 ff  G =  959  
ABC: Path  6 --    1714 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 800.3  -49.3 ps  S =  45.1 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path  7 --    1715 : 1    1 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 935.1 -105.3 ps  S = 157.1 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 331.4 ff  G =  749  
ABC: Start-point = pi0 (\read_flag).  End-point = po130 (\M2_WB_pipeline_memory_data_out_out [14]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  716/  717  lat =    0  nd =  1533  edge =   2279  area =8142.01  delay =814.72  lev = 8
ABC: + write_blif /tmp/yosys-abc-TNGCl4/output.blif 

54.11.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__buf_8 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      704
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      719
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        8
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:      716
ABC RESULTS:          output signals:      717
Removing temp directory.

54.12. Extracting gate netlist of module `\uart_rx' to `/tmp/yosys-abc-Ro0NOF/input.blif'..
Extracted 194 gates and 240 wires to a netlist network with 44 inputs and 43 outputs.

54.12.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-Ro0NOF/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Ro0NOF/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Ro0NOF/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    213 ( 11.7 %)   Cap = 13.6 ff (  1.5 %)   Area =     1582.77 ( 88.3 %)   Delay =  1568.94 ps  ( 11.3 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    229 ( 17.9 %)   Cap = 14.2 ff ( 12.6 %)   Area =     1978.15 ( 65.1 %)   Delay =  1129.91 ps  ( 24.0 %)               
ABC: Path  0 --      35 : 0    5 pi                       A =   0.00  Df =  88.1  -48.4 ps  S = 130.0 ps  Cin =  0.0 ff  Cout =  27.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     102 : 2    3 sky130_fd_sc_hd__nand2_4 A =  11.26  Df = 181.3  -33.3 ps  S =  98.7 ps  Cin =  8.7 ff  Cout =  27.1 ff  Cmax = 530.1 ff  G =  297  
ABC: Path  2 --     190 : 2    4 sky130_fd_sc_hd__nor2_8  A =  20.02  Df = 328.7 -122.3 ps  S = 118.6 ps  Cin = 16.9 ff  Cout =  22.4 ff  Cmax = 433.1 ff  G =  129  
ABC: Path  3 --     191 : 2    2 sky130_fd_sc_hd__nand2_4 A =  11.26  Df = 424.0  -40.6 ps  S =  56.6 ps  Cin =  8.7 ff  Cout =   7.1 ff  Cmax = 530.1 ff  G =   78  
ABC: Path  4 --     192 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df = 620.7  -73.9 ps  S =  56.8 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 514.5 ff  G =  470  
ABC: Path  5 --     197 : 2    1 sky130_fd_sc_hd__or2_4   A =   8.76  Df = 858.5 -195.5 ps  S =  53.6 ps  Cin =  2.4 ff  Cout =   9.7 ff  Cmax = 514.5 ff  G =  386  
ABC: Path  6 --     198 : 3    1 sky130_fd_sc_hd__a21oi_4 A =  16.27  Df =1129.9  -21.4 ps  S = 274.9 ps  Cin =  8.8 ff  Cout =  33.4 ff  Cmax = 221.6 ff  G =  379  
ABC: Start-point = pi34 (\cycle_counter [2]).  End-point = po13 ($auto$rtlil.cc:2607:MuxGate$46392).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   44/   43  lat =    0  nd =   229  edge =    493  area =1978.54  delay =766.57  lev = 10
ABC: + write_blif /tmp/yosys-abc-Ro0NOF/output.blif 

54.12.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__bufinv_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        9
ABC RESULTS:        internal signals:      153
ABC RESULTS:           input signals:       44
ABC RESULTS:          output signals:       43
Removing temp directory.

54.13. Extracting gate netlist of module `\wrapper' to `/tmp/yosys-abc-yBcpKh/input.blif'..
Extracted 216 gates and 347 wires to a netlist network with 129 inputs and 79 outputs.

54.13.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-yBcpKh/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-yBcpKh/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-yBcpKh/input.blif 
ABC: + read_lib -w /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    238 (  6.7 %)   Cap = 13.1 ff (  0.8 %)   Area =     1838.01 ( 93.3 %)   Delay =  1344.26 ps  ( 16.4 %)               
ABC: + buffer -c -N 10 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    297 ( 25.3 %)   Cap = 11.8 ff ( 13.8 %)   Area =     2334.74 ( 61.6 %)   Delay =   972.21 ps  ( 31.3 %)               
ABC: Path  0 --      52 : 0    3 pi                       A =   0.00  Df =  39.5  -22.2 ps  S =  60.4 ps  Cin =  0.0 ff  Cout =  11.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     310 : 2    5 sky130_fd_sc_hd__nor2b_4 A =  13.76  Df = 272.3 -111.7 ps  S = 199.4 ps  Cin =  5.5 ff  Cout =  28.3 ff  Cmax = 254.5 ff  G =  495  
ABC: Path  2 --     369 : 2    8 sky130_fd_sc_hd__nand2_4 A =  11.26  Df = 380.3 -121.4 ps  S = 100.2 ps  Cin =  8.7 ff  Cout =  27.7 ff  Cmax = 530.1 ff  G =  306  
ABC: Path  3 --     382 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df = 709.2 -215.2 ps  S =  46.5 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 297.6 ff  G =  102  
ABC: Path  4 --     383 : 2    1 sky130_fd_sc_hd__and2_4  A =   8.76  Df = 842.2 -224.2 ps  S =  37.6 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 539.3 ff  G =  194  
ABC: Path  5 --     384 : 1    1 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 972.2 -232.5 ps  S =  77.4 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 785.5 ff  G =  723  
ABC: Start-point = pi51 (\uart_rx_valid).  End-point = po62 ($auto$rtlil.cc:2607:MuxGate$46624).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  129/   79  lat =    0  nd =   297  edge =    614  area =2335.02  delay =534.34  lev = 8
ABC: + write_blif /tmp/yosys-abc-yBcpKh/output.blif 

54.13.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a31oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       93
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       14
ABC RESULTS:        internal signals:      139
ABC RESULTS:           input signals:      129
ABC RESULTS:          output signals:       79
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 18420 unused wires.
<suppressed ~14 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).
Add ALU/$auto$insbuf.cc:97:execute$60985: \reg_addr_in [0] -> \reg_addr_out [0]
Add ALU/$auto$insbuf.cc:97:execute$60986: \reg_addr_in [1] -> \reg_addr_out [1]
Add ALU/$auto$insbuf.cc:97:execute$60987: \reg_addr_in [2] -> \reg_addr_out [2]
Add ALU/$auto$insbuf.cc:97:execute$60988: \reg_addr_in [3] -> \reg_addr_out [3]
Add ALU/$auto$insbuf.cc:97:execute$60989: \reg_addr_in [4] -> \reg_addr_out [4]
Add ALU/$auto$insbuf.cc:97:execute$60990: \wmask [3] -> \wmask [0]
Add ALU/$auto$insbuf.cc:97:execute$60991: \wmask [3] -> \wmask [1]
Add ALU/$auto$insbuf.cc:97:execute$60992: \wmask [3] -> \wmask [2]
Add ID/$auto$insbuf.cc:97:execute$60993: \instruction [0] -> \it0 [0]
Add ID/$auto$insbuf.cc:97:execute$60994: \instruction [1] -> \it0 [1]
Add ID/$auto$insbuf.cc:97:execute$60995: \instruction [2] -> \it0 [2]
Add ID/$auto$insbuf.cc:97:execute$60996: \instruction [3] -> \it0 [3]
Add ID/$auto$insbuf.cc:97:execute$60997: \instruction [4] -> \it0 [4]
Add ID/$auto$insbuf.cc:97:execute$60998: \instruction [5] -> \it0 [5]
Add ID/$auto$insbuf.cc:97:execute$60999: \instruction [6] -> \it0 [6]
Add ID/$auto$insbuf.cc:97:execute$61000: \instruction [12] -> \it0 [7]
Add ID/$auto$insbuf.cc:97:execute$61001: \instruction [13] -> \it0 [8]
Add ID/$auto$insbuf.cc:97:execute$61002: \instruction [14] -> \it0 [9]
Add ID/$auto$insbuf.cc:97:execute$61003: \instruction [25] -> \it0 [10]
Add ID/$auto$insbuf.cc:97:execute$61004: \instruction [26] -> \it0 [11]
Add ID/$auto$insbuf.cc:97:execute$61005: \instruction [27] -> \it0 [12]
Add ID/$auto$insbuf.cc:97:execute$61006: \instruction [28] -> \it0 [13]
Add ID/$auto$insbuf.cc:97:execute$61007: \instruction [29] -> \it0 [14]
Add ID/$auto$insbuf.cc:97:execute$61008: \instruction [30] -> \it0 [15]
Add ID/$auto$insbuf.cc:97:execute$61009: \instruction [31] -> \it0 [16]
Add ID/$auto$insbuf.cc:97:execute$61010: \instruction [0] -> \it1 [0]
Add ID/$auto$insbuf.cc:97:execute$61011: \instruction [1] -> \it1 [1]
Add ID/$auto$insbuf.cc:97:execute$61012: \instruction [2] -> \it1 [2]
Add ID/$auto$insbuf.cc:97:execute$61013: \instruction [3] -> \it1 [3]
Add ID/$auto$insbuf.cc:97:execute$61014: \instruction [4] -> \it1 [4]
Add ID/$auto$insbuf.cc:97:execute$61015: \instruction [5] -> \it1 [5]
Add ID/$auto$insbuf.cc:97:execute$61016: \instruction [6] -> \it1 [6]
Add ID/$auto$insbuf.cc:97:execute$61017: \instruction [12] -> \it1 [7]
Add ID/$auto$insbuf.cc:97:execute$61018: \instruction [13] -> \it1 [8]
Add ID/$auto$insbuf.cc:97:execute$61019: \instruction [14] -> \it1 [9]
Add ID/$auto$insbuf.cc:97:execute$61020: \instruction [30] -> \it1 [10]
Add ID/$auto$insbuf.cc:97:execute$61021: \instruction [0] -> \it2 [0]
Add ID/$auto$insbuf.cc:97:execute$61022: \instruction [1] -> \it2 [1]
Add ID/$auto$insbuf.cc:97:execute$61023: \instruction [2] -> \it2 [2]
Add ID/$auto$insbuf.cc:97:execute$61024: \instruction [3] -> \it2 [3]
Add ID/$auto$insbuf.cc:97:execute$61025: \instruction [4] -> \it2 [4]
Add ID/$auto$insbuf.cc:97:execute$61026: \instruction [5] -> \it2 [5]
Add ID/$auto$insbuf.cc:97:execute$61027: \instruction [6] -> \it2 [6]
Add ID/$auto$insbuf.cc:97:execute$61028: \instruction [12] -> \it2 [7]
Add ID/$auto$insbuf.cc:97:execute$61029: \instruction [13] -> \it2 [8]
Add ID/$auto$insbuf.cc:97:execute$61030: \instruction [14] -> \it2 [9]
Add ID/$auto$insbuf.cc:97:execute$61031: \instruction [0] -> \it3 [0]
Add ID/$auto$insbuf.cc:97:execute$61032: \instruction [1] -> \it3 [1]
Add ID/$auto$insbuf.cc:97:execute$61033: \instruction [2] -> \it3 [2]
Add ID/$auto$insbuf.cc:97:execute$61034: \instruction [3] -> \it3 [3]
Add ID/$auto$insbuf.cc:97:execute$61035: \instruction [4] -> \it3 [4]
Add ID/$auto$insbuf.cc:97:execute$61036: \instruction [5] -> \it3 [5]
Add ID/$auto$insbuf.cc:97:execute$61037: \instruction [6] -> \it3 [6]
Add ID/$auto$insbuf.cc:97:execute$61038: \instruction [15] -> \s1 [0]
Add ID/$auto$insbuf.cc:97:execute$61039: \instruction [16] -> \s1 [1]
Add ID/$auto$insbuf.cc:97:execute$61040: \instruction [17] -> \s1 [2]
Add ID/$auto$insbuf.cc:97:execute$61041: \instruction [18] -> \s1 [3]
Add ID/$auto$insbuf.cc:97:execute$61042: \instruction [19] -> \s1 [4]
Add ID/$auto$insbuf.cc:97:execute$61043: \instruction [20] -> \s2 [0]
Add ID/$auto$insbuf.cc:97:execute$61044: \instruction [21] -> \s2 [1]
Add ID/$auto$insbuf.cc:97:execute$61045: \instruction [22] -> \s2 [2]
Add ID/$auto$insbuf.cc:97:execute$61046: \instruction [23] -> \s2 [3]
Add ID/$auto$insbuf.cc:97:execute$61047: \instruction [24] -> \s2 [4]
Add top/$auto$insbuf.cc:97:execute$61048: \alu_result [0] -> \data_mem_addr [0]
Add top/$auto$insbuf.cc:97:execute$61049: \alu_result [1] -> \data_mem_addr [1]
Add top/$auto$insbuf.cc:97:execute$61050: \alu_result [2] -> \data_mem_addr [2]
Add top/$auto$insbuf.cc:97:execute$61051: \alu_result [3] -> \data_mem_addr [3]
Add top/$auto$insbuf.cc:97:execute$61052: \alu_result [4] -> \data_mem_addr [4]
Add top/$auto$insbuf.cc:97:execute$61053: \alu_result [5] -> \data_mem_addr [5]
Add top/$auto$insbuf.cc:97:execute$61054: \alu_result [6] -> \data_mem_addr [6]
Add top/$auto$insbuf.cc:97:execute$61055: \alu_result [7] -> \data_mem_addr [7]

60. Executing CHECK pass (checking for obvious problems).
Checking module ALU...
Warning: Wire ALU.\wmask [3] is used but has no driver.
Warning: Wire ALU.\wmask [2] is used but has no driver.
Warning: Wire ALU.\wmask [1] is used but has no driver.
Warning: Wire ALU.\wmask [0] is used but has no driver.
Warning: Wire ALU.\web is used but has no driver.
Warning: Wire ALU.\result [31] is used but has no driver.
Warning: Wire ALU.\result [30] is used but has no driver.
Warning: Wire ALU.\result [29] is used but has no driver.
Warning: Wire ALU.\result [28] is used but has no driver.
Warning: Wire ALU.\result [27] is used but has no driver.
Warning: Wire ALU.\result [26] is used but has no driver.
Warning: Wire ALU.\result [25] is used but has no driver.
Warning: Wire ALU.\result [24] is used but has no driver.
Warning: Wire ALU.\result [23] is used but has no driver.
Warning: Wire ALU.\result [22] is used but has no driver.
Warning: Wire ALU.\result [21] is used but has no driver.
Warning: Wire ALU.\result [20] is used but has no driver.
Warning: Wire ALU.\result [19] is used but has no driver.
Warning: Wire ALU.\result [18] is used but has no driver.
Warning: Wire ALU.\result [17] is used but has no driver.
Warning: Wire ALU.\result [16] is used but has no driver.
Warning: Wire ALU.\result [15] is used but has no driver.
Warning: Wire ALU.\result [14] is used but has no driver.
Warning: Wire ALU.\result [13] is used but has no driver.
Warning: Wire ALU.\result [12] is used but has no driver.
Warning: Wire ALU.\result [11] is used but has no driver.
Warning: Wire ALU.\result [10] is used but has no driver.
Warning: Wire ALU.\result [9] is used but has no driver.
Warning: Wire ALU.\result [8] is used but has no driver.
Warning: Wire ALU.\result [7] is used but has no driver.
Warning: Wire ALU.\result [6] is used but has no driver.
Warning: Wire ALU.\result [5] is used but has no driver.
Warning: Wire ALU.\result [4] is used but has no driver.
Warning: Wire ALU.\result [3] is used but has no driver.
Warning: Wire ALU.\result [2] is used but has no driver.
Warning: Wire ALU.\result [1] is used but has no driver.
Warning: Wire ALU.\result [0] is used but has no driver.
Warning: Wire ALU.\reg_addr_out [4] is used but has no driver.
Warning: Wire ALU.\reg_addr_out [3] is used but has no driver.
Warning: Wire ALU.\reg_addr_out [2] is used but has no driver.
Warning: Wire ALU.\reg_addr_out [1] is used but has no driver.
Warning: Wire ALU.\reg_addr_out [0] is used but has no driver.
Warning: Wire ALU.\load_wb is used but has no driver.
Warning: Wire ALU.\jump is used but has no driver.
Warning: Wire ALU.\csb is used but has no driver.
Warning: Wire ALU.\branching is used but has no driver.
Checking module ID...
Warning: Wire ID.\signextended_immediate [31] is used but has no driver.
Warning: Wire ID.\signextended_immediate [30] is used but has no driver.
Warning: Wire ID.\signextended_immediate [29] is used but has no driver.
Warning: Wire ID.\signextended_immediate [28] is used but has no driver.
Warning: Wire ID.\signextended_immediate [27] is used but has no driver.
Warning: Wire ID.\signextended_immediate [26] is used but has no driver.
Warning: Wire ID.\signextended_immediate [25] is used but has no driver.
Warning: Wire ID.\signextended_immediate [24] is used but has no driver.
Warning: Wire ID.\signextended_immediate [23] is used but has no driver.
Warning: Wire ID.\signextended_immediate [22] is used but has no driver.
Warning: Wire ID.\signextended_immediate [21] is used but has no driver.
Warning: Wire ID.\signextended_immediate [20] is used but has no driver.
Warning: Wire ID.\signextended_immediate [19] is used but has no driver.
Warning: Wire ID.\signextended_immediate [18] is used but has no driver.
Warning: Wire ID.\signextended_immediate [17] is used but has no driver.
Warning: Wire ID.\signextended_immediate [16] is used but has no driver.
Warning: Wire ID.\signextended_immediate [15] is used but has no driver.
Warning: Wire ID.\signextended_immediate [14] is used but has no driver.
Warning: Wire ID.\signextended_immediate [13] is used but has no driver.
Warning: Wire ID.\signextended_immediate [12] is used but has no driver.
Warning: Wire ID.\signextended_immediate [11] is used but has no driver.
Warning: Wire ID.\signextended_immediate [10] is used but has no driver.
Warning: Wire ID.\signextended_immediate [9] is used but has no driver.
Warning: Wire ID.\signextended_immediate [8] is used but has no driver.
Warning: Wire ID.\signextended_immediate [7] is used but has no driver.
Warning: Wire ID.\signextended_immediate [6] is used but has no driver.
Warning: Wire ID.\signextended_immediate [5] is used but has no driver.
Warning: Wire ID.\signextended_immediate [4] is used but has no driver.
Warning: Wire ID.\signextended_immediate [3] is used but has no driver.
Warning: Wire ID.\signextended_immediate [2] is used but has no driver.
Warning: Wire ID.\signextended_immediate [1] is used but has no driver.
Warning: Wire ID.\signextended_immediate [0] is used but has no driver.
Warning: Wire ID.\shamt [4] is used but has no driver.
Warning: Wire ID.\shamt [3] is used but has no driver.
Warning: Wire ID.\shamt [2] is used but has no driver.
Warning: Wire ID.\shamt [1] is used but has no driver.
Warning: Wire ID.\shamt [0] is used but has no driver.
Warning: Wire ID.\s2data_out [31] is used but has no driver.
Warning: Wire ID.\s2data_out [30] is used but has no driver.
Warning: Wire ID.\s2data_out [29] is used but has no driver.
Warning: Wire ID.\s2data_out [28] is used but has no driver.
Warning: Wire ID.\s2data_out [27] is used but has no driver.
Warning: Wire ID.\s2data_out [26] is used but has no driver.
Warning: Wire ID.\s2data_out [25] is used but has no driver.
Warning: Wire ID.\s2data_out [24] is used but has no driver.
Warning: Wire ID.\s2data_out [23] is used but has no driver.
Warning: Wire ID.\s2data_out [22] is used but has no driver.
Warning: Wire ID.\s2data_out [21] is used but has no driver.
Warning: Wire ID.\s2data_out [20] is used but has no driver.
Warning: Wire ID.\s2data_out [19] is used but has no driver.
Warning: Wire ID.\s2data_out [18] is used but has no driver.
Warning: Wire ID.\s2data_out [17] is used but has no driver.
Warning: Wire ID.\s2data_out [16] is used but has no driver.
Warning: Wire ID.\s2data_out [15] is used but has no driver.
Warning: Wire ID.\s2data_out [14] is used but has no driver.
Warning: Wire ID.\s2data_out [13] is used but has no driver.
Warning: Wire ID.\s2data_out [12] is used but has no driver.
Warning: Wire ID.\s2data_out [11] is used but has no driver.
Warning: Wire ID.\s2data_out [10] is used but has no driver.
Warning: Wire ID.\s2data_out [9] is used but has no driver.
Warning: Wire ID.\s2data_out [8] is used but has no driver.
Warning: Wire ID.\s2data_out [7] is used but has no driver.
Warning: Wire ID.\s2data_out [6] is used but has no driver.
Warning: Wire ID.\s2data_out [5] is used but has no driver.
Warning: Wire ID.\s2data_out [4] is used but has no driver.
Warning: Wire ID.\s2data_out [3] is used but has no driver.
Warning: Wire ID.\s2data_out [2] is used but has no driver.
Warning: Wire ID.\s2data_out [1] is used but has no driver.
Warning: Wire ID.\s2data_out [0] is used but has no driver.
Warning: Wire ID.\s2 [4] is used but has no driver.
Warning: Wire ID.\s2 [3] is used but has no driver.
Warning: Wire ID.\s2 [2] is used but has no driver.
Warning: Wire ID.\s2 [1] is used but has no driver.
Warning: Wire ID.\s2 [0] is used but has no driver.
Warning: Wire ID.\s1data_out [31] is used but has no driver.
Warning: Wire ID.\s1data_out [30] is used but has no driver.
Warning: Wire ID.\s1data_out [29] is used but has no driver.
Warning: Wire ID.\s1data_out [28] is used but has no driver.
Warning: Wire ID.\s1data_out [27] is used but has no driver.
Warning: Wire ID.\s1data_out [26] is used but has no driver.
Warning: Wire ID.\s1data_out [25] is used but has no driver.
Warning: Wire ID.\s1data_out [24] is used but has no driver.
Warning: Wire ID.\s1data_out [23] is used but has no driver.
Warning: Wire ID.\s1data_out [22] is used but has no driver.
Warning: Wire ID.\s1data_out [21] is used but has no driver.
Warning: Wire ID.\s1data_out [20] is used but has no driver.
Warning: Wire ID.\s1data_out [19] is used but has no driver.
Warning: Wire ID.\s1data_out [18] is used but has no driver.
Warning: Wire ID.\s1data_out [17] is used but has no driver.
Warning: Wire ID.\s1data_out [16] is used but has no driver.
Warning: Wire ID.\s1data_out [15] is used but has no driver.
Warning: Wire ID.\s1data_out [14] is used but has no driver.
Warning: Wire ID.\s1data_out [13] is used but has no driver.
Warning: Wire ID.\s1data_out [12] is used but has no driver.
Warning: Wire ID.\s1data_out [11] is used but has no driver.
Warning: Wire ID.\s1data_out [10] is used but has no driver.
Warning: Wire ID.\s1data_out [9] is used but has no driver.
Warning: Wire ID.\s1data_out [8] is used but has no driver.
Warning: Wire ID.\s1data_out [7] is used but has no driver.
Warning: Wire ID.\s1data_out [6] is used but has no driver.
Warning: Wire ID.\s1data_out [5] is used but has no driver.
Warning: Wire ID.\s1data_out [4] is used but has no driver.
Warning: Wire ID.\s1data_out [3] is used but has no driver.
Warning: Wire ID.\s1data_out [2] is used but has no driver.
Warning: Wire ID.\s1data_out [1] is used but has no driver.
Warning: Wire ID.\s1data_out [0] is used but has no driver.
Warning: Wire ID.\s1 [4] is used but has no driver.
Warning: Wire ID.\s1 [3] is used but has no driver.
Warning: Wire ID.\s1 [2] is used but has no driver.
Warning: Wire ID.\s1 [1] is used but has no driver.
Warning: Wire ID.\s1 [0] is used but has no driver.
Warning: Wire ID.\it3 [6] is used but has no driver.
Warning: Wire ID.\it3 [5] is used but has no driver.
Warning: Wire ID.\it3 [4] is used but has no driver.
Warning: Wire ID.\it3 [3] is used but has no driver.
Warning: Wire ID.\it3 [2] is used but has no driver.
Warning: Wire ID.\it3 [1] is used but has no driver.
Warning: Wire ID.\it3 [0] is used but has no driver.
Warning: Wire ID.\it2 [10] is used but has no driver.
Warning: Wire ID.\it2 [9] is used but has no driver.
Warning: Wire ID.\it2 [8] is used but has no driver.
Warning: Wire ID.\it2 [7] is used but has no driver.
Warning: Wire ID.\it2 [6] is used but has no driver.
Warning: Wire ID.\it2 [5] is used but has no driver.
Warning: Wire ID.\it2 [4] is used but has no driver.
Warning: Wire ID.\it2 [3] is used but has no driver.
Warning: Wire ID.\it2 [2] is used but has no driver.
Warning: Wire ID.\it2 [1] is used but has no driver.
Warning: Wire ID.\it2 [0] is used but has no driver.
Warning: Wire ID.\it1 [10] is used but has no driver.
Warning: Wire ID.\it1 [9] is used but has no driver.
Warning: Wire ID.\it1 [8] is used but has no driver.
Warning: Wire ID.\it1 [7] is used but has no driver.
Warning: Wire ID.\it1 [6] is used but has no driver.
Warning: Wire ID.\it1 [5] is used but has no driver.
Warning: Wire ID.\it1 [4] is used but has no driver.
Warning: Wire ID.\it1 [3] is used but has no driver.
Warning: Wire ID.\it1 [2] is used but has no driver.
Warning: Wire ID.\it1 [1] is used but has no driver.
Warning: Wire ID.\it1 [0] is used but has no driver.
Warning: Wire ID.\it0 [16] is used but has no driver.
Warning: Wire ID.\it0 [15] is used but has no driver.
Warning: Wire ID.\it0 [14] is used but has no driver.
Warning: Wire ID.\it0 [13] is used but has no driver.
Warning: Wire ID.\it0 [12] is used but has no driver.
Warning: Wire ID.\it0 [11] is used but has no driver.
Warning: Wire ID.\it0 [10] is used but has no driver.
Warning: Wire ID.\it0 [9] is used but has no driver.
Warning: Wire ID.\it0 [8] is used but has no driver.
Warning: Wire ID.\it0 [7] is used but has no driver.
Warning: Wire ID.\it0 [6] is used but has no driver.
Warning: Wire ID.\it0 [5] is used but has no driver.
Warning: Wire ID.\it0 [4] is used but has no driver.
Warning: Wire ID.\it0 [3] is used but has no driver.
Warning: Wire ID.\it0 [2] is used but has no driver.
Warning: Wire ID.\it0 [1] is used but has no driver.
Warning: Wire ID.\it0 [0] is used but has no driver.
Warning: Wire ID.\instruction_type [2] is used but has no driver.
Warning: Wire ID.\instruction_type [1] is used but has no driver.
Warning: Wire ID.\instruction_type [0] is used but has no driver.
Warning: Wire ID.\ifload is used but has no driver.
Warning: Wire ID.\des [4] is used but has no driver.
Warning: Wire ID.\des [3] is used but has no driver.
Warning: Wire ID.\des [2] is used but has no driver.
Warning: Wire ID.\des [1] is used but has no driver.
Warning: Wire ID.\des [0] is used but has no driver.
Checking module IF_ID_pipeline...
Warning: Wire IF_ID_pipeline.\inst_out [31] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [30] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [29] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [28] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [27] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [26] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [25] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [24] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [23] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [22] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [21] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [20] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [19] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [18] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [17] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [16] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [15] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [14] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [13] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [12] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [11] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [10] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [9] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [8] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [7] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [6] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [5] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [4] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [3] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [2] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [1] is used but has no driver.
Warning: Wire IF_ID_pipeline.\inst_out [0] is used but has no driver.
Checking module M1_M2_pipeline...
Warning: Wire M1_M2_pipeline.\web_out is used but has no driver.
Warning: Wire M1_M2_pipeline.\s2_out [4] is used but has no driver.
Warning: Wire M1_M2_pipeline.\s2_out [3] is used but has no driver.
Warning: Wire M1_M2_pipeline.\s2_out [2] is used but has no driver.
Warning: Wire M1_M2_pipeline.\s2_out [1] is used but has no driver.
Warning: Wire M1_M2_pipeline.\s2_out [0] is used but has no driver.
Warning: Wire M1_M2_pipeline.\s1_out [4] is used but has no driver.
Warning: Wire M1_M2_pipeline.\s1_out [3] is used but has no driver.
Warning: Wire M1_M2_pipeline.\s1_out [2] is used but has no driver.
Warning: Wire M1_M2_pipeline.\s1_out [1] is used but has no driver.
Warning: Wire M1_M2_pipeline.\s1_out [0] is used but has no driver.
Warning: Wire M1_M2_pipeline.\reg_file_write_out is used but has no driver.
Warning: Wire M1_M2_pipeline.\reg_file_write_addr_in [4] is used but has no driver.
Warning: Wire M1_M2_pipeline.\reg_file_write_addr_in [3] is used but has no driver.
Warning: Wire M1_M2_pipeline.\reg_file_write_addr_in [2] is used but has no driver.
Warning: Wire M1_M2_pipeline.\reg_file_write_addr_in [1] is used but has no driver.
Warning: Wire M1_M2_pipeline.\reg_file_write_addr_in [0] is used but has no driver.
Warning: Wire M1_M2_pipeline.\csb_out is used but has no driver.
Checking module M2_WB_pipeline...
Warning: Wire M2_WB_pipeline.\web_out is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_out is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [31] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [30] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [29] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [28] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [27] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [26] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [25] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [24] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [23] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [22] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [21] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [20] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [19] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [18] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [17] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [16] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [15] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [14] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [13] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [12] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [11] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [10] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [9] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [8] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [7] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [6] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [5] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [4] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [3] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [2] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [1] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_data_in [0] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_addr_in [4] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_addr_in [3] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_addr_in [2] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_addr_in [1] is used but has no driver.
Warning: Wire M2_WB_pipeline.\reg_file_write_addr_in [0] is used but has no driver.
Warning: Wire M2_WB_pipeline.\csb_out is used but has no driver.
Checking module forwarding_alu...
Warning: Wire forwarding_alu.\rb [31] is used but has no driver.
Warning: Wire forwarding_alu.\rb [30] is used but has no driver.
Warning: Wire forwarding_alu.\rb [29] is used but has no driver.
Warning: Wire forwarding_alu.\rb [28] is used but has no driver.
Warning: Wire forwarding_alu.\rb [27] is used but has no driver.
Warning: Wire forwarding_alu.\rb [26] is used but has no driver.
Warning: Wire forwarding_alu.\rb [25] is used but has no driver.
Warning: Wire forwarding_alu.\rb [24] is used but has no driver.
Warning: Wire forwarding_alu.\rb [23] is used but has no driver.
Warning: Wire forwarding_alu.\rb [22] is used but has no driver.
Warning: Wire forwarding_alu.\rb [21] is used but has no driver.
Warning: Wire forwarding_alu.\rb [20] is used but has no driver.
Warning: Wire forwarding_alu.\rb [19] is used but has no driver.
Warning: Wire forwarding_alu.\rb [18] is used but has no driver.
Warning: Wire forwarding_alu.\rb [17] is used but has no driver.
Warning: Wire forwarding_alu.\rb [16] is used but has no driver.
Warning: Wire forwarding_alu.\rb [15] is used but has no driver.
Warning: Wire forwarding_alu.\rb [14] is used but has no driver.
Warning: Wire forwarding_alu.\rb [13] is used but has no driver.
Warning: Wire forwarding_alu.\rb [12] is used but has no driver.
Warning: Wire forwarding_alu.\rb [11] is used but has no driver.
Warning: Wire forwarding_alu.\rb [10] is used but has no driver.
Warning: Wire forwarding_alu.\rb [9] is used but has no driver.
Warning: Wire forwarding_alu.\rb [8] is used but has no driver.
Warning: Wire forwarding_alu.\rb [7] is used but has no driver.
Warning: Wire forwarding_alu.\rb [6] is used but has no driver.
Warning: Wire forwarding_alu.\rb [5] is used but has no driver.
Warning: Wire forwarding_alu.\rb [4] is used but has no driver.
Warning: Wire forwarding_alu.\rb [3] is used but has no driver.
Warning: Wire forwarding_alu.\rb [2] is used but has no driver.
Warning: Wire forwarding_alu.\rb [1] is used but has no driver.
Warning: Wire forwarding_alu.\rb [0] is used but has no driver.
Warning: Wire forwarding_alu.\ra [31] is used but has no driver.
Warning: Wire forwarding_alu.\ra [30] is used but has no driver.
Warning: Wire forwarding_alu.\ra [29] is used but has no driver.
Warning: Wire forwarding_alu.\ra [28] is used but has no driver.
Warning: Wire forwarding_alu.\ra [27] is used but has no driver.
Warning: Wire forwarding_alu.\ra [26] is used but has no driver.
Warning: Wire forwarding_alu.\ra [25] is used but has no driver.
Warning: Wire forwarding_alu.\ra [24] is used but has no driver.
Warning: Wire forwarding_alu.\ra [23] is used but has no driver.
Warning: Wire forwarding_alu.\ra [22] is used but has no driver.
Warning: Wire forwarding_alu.\ra [21] is used but has no driver.
Warning: Wire forwarding_alu.\ra [20] is used but has no driver.
Warning: Wire forwarding_alu.\ra [19] is used but has no driver.
Warning: Wire forwarding_alu.\ra [18] is used but has no driver.
Warning: Wire forwarding_alu.\ra [17] is used but has no driver.
Warning: Wire forwarding_alu.\ra [16] is used but has no driver.
Warning: Wire forwarding_alu.\ra [15] is used but has no driver.
Warning: Wire forwarding_alu.\ra [14] is used but has no driver.
Warning: Wire forwarding_alu.\ra [13] is used but has no driver.
Warning: Wire forwarding_alu.\ra [12] is used but has no driver.
Warning: Wire forwarding_alu.\ra [11] is used but has no driver.
Warning: Wire forwarding_alu.\ra [10] is used but has no driver.
Warning: Wire forwarding_alu.\ra [9] is used but has no driver.
Warning: Wire forwarding_alu.\ra [8] is used but has no driver.
Warning: Wire forwarding_alu.\ra [7] is used but has no driver.
Warning: Wire forwarding_alu.\ra [6] is used but has no driver.
Warning: Wire forwarding_alu.\ra [5] is used but has no driver.
Warning: Wire forwarding_alu.\ra [4] is used but has no driver.
Warning: Wire forwarding_alu.\ra [3] is used but has no driver.
Warning: Wire forwarding_alu.\ra [2] is used but has no driver.
Warning: Wire forwarding_alu.\ra [1] is used but has no driver.
Warning: Wire forwarding_alu.\ra [0] is used but has no driver.
Checking module id_mux...
Warning: Wire id_mux.\signextended_immediate [31] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [30] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [29] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [28] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [27] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [26] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [25] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [24] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [23] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [22] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [21] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [20] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [19] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [18] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [17] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [16] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [15] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [14] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [13] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [12] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [11] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [10] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [9] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [8] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [7] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [6] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [5] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [4] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [3] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [2] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [1] is used but has no driver.
Warning: Wire id_mux.\signextended_immediate [0] is used but has no driver.
Warning: Wire id_mux.\shamt [4] is used but has no driver.
Warning: Wire id_mux.\shamt [3] is used but has no driver.
Warning: Wire id_mux.\shamt [2] is used but has no driver.
Warning: Wire id_mux.\shamt [1] is used but has no driver.
Warning: Wire id_mux.\shamt [0] is used but has no driver.
Warning: Wire id_mux.\s2data_out [31] is used but has no driver.
Warning: Wire id_mux.\s2data_out [30] is used but has no driver.
Warning: Wire id_mux.\s2data_out [29] is used but has no driver.
Warning: Wire id_mux.\s2data_out [28] is used but has no driver.
Warning: Wire id_mux.\s2data_out [27] is used but has no driver.
Warning: Wire id_mux.\s2data_out [26] is used but has no driver.
Warning: Wire id_mux.\s2data_out [25] is used but has no driver.
Warning: Wire id_mux.\s2data_out [24] is used but has no driver.
Warning: Wire id_mux.\s2data_out [23] is used but has no driver.
Warning: Wire id_mux.\s2data_out [22] is used but has no driver.
Warning: Wire id_mux.\s2data_out [21] is used but has no driver.
Warning: Wire id_mux.\s2data_out [20] is used but has no driver.
Warning: Wire id_mux.\s2data_out [19] is used but has no driver.
Warning: Wire id_mux.\s2data_out [18] is used but has no driver.
Warning: Wire id_mux.\s2data_out [17] is used but has no driver.
Warning: Wire id_mux.\s2data_out [16] is used but has no driver.
Warning: Wire id_mux.\s2data_out [15] is used but has no driver.
Warning: Wire id_mux.\s2data_out [14] is used but has no driver.
Warning: Wire id_mux.\s2data_out [13] is used but has no driver.
Warning: Wire id_mux.\s2data_out [12] is used but has no driver.
Warning: Wire id_mux.\s2data_out [11] is used but has no driver.
Warning: Wire id_mux.\s2data_out [10] is used but has no driver.
Warning: Wire id_mux.\s2data_out [9] is used but has no driver.
Warning: Wire id_mux.\s2data_out [8] is used but has no driver.
Warning: Wire id_mux.\s2data_out [7] is used but has no driver.
Warning: Wire id_mux.\s2data_out [6] is used but has no driver.
Warning: Wire id_mux.\s2data_out [5] is used but has no driver.
Warning: Wire id_mux.\s2data_out [4] is used but has no driver.
Warning: Wire id_mux.\s2data_out [3] is used but has no driver.
Warning: Wire id_mux.\s2data_out [2] is used but has no driver.
Warning: Wire id_mux.\s2data_out [1] is used but has no driver.
Warning: Wire id_mux.\s2data_out [0] is used but has no driver.
Warning: Wire id_mux.\s2 [4] is used but has no driver.
Warning: Wire id_mux.\s2 [3] is used but has no driver.
Warning: Wire id_mux.\s2 [2] is used but has no driver.
Warning: Wire id_mux.\s2 [1] is used but has no driver.
Warning: Wire id_mux.\s2 [0] is used but has no driver.
Warning: Wire id_mux.\s1data_out [31] is used but has no driver.
Warning: Wire id_mux.\s1data_out [30] is used but has no driver.
Warning: Wire id_mux.\s1data_out [29] is used but has no driver.
Warning: Wire id_mux.\s1data_out [28] is used but has no driver.
Warning: Wire id_mux.\s1data_out [27] is used but has no driver.
Warning: Wire id_mux.\s1data_out [26] is used but has no driver.
Warning: Wire id_mux.\s1data_out [25] is used but has no driver.
Warning: Wire id_mux.\s1data_out [24] is used but has no driver.
Warning: Wire id_mux.\s1data_out [23] is used but has no driver.
Warning: Wire id_mux.\s1data_out [22] is used but has no driver.
Warning: Wire id_mux.\s1data_out [21] is used but has no driver.
Warning: Wire id_mux.\s1data_out [20] is used but has no driver.
Warning: Wire id_mux.\s1data_out [19] is used but has no driver.
Warning: Wire id_mux.\s1data_out [18] is used but has no driver.
Warning: Wire id_mux.\s1data_out [17] is used but has no driver.
Warning: Wire id_mux.\s1data_out [16] is used but has no driver.
Warning: Wire id_mux.\s1data_out [15] is used but has no driver.
Warning: Wire id_mux.\s1data_out [14] is used but has no driver.
Warning: Wire id_mux.\s1data_out [13] is used but has no driver.
Warning: Wire id_mux.\s1data_out [12] is used but has no driver.
Warning: Wire id_mux.\s1data_out [11] is used but has no driver.
Warning: Wire id_mux.\s1data_out [10] is used but has no driver.
Warning: Wire id_mux.\s1data_out [9] is used but has no driver.
Warning: Wire id_mux.\s1data_out [8] is used but has no driver.
Warning: Wire id_mux.\s1data_out [7] is used but has no driver.
Warning: Wire id_mux.\s1data_out [6] is used but has no driver.
Warning: Wire id_mux.\s1data_out [5] is used but has no driver.
Warning: Wire id_mux.\s1data_out [4] is used but has no driver.
Warning: Wire id_mux.\s1data_out [3] is used but has no driver.
Warning: Wire id_mux.\s1data_out [2] is used but has no driver.
Warning: Wire id_mux.\s1data_out [1] is used but has no driver.
Warning: Wire id_mux.\s1data_out [0] is used but has no driver.
Warning: Wire id_mux.\s1 [4] is used but has no driver.
Warning: Wire id_mux.\s1 [3] is used but has no driver.
Warning: Wire id_mux.\s1 [2] is used but has no driver.
Warning: Wire id_mux.\s1 [1] is used but has no driver.
Warning: Wire id_mux.\s1 [0] is used but has no driver.
Warning: Wire id_mux.\it3 [6] is used but has no driver.
Warning: Wire id_mux.\it3 [5] is used but has no driver.
Warning: Wire id_mux.\it3 [4] is used but has no driver.
Warning: Wire id_mux.\it3 [3] is used but has no driver.
Warning: Wire id_mux.\it3 [2] is used but has no driver.
Warning: Wire id_mux.\it3 [1] is used but has no driver.
Warning: Wire id_mux.\it3 [0] is used but has no driver.
Warning: Wire id_mux.\it2 [10] is used but has no driver.
Warning: Wire id_mux.\it2 [9] is used but has no driver.
Warning: Wire id_mux.\it2 [8] is used but has no driver.
Warning: Wire id_mux.\it2 [7] is used but has no driver.
Warning: Wire id_mux.\it2 [6] is used but has no driver.
Warning: Wire id_mux.\it2 [5] is used but has no driver.
Warning: Wire id_mux.\it2 [4] is used but has no driver.
Warning: Wire id_mux.\it2 [3] is used but has no driver.
Warning: Wire id_mux.\it2 [2] is used but has no driver.
Warning: Wire id_mux.\it2 [1] is used but has no driver.
Warning: Wire id_mux.\it2 [0] is used but has no driver.
Warning: Wire id_mux.\it1 [10] is used but has no driver.
Warning: Wire id_mux.\it1 [9] is used but has no driver.
Warning: Wire id_mux.\it1 [8] is used but has no driver.
Warning: Wire id_mux.\it1 [7] is used but has no driver.
Warning: Wire id_mux.\it1 [6] is used but has no driver.
Warning: Wire id_mux.\it1 [5] is used but has no driver.
Warning: Wire id_mux.\it1 [4] is used but has no driver.
Warning: Wire id_mux.\it1 [3] is used but has no driver.
Warning: Wire id_mux.\it1 [2] is used but has no driver.
Warning: Wire id_mux.\it1 [1] is used but has no driver.
Warning: Wire id_mux.\it1 [0] is used but has no driver.
Warning: Wire id_mux.\it0 [16] is used but has no driver.
Warning: Wire id_mux.\it0 [15] is used but has no driver.
Warning: Wire id_mux.\it0 [14] is used but has no driver.
Warning: Wire id_mux.\it0 [13] is used but has no driver.
Warning: Wire id_mux.\it0 [12] is used but has no driver.
Warning: Wire id_mux.\it0 [11] is used but has no driver.
Warning: Wire id_mux.\it0 [10] is used but has no driver.
Warning: Wire id_mux.\it0 [9] is used but has no driver.
Warning: Wire id_mux.\it0 [8] is used but has no driver.
Warning: Wire id_mux.\it0 [7] is used but has no driver.
Warning: Wire id_mux.\it0 [6] is used but has no driver.
Warning: Wire id_mux.\it0 [5] is used but has no driver.
Warning: Wire id_mux.\it0 [4] is used but has no driver.
Warning: Wire id_mux.\it0 [3] is used but has no driver.
Warning: Wire id_mux.\it0 [2] is used but has no driver.
Warning: Wire id_mux.\it0 [1] is used but has no driver.
Warning: Wire id_mux.\it0 [0] is used but has no driver.
Warning: Wire id_mux.\instruction_type [2] is used but has no driver.
Warning: Wire id_mux.\instruction_type [1] is used but has no driver.
Warning: Wire id_mux.\instruction_type [0] is used but has no driver.
Warning: Wire id_mux.\des [4] is used but has no driver.
Warning: Wire id_mux.\des [3] is used but has no driver.
Warning: Wire id_mux.\des [2] is used but has no driver.
Warning: Wire id_mux.\des [1] is used but has no driver.
Warning: Wire id_mux.\des [0] is used but has no driver.
Checking module pc_controller...
Warning: Wire pc_controller.\pc [7] is used but has no driver.
Warning: Wire pc_controller.\pc [6] is used but has no driver.
Warning: Wire pc_controller.\pc [5] is used but has no driver.
Warning: Wire pc_controller.\pc [4] is used but has no driver.
Warning: Wire pc_controller.\pc [3] is used but has no driver.
Warning: Wire pc_controller.\pc [2] is used but has no driver.
Warning: Wire pc_controller.\pc [1] is used but has no driver.
Warning: Wire pc_controller.\pc [0] is used but has no driver.
Checking module reg_file...
Warning: Wire reg_file.\write_Rs2_data [31] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [30] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [29] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [28] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [27] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [26] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [25] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [24] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [23] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [22] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [21] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [20] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [19] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [18] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [17] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [16] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [15] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [14] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [13] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [12] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [11] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [10] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [9] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [8] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [7] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [6] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [5] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [4] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [3] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [2] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [1] is used but has no driver.
Warning: Wire reg_file.\write_Rs2_data [0] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [31] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [30] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [29] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [28] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [27] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [26] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [25] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [24] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [23] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [22] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [21] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [20] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [19] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [18] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [17] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [16] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [15] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [14] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [13] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [12] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [11] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [10] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [9] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [8] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [7] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [6] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [5] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [4] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [3] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [2] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [1] is used but has no driver.
Warning: Wire reg_file.\write_Rs1_data [0] is used but has no driver.
Warning: Wire reg_file.\$signal [31] is used but has no driver.
Warning: Wire reg_file.\$signal [30] is used but has no driver.
Warning: Wire reg_file.\$signal [29] is used but has no driver.
Warning: Wire reg_file.\$signal [28] is used but has no driver.
Warning: Wire reg_file.\$signal [27] is used but has no driver.
Warning: Wire reg_file.\$signal [26] is used but has no driver.
Warning: Wire reg_file.\$signal [25] is used but has no driver.
Warning: Wire reg_file.\$signal [24] is used but has no driver.
Warning: Wire reg_file.\$signal [23] is used but has no driver.
Warning: Wire reg_file.\$signal [22] is used but has no driver.
Warning: Wire reg_file.\$signal [21] is used but has no driver.
Warning: Wire reg_file.\$signal [20] is used but has no driver.
Warning: Wire reg_file.\$signal [19] is used but has no driver.
Warning: Wire reg_file.\$signal [18] is used but has no driver.
Warning: Wire reg_file.\$signal [17] is used but has no driver.
Warning: Wire reg_file.\$signal [16] is used but has no driver.
Warning: Wire reg_file.\$signal [15] is used but has no driver.
Warning: Wire reg_file.\$signal [14] is used but has no driver.
Warning: Wire reg_file.\$signal [13] is used but has no driver.
Warning: Wire reg_file.\$signal [12] is used but has no driver.
Warning: Wire reg_file.\$signal [11] is used but has no driver.
Warning: Wire reg_file.\$signal [10] is used but has no driver.
Warning: Wire reg_file.\$signal [9] is used but has no driver.
Warning: Wire reg_file.\$signal [8] is used but has no driver.
Warning: Wire reg_file.\$signal [7] is used but has no driver.
Warning: Wire reg_file.\$signal [6] is used but has no driver.
Warning: Wire reg_file.\$signal [5] is used but has no driver.
Warning: Wire reg_file.\$signal [4] is used but has no driver.
Warning: Wire reg_file.\$signal [3] is used but has no driver.
Warning: Wire reg_file.\$signal [2] is used but has no driver.
Warning: Wire reg_file.\$signal [1] is used but has no driver.
Warning: Wire reg_file.\$signal [0] is used but has no driver.
Checking module stall_unit...
Warning: Wire stall_unit.\stall is used but has no driver.
Checking module top...
Warning: Wire top.\wmask [3] is used but has no driver.
Warning: Wire top.\wmask [2] is used but has no driver.
Warning: Wire top.\wmask [1] is used but has no driver.
Warning: Wire top.\wmask [0] is used but has no driver.
Warning: Wire top.\gpio_pins [31] is used but has no driver.
Warning: Wire top.\gpio_pins [30] is used but has no driver.
Warning: Wire top.\gpio_pins [29] is used but has no driver.
Warning: Wire top.\gpio_pins [28] is used but has no driver.
Warning: Wire top.\gpio_pins [27] is used but has no driver.
Warning: Wire top.\gpio_pins [26] is used but has no driver.
Warning: Wire top.\gpio_pins [25] is used but has no driver.
Warning: Wire top.\gpio_pins [24] is used but has no driver.
Warning: Wire top.\gpio_pins [23] is used but has no driver.
Warning: Wire top.\gpio_pins [22] is used but has no driver.
Warning: Wire top.\gpio_pins [21] is used but has no driver.
Warning: Wire top.\gpio_pins [20] is used but has no driver.
Warning: Wire top.\gpio_pins [19] is used but has no driver.
Warning: Wire top.\gpio_pins [18] is used but has no driver.
Warning: Wire top.\gpio_pins [17] is used but has no driver.
Warning: Wire top.\gpio_pins [16] is used but has no driver.
Warning: Wire top.\gpio_pins [15] is used but has no driver.
Warning: Wire top.\gpio_pins [14] is used but has no driver.
Warning: Wire top.\gpio_pins [13] is used but has no driver.
Warning: Wire top.\gpio_pins [12] is used but has no driver.
Warning: Wire top.\gpio_pins [11] is used but has no driver.
Warning: Wire top.\gpio_pins [10] is used but has no driver.
Warning: Wire top.\gpio_pins [9] is used but has no driver.
Warning: Wire top.\gpio_pins [8] is used but has no driver.
Warning: Wire top.\gpio_pins [7] is used but has no driver.
Warning: Wire top.\gpio_pins [6] is used but has no driver.
Warning: Wire top.\gpio_pins [5] is used but has no driver.
Warning: Wire top.\gpio_pins [4] is used but has no driver.
Warning: Wire top.\gpio_pins [3] is used but has no driver.
Warning: Wire top.\gpio_pins [2] is used but has no driver.
Warning: Wire top.\gpio_pins [1] is used but has no driver.
Warning: Wire top.\gpio_pins [0] is used but has no driver.
Warning: Wire top.\data_mem_addr [7] is used but has no driver.
Warning: Wire top.\data_mem_addr [6] is used but has no driver.
Warning: Wire top.\data_mem_addr [5] is used but has no driver.
Warning: Wire top.\data_mem_addr [4] is used but has no driver.
Warning: Wire top.\data_mem_addr [3] is used but has no driver.
Warning: Wire top.\data_mem_addr [2] is used but has no driver.
Warning: Wire top.\data_mem_addr [1] is used but has no driver.
Warning: Wire top.\data_mem_addr [0] is used but has no driver.
Warning: Wire top.\reg_file_write_mem is used but has no driver.
Warning: Wire top.\alu_result [31] is used but has no driver.
Warning: Wire top.\alu_result [30] is used but has no driver.
Warning: Wire top.\alu_result [29] is used but has no driver.
Warning: Wire top.\alu_result [28] is used but has no driver.
Warning: Wire top.\alu_result [27] is used but has no driver.
Warning: Wire top.\alu_result [26] is used but has no driver.
Warning: Wire top.\alu_result [25] is used but has no driver.
Warning: Wire top.\alu_result [24] is used but has no driver.
Warning: Wire top.\alu_result [23] is used but has no driver.
Warning: Wire top.\alu_result [22] is used but has no driver.
Warning: Wire top.\alu_result [21] is used but has no driver.
Warning: Wire top.\alu_result [20] is used but has no driver.
Warning: Wire top.\alu_result [19] is used but has no driver.
Warning: Wire top.\alu_result [18] is used but has no driver.
Warning: Wire top.\alu_result [17] is used but has no driver.
Warning: Wire top.\alu_result [16] is used but has no driver.
Warning: Wire top.\alu_result [15] is used but has no driver.
Warning: Wire top.\alu_result [14] is used but has no driver.
Warning: Wire top.\alu_result [13] is used but has no driver.
Warning: Wire top.\alu_result [12] is used but has no driver.
Warning: Wire top.\alu_result [11] is used but has no driver.
Warning: Wire top.\alu_result [10] is used but has no driver.
Warning: Wire top.\alu_result [9] is used but has no driver.
Warning: Wire top.\alu_result [8] is used but has no driver.
Warning: Wire top.\alu_result [7] is used but has no driver.
Warning: Wire top.\alu_result [6] is used but has no driver.
Warning: Wire top.\alu_result [5] is used but has no driver.
Warning: Wire top.\alu_result [4] is used but has no driver.
Warning: Wire top.\alu_result [3] is used but has no driver.
Warning: Wire top.\alu_result [2] is used but has no driver.
Warning: Wire top.\alu_result [1] is used but has no driver.
Warning: Wire top.\alu_result [0] is used but has no driver.
Warning: Wire top.\reg_file_write_alu is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[31] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[30] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[29] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[28] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[27] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[26] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[25] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[24] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[23] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[22] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[21] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[20] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[19] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[18] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[17] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[16] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[15] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[14] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[13] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[12] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[11] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[10] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[9] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[8] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[7] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[6] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[5] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[4] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[3] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[2] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[1] is used but has no driver.
Warning: Wire top.\reg_file_gpio_input[0] is used but has no driver.
Warning: Wire top.\reg_file_csb_alu is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[31] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[30] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[29] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[28] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[27] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[26] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[25] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[24] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[23] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[22] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[21] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[20] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[19] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[18] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[17] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[16] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[15] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[14] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[13] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[12] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[11] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[10] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[9] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[8] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[7] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[6] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[5] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[4] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[3] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[2] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[1] is used but has no driver.
Warning: Wire top.\id_mux_signextended_immediate_id[0] is used but has no driver.
Warning: Wire top.\id_mux_shamt_id[4] is used but has no driver.
Warning: Wire top.\id_mux_shamt_id[3] is used but has no driver.
Warning: Wire top.\id_mux_shamt_id[2] is used but has no driver.
Warning: Wire top.\id_mux_shamt_id[1] is used but has no driver.
Warning: Wire top.\id_mux_shamt_id[0] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[31] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[30] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[29] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[28] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[27] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[26] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[25] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[24] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[23] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[22] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[21] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[20] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[19] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[18] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[17] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[16] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[15] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[14] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[13] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[12] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[11] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[10] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[9] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[8] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[7] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[6] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[5] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[4] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[3] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[2] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[1] is used but has no driver.
Warning: Wire top.\id_mux_s2data_out_id[0] is used but has no driver.
Warning: Wire top.\id_mux_s2_id[4] is used but has no driver.
Warning: Wire top.\id_mux_s2_id[3] is used but has no driver.
Warning: Wire top.\id_mux_s2_id[2] is used but has no driver.
Warning: Wire top.\id_mux_s2_id[1] is used but has no driver.
Warning: Wire top.\id_mux_s2_id[0] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[31] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[30] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[29] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[28] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[27] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[26] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[25] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[24] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[23] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[22] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[21] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[20] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[19] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[18] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[17] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[16] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[15] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[14] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[13] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[12] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[11] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[10] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[9] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[8] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[7] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[6] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[5] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[4] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[3] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[2] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[1] is used but has no driver.
Warning: Wire top.\id_mux_s1data_out_id[0] is used but has no driver.
Warning: Wire top.\id_mux_s1_id[4] is used but has no driver.
Warning: Wire top.\id_mux_s1_id[3] is used but has no driver.
Warning: Wire top.\id_mux_s1_id[2] is used but has no driver.
Warning: Wire top.\id_mux_s1_id[1] is used but has no driver.
Warning: Wire top.\id_mux_s1_id[0] is used but has no driver.
Warning: Wire top.\id_mux_it3_id[6] is used but has no driver.
Warning: Wire top.\id_mux_it3_id[5] is used but has no driver.
Warning: Wire top.\id_mux_it3_id[4] is used but has no driver.
Warning: Wire top.\id_mux_it3_id[3] is used but has no driver.
Warning: Wire top.\id_mux_it3_id[2] is used but has no driver.
Warning: Wire top.\id_mux_it3_id[1] is used but has no driver.
Warning: Wire top.\id_mux_it3_id[0] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[10] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[9] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[8] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[7] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[6] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[5] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[4] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[3] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[2] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[1] is used but has no driver.
Warning: Wire top.\id_mux_it2_id[0] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[10] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[9] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[8] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[7] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[6] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[5] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[4] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[3] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[2] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[1] is used but has no driver.
Warning: Wire top.\id_mux_it1_id[0] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[16] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[15] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[14] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[13] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[12] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[11] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[10] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[9] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[8] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[7] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[6] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[5] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[4] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[3] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[2] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[1] is used but has no driver.
Warning: Wire top.\id_mux_it0_id[0] is used but has no driver.
Warning: Wire top.\id_mux_instruction_type_id[2] is used but has no driver.
Warning: Wire top.\id_mux_instruction_type_id[1] is used but has no driver.
Warning: Wire top.\id_mux_instruction_type_id[0] is used but has no driver.
Warning: Wire top.\id_mux_ifload_id is used but has no driver.
Warning: Wire top.\id_mux_des_id[4] is used but has no driver.
Warning: Wire top.\id_mux_des_id[3] is used but has no driver.
Warning: Wire top.\id_mux_des_id[2] is used but has no driver.
Warning: Wire top.\id_mux_des_id[1] is used but has no driver.
Warning: Wire top.\id_mux_des_id[0] is used but has no driver.
Warning: Wire top.\forwarding_alu_web0 is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[31] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[30] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[29] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[28] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[27] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[26] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[25] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[24] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[23] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[22] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[21] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[20] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[19] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[18] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[17] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[16] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[15] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[14] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[13] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[12] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[11] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[10] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[9] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[8] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[7] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[6] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[5] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[4] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[3] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[2] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[1] is used but has no driver.
Warning: Wire top.\forwarding_alu_val0[0] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[31] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[30] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[29] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[28] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[27] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[26] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[25] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[24] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[23] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[22] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[21] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[20] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[19] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[18] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[17] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[16] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[15] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[14] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[13] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[12] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[11] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[10] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[9] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[8] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[7] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[6] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[5] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[4] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[3] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[2] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[1] is used but has no driver.
Warning: Wire top.\forwarding_alu_s2_data[0] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[31] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[30] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[29] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[28] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[27] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[26] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[25] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[24] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[23] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[22] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[21] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[20] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[19] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[18] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[17] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[16] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[15] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[14] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[13] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[12] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[11] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[10] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[9] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[8] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[7] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[6] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[5] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[4] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[3] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[2] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[1] is used but has no driver.
Warning: Wire top.\forwarding_alu_s1_data[0] is used but has no driver.
Warning: Wire top.\forwarding_alu_des0[4] is used but has no driver.
Warning: Wire top.\forwarding_alu_des0[3] is used but has no driver.
Warning: Wire top.\forwarding_alu_des0[2] is used but has no driver.
Warning: Wire top.\forwarding_alu_des0[1] is used but has no driver.
Warning: Wire top.\forwarding_alu_des0[0] is used but has no driver.
Warning: Wire top.\forwarding_alu_csb0 is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_web_in is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s2_in[4] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s2_in[3] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s2_in[2] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s2_in[1] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s2_in[0] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s1_in[4] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s1_in[3] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s1_in[2] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s1_in[1] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_s1_in[0] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_reg_file_write_in is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_reg_addr_out_out[4] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_reg_addr_out_out[3] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_reg_addr_out_out[2] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_reg_addr_out_out[1] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_reg_addr_out_out[0] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[31] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[30] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[29] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[28] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[27] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[26] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[25] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[24] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[23] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[22] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[21] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[20] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[19] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[18] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[17] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[16] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[15] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[14] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[13] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[12] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[11] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[10] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[9] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[8] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[7] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[6] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[5] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[4] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[3] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[2] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[1] is used but has no driver.
Warning: Wire top.\M2_WB_pipeline_memory_data_out_out[0] is used but has no driver.
Warning: Wire top.\csb_mem is used but has no driver.
Warning: Wire top.\web is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s2_in[4] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s2_in[3] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s2_in[2] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s2_in[1] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s2_in[0] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s1_in[4] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s1_in[3] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s1_in[2] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s1_in[1] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_s1_in[0] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_reg_file_write_in is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_memory_reg_addr_out_out[4] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_memory_reg_addr_out_out[3] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_memory_reg_addr_out_out[2] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_memory_reg_addr_out_out[1] is used but has no driver.
Warning: Wire top.\M1_M2_pipeline_memory_reg_addr_out_out[0] is used but has no driver.
Warning: Wire top.\csb_alu is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_stall is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_jump is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_branch is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[31] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[30] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[29] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[28] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[27] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[26] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[25] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[24] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[23] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[22] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[21] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[20] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[19] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[18] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[17] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[16] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[15] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[14] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[13] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[12] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[11] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[10] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[9] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[8] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[7] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[6] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[5] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[4] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[3] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[2] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[1] is used but has no driver.
Warning: Wire top.\IF_ID_pipeline_IF2_out[0] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[31] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[30] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[29] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[28] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[27] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[26] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[25] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[24] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[23] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[22] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[21] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[20] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[19] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[18] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[17] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[16] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[15] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[14] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[13] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[12] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[11] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[10] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[9] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[8] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[7] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[6] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[5] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[4] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[3] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[2] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[1] is used but has no driver.
Warning: Wire top.\ID_s2_data_in[0] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[31] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[30] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[29] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[28] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[27] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[26] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[25] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[24] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[23] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[22] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[21] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[20] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[19] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[18] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[17] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[16] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[15] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[14] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[13] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[12] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[11] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[10] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[9] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[8] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[7] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[6] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[5] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[4] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[3] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[2] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[1] is used but has no driver.
Warning: Wire top.\ID_s1_data_in[0] is used but has no driver.
Warning: Wire top.\ID_instruction[31] is used but has no driver.
Warning: Wire top.\ID_instruction[30] is used but has no driver.
Warning: Wire top.\ID_instruction[29] is used but has no driver.
Warning: Wire top.\ID_instruction[28] is used but has no driver.
Warning: Wire top.\ID_instruction[27] is used but has no driver.
Warning: Wire top.\ID_instruction[26] is used but has no driver.
Warning: Wire top.\ID_instruction[25] is used but has no driver.
Warning: Wire top.\ID_instruction[24] is used but has no driver.
Warning: Wire top.\ID_instruction[23] is used but has no driver.
Warning: Wire top.\ID_instruction[22] is used but has no driver.
Warning: Wire top.\ID_instruction[21] is used but has no driver.
Warning: Wire top.\ID_instruction[20] is used but has no driver.
Warning: Wire top.\ID_instruction[19] is used but has no driver.
Warning: Wire top.\ID_instruction[18] is used but has no driver.
Warning: Wire top.\ID_instruction[17] is used but has no driver.
Warning: Wire top.\ID_instruction[16] is used but has no driver.
Warning: Wire top.\ID_instruction[15] is used but has no driver.
Warning: Wire top.\ID_instruction[14] is used but has no driver.
Warning: Wire top.\ID_instruction[13] is used but has no driver.
Warning: Wire top.\ID_instruction[12] is used but has no driver.
Warning: Wire top.\ID_instruction[11] is used but has no driver.
Warning: Wire top.\ID_instruction[10] is used but has no driver.
Warning: Wire top.\ID_instruction[9] is used but has no driver.
Warning: Wire top.\ID_instruction[8] is used but has no driver.
Warning: Wire top.\ID_instruction[7] is used but has no driver.
Warning: Wire top.\ID_instruction[6] is used but has no driver.
Warning: Wire top.\ID_instruction[5] is used but has no driver.
Warning: Wire top.\ID_instruction[4] is used but has no driver.
Warning: Wire top.\ID_instruction[3] is used but has no driver.
Warning: Wire top.\ID_instruction[2] is used but has no driver.
Warning: Wire top.\ID_instruction[1] is used but has no driver.
Warning: Wire top.\ID_instruction[0] is used but has no driver.
Warning: Wire top.\ALU_shamt[4] is used but has no driver.
Warning: Wire top.\ALU_shamt[3] is used but has no driver.
Warning: Wire top.\ALU_shamt[2] is used but has no driver.
Warning: Wire top.\ALU_shamt[1] is used but has no driver.
Warning: Wire top.\ALU_shamt[0] is used but has no driver.
Warning: Wire top.\ALU_reg_addr_in[4] is used but has no driver.
Warning: Wire top.\ALU_reg_addr_in[3] is used but has no driver.
Warning: Wire top.\ALU_reg_addr_in[2] is used but has no driver.
Warning: Wire top.\ALU_reg_addr_in[1] is used but has no driver.
Warning: Wire top.\ALU_reg_addr_in[0] is used but has no driver.
Warning: Wire top.\inst_mem_addr [7] is used but has no driver.
Warning: Wire top.\inst_mem_addr [6] is used but has no driver.
Warning: Wire top.\inst_mem_addr [5] is used but has no driver.
Warning: Wire top.\inst_mem_addr [4] is used but has no driver.
Warning: Wire top.\inst_mem_addr [3] is used but has no driver.
Warning: Wire top.\inst_mem_addr [2] is used but has no driver.
Warning: Wire top.\inst_mem_addr [1] is used but has no driver.
Warning: Wire top.\inst_mem_addr [0] is used but has no driver.
Warning: Wire top.\ALU_inst_type3[6] is used but has no driver.
Warning: Wire top.\ALU_inst_type3[5] is used but has no driver.
Warning: Wire top.\ALU_inst_type3[4] is used but has no driver.
Warning: Wire top.\ALU_inst_type3[3] is used but has no driver.
Warning: Wire top.\ALU_inst_type3[2] is used but has no driver.
Warning: Wire top.\ALU_inst_type3[1] is used but has no driver.
Warning: Wire top.\ALU_inst_type3[0] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[10] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[9] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[8] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[7] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[6] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[5] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[4] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[3] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[2] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[1] is used but has no driver.
Warning: Wire top.\ALU_inst_type2[0] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[10] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[9] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[8] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[7] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[6] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[5] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[4] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[3] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[2] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[1] is used but has no driver.
Warning: Wire top.\ALU_inst_type1[0] is used but has no driver.
Warning: Wire top.\ALU_inst_type[2] is used but has no driver.
Warning: Wire top.\ALU_inst_type[1] is used but has no driver.
Warning: Wire top.\ALU_inst_type[0] is used but has no driver.
Warning: Wire top.\ALU_immediate[31] is used but has no driver.
Warning: Wire top.\ALU_immediate[30] is used but has no driver.
Warning: Wire top.\ALU_immediate[29] is used but has no driver.
Warning: Wire top.\ALU_immediate[28] is used but has no driver.
Warning: Wire top.\ALU_immediate[27] is used but has no driver.
Warning: Wire top.\ALU_immediate[26] is used but has no driver.
Warning: Wire top.\ALU_immediate[25] is used but has no driver.
Warning: Wire top.\ALU_immediate[24] is used but has no driver.
Warning: Wire top.\ALU_immediate[23] is used but has no driver.
Warning: Wire top.\ALU_immediate[22] is used but has no driver.
Warning: Wire top.\ALU_immediate[21] is used but has no driver.
Warning: Wire top.\ALU_immediate[20] is used but has no driver.
Warning: Wire top.\ALU_immediate[19] is used but has no driver.
Warning: Wire top.\ALU_immediate[18] is used but has no driver.
Warning: Wire top.\ALU_immediate[17] is used but has no driver.
Warning: Wire top.\ALU_immediate[16] is used but has no driver.
Warning: Wire top.\ALU_immediate[15] is used but has no driver.
Warning: Wire top.\ALU_immediate[14] is used but has no driver.
Warning: Wire top.\ALU_immediate[13] is used but has no driver.
Warning: Wire top.\ALU_immediate[12] is used but has no driver.
Warning: Wire top.\ALU_immediate[11] is used but has no driver.
Warning: Wire top.\ALU_immediate[10] is used but has no driver.
Warning: Wire top.\ALU_immediate[9] is used but has no driver.
Warning: Wire top.\ALU_immediate[8] is used but has no driver.
Warning: Wire top.\ALU_immediate[7] is used but has no driver.
Warning: Wire top.\ALU_immediate[6] is used but has no driver.
Warning: Wire top.\ALU_immediate[5] is used but has no driver.
Warning: Wire top.\ALU_immediate[4] is used but has no driver.
Warning: Wire top.\ALU_immediate[3] is used but has no driver.
Warning: Wire top.\ALU_immediate[2] is used but has no driver.
Warning: Wire top.\ALU_immediate[1] is used but has no driver.
Warning: Wire top.\ALU_immediate[0] is used but has no driver.
Warning: Wire top.\data_mem_wdata [31] is used but has no driver.
Warning: Wire top.\data_mem_wdata [30] is used but has no driver.
Warning: Wire top.\data_mem_wdata [29] is used but has no driver.
Warning: Wire top.\data_mem_wdata [28] is used but has no driver.
Warning: Wire top.\data_mem_wdata [27] is used but has no driver.
Warning: Wire top.\data_mem_wdata [26] is used but has no driver.
Warning: Wire top.\data_mem_wdata [25] is used but has no driver.
Warning: Wire top.\data_mem_wdata [24] is used but has no driver.
Warning: Wire top.\data_mem_wdata [23] is used but has no driver.
Warning: Wire top.\data_mem_wdata [22] is used but has no driver.
Warning: Wire top.\data_mem_wdata [21] is used but has no driver.
Warning: Wire top.\data_mem_wdata [20] is used but has no driver.
Warning: Wire top.\data_mem_wdata [19] is used but has no driver.
Warning: Wire top.\data_mem_wdata [18] is used but has no driver.
Warning: Wire top.\data_mem_wdata [17] is used but has no driver.
Warning: Wire top.\data_mem_wdata [16] is used but has no driver.
Warning: Wire top.\data_mem_wdata [15] is used but has no driver.
Warning: Wire top.\data_mem_wdata [14] is used but has no driver.
Warning: Wire top.\data_mem_wdata [13] is used but has no driver.
Warning: Wire top.\data_mem_wdata [12] is used but has no driver.
Warning: Wire top.\data_mem_wdata [11] is used but has no driver.
Warning: Wire top.\data_mem_wdata [10] is used but has no driver.
Warning: Wire top.\data_mem_wdata [9] is used but has no driver.
Warning: Wire top.\data_mem_wdata [8] is used but has no driver.
Warning: Wire top.\data_mem_wdata [7] is used but has no driver.
Warning: Wire top.\data_mem_wdata [6] is used but has no driver.
Warning: Wire top.\data_mem_wdata [5] is used but has no driver.
Warning: Wire top.\data_mem_wdata [4] is used but has no driver.
Warning: Wire top.\data_mem_wdata [3] is used but has no driver.
Warning: Wire top.\data_mem_wdata [2] is used but has no driver.
Warning: Wire top.\data_mem_wdata [1] is used but has no driver.
Warning: Wire top.\data_mem_wdata [0] is used but has no driver.
Warning: Wire top.\ALU_Ra[31] is used but has no driver.
Warning: Wire top.\ALU_Ra[30] is used but has no driver.
Warning: Wire top.\ALU_Ra[29] is used but has no driver.
Warning: Wire top.\ALU_Ra[28] is used but has no driver.
Warning: Wire top.\ALU_Ra[27] is used but has no driver.
Warning: Wire top.\ALU_Ra[26] is used but has no driver.
Warning: Wire top.\ALU_Ra[25] is used but has no driver.
Warning: Wire top.\ALU_Ra[24] is used but has no driver.
Warning: Wire top.\ALU_Ra[23] is used but has no driver.
Warning: Wire top.\ALU_Ra[22] is used but has no driver.
Warning: Wire top.\ALU_Ra[21] is used but has no driver.
Warning: Wire top.\ALU_Ra[20] is used but has no driver.
Warning: Wire top.\ALU_Ra[19] is used but has no driver.
Warning: Wire top.\ALU_Ra[18] is used but has no driver.
Warning: Wire top.\ALU_Ra[17] is used but has no driver.
Warning: Wire top.\ALU_Ra[16] is used but has no driver.
Warning: Wire top.\ALU_Ra[15] is used but has no driver.
Warning: Wire top.\ALU_Ra[14] is used but has no driver.
Warning: Wire top.\ALU_Ra[13] is used but has no driver.
Warning: Wire top.\ALU_Ra[12] is used but has no driver.
Warning: Wire top.\ALU_Ra[11] is used but has no driver.
Warning: Wire top.\ALU_Ra[10] is used but has no driver.
Warning: Wire top.\ALU_Ra[9] is used but has no driver.
Warning: Wire top.\ALU_Ra[8] is used but has no driver.
Warning: Wire top.\ALU_Ra[7] is used but has no driver.
Warning: Wire top.\ALU_Ra[6] is used but has no driver.
Warning: Wire top.\ALU_Ra[5] is used but has no driver.
Warning: Wire top.\ALU_Ra[4] is used but has no driver.
Warning: Wire top.\ALU_Ra[3] is used but has no driver.
Warning: Wire top.\ALU_Ra[2] is used but has no driver.
Warning: Wire top.\ALU_Ra[1] is used but has no driver.
Warning: Wire top.\ALU_Ra[0] is used but has no driver.
Checking module uart_rx...
Warning: Wire uart_rx.\uart_rx_valid is used but has no driver.
Warning: Wire uart_rx.\uart_rx_data [7] is used but has no driver.
Warning: Wire uart_rx.\uart_rx_data [6] is used but has no driver.
Warning: Wire uart_rx.\uart_rx_data [5] is used but has no driver.
Warning: Wire uart_rx.\uart_rx_data [4] is used but has no driver.
Warning: Wire uart_rx.\uart_rx_data [3] is used but has no driver.
Warning: Wire uart_rx.\uart_rx_data [2] is used but has no driver.
Warning: Wire uart_rx.\uart_rx_data [1] is used but has no driver.
Warning: Wire uart_rx.\uart_rx_data [0] is used but has no driver.
Warning: Wire uart_rx.\uart_rx_break is used but has no driver.
Checking module wrapper...
Warning: Wire wrapper.\write_done is used but has no driver.
Warning: Wire wrapper.\instructions [2] is used but has no driver.
Warning: Wire wrapper.\instructions [1] is used but has no driver.
Warning: Wire wrapper.\instructions [0] is used but has no driver.
Warning: Wire wrapper.\writing_inst_done is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60983 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60981 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60979 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60977 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60975 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60973 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60971 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60969 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60967 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60965 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60963 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60961 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60959 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60957 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60955 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60953 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60951 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60949 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60947 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60945 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60943 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60941 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60939 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60937 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60935 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60933 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60931 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60929 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60927 is used but has no driver.
Warning: Wire wrapper.\output_gpio_pins is used but has no driver.
Warning: Wire wrapper.\output_pins[1] is used but has no driver.
Warning: Wire wrapper.\output_pins[0] is used but has no driver.
Warning: Wire wrapper.\neg_rst is used but has no driver.
Warning: Wire wrapper.\neg_clk is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[31] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[30] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[29] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[28] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[27] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[26] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[25] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[24] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[23] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[22] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[21] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[20] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[19] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[18] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[17] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[16] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[15] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[14] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[13] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[12] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[11] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[10] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[9] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[8] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[7] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[6] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[5] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[4] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[3] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[2] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[1] is used but has no driver.
Warning: Wire wrapper.\inst_mem_rdata_reg[0] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[31] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[30] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[29] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[28] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[27] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[26] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[25] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[24] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[23] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[22] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[21] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[20] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[19] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[18] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[17] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[16] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[15] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[14] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[13] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[12] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[11] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[10] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[9] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[8] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[7] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[6] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[5] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[4] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[3] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[2] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[1] is used but has no driver.
Warning: Wire wrapper.\data_mem_rdata_reg[0] is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:39:hilomap_worker$60925 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:39:hilomap_worker$60923 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:39:hilomap_worker$60921 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:39:hilomap_worker$60919 is used but has no driver.
Warning: Wire wrapper.\temp_web is used but has no driver.
Warning: Wire wrapper.\instruction[31] is used but has no driver.
Warning: Wire wrapper.\instruction[30] is used but has no driver.
Warning: Wire wrapper.\instruction[29] is used but has no driver.
Warning: Wire wrapper.\instruction[28] is used but has no driver.
Warning: Wire wrapper.\instruction[27] is used but has no driver.
Warning: Wire wrapper.\instruction[26] is used but has no driver.
Warning: Wire wrapper.\instruction[25] is used but has no driver.
Warning: Wire wrapper.\instruction[24] is used but has no driver.
Warning: Wire wrapper.\instruction[23] is used but has no driver.
Warning: Wire wrapper.\instruction[22] is used but has no driver.
Warning: Wire wrapper.\instruction[21] is used but has no driver.
Warning: Wire wrapper.\instruction[20] is used but has no driver.
Warning: Wire wrapper.\instruction[19] is used but has no driver.
Warning: Wire wrapper.\instruction[18] is used but has no driver.
Warning: Wire wrapper.\instruction[17] is used but has no driver.
Warning: Wire wrapper.\instruction[16] is used but has no driver.
Warning: Wire wrapper.\instruction[15] is used but has no driver.
Warning: Wire wrapper.\instruction[14] is used but has no driver.
Warning: Wire wrapper.\instruction[13] is used but has no driver.
Warning: Wire wrapper.\instruction[12] is used but has no driver.
Warning: Wire wrapper.\instruction[11] is used but has no driver.
Warning: Wire wrapper.\instruction[10] is used but has no driver.
Warning: Wire wrapper.\instruction[9] is used but has no driver.
Warning: Wire wrapper.\instruction[8] is used but has no driver.
Warning: Wire wrapper.\instruction[7] is used but has no driver.
Warning: Wire wrapper.\instruction[6] is used but has no driver.
Warning: Wire wrapper.\instruction[5] is used but has no driver.
Warning: Wire wrapper.\instruction[4] is used but has no driver.
Warning: Wire wrapper.\instruction[3] is used but has no driver.
Warning: Wire wrapper.\instruction[2] is used but has no driver.
Warning: Wire wrapper.\instruction[1] is used but has no driver.
Warning: Wire wrapper.\instruction[0] is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:39:hilomap_worker$60917 is used but has no driver.
Warning: Wire wrapper.\temp_csb is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60915 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:39:hilomap_worker$60913 is used but has no driver.
Warning: Wire wrapper.$auto$hilomap.cc:47:hilomap_worker$60911 is used but has no driver.
Warning: Wire wrapper.\write_inst_count[7] is used but has no driver.
Warning: Wire wrapper.\write_inst_count[6] is used but has no driver.
Warning: Wire wrapper.\write_inst_count[5] is used but has no driver.
Warning: Wire wrapper.\write_inst_count[4] is used but has no driver.
Warning: Wire wrapper.\write_inst_count[3] is used but has no driver.
Warning: Wire wrapper.\write_inst_count[2] is used but has no driver.
Warning: Wire wrapper.\write_inst_count[1] is used but has no driver.
Warning: Wire wrapper.\write_inst_count[0] is used but has no driver.
Found and reported 1524 problems.

61. Printing statistics.

=== ALU ===

   Number of wires:               1443
   Number of wire bits:           1617
   Number of public wires:          18
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1471
     sky130_fd_sc_hd__a211o_2       14
     sky130_fd_sc_hd__a211o_4        1
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2        44
     sky130_fd_sc_hd__a21oi_2       46
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a22o_2        10
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2        16
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__and2_2        20
     sky130_fd_sc_hd__and2b_2        7
     sky130_fd_sc_hd__and3_2        29
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1         35
     sky130_fd_sc_hd__buf_2         26
     sky130_fd_sc_hd__buf_4          3
     sky130_fd_sc_hd__buf_6          6
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__inv_2        167
     sky130_fd_sc_hd__inv_4          2
     sky130_fd_sc_hd__inv_6          1
     sky130_fd_sc_hd__mux2_2       113
     sky130_fd_sc_hd__nand2_2      531
     sky130_fd_sc_hd__nand2_4        8
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2       20
     sky130_fd_sc_hd__nand3b_2       7
     sky130_fd_sc_hd__nor2_2       112
     sky130_fd_sc_hd__nor2_4         2
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__o2111ai_2      3
     sky130_fd_sc_hd__o211a_2        5
     sky130_fd_sc_hd__o211ai_2      11
     sky130_fd_sc_hd__o21a_2        13
     sky130_fd_sc_hd__o21ai_2       90
     sky130_fd_sc_hd__o21bai_2      10
     sky130_fd_sc_hd__o21bai_4       1
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22ai_2        6
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__or2_2         44
     sky130_fd_sc_hd__or2_4         10
     sky130_fd_sc_hd__or2b_2         3
     sky130_fd_sc_hd__or3_2          6
     sky130_fd_sc_hd__or3b_2         6
     sky130_fd_sc_hd__xnor2_2        7
     sky130_fd_sc_hd__xor2_2        13

   Chip area for module '\ALU': 10711.523200

=== ID ===

   Number of wires:                224
   Number of wire bits:            470
   Number of public wires:          16
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                374
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21boi_4      32
     sky130_fd_sc_hd__a21o_2         6
     sky130_fd_sc_hd__a21oi_2        2
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and3_4         1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__buf_1          2
     sky130_fd_sc_hd__buf_2         56
     sky130_fd_sc_hd__buf_4          6
     sky130_fd_sc_hd__buf_6          5
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__inv_2         75
     sky130_fd_sc_hd__inv_4          1
     sky130_fd_sc_hd__nand2_2      105
     sky130_fd_sc_hd__nand2_4       12
     sky130_fd_sc_hd__nand2_8        1
     sky130_fd_sc_hd__nand3_2       17
     sky130_fd_sc_hd__nand3_4        1
     sky130_fd_sc_hd__nand3b_2       3
     sky130_fd_sc_hd__nor2_2        28
     sky130_fd_sc_hd__nor2_4         3
     sky130_fd_sc_hd__nor2_8         1
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o21ai_2        5
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__or2_2          4

   Chip area for module '\ID': 2767.654400

=== IF_ID_pipeline ===

   Number of wires:                384
   Number of wire bits:            446
   Number of public wires:          80
   Number of public wire bits:     142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                409
     sky130_fd_sc_hd__a21oi_2       32
     sky130_fd_sc_hd__a21oi_4       32
     sky130_fd_sc_hd__and2b_2       33
     sky130_fd_sc_hd__buf_1         40
     sky130_fd_sc_hd__buf_12         3
     sky130_fd_sc_hd__buf_2         10
     sky130_fd_sc_hd__buf_6          6
     sky130_fd_sc_hd__dfxtp_2       73
     sky130_fd_sc_hd__inv_2          4
     sky130_fd_sc_hd__inv_4          1
     sky130_fd_sc_hd__nand2_2      161
     sky130_fd_sc_hd__nand2_4        1
     sky130_fd_sc_hd__nand2_8        1
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nor2_2         5
     sky130_fd_sc_hd__nor2_8         1
     sky130_fd_sc_hd__nor2b_2        4
     sky130_fd_sc_hd__o21ai_2        1

   Chip area for module '\IF_ID_pipeline': 4135.216000

=== M1_M2_pipeline ===

   Number of wires:                 52
   Number of wire bits:             76
   Number of public wires:          14
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     sky130_fd_sc_hd__buf_12         1
     sky130_fd_sc_hd__buf_6          1
     sky130_fd_sc_hd__dfxtp_2       18
     sky130_fd_sc_hd__inv_2         18
     sky130_fd_sc_hd__nor2_2         8
     sky130_fd_sc_hd__nor2_8        10

   Chip area for module '\M1_M2_pipeline': 731.952000

=== M2_WB_pipeline ===

   Number of wires:                 98
   Number of wire bits:            176
   Number of public wires:          14
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                124
     sky130_fd_sc_hd__buf_12         4
     sky130_fd_sc_hd__dfxtp_2       40
     sky130_fd_sc_hd__inv_2         40
     sky130_fd_sc_hd__nor2_8        40

   Chip area for module '\M2_WB_pipeline': 1881.804800

=== forwarding_alu ===

   Number of wires:                448
   Number of wire bits:            615
   Number of public wires:          10
   Number of public wire bits:     177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                502
     sky130_fd_sc_hd__and2_4         1
     sky130_fd_sc_hd__buf_2         13
     sky130_fd_sc_hd__buf_4         17
     sky130_fd_sc_hd__buf_6          6
     sky130_fd_sc_hd__inv_2         20
     sky130_fd_sc_hd__nand2_2      251
     sky130_fd_sc_hd__nand2_4       40
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2      131
     sky130_fd_sc_hd__nand3_4        1
     sky130_fd_sc_hd__nor2_2        12
     sky130_fd_sc_hd__nor2_4         6
     sky130_fd_sc_hd__nor2_8         1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21ai_2        1

   Chip area for module '\forwarding_alu': 3883.724800

=== id_mux ===

   Number of wires:                209
   Number of wire bits:            515
   Number of public wires:          26
   Number of public wire bits:     332
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                348
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__buf_6         17
     sky130_fd_sc_hd__inv_2        165
     sky130_fd_sc_hd__nor2_2       165

   Chip area for module '\id_mux': 1848.022400

=== pc_controller ===

   Number of wires:                219
   Number of wire bits:            295
   Number of public wires:          10
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                217
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         8
     sky130_fd_sc_hd__a21oi_2        6
     sky130_fd_sc_hd__a21oi_4        4
     sky130_fd_sc_hd__a31o_2         4
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and2_4         1
     sky130_fd_sc_hd__buf_6          4
     sky130_fd_sc_hd__bufinv_8       2
     sky130_fd_sc_hd__dfxtp_2        8
     sky130_fd_sc_hd__inv_2         18
     sky130_fd_sc_hd__inv_4          2
     sky130_fd_sc_hd__mux2_2         4
     sky130_fd_sc_hd__nand2_2       86
     sky130_fd_sc_hd__nand2_4        1
     sky130_fd_sc_hd__nand3_2        5
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2        25
     sky130_fd_sc_hd__nor2_4         2
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o21ai_2        3
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or2_2         11
     sky130_fd_sc_hd__or2_4          1
     sky130_fd_sc_hd__or2b_2         2
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or3_4          1
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__xnor2_2        7
     sky130_fd_sc_hd__xor2_2         1

   Chip area for module '\pc_controller': 1751.680000

=== reg_file ===

   Number of wires:               9741
   Number of wire bits:           9950
   Number of public wires:        1011
   Number of public wire bits:    1220
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9819
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21o_2        16
     sky130_fd_sc_hd__a21oi_2      406
     sky130_fd_sc_hd__a21oi_4      502
     sky130_fd_sc_hd__a22o_2       371
     sky130_fd_sc_hd__a31o_2        10
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a31oi_4        2
     sky130_fd_sc_hd__and2_2        20
     sky130_fd_sc_hd__and2_4         1
     sky130_fd_sc_hd__and3_2       193
     sky130_fd_sc_hd__and3_4         1
     sky130_fd_sc_hd__buf_1        218
     sky130_fd_sc_hd__buf_2        543
     sky130_fd_sc_hd__buf_4        117
     sky130_fd_sc_hd__buf_6         29
     sky130_fd_sc_hd__dfxtp_2     1025
     sky130_fd_sc_hd__inv_2        959
     sky130_fd_sc_hd__inv_4          1
     sky130_fd_sc_hd__inv_6          1
     sky130_fd_sc_hd__mux2_2        23
     sky130_fd_sc_hd__nand2_2     2671
     sky130_fd_sc_hd__nand2_4        3
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2      397
     sky130_fd_sc_hd__nand3_4        2
     sky130_fd_sc_hd__nand3b_2      64
     sky130_fd_sc_hd__nor2_2       555
     sky130_fd_sc_hd__nor2_4        46
     sky130_fd_sc_hd__nor2_8         4
     sky130_fd_sc_hd__nor3_2        64
     sky130_fd_sc_hd__o211a_2       78
     sky130_fd_sc_hd__o211a_4       24
     sky130_fd_sc_hd__o211ai_2      30
     sky130_fd_sc_hd__o21a_2        32
     sky130_fd_sc_hd__o21ai_2      373
     sky130_fd_sc_hd__o221a_2        8
     sky130_fd_sc_hd__o221ai_2       6
     sky130_fd_sc_hd__o22a_2        72
     sky130_fd_sc_hd__o22ai_2      836
     sky130_fd_sc_hd__o311a_2        4
     sky130_fd_sc_hd__o31a_2        25
     sky130_fd_sc_hd__or2_2         66
     sky130_fd_sc_hd__or3_2          7
     sky130_fd_sc_hd__or3_4          7

   Chip area for module '\reg_file': 91330.092800

=== stall_unit ===

   Number of wires:                 62
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__inv_2         11
     sky130_fd_sc_hd__nand2_2       28
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nor2_2        10
     sky130_fd_sc_hd__nor2_4         1
     sky130_fd_sc_hd__or2b_2         1
     sky130_fd_sc_hd__xnor2_2        1

   Chip area for module '\stall_unit': 362.848000

=== top ===

   Number of wires:               2075
   Number of wire bits:           2278
   Number of public wires:        1259
   Number of public wire bits:    1462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1551
     ALU                             1
     ID                              1
     IF_ID_pipeline                  1
     M1_M2_pipeline                  1
     M2_WB_pipeline                  1
     forwarding_alu                  1
     id_mux                          1
     pc_controller                   1
     reg_file                        1
     sky130_fd_sc_hd__buf_2         12
     sky130_fd_sc_hd__buf_4         47
     sky130_fd_sc_hd__buf_6         19
     sky130_fd_sc_hd__buf_8         10
     sky130_fd_sc_hd__inv_2        704
     sky130_fd_sc_hd__inv_4         10
     sky130_fd_sc_hd__nand2_2      719
     sky130_fd_sc_hd__nand3_2        4
     sky130_fd_sc_hd__nor2_2         4
     sky130_fd_sc_hd__nor2_4         8
     sky130_fd_sc_hd__nor2_8         1
     sky130_fd_sc_hd__o21ai_2        3
     stall_unit                      1

   Area for cell type \ALU is unknown!
   Area for cell type \ID is unknown!
   Area for cell type \IF_ID_pipeline is unknown!
   Area for cell type \M1_M2_pipeline is unknown!
   Area for cell type \M2_WB_pipeline is unknown!
   Area for cell type \forwarding_alu is unknown!
   Area for cell type \id_mux is unknown!
   Area for cell type \pc_controller is unknown!
   Area for cell type \reg_file is unknown!
   Area for cell type \stall_unit is unknown!

   Chip area for module '\top': 8181.596800

=== uart_rx ===

   Number of wires:                267
   Number of wire bits:            274
   Number of public wires:          40
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     sky130_fd_sc_hd__a211o_2        2
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21oi_2        3
     sky130_fd_sc_hd__a21oi_4       19
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__and2_2         9
     sky130_fd_sc_hd__and2b_2        2
     sky130_fd_sc_hd__and3_2         2
     sky130_fd_sc_hd__buf_1          9
     sky130_fd_sc_hd__buf_2          3
     sky130_fd_sc_hd__buf_6          3
     sky130_fd_sc_hd__buf_8          1
     sky130_fd_sc_hd__bufinv_8       1
     sky130_fd_sc_hd__dfxtp_2       41
     sky130_fd_sc_hd__inv_2         23
     sky130_fd_sc_hd__inv_4          1
     sky130_fd_sc_hd__mux2_2         8
     sky130_fd_sc_hd__nand2_2       56
     sky130_fd_sc_hd__nand2_4        3
     sky130_fd_sc_hd__nand2b_4       1
     sky130_fd_sc_hd__nand3_2       20
     sky130_fd_sc_hd__nand3_4        2
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2        27
     sky130_fd_sc_hd__nor2_4         5
     sky130_fd_sc_hd__nor2_8         2
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_4         4
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o21a_2         1
     sky130_fd_sc_hd__o21ai_2        1
     sky130_fd_sc_hd__o21ai_4        1
     sky130_fd_sc_hd__o22ai_4        1
     sky130_fd_sc_hd__or2_2          4
     sky130_fd_sc_hd__or2_4          2
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or3_4          1
     sky130_fd_sc_hd__or3b_4         1
     sky130_fd_sc_hd__xnor2_2        1
     sky130_fd_sc_hd__xor2_2         4

   Chip area for module '\uart_rx': 2850.233600

=== wrapper ===

   Number of wires:                671
   Number of wire bits:            681
   Number of public wires:         371
   Number of public wire bits:     381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                422
     sky130_fd_sc_hd__a211oi_4       1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a21oi_2       14
     sky130_fd_sc_hd__a21oi_4        9
     sky130_fd_sc_hd__a31oi_4        1
     sky130_fd_sc_hd__and2_4        16
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__buf_1         34
     sky130_fd_sc_hd__buf_2          6
     sky130_fd_sc_hd__buf_4          1
     sky130_fd_sc_hd__buf_6         18
     sky130_fd_sc_hd__conb_1        37
     sky130_fd_sc_hd__dfxtp_2       84
     sky130_fd_sc_hd__inv_2         16
     sky130_fd_sc_hd__mux2_1        13
     sky130_fd_sc_hd__mux2_2        35
     sky130_fd_sc_hd__nand2_2       93
     sky130_fd_sc_hd__nand2_4        3
     sky130_fd_sc_hd__nand3_2        6
     sky130_fd_sc_hd__nor2_2        15
     sky130_fd_sc_hd__nor2_4         1
     sky130_fd_sc_hd__nor2b_4        1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21ai_2        7
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__or2_2          2
     sky130_sram_1kbyte_1rw1r_32x256_8      2
     top                             1
     uart_rx                         1

   Area for cell type \top is unknown!
   Area for cell type \uart_rx is unknown!

   Chip area for module '\wrapper': 385685.436000

=== design hierarchy ===

   wrapper                           1
     top                             1
       ALU                           1
       ID                            1
       IF_ID_pipeline                1
       M1_M2_pipeline                1
       M2_WB_pipeline                1
       forwarding_alu                1
       id_mux                        1
       pc_controller                 1
       reg_file                      1
       stall_unit                    1
     uart_rx                         1

   Number of wires:              15893
   Number of wire bits:          17467
   Number of public wires:        2875
   Number of public wire bits:    4449
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15608
     sky130_fd_sc_hd__a211o_2       17
     sky130_fd_sc_hd__a211o_4        1
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a211oi_4       1
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       4
     sky130_fd_sc_hd__a21boi_4      32
     sky130_fd_sc_hd__a21o_2        75
     sky130_fd_sc_hd__a21oi_2      509
     sky130_fd_sc_hd__a21oi_4      566
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a22o_2       381
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2        31
     sky130_fd_sc_hd__a31oi_2        7
     sky130_fd_sc_hd__a31oi_4        3
     sky130_fd_sc_hd__and2_2        52
     sky130_fd_sc_hd__and2_4        19
     sky130_fd_sc_hd__and2b_2       43
     sky130_fd_sc_hd__and3_2       225
     sky130_fd_sc_hd__and3_4         2
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1        338
     sky130_fd_sc_hd__buf_12         8
     sky130_fd_sc_hd__buf_2        670
     sky130_fd_sc_hd__buf_4        191
     sky130_fd_sc_hd__buf_6        114
     sky130_fd_sc_hd__buf_8         11
     sky130_fd_sc_hd__bufinv_8       3
     sky130_fd_sc_hd__conb_1        39
     sky130_fd_sc_hd__dfxtp_2     1289
     sky130_fd_sc_hd__inv_2       2220
     sky130_fd_sc_hd__inv_4         18
     sky130_fd_sc_hd__inv_6          2
     sky130_fd_sc_hd__mux2_1        13
     sky130_fd_sc_hd__mux2_2       183
     sky130_fd_sc_hd__nand2_2     4701
     sky130_fd_sc_hd__nand2_4       71
     sky130_fd_sc_hd__nand2_8        2
     sky130_fd_sc_hd__nand2b_2       5
     sky130_fd_sc_hd__nand2b_4       1
     sky130_fd_sc_hd__nand3_2      604
     sky130_fd_sc_hd__nand3_4        6
     sky130_fd_sc_hd__nand3b_2      76
     sky130_fd_sc_hd__nor2_2       966
     sky130_fd_sc_hd__nor2_4        74
     sky130_fd_sc_hd__nor2_8        60
     sky130_fd_sc_hd__nor2b_2        6
     sky130_fd_sc_hd__nor2b_4        1
     sky130_fd_sc_hd__nor3_2        66
     sky130_fd_sc_hd__nor3_4         4
     sky130_fd_sc_hd__nor3b_2        4
     sky130_fd_sc_hd__o2111ai_2      3
     sky130_fd_sc_hd__o211a_2       85
     sky130_fd_sc_hd__o211a_4       24
     sky130_fd_sc_hd__o211ai_2      41
     sky130_fd_sc_hd__o21a_2        49
     sky130_fd_sc_hd__o21ai_2      484
     sky130_fd_sc_hd__o21ai_4        1
     sky130_fd_sc_hd__o21bai_2      11
     sky130_fd_sc_hd__o21bai_4       1
     sky130_fd_sc_hd__o221a_2        9
     sky130_fd_sc_hd__o221ai_2       7
     sky130_fd_sc_hd__o22a_2        72
     sky130_fd_sc_hd__o22ai_2      843
     sky130_fd_sc_hd__o22ai_4        1
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2        4
     sky130_fd_sc_hd__o31a_2        26
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or2_2        131
     sky130_fd_sc_hd__or2_4         13
     sky130_fd_sc_hd__or2b_2         6
     sky130_fd_sc_hd__or3_2         15
     sky130_fd_sc_hd__or3_4          9
     sky130_fd_sc_hd__or3b_2         7
     sky130_fd_sc_hd__or3b_4         1
     sky130_fd_sc_hd__xnor2_2       16
     sky130_fd_sc_hd__xor2_2        18
     sky130_sram_1kbyte_1rw1r_32x256_8      2

   Chip area for top module '\wrapper': 516121.784800

62. Executing Verilog backend.
Dumping module `\ALU'.
Dumping module `\ID'.
Dumping module `\IF_ID_pipeline'.
Dumping module `\M1_M2_pipeline'.
Dumping module `\M2_WB_pipeline'.
Dumping module `\forwarding_alu'.
Dumping module `\id_mux'.
Dumping module `\pc_controller'.
Dumping module `\reg_file'.
Dumping module `\stall_unit'.
Dumping module `\top'.
Dumping module `\uart_rx'.
Dumping module `\wrapper'.

63. Executing Liberty frontend: /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib
Imported 428 cell types from liberty file.

64. Executing Liberty frontend: /openlane/designs/project/src/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

65. Executing Verilog-2005 frontend: /openlane/designs/project/runs/RUN_2023.11.12_07.32.24/results/synthesis/wrapper.v
Parsing SystemVerilog input from `/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/results/synthesis/wrapper.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\ID'.
Generating RTLIL representation for module `\IF_ID_pipeline'.
Generating RTLIL representation for module `\M1_M2_pipeline'.
Generating RTLIL representation for module `\M2_WB_pipeline'.
Generating RTLIL representation for module `\forwarding_alu'.
Generating RTLIL representation for module `\id_mux'.
Generating RTLIL representation for module `\pc_controller'.
Generating RTLIL representation for module `\reg_file'.
Generating RTLIL representation for module `\stall_unit'.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\uart_rx'.
Generating RTLIL representation for module `\wrapper'.
Successfully finished Verilog frontend.

66. Executing SYNTH pass.

66.1. Executing HIERARCHY pass (managing design hierarchy).

66.1.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU

66.1.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU
Removed 0 unused modules.

66.2. Executing PROC pass (convert processes to netlists).

66.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

66.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

66.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

66.2.4. Executing PROC_INIT pass (extract init attributes).

66.2.5. Executing PROC_ARST pass (detect async resets in processes).

66.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

66.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

66.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

66.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

66.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

66.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

66.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.
Optimizing module uart_rx.
Optimizing module top.
Optimizing module stall_unit.
Optimizing module reg_file.
Optimizing module pc_controller.
Optimizing module id_mux.
Optimizing module forwarding_alu.
Optimizing module M2_WB_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module IF_ID_pipeline.
Optimizing module ID.
Optimizing module ALU.

66.3. Executing FLATTEN pass (flatten design).
Deleting now unused module uart_rx.
Deleting now unused module top.
Deleting now unused module stall_unit.
Deleting now unused module reg_file.
Deleting now unused module pc_controller.
Deleting now unused module id_mux.
Deleting now unused module forwarding_alu.
Deleting now unused module M2_WB_pipeline.
Deleting now unused module M1_M2_pipeline.
Deleting now unused module IF_ID_pipeline.
Deleting now unused module ID.
Deleting now unused module ALU.
<suppressed ~12 debug messages>

66.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..
Removed 202 unused cells and 100 unused wires.
<suppressed ~302 debug messages>

66.6. Executing CHECK pass (checking for obvious problems).
Checking module wrapper...
Found and reported 0 problems.

66.7. Executing OPT pass (performing simple optimizations).

66.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

66.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

66.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.7.6. Executing OPT_DFF pass (perform DFF optimizations).

66.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 80 unused wires.
<suppressed ~80 debug messages>

66.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.7.9. Rerunning OPT passes. (Maybe there is more to do..)

66.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

66.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

66.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.7.13. Executing OPT_DFF pass (perform DFF optimizations).

66.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.7.16. Finished OPT passes. (There is nothing left to do.)

66.8. Executing FSM pass (extract and optimize FSM).

66.8.1. Executing FSM_DETECT pass (finding FSMs in design).

66.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

66.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

66.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

66.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

66.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

66.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

66.9. Executing OPT pass (performing simple optimizations).

66.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

66.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

66.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.9.6. Executing OPT_DFF pass (perform DFF optimizations).

66.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.9.9. Finished OPT passes. (There is nothing left to do.)

66.10. Executing WREDUCE pass (reducing word size of cells).

66.11. Executing PEEPOPT pass (run peephole optimizers).

66.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module wrapper:
  created 0 $alu and 0 $macc cells.

66.14. Executing SHARE pass (SAT-based resource sharing).

66.15. Executing OPT pass (performing simple optimizations).

66.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

66.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

66.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.15.6. Executing OPT_DFF pass (perform DFF optimizations).

66.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.15.9. Finished OPT passes. (There is nothing left to do.)

66.16. Executing MEMORY pass.

66.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

66.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

66.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

66.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

66.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

66.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

66.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

66.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

66.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.18. Executing OPT pass (performing simple optimizations).

66.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.
<suppressed ~30 debug messages>

66.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.18.3. Executing OPT_DFF pass (perform DFF optimizations).

66.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.18.5. Finished fast OPT passes.

66.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

66.20. Executing OPT pass (performing simple optimizations).

66.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

66.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

66.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.20.6. Executing OPT_SHARE pass.

66.20.7. Executing OPT_DFF pass (perform DFF optimizations).

66.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.20.10. Finished OPT passes. (There is nothing left to do.)

66.21. Executing TECHMAP pass (map to technology primitives).

66.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

66.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

66.22. Executing OPT pass (performing simple optimizations).

66.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.22.3. Executing OPT_DFF pass (perform DFF optimizations).

66.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.22.5. Finished fast OPT passes.

66.23. Executing ABC pass (technology mapping using ABC).

66.23.1. Extracting gate netlist of module `\wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

66.24. Executing OPT pass (performing simple optimizations).

66.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.

66.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

66.24.3. Executing OPT_DFF pass (perform DFF optimizations).

66.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..

66.24.5. Finished fast OPT passes.

66.25. Executing HIERARCHY pass (managing design hierarchy).

66.25.1. Analyzing design hierarchy..
Top module:  \wrapper

66.25.2. Analyzing design hierarchy..
Top module:  \wrapper
Removed 0 unused modules.

66.26. Printing statistics.

=== wrapper ===

   Number of wires:              15713
   Number of wire bits:          17192
   Number of public wires:       15713
   Number of public wire bits:   17192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15406
     sky130_fd_sc_hd__a211o_2       17
     sky130_fd_sc_hd__a211o_4        1
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a211oi_4       1
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       4
     sky130_fd_sc_hd__a21boi_4      32
     sky130_fd_sc_hd__a21o_2        75
     sky130_fd_sc_hd__a21oi_2      509
     sky130_fd_sc_hd__a21oi_4      566
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a22o_2       381
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2        31
     sky130_fd_sc_hd__a31oi_2        7
     sky130_fd_sc_hd__a31oi_4        3
     sky130_fd_sc_hd__and2_2        52
     sky130_fd_sc_hd__and2_4        19
     sky130_fd_sc_hd__and2b_2       43
     sky130_fd_sc_hd__and3_2       225
     sky130_fd_sc_hd__and3_4         2
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1        338
     sky130_fd_sc_hd__buf_12         8
     sky130_fd_sc_hd__buf_2        653
     sky130_fd_sc_hd__buf_4        190
     sky130_fd_sc_hd__buf_6        114
     sky130_fd_sc_hd__buf_8          9
     sky130_fd_sc_hd__bufinv_8       3
     sky130_fd_sc_hd__conb_1        39
     sky130_fd_sc_hd__dfxtp_2     1279
     sky130_fd_sc_hd__inv_2       2138
     sky130_fd_sc_hd__inv_4         14
     sky130_fd_sc_hd__inv_6          2
     sky130_fd_sc_hd__mux2_1        13
     sky130_fd_sc_hd__mux2_2       183
     sky130_fd_sc_hd__nand2_2     4642
     sky130_fd_sc_hd__nand2_4       71
     sky130_fd_sc_hd__nand2_8        2
     sky130_fd_sc_hd__nand2b_2       5
     sky130_fd_sc_hd__nand2b_4       1
     sky130_fd_sc_hd__nand3_2      604
     sky130_fd_sc_hd__nand3_4        6
     sky130_fd_sc_hd__nand3b_2      76
     sky130_fd_sc_hd__nor2_2       947
     sky130_fd_sc_hd__nor2_4        74
     sky130_fd_sc_hd__nor2_8        52
     sky130_fd_sc_hd__nor2b_2        6
     sky130_fd_sc_hd__nor2b_4        1
     sky130_fd_sc_hd__nor3_2        66
     sky130_fd_sc_hd__nor3_4         4
     sky130_fd_sc_hd__nor3b_2        4
     sky130_fd_sc_hd__o2111ai_2      3
     sky130_fd_sc_hd__o211a_2       85
     sky130_fd_sc_hd__o211a_4       24
     sky130_fd_sc_hd__o211ai_2      41
     sky130_fd_sc_hd__o21a_2        49
     sky130_fd_sc_hd__o21ai_2      484
     sky130_fd_sc_hd__o21ai_4        1
     sky130_fd_sc_hd__o21bai_2      11
     sky130_fd_sc_hd__o21bai_4       1
     sky130_fd_sc_hd__o221a_2        9
     sky130_fd_sc_hd__o221ai_2       7
     sky130_fd_sc_hd__o22a_2        72
     sky130_fd_sc_hd__o22ai_2      843
     sky130_fd_sc_hd__o22ai_4        1
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2        4
     sky130_fd_sc_hd__o31a_2        26
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or2_2        131
     sky130_fd_sc_hd__or2_4         13
     sky130_fd_sc_hd__or2b_2         6
     sky130_fd_sc_hd__or3_2         15
     sky130_fd_sc_hd__or3_4          9
     sky130_fd_sc_hd__or3b_2         7
     sky130_fd_sc_hd__or3b_4         1
     sky130_fd_sc_hd__xnor2_2       16
     sky130_fd_sc_hd__xor2_2        18
     sky130_sram_1kbyte_1rw1r_32x256_8      2

66.27. Executing CHECK pass (checking for obvious problems).
Checking module wrapper...
Found and reported 0 problems.
[INFO]: USING STRATEGY AREA 3

67. Executing ABC pass (technology mapping using ABC).

67.1. Extracting gate netlist of module `\wrapper' to `/tmp/yosys-abc-NWoRSj/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

68. Executing SETUNDEF pass (replace undef values with defined constants).

69. Executing HILOMAP pass (mapping to constant drivers).

70. Executing SPLITNETS pass (splitting up multi-bit signals).

71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..
Removed 62 unused cells and 1708 unused wires.
<suppressed ~1680 debug messages>

72. Executing INSBUF pass (insert buffer cells for connected wires).
Add wrapper/$auto$insbuf.cc:97:execute$61259: \uart_inst.uart_rx_data[0] -> \uart_rx_data [0]
Add wrapper/$auto$insbuf.cc:97:execute$61260: \uart_inst.uart_rx_data[1] -> \uart_rx_data [1]
Add wrapper/$auto$insbuf.cc:97:execute$61261: \uart_inst.uart_rx_data[2] -> \uart_rx_data [2]
Add wrapper/$auto$insbuf.cc:97:execute$61262: \uart_inst.uart_rx_data[3] -> \uart_rx_data [3]
Add wrapper/$auto$insbuf.cc:97:execute$61263: \uart_inst.uart_rx_data[4] -> \uart_rx_data [4]
Add wrapper/$auto$insbuf.cc:97:execute$61264: \uart_inst.uart_rx_data[5] -> \uart_rx_data [5]
Add wrapper/$auto$insbuf.cc:97:execute$61265: \uart_inst.uart_rx_data[6] -> \uart_rx_data [6]
Add wrapper/$auto$insbuf.cc:97:execute$61266: \uart_inst.uart_rx_data[7] -> \uart_rx_data [7]

73. Executing CHECK pass (checking for obvious problems).
Checking module wrapper...
Found and reported 0 problems.

74. Printing statistics.

=== wrapper ===

   Number of wires:              15536
   Number of wire bits:          15546
   Number of public wires:       15536
   Number of public wire bits:   15546
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15414
     sky130_fd_sc_hd__a211o_2       17
     sky130_fd_sc_hd__a211o_4        1
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a211oi_4       1
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       4
     sky130_fd_sc_hd__a21boi_4      32
     sky130_fd_sc_hd__a21o_2        75
     sky130_fd_sc_hd__a21oi_2      509
     sky130_fd_sc_hd__a21oi_4      566
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a22o_2       381
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2        31
     sky130_fd_sc_hd__a31oi_2        7
     sky130_fd_sc_hd__a31oi_4        3
     sky130_fd_sc_hd__and2_2        52
     sky130_fd_sc_hd__and2_4        19
     sky130_fd_sc_hd__and2b_2       43
     sky130_fd_sc_hd__and3_2       225
     sky130_fd_sc_hd__and3_4         2
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1        338
     sky130_fd_sc_hd__buf_12         8
     sky130_fd_sc_hd__buf_2        661
     sky130_fd_sc_hd__buf_4        190
     sky130_fd_sc_hd__buf_6        114
     sky130_fd_sc_hd__buf_8          9
     sky130_fd_sc_hd__bufinv_8       3
     sky130_fd_sc_hd__conb_1        39
     sky130_fd_sc_hd__dfxtp_2     1279
     sky130_fd_sc_hd__inv_2       2138
     sky130_fd_sc_hd__inv_4         14
     sky130_fd_sc_hd__inv_6          2
     sky130_fd_sc_hd__mux2_1        13
     sky130_fd_sc_hd__mux2_2       183
     sky130_fd_sc_hd__nand2_2     4642
     sky130_fd_sc_hd__nand2_4       71
     sky130_fd_sc_hd__nand2_8        2
     sky130_fd_sc_hd__nand2b_2       5
     sky130_fd_sc_hd__nand2b_4       1
     sky130_fd_sc_hd__nand3_2      604
     sky130_fd_sc_hd__nand3_4        6
     sky130_fd_sc_hd__nand3b_2      76
     sky130_fd_sc_hd__nor2_2       947
     sky130_fd_sc_hd__nor2_4        74
     sky130_fd_sc_hd__nor2_8        52
     sky130_fd_sc_hd__nor2b_2        6
     sky130_fd_sc_hd__nor2b_4        1
     sky130_fd_sc_hd__nor3_2        66
     sky130_fd_sc_hd__nor3_4         4
     sky130_fd_sc_hd__nor3b_2        4
     sky130_fd_sc_hd__o2111ai_2      3
     sky130_fd_sc_hd__o211a_2       85
     sky130_fd_sc_hd__o211a_4       24
     sky130_fd_sc_hd__o211ai_2      41
     sky130_fd_sc_hd__o21a_2        49
     sky130_fd_sc_hd__o21ai_2      484
     sky130_fd_sc_hd__o21ai_4        1
     sky130_fd_sc_hd__o21bai_2      11
     sky130_fd_sc_hd__o21bai_4       1
     sky130_fd_sc_hd__o221a_2        9
     sky130_fd_sc_hd__o221ai_2       7
     sky130_fd_sc_hd__o22a_2        72
     sky130_fd_sc_hd__o22ai_2      843
     sky130_fd_sc_hd__o22ai_4        1
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2        4
     sky130_fd_sc_hd__o31a_2        26
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or2_2        131
     sky130_fd_sc_hd__or2_4         13
     sky130_fd_sc_hd__or2b_2         6
     sky130_fd_sc_hd__or3_2         15
     sky130_fd_sc_hd__or3_4          9
     sky130_fd_sc_hd__or3b_2         7
     sky130_fd_sc_hd__or3b_4         1
     sky130_fd_sc_hd__xnor2_2       16
     sky130_fd_sc_hd__xor2_2        18
     sky130_sram_1kbyte_1rw1r_32x256_8      2

   Chip area for module '\wrapper': 514845.560800

75. Executing Verilog backend.
Dumping module `\wrapper'.

Warnings: 1524 unique messages, 1524 total
End of script. Logfile hash: c03d79d6cc, CPU: user 21.59s system 0.24s, MEM: 306.91 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 26% 4x abc (7 sec), 20% 4x write_verilog (5 sec), ...
