<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス MacroMemOp</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="classArmISA_1_1MacroMemOp.html">MacroMemOp</a>
  </div>
</div>
<div class="contents">
<h1>クラス MacroMemOp</h1><!-- doxytag: class="ArmISA::MacroMemOp" --><!-- doxytag: inherits="ArmISA::PredMacroOp" -->
<p><code>#include &lt;<a class="el" href="macromem_8hh_source.html">macromem.hh</a>&gt;</code></p>
<div class="dynheader">
MacroMemOpに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classArmISA_1_1MacroMemOp.gif" usemap="#MacroMemOp_map" alt=""/>
  <map id="MacroMemOp_map" name="MacroMemOp_map">
<area href="classArmISA_1_1PredMacroOp.html" alt="PredMacroOp" shape="rect" coords="0,224,93,248"/>
<area href="classArmISA_1_1PredOp.html" alt="PredOp" shape="rect" coords="0,168,93,192"/>
<area href="classArmISA_1_1ArmStaticInst.html" alt="ArmStaticInst" shape="rect" coords="0,112,93,136"/>
<area href="classStaticInst.html" alt="StaticInst" shape="rect" coords="0,56,93,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,93,24"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1MacroMemOp-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MacroMemOp.html#a008eeb85abf61c91301851bc54b7a726">MacroMemOp</a> (const char *mnem, <a class="el" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a> <a class="el" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4">machInst</a>, OpClass __opClass, <a class="el" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, bool index, bool <a class="el" href="namespaceArmISA.html#a3a82fdc0669ddcc0c196b1ac0220c55a">up</a>, bool user, bool <a class="el" href="namespaceArmISA.html#a8143fa40e9030da2e8b93ba9990a7bb1">writeback</a>, bool load, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> reglist)</td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p>Base class for microcoded integer memory instructions. </p>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a008eeb85abf61c91301851bc54b7a726"></a><!-- doxytag: member="ArmISA::MacroMemOp::MacroMemOp" ref="a008eeb85abf61c91301851bc54b7a726" args="(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex rn, bool index, bool up, bool user, bool writeback, bool load, uint32_t reglist)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1MacroMemOp.html">MacroMemOp</a> </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>mnem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a>&nbsp;</td>
          <td class="paramname"> <em>machInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OpClass&nbsp;</td>
          <td class="paramname"> <em>__opClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>up</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>user</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>writeback</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>load</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>reglist</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00059"></a>00059                                                     :
<a name="l00060"></a>00060     <a class="code" href="classArmISA_1_1PredMacroOp.html#a4d1de434734e67db31db5b479940c0cc" title="Constructor.">PredMacroOp</a>(mnem, <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, __opClass)
<a name="l00061"></a>00061 {
<a name="l00062"></a>00062     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> regs = reglist;
<a name="l00063"></a>00063     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ones = <a class="code" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">number_of_ones</a>(reglist);
<a name="l00064"></a>00064     <span class="comment">// Remember that writeback adds a uop or two and the temp register adds one</span>
<a name="l00065"></a>00065     <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> = ones + (<a class="code" href="namespaceArmISA.html#a8143fa40e9030da2e8b93ba9990a7bb1">writeback</a> ? (load ? 2 : 1) : 0) + 1;
<a name="l00066"></a>00066 
<a name="l00067"></a>00067     <span class="comment">// It&apos;s technically legal to do a lot of nothing</span>
<a name="l00068"></a>00068     <span class="keywordflow">if</span> (!ones)
<a name="l00069"></a>00069         <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> = 1;
<a name="l00070"></a>00070 
<a name="l00071"></a>00071     <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a>];
<a name="l00072"></a>00072     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> = 0;
<a name="l00073"></a>00073 
<a name="l00074"></a>00074     <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#a3a82fdc0669ddcc0c196b1ac0220c55a">up</a>)
<a name="l00075"></a>00075         addr = (ones &lt;&lt; 2) - 4;
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <span class="keywordflow">if</span> (!<a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>)
<a name="l00078"></a>00078         addr += 4;
<a name="l00079"></a>00079 
<a name="l00080"></a>00080     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>;
<a name="l00081"></a>00081 
<a name="l00082"></a>00082     <span class="comment">// Add 0 to Rn and stick it in ureg0.</span>
<a name="l00083"></a>00083     <span class="comment">// This is equivalent to a move.</span>
<a name="l00084"></a>00084     *uop = <span class="keyword">new</span> MicroAddiUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba470332166362f9b8854edd15b022c3be">INTREG_UREG0</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, 0);
<a name="l00085"></a>00085 
<a name="l00086"></a>00086     <span class="keywordtype">unsigned</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> = 0;
<a name="l00087"></a>00087     <span class="keywordtype">unsigned</span> regIdx = 0;
<a name="l00088"></a>00088     <span class="keywordtype">bool</span> force_user = <a class="code" href="namespaceAlphaISA_1_1Kernel.html#aa1fc3805dac6f71f457fbbc263105bf6a04981b8c09a50ccfb1d92fc11b81c36a">user</a> &amp; !<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(reglist, 15);
<a name="l00089"></a>00089     <span class="keywordtype">bool</span> exception_ret = <a class="code" href="namespaceAlphaISA_1_1Kernel.html#aa1fc3805dac6f71f457fbbc263105bf6a04981b8c09a50ccfb1d92fc11b81c36a">user</a> &amp; <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(reglist, 15);
<a name="l00090"></a>00090 
<a name="l00091"></a>00091     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; ones; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00092"></a>00092         <span class="comment">// Find the next register.</span>
<a name="l00093"></a>00093         <span class="keywordflow">while</span> (!<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(regs, reg))
<a name="l00094"></a>00094             reg++;
<a name="l00095"></a>00095         <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(regs, reg, 0);
<a name="l00096"></a>00096 
<a name="l00097"></a>00097         regIdx = reg;
<a name="l00098"></a>00098         <span class="keywordflow">if</span> (force_user) {
<a name="l00099"></a>00099             regIdx = <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(<a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa06c431ef2d3daa0430be10958afb75da">MODE_USER</a>, regIdx);
<a name="l00100"></a>00100         }
<a name="l00101"></a>00101 
<a name="l00102"></a>00102         <span class="keywordflow">if</span> (load) {
<a name="l00103"></a>00103             <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a8143fa40e9030da2e8b93ba9990a7bb1">writeback</a> &amp;&amp; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> == ones - 1) {
<a name="l00104"></a>00104                 <span class="comment">// If it&apos;s a writeback and this is the last register</span>
<a name="l00105"></a>00105                 <span class="comment">// do the load into a temporary register which we&apos;ll move</span>
<a name="l00106"></a>00106                 <span class="comment">// into the final one later</span>
<a name="l00107"></a>00107                 *++uop = <span class="keyword">new</span> MicroLdrUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba22849df9b6ff9258ce74516545484e87">INTREG_UREG1</a>, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba470332166362f9b8854edd15b022c3be">INTREG_UREG0</a>,
<a name="l00108"></a>00108                         <a class="code" href="namespaceArmISA.html#a3a82fdc0669ddcc0c196b1ac0220c55a">up</a>, addr);
<a name="l00109"></a>00109             } <span class="keywordflow">else</span> {
<a name="l00110"></a>00110                 <span class="comment">// Otherwise just do it normally</span>
<a name="l00111"></a>00111                 <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba7fbe5a90d77e20b821b94e9b92796d91">INTREG_PC</a> &amp;&amp; exception_ret) {
<a name="l00112"></a>00112                     <span class="comment">// This must be the exception return form of ldm.</span>
<a name="l00113"></a>00113                     *++uop = <span class="keyword">new</span> MicroLdrRetUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, regIdx,
<a name="l00114"></a>00114                                                <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba470332166362f9b8854edd15b022c3be">INTREG_UREG0</a>, <a class="code" href="namespaceArmISA.html#a3a82fdc0669ddcc0c196b1ac0220c55a">up</a>, addr);
<a name="l00115"></a>00115                     <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a273dc0fe84de8f4a9cf52aaf8dc27885">condCode</a> == <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a40f46abece3ecd2be1b7dbfeaf0292ba">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a273dc0fe84de8f4a9cf52aaf8dc27885">condCode</a> == <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a3779c35ef415568b58802a6c3da91c4d">COND_UC</a>))
<a name="l00116"></a>00116                         (*uop)-&gt;setFlag(StaticInst::IsCondControl);
<a name="l00117"></a>00117                     <span class="keywordflow">else</span>
<a name="l00118"></a>00118                         (*uop)-&gt;setFlag(StaticInst::IsUncondControl);
<a name="l00119"></a>00119                 } <span class="keywordflow">else</span> {
<a name="l00120"></a>00120                     *++uop = <span class="keyword">new</span> MicroLdrUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, regIdx,
<a name="l00121"></a>00121                                             <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba470332166362f9b8854edd15b022c3be">INTREG_UREG0</a>, <a class="code" href="namespaceArmISA.html#a3a82fdc0669ddcc0c196b1ac0220c55a">up</a>, addr);
<a name="l00122"></a>00122                     <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba7fbe5a90d77e20b821b94e9b92796d91">INTREG_PC</a>) {
<a name="l00123"></a>00123                         (*uop)-&gt;setFlag(StaticInst::IsControl);
<a name="l00124"></a>00124                         <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a273dc0fe84de8f4a9cf52aaf8dc27885">condCode</a> == <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a40f46abece3ecd2be1b7dbfeaf0292ba">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a273dc0fe84de8f4a9cf52aaf8dc27885">condCode</a> == <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a3779c35ef415568b58802a6c3da91c4d">COND_UC</a>))
<a name="l00125"></a>00125                             (*uop)-&gt;setFlag(StaticInst::IsCondControl);
<a name="l00126"></a>00126                         <span class="keywordflow">else</span>
<a name="l00127"></a>00127                             (*uop)-&gt;setFlag(StaticInst::IsUncondControl);
<a name="l00128"></a>00128                         (*uop)-&gt;setFlag(StaticInst::IsIndirectControl);
<a name="l00129"></a>00129                     }
<a name="l00130"></a>00130                 }
<a name="l00131"></a>00131             }
<a name="l00132"></a>00132         } <span class="keywordflow">else</span> {
<a name="l00133"></a>00133             *++uop = <span class="keyword">new</span> MicroStrUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, regIdx, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba470332166362f9b8854edd15b022c3be">INTREG_UREG0</a>, <a class="code" href="namespaceArmISA.html#a3a82fdc0669ddcc0c196b1ac0220c55a">up</a>, addr);
<a name="l00134"></a>00134         }
<a name="l00135"></a>00135 
<a name="l00136"></a>00136         <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a3a82fdc0669ddcc0c196b1ac0220c55a">up</a>)
<a name="l00137"></a>00137             addr += 4;
<a name="l00138"></a>00138         <span class="keywordflow">else</span>
<a name="l00139"></a>00139             addr -= 4;
<a name="l00140"></a>00140     }
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a8143fa40e9030da2e8b93ba9990a7bb1">writeback</a> &amp;&amp; ones) {
<a name="l00143"></a>00143         <span class="comment">// put the register update after we&apos;re done all loading</span>
<a name="l00144"></a>00144         <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a3a82fdc0669ddcc0c196b1ac0220c55a">up</a>)
<a name="l00145"></a>00145             *++uop = <span class="keyword">new</span> MicroAddiUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, ones * 4);
<a name="l00146"></a>00146         <span class="keywordflow">else</span>
<a name="l00147"></a>00147             *++uop = <span class="keyword">new</span> MicroSubiUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, ones * 4);
<a name="l00148"></a>00148 
<a name="l00149"></a>00149         <span class="comment">// If this was a load move the last temporary value into place</span>
<a name="l00150"></a>00150         <span class="comment">// this way we can&apos;t take an exception after we update the base</span>
<a name="l00151"></a>00151         <span class="comment">// register.</span>
<a name="l00152"></a>00152         <span class="keywordflow">if</span> (load &amp;&amp; reg == <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba7fbe5a90d77e20b821b94e9b92796d91">INTREG_PC</a> &amp;&amp; exception_ret) {
<a name="l00153"></a>00153             *++uop = <span class="keyword">new</span> MicroUopRegMovRet(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, 0, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba22849df9b6ff9258ce74516545484e87">INTREG_UREG1</a>);
<a name="l00154"></a>00154             <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a273dc0fe84de8f4a9cf52aaf8dc27885">condCode</a> == <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a40f46abece3ecd2be1b7dbfeaf0292ba">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a273dc0fe84de8f4a9cf52aaf8dc27885">condCode</a> == <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a3779c35ef415568b58802a6c3da91c4d">COND_UC</a>))
<a name="l00155"></a>00155                 (*uop)-&gt;setFlag(StaticInst::IsCondControl);
<a name="l00156"></a>00156             <span class="keywordflow">else</span>
<a name="l00157"></a>00157                 (*uop)-&gt;setFlag(StaticInst::IsUncondControl);
<a name="l00158"></a>00158         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (load) {
<a name="l00159"></a>00159             *++uop = <span class="keyword">new</span> MicroUopRegMov(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, regIdx, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba22849df9b6ff9258ce74516545484e87">INTREG_UREG1</a>);
<a name="l00160"></a>00160             <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba7fbe5a90d77e20b821b94e9b92796d91">INTREG_PC</a>) {
<a name="l00161"></a>00161                 (*uop)-&gt;setFlag(StaticInst::IsControl);
<a name="l00162"></a>00162                 (*uop)-&gt;setFlag(StaticInst::IsCondControl);
<a name="l00163"></a>00163                 (*uop)-&gt;setFlag(StaticInst::IsIndirectControl);
<a name="l00164"></a>00164                 <span class="comment">// This is created as a RAS POP</span>
<a name="l00165"></a>00165                 <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a> == <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba98baa4d1d280a111eaff2a048e29a70b">INTREG_SP</a>)
<a name="l00166"></a>00166                     (*uop)-&gt;setFlag(StaticInst::IsReturn);
<a name="l00167"></a>00167 
<a name="l00168"></a>00168             }
<a name="l00169"></a>00169         }
<a name="l00170"></a>00170     }
<a name="l00171"></a>00171 
<a name="l00172"></a>00172     (*uop)-&gt;setLastMicroop();
<a name="l00173"></a>00173 
<a name="l00174"></a>00174     <span class="comment">/* Take the control flags from the last microop for the macroop */</span>
<a name="l00175"></a>00175     <span class="keywordflow">if</span> ((*uop)-&gt;isControl())
<a name="l00176"></a>00176         <a class="code" href="classStaticInst.html#a5e243c09e123ab8dacf60d9bf8b12283">setFlag</a>(StaticInst::IsControl);
<a name="l00177"></a>00177     <span class="keywordflow">if</span> ((*uop)-&gt;isCondCtrl())
<a name="l00178"></a>00178         <a class="code" href="classStaticInst.html#a5e243c09e123ab8dacf60d9bf8b12283">setFlag</a>(StaticInst::IsCondControl);
<a name="l00179"></a>00179     <span class="keywordflow">if</span> ((*uop)-&gt;isIndirectCtrl())
<a name="l00180"></a>00180         <a class="code" href="classStaticInst.html#a5e243c09e123ab8dacf60d9bf8b12283">setFlag</a>(StaticInst::IsIndirectControl);
<a name="l00181"></a>00181     <span class="keywordflow">if</span> ((*uop)-&gt;isReturn())
<a name="l00182"></a>00182         <a class="code" href="classStaticInst.html#a5e243c09e123ab8dacf60d9bf8b12283">setFlag</a>(StaticInst::IsReturn);
<a name="l00183"></a>00183 
<a name="l00184"></a>00184     <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>;
<a name="l00185"></a>00185             !(*curUop)-&gt;isLastMicroop(); curUop++) {
<a name="l00186"></a>00186         <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> *<span class="keyword">&gt;</span>(curUop-&gt;get());
<a name="l00187"></a>00187         assert(uopPtr);
<a name="l00188"></a>00188         uopPtr-&gt;<a class="code" href="classStaticInst.html#a962e50e6bada636e2fee41feb5650da8">setDelayedCommit</a>();
<a name="l00189"></a>00189     }
<a name="l00190"></a>00190 }

</pre></div></p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/arm/insts/<a class="el" href="macromem_8hh_source.html">macromem.hh</a></li>
<li>arch/arm/insts/<a class="el" href="macromem_8cc.html">macromem.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
