// Seed: 1832772572
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  assign module_1._id_13 = 0;
  output wire id_1;
  logic [7:0][1 : 1] id_4;
  wire id_5;
  assign id_4[""] = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd29
) (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    output tri0 id_3,
    input wire id_4,
    output wire id_5,
    input wire id_6,
    output wor id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input supply1 _id_13,
    input tri1 id_14
    , id_20,
    input wor id_15,
    input wire id_16,
    output tri0 id_17,
    input supply0 id_18
);
  logic [1 : id_13] id_21 = (-1 - {1, -1} + ~id_20);
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
endmodule
