#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jun 27 17:07:06 2019
# Process ID: 12812
# Current directory: C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1
# Command line: vivado.exe -log dizaynnn_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dizaynnn_wrapper.tcl
# Log file: C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/dizaynnn_wrapper.vds
# Journal file: C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dizaynnn_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Berk/Desktop/FPGA/UMRAM/Bram_Deneme/Bram_Deneme.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top dizaynnn_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -818 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:56 . Memory (MB): peak = 346.566 ; gain = 136.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dizaynnn_wrapper' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'dizaynnn' declared at 'C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn.vhd:14' bound to instance 'dizaynnn_i' of component 'dizaynnn' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'dizaynnn' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn.vhd:26]
INFO: [Synth 8-3491] module 'dizaynnn_Robust_Module_0_0' declared at 'C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/realtime/dizaynnn_Robust_Module_0_0_stub.vhdl:5' bound to instance 'Robust_Module_0' of component 'dizaynnn_Robust_Module_0_0' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn.vhd:69]
INFO: [Synth 8-638] synthesizing module 'dizaynnn_Robust_Module_0_0' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/realtime/dizaynnn_Robust_Module_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'dizaynnn_blk_mem_gen_0_0' declared at 'C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/realtime/dizaynnn_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'dizaynnn_blk_mem_gen_0_0' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn.vhd:78]
INFO: [Synth 8-638] synthesizing module 'dizaynnn_blk_mem_gen_0_0' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/realtime/dizaynnn_blk_mem_gen_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'dizaynnn_clk_wiz_0_0' declared at 'C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/realtime/dizaynnn_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'dizaynnn_clk_wiz_0_0' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn.vhd:88]
INFO: [Synth 8-638] synthesizing module 'dizaynnn_clk_wiz_0_0' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/realtime/dizaynnn_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'dizaynnn' (1#1) [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'dizaynnn_wrapper' (2#1) [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:57 . Memory (MB): peak = 384.859 ; gain = 174.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:57 . Memory (MB): peak = 384.859 ; gain = 174.719
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dizaynnn_Robust_Module_0_0' instantiated as 'dizaynnn_i/Robust_Module_0' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn.vhd:69]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dizaynnn_blk_mem_gen_0_0' instantiated as 'dizaynnn_i/blk_mem_gen_0' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn.vhd:78]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dizaynnn_clk_wiz_0_0' instantiated as 'dizaynnn_i/clk_wiz_0' [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/hdl/dizaynnn.vhd:88]
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp/dizaynnn_Robust_Module_0_0_in_context.xdc] for cell 'dizaynnn_i/Robust_Module_0'
Finished Parsing XDC File [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp/dizaynnn_Robust_Module_0_0_in_context.xdc] for cell 'dizaynnn_i/Robust_Module_0'
Parsing XDC File [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp_2/dizaynnn_clk_wiz_0_0_in_context.xdc] for cell 'dizaynnn_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp_2/dizaynnn_clk_wiz_0_0_in_context.xdc] for cell 'dizaynnn_i/clk_wiz_0'
Parsing XDC File [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp_3/dizaynnn_blk_mem_gen_0_0_in_context.xdc] for cell 'dizaynnn_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp_3/dizaynnn_blk_mem_gen_0_0_in_context.xdc] for cell 'dizaynnn_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 752.145 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dizaynnn_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:32 . Memory (MB): peak = 752.145 ; gain = 542.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:32 . Memory (MB): peak = 752.145 ; gain = 542.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp_2/dizaynnn_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp_2/dizaynnn_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp_2/dizaynnn_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/.Xil/Vivado-12812-Berk-Asus/dcp_2/dizaynnn_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for dizaynnn_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dizaynnn_i/Robust_Module_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dizaynnn_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dizaynnn_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:32 . Memory (MB): peak = 752.145 ; gain = 542.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:32 . Memory (MB): peak = 752.145 ; gain = 542.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:32 . Memory (MB): peak = 752.145 ; gain = 542.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dizaynnn_i/clk_wiz_0/clk_out1' to pin 'dizaynnn_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:46 . Memory (MB): peak = 752.145 ; gain = 542.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:46 . Memory (MB): peak = 752.145 ; gain = 542.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:46 . Memory (MB): peak = 758.695 ; gain = 548.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 758.695 ; gain = 548.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 758.695 ; gain = 548.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 758.695 ; gain = 548.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 758.695 ; gain = 548.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 758.695 ; gain = 548.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 758.695 ; gain = 548.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |dizaynnn_Robust_Module_0_0 |         1|
|2     |dizaynnn_blk_mem_gen_0_0   |         1|
|3     |dizaynnn_clk_wiz_0_0       |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |dizaynnn_Robust_Module_0_0_bbox |     1|
|2     |dizaynnn_blk_mem_gen_0_0_bbox   |     1|
|3     |dizaynnn_clk_wiz_0_0_bbox       |     1|
|4     |IBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   103|
|2     |  dizaynnn_i |dizaynnn |   102|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 758.695 ; gain = 548.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 758.695 ; gain = 105.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 758.695 ; gain = 548.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:39 . Memory (MB): peak = 787.012 ; gain = 523.414
INFO: [Common 17-1381] The checkpoint 'C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/synth_1/dizaynnn_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 787.012 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 27 17:08:58 2019...
