Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jan  9 19:42:03 2021
| Host         : kent-ThinkPad-T580 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Computer_timing_summary_routed.rpt -pb Computer_timing_summary_routed.pb -rpx Computer_timing_summary_routed.rpx -warn_on_violation
| Design       : Computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4828)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (534)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4828)
---------------------------
 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[0]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[10]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[11]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[12]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[13]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[14]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[15]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[16]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[17]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[18]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[19]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[1]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[20]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[21]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[22]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[23]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[24]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[25]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[26]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[2]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[3]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[4]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[5]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[6]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[7]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[8]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: modMillionCounter/r_reg_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[10]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[11]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[12]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[13]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[14]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[15]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[16]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[17]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[18]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[19]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[20]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[21]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[22]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[23]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[24]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[25]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[26]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[27]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[28]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[29]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[30]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[31]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[3]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[8]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/cu/instruction_stage_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/registers/reg_instr_reg/reg_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/registers/reg_instr_reg/reg_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/registers/reg_instr_reg/reg_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/registers/reg_op/reg_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/registers/reg_op/reg_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/registers/reg_op/reg_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/registers/reg_op/reg_reg[3]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: processor/registers/reg_op/reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (534)
--------------------------------------------------
 There are 534 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.719        0.000                      0                   52        0.267        0.000                      0                   52        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.719        0.000                      0                   52        0.267        0.000                      0                   52        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.310ns (20.966%)  route 4.938ns (79.034%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.249    11.211    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.335 r  modMillionCounter/r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    11.335    modMillionCounter/r_next[10]
    SLICE_X32Y45         FDCE                                         r  modMillionCounter/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    modMillionCounter/CLK
    SLICE_X32Y45         FDCE                                         r  modMillionCounter/r_reg_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.029    15.055    modMillionCounter/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.310ns (20.966%)  route 4.938ns (79.034%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.249    11.211    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124    11.335 r  modMillionCounter/r_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    11.335    modMillionCounter/r_next[13]
    SLICE_X32Y46         FDCE                                         r  modMillionCounter/r_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    modMillionCounter/CLK
    SLICE_X32Y46         FDCE                                         r  modMillionCounter/r_reg_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.029    15.055    modMillionCounter/r_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.310ns (20.966%)  route 4.938ns (79.034%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.249    11.211    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.335 r  modMillionCounter/r_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000    11.335    modMillionCounter/r_next[1]
    SLICE_X32Y43         FDCE                                         r  modMillionCounter/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    modMillionCounter/CLK
    SLICE_X32Y43         FDCE                                         r  modMillionCounter/r_reg_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y43         FDCE (Setup_fdce_C_D)        0.029    15.055    modMillionCounter/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.310ns (20.963%)  route 4.939ns (79.037%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.250    11.212    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.336 r  modMillionCounter/r_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    11.336    modMillionCounter/r_next[21]
    SLICE_X32Y48         FDCE                                         r  modMillionCounter/r_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    modMillionCounter/CLK
    SLICE_X32Y48         FDCE                                         r  modMillionCounter/r_reg_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.029    15.056    modMillionCounter/r_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.310ns (20.966%)  route 4.938ns (79.034%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.249    11.211    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124    11.335 r  modMillionCounter/r_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    11.335    modMillionCounter/r_next[5]
    SLICE_X32Y44         FDCE                                         r  modMillionCounter/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    modMillionCounter/CLK
    SLICE_X32Y44         FDCE                                         r  modMillionCounter/r_reg_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y44         FDCE (Setup_fdce_C_D)        0.029    15.055    modMillionCounter/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.310ns (20.990%)  route 4.931ns (79.010%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.242    11.204    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  modMillionCounter/r_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    11.328    modMillionCounter/r_next[11]
    SLICE_X32Y45         FDCE                                         r  modMillionCounter/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    modMillionCounter/CLK
    SLICE_X32Y45         FDCE                                         r  modMillionCounter/r_reg_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.031    15.057    modMillionCounter/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.310ns (20.990%)  route 4.931ns (79.010%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.242    11.204    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  modMillionCounter/r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    11.328    modMillionCounter/r_next[14]
    SLICE_X32Y46         FDCE                                         r  modMillionCounter/r_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    modMillionCounter/CLK
    SLICE_X32Y46         FDCE                                         r  modMillionCounter/r_reg_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.031    15.057    modMillionCounter/r_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 1.310ns (20.987%)  route 4.932ns (79.013%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.243    11.205    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.329 r  modMillionCounter/r_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    11.329    modMillionCounter/r_next[22]
    SLICE_X32Y48         FDCE                                         r  modMillionCounter/r_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    modMillionCounter/CLK
    SLICE_X32Y48         FDCE                                         r  modMillionCounter/r_reg_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.031    15.058    modMillionCounter/r_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.310ns (20.990%)  route 4.931ns (79.010%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.242    11.204    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  modMillionCounter/r_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000    11.328    modMillionCounter/r_next[3]
    SLICE_X32Y43         FDCE                                         r  modMillionCounter/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    modMillionCounter/CLK
    SLICE_X32Y43         FDCE                                         r  modMillionCounter/r_reg_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y43         FDCE (Setup_fdce_C_D)        0.031    15.057    modMillionCounter/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 modMillionCounter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modMillionCounter/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.310ns (20.990%)  route 4.931ns (79.010%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    modMillionCounter/CLK
    SLICE_X32Y47         FDCE                                         r  modMillionCounter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  modMillionCounter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.874     6.380    modMillionCounter/r_reg[19]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.299     6.679 r  modMillionCounter/FSM_sequential_state_reg[2]_i_16/O
                         net (fo=1, routed)           0.425     7.104    modMillionCounter/FSM_sequential_state_reg[2]_i_16_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  modMillionCounter/FSM_sequential_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.520     7.748    modMillionCounter/FSM_sequential_state_reg[2]_i_15_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  modMillionCounter/FSM_sequential_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.302     8.174    modMillionCounter/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  modMillionCounter/FSM_sequential_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.568     8.866    modMillionCounter/r_reg_reg[0]_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.962 r  modMillionCounter/r_reg_reg[0]_0_BUFG_inst/O
                         net (fo=165, routed)         2.242    11.204    modMillionCounter/r_reg_reg[0]_0_BUFG
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  modMillionCounter/r_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000    11.328    modMillionCounter/r_next[6]
    SLICE_X32Y44         FDCE                                         r  modMillionCounter/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    modMillionCounter/CLK
    SLICE_X32Y44         FDCE                                         r  modMillionCounter/r_reg_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y44         FDCE (Setup_fdce_C_D)        0.031    15.057    modMillionCounter/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sseg/FSM_onehot_d_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/FSM_onehot_d_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    sseg/CLK
    SLICE_X43Y18         FDPE                                         r  sseg/FSM_onehot_d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  sseg/FSM_onehot_d_reg_reg[0]/Q
                         net (fo=4, routed)           0.192     1.773    sseg/FSM_onehot_d_reg_reg_n_0_[0]
    SLICE_X43Y18         FDCE                                         r  sseg/FSM_onehot_d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.824     1.951    sseg/CLK
    SLICE_X43Y18         FDCE                                         r  sseg/FSM_onehot_d_reg_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X43Y18         FDCE (Hold_fdce_C_D)         0.066     1.505    sseg/FSM_onehot_d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sseg/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    sseg/CLK
    SLICE_X44Y19         FDRE                                         r  sseg/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sseg/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.713    sseg/counter_reg[14]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  sseg/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    sseg/counter_reg[12]_i_1_n_5
    SLICE_X44Y19         FDRE                                         r  sseg/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.824     1.951    sseg/CLK
    SLICE_X44Y19         FDRE                                         r  sseg/counter_reg[14]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.105     1.544    sseg/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sseg/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.557     1.440    sseg/CLK
    SLICE_X44Y18         FDRE                                         r  sseg/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sseg/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.714    sseg/counter_reg[10]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  sseg/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    sseg/counter_reg[8]_i_1_n_5
    SLICE_X44Y18         FDRE                                         r  sseg/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.825     1.952    sseg/CLK
    SLICE_X44Y18         FDRE                                         r  sseg/counter_reg[10]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    sseg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sseg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    sseg/CLK
    SLICE_X44Y17         FDRE                                         r  sseg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sseg/counter_reg[6]/Q
                         net (fo=2, routed)           0.134     1.716    sseg/counter_reg[6]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  sseg/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    sseg/counter_reg[4]_i_1_n_5
    SLICE_X44Y17         FDRE                                         r  sseg/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.826     1.953    sseg/CLK
    SLICE_X44Y17         FDRE                                         r  sseg/counter_reg[6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    sseg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sseg/FSM_onehot_d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/FSM_onehot_d_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.649%)  route 0.215ns (60.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    sseg/CLK
    SLICE_X43Y18         FDCE                                         r  sseg/FSM_onehot_d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  sseg/FSM_onehot_d_reg_reg[3]/Q
                         net (fo=12, routed)          0.215     1.795    sseg/FSM_onehot_d_reg_reg_n_0_[3]
    SLICE_X43Y18         FDPE                                         r  sseg/FSM_onehot_d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.824     1.951    sseg/CLK
    SLICE_X43Y18         FDPE                                         r  sseg/FSM_onehot_d_reg_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X43Y18         FDPE (Hold_fdpe_C_D)         0.070     1.509    sseg/FSM_onehot_d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sseg/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    sseg/CLK
    SLICE_X44Y19         FDRE                                         r  sseg/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sseg/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.713    sseg/counter_reg[14]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.857 r  sseg/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    sseg/counter_reg[12]_i_1_n_4
    SLICE_X44Y19         FDRE                                         r  sseg/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.824     1.951    sseg/CLK
    SLICE_X44Y19         FDRE                                         r  sseg/counter_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.105     1.544    sseg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sseg/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.557     1.440    sseg/CLK
    SLICE_X44Y18         FDRE                                         r  sseg/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sseg/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.714    sseg/counter_reg[10]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.858 r  sseg/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    sseg/counter_reg[8]_i_1_n_4
    SLICE_X44Y18         FDRE                                         r  sseg/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.825     1.952    sseg/CLK
    SLICE_X44Y18         FDRE                                         r  sseg/counter_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    sseg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sseg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    sseg/CLK
    SLICE_X44Y17         FDRE                                         r  sseg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sseg/counter_reg[6]/Q
                         net (fo=2, routed)           0.134     1.716    sseg/counter_reg[6]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.860 r  sseg/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    sseg/counter_reg[4]_i_1_n_4
    SLICE_X44Y17         FDRE                                         r  sseg/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.826     1.953    sseg/CLK
    SLICE_X44Y17         FDRE                                         r  sseg/counter_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    sseg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 sseg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    sseg/CLK
    SLICE_X44Y17         FDRE                                         r  sseg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sseg/counter_reg[5]/Q
                         net (fo=2, routed)           0.183     1.765    sseg/counter_reg[5]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.875 r  sseg/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.875    sseg/counter_reg[4]_i_1_n_6
    SLICE_X44Y17         FDRE                                         r  sseg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.826     1.953    sseg/CLK
    SLICE_X44Y17         FDRE                                         r  sseg/counter_reg[5]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    sseg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 sseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.559     1.442    sseg/CLK
    SLICE_X44Y16         FDRE                                         r  sseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  sseg/counter_reg[0]/Q
                         net (fo=2, routed)           0.184     1.767    sseg/counter_reg[0]
    SLICE_X44Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.812 r  sseg/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.812    sseg/counter[0]_i_3_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.882 r  sseg/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.882    sseg/counter_reg[0]_i_2_n_7
    SLICE_X44Y16         FDRE                                         r  sseg/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.827     1.954    sseg/CLK
    SLICE_X44Y16         FDRE                                         r  sseg/counter_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    sseg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   modMillionCounter/r_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   modMillionCounter/r_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   modMillionCounter/r_reg_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y43   modMillionCounter/r_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   modMillionCounter/r_reg_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   modMillionCounter/r_reg_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   modMillionCounter/r_reg_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   modMillionCounter/r_reg_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   modMillionCounter/r_reg_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   modMillionCounter/r_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   modMillionCounter/r_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   modMillionCounter/r_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   modMillionCounter/r_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   modMillionCounter/r_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   modMillionCounter/r_reg_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   modMillionCounter/r_reg_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   modMillionCounter/r_reg_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   modMillionCounter/r_reg_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   modMillionCounter/r_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y16   sseg/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y16   sseg/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y16   sseg/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y17   sseg/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y17   sseg/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y17   sseg/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y17   sseg/counter_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   sseg/FSM_onehot_d_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   sseg/FSM_onehot_d_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   sseg/FSM_onehot_d_reg_reg[2]/C



