Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 24 17:46:24 2021
| Host         : LAPTOP-N7SO7PIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file global_controller_timing_summary_routed.rpt -rpx global_controller_timing_summary_routed.rpx
| Design       : global_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: rec_enable (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U1/count_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U1/count_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/fst_cycle_reg_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/state_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/state_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 460 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     63.031        0.000                      0                 2860        0.037        0.000                      0                 2860        3.000        0.000                       0                   466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_sys                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas    {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_12megas         63.031        0.000                      0                 2860        0.213        0.000                      0                 2860       41.167        0.000                       0                   462  
  clkfbout_clk_12megas                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_12megas_1       63.042        0.000                      0                 2860        0.213        0.000                      0                 2860       41.167        0.000                       0                   462  
  clkfbout_clk_12megas_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12megas_1  clk_out1_clk_12megas         63.031        0.000                      0                 2860        0.037        0.000                      0                 2860  
clk_out1_clk_12megas    clk_out1_clk_12megas_1       63.031        0.000                      0                 2860        0.037        0.000                      0                 2860  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       63.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.031ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.865ns  (logic 1.450ns (7.299%)  route 18.415ns (92.701%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.414    18.959    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -18.959    
  -------------------------------------------------------------------
                         slack                                 63.031    

Slack (MET) :             63.380ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.512ns  (logic 1.450ns (7.431%)  route 18.062ns (92.569%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.061    18.607    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.723    82.036    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.987    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.987    
                         arrival time                         -18.607    
  -------------------------------------------------------------------
                         slack                                 63.380    

Slack (MET) :             63.824ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 1.450ns (7.606%)  route 17.613ns (92.394%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.612    18.157    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -18.157    
  -------------------------------------------------------------------
                         slack                                 63.824    

Slack (MET) :             64.027ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        18.854ns  (logic 1.450ns (7.691%)  route 17.404ns (92.309%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.403    17.948    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.711    82.024    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                 64.027    

Slack (MET) :             64.222ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 1.450ns (7.769%)  route 17.215ns (92.231%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.213    17.759    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -17.759    
  -------------------------------------------------------------------
                         slack                                 64.222    

Slack (MET) :             64.593ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        18.299ns  (logic 1.450ns (7.924%)  route 16.849ns (92.076%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.847    17.393    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.722    82.035    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -17.393    
  -------------------------------------------------------------------
                         slack                                 64.593    

Slack (MET) :             65.046ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        17.849ns  (logic 1.450ns (8.124%)  route 16.399ns (91.876%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.398    16.944    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                 65.046    

Slack (MET) :             65.257ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        17.640ns  (logic 1.450ns (8.220%)  route 16.190ns (91.780%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.189    16.735    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 65.257    

Slack (MET) :             65.417ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        17.482ns  (logic 1.450ns (8.294%)  route 16.032ns (91.706%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.030    16.576    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.729    82.042    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.176    82.353    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.993    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.993    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                 65.417    

Slack (MET) :             65.616ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        17.114ns  (logic 1.450ns (8.473%)  route 15.664ns (91.527%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 81.873 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        11.663    16.208    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y10         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.561    81.873    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.361    
                         clock uncertainty           -0.176    82.184    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.824    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.824    
                         arrival time                         -16.208    
  -------------------------------------------------------------------
                         slack                                 65.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U4/x_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  U4/x_1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.313    U4/x_1[3]
    SLICE_X61Y107        FDRE                                         r  U4/x_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.830    -0.843    U4/clk_out1
    SLICE_X61Y107        FDRE                                         r  U4/x_2_reg[3]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.066    -0.526    U4/x_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.398%)  route 0.371ns (66.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X68Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/cuenta_reg_reg[2]/Q
                         net (fo=13, routed)          0.208    -0.246    U2/U2/cuenta_reg[2]
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=2, routed)           0.163    -0.038    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X68Y100        FDRE                                         r  U2/U2/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.835    -0.838    U2/U2/clk_out1
    SLICE_X68Y100        FDRE                                         r  U2/U2/cuenta_reg_reg[3]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.070    -0.259    U2/U2/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U4/x_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  U4/x_0_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.319    U4/x_0[3]
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.830    -0.843    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.063    -0.542    U4/x_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.186%)  route 0.177ns (48.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U2/U3/clk_out1
    SLICE_X57Y104        FDCE                                         r  U2/U3/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  U2/U3/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.177    -0.287    U2/U3/r_reg[6]
    SLICE_X56Y105        LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  U2/U3/r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    U2/U3/r_next[8]
    SLICE_X56Y105        FDCE                                         r  U2/U3/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.829    -0.844    U2/U3/clk_out1
    SLICE_X56Y105        FDCE                                         r  U2/U3/r_reg_reg[8]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X56Y105        FDCE (Hold_fdce_C_D)         0.121    -0.468    U2/U3/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U4/x_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.181%)  route 0.164ns (53.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.560    -0.604    U4/clk_out1
    SLICE_X59Y104        FDRE                                         r  U4/x_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U4/x_0_reg[1]/Q
                         net (fo=2, routed)           0.164    -0.299    U4/x_0[1]
    SLICE_X60Y106        FDRE                                         r  U4/x_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.831    -0.842    U4/clk_out1
    SLICE_X60Y106        FDRE                                         r  U4/x_1_reg[1]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.059    -0.529    U4/x_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.217%)  route 0.151ns (44.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X64Y97         FDRE                                         r  U2/U2/dato2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/dato2_reg_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.303    U2/U2/dato2_reg[6]
    SLICE_X65Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.258 r  U2/U2/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U2/U2/sample_out_next[6]
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.841    -0.832    U2/U2/clk_out1
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.092    -0.490    U2/U2/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U4/x_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.771%)  route 0.189ns (57.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.562    -0.602    U4/clk_out1
    SLICE_X63Y105        FDRE                                         r  U4/x_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  U4/x_2_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.273    U4/x_2[0]
    SLICE_X66Y105        FDRE                                         r  U4/x_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.834    -0.839    U4/clk_out1
    SLICE_X66Y105        FDRE                                         r  U4/x_3_reg[0]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.059    -0.505    U4/x_3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.531%)  route 0.171ns (47.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X64Y98         FDRE                                         r  U2/U2/dato2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/dato2_reg_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.283    U2/U2/dato2_reg[1]
    SLICE_X65Y97         LUT3 (Prop_lut3_I2_O)        0.048    -0.235 r  U2/U2/sample_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    U2/U2/sample_out_next[1]
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.841    -0.832    U2/U2/clk_out1
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.107    -0.472    U2/U2/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.175%)  route 0.138ns (39.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.568    -0.596    U2/U2/clk_out1
    SLICE_X66Y96         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  U2/U2/dato1_reg_reg[1]/Q
                         net (fo=7, routed)           0.138    -0.294    U2/U2/dato1_reg[1]
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.249 r  U2/U2/dato1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    U2/U2/dato1_next[4]
    SLICE_X65Y96         FDRE                                         r  U2/U2/dato1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.840    -0.833    U2/U2/clk_out1
    SLICE_X65Y96         FDRE                                         r  U2/U2/dato1_reg_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.092    -0.488    U2/U2/dato1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U4/x_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.560    -0.604    U4/clk_out1
    SLICE_X59Y106        FDRE                                         r  U4/x_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  U4/x_2_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.342    U4/x_2[6]
    SLICE_X59Y106        FDRE                                         r  U4/x_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.831    -0.842    U4/clk_out1
    SLICE_X59Y106        FDRE                                         r  U4/x_3_reg[6]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X59Y106        FDRE (Hold_fdre_C_D)         0.017    -0.587    U4/x_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y5      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y23     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y6      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y26     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y9      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y33     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y27     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y22     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y16     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y98     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y98     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y98     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y98     FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     U2/U2/cuenta_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     U2/U2/cuenta_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     U2/U2/cuenta_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     U2/U2/cuenta_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X65Y98     U2/U2/dato2_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X64Y98     U2/U2/dato2_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y103    U2/U1/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X65Y96     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X65Y96     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U2/U2/dato1_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U2/U2/dato1_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas
  To Clock:  clkfbout_clk_12megas

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       63.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.042ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.865ns  (logic 1.450ns (7.299%)  route 18.415ns (92.701%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.414    18.959    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.166    82.361    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.001    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.001    
                         arrival time                         -18.959    
  -------------------------------------------------------------------
                         slack                                 63.042    

Slack (MET) :             63.391ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.512ns  (logic 1.450ns (7.431%)  route 18.062ns (92.569%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.061    18.607    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.723    82.036    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.166    82.358    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.998    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                         -18.607    
  -------------------------------------------------------------------
                         slack                                 63.391    

Slack (MET) :             63.835ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 1.450ns (7.606%)  route 17.613ns (92.394%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.612    18.157    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -18.157    
  -------------------------------------------------------------------
                         slack                                 63.835    

Slack (MET) :             64.038ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        18.854ns  (logic 1.450ns (7.691%)  route 17.404ns (92.309%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.403    17.948    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.711    82.024    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.166    82.346    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                 64.038    

Slack (MET) :             64.233ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 1.450ns (7.769%)  route 17.215ns (92.231%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.213    17.759    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -17.759    
  -------------------------------------------------------------------
                         slack                                 64.233    

Slack (MET) :             64.604ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        18.299ns  (logic 1.450ns (7.924%)  route 16.849ns (92.076%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.847    17.393    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.722    82.035    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.166    82.357    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.997    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.997    
                         arrival time                         -17.393    
  -------------------------------------------------------------------
                         slack                                 64.604    

Slack (MET) :             65.057ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        17.849ns  (logic 1.450ns (8.124%)  route 16.399ns (91.876%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.398    16.944    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.166    82.361    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.001    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.001    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                 65.057    

Slack (MET) :             65.268ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        17.640ns  (logic 1.450ns (8.220%)  route 16.190ns (91.780%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.189    16.735    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.166    82.363    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.003    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.003    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 65.268    

Slack (MET) :             65.428ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        17.482ns  (logic 1.450ns (8.294%)  route 16.032ns (91.706%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.030    16.576    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.729    82.042    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.166    82.364    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.004    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.004    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                 65.428    

Slack (MET) :             65.627ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        17.114ns  (logic 1.450ns (8.473%)  route 15.664ns (91.527%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 81.873 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        11.663    16.208    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y10         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.561    81.873    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.361    
                         clock uncertainty           -0.166    82.195    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.835    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.835    
                         arrival time                         -16.208    
  -------------------------------------------------------------------
                         slack                                 65.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U4/x_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  U4/x_1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.313    U4/x_1[3]
    SLICE_X61Y107        FDRE                                         r  U4/x_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.830    -0.843    U4/clk_out1
    SLICE_X61Y107        FDRE                                         r  U4/x_2_reg[3]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.066    -0.526    U4/x_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.398%)  route 0.371ns (66.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X68Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/cuenta_reg_reg[2]/Q
                         net (fo=13, routed)          0.208    -0.246    U2/U2/cuenta_reg[2]
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=2, routed)           0.163    -0.038    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X68Y100        FDRE                                         r  U2/U2/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.835    -0.838    U2/U2/clk_out1
    SLICE_X68Y100        FDRE                                         r  U2/U2/cuenta_reg_reg[3]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.070    -0.259    U2/U2/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U4/x_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  U4/x_0_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.319    U4/x_0[3]
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.830    -0.843    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.063    -0.542    U4/x_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.186%)  route 0.177ns (48.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U2/U3/clk_out1
    SLICE_X57Y104        FDCE                                         r  U2/U3/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  U2/U3/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.177    -0.287    U2/U3/r_reg[6]
    SLICE_X56Y105        LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  U2/U3/r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    U2/U3/r_next[8]
    SLICE_X56Y105        FDCE                                         r  U2/U3/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.829    -0.844    U2/U3/clk_out1
    SLICE_X56Y105        FDCE                                         r  U2/U3/r_reg_reg[8]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X56Y105        FDCE (Hold_fdce_C_D)         0.121    -0.468    U2/U3/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U4/x_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.181%)  route 0.164ns (53.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.560    -0.604    U4/clk_out1
    SLICE_X59Y104        FDRE                                         r  U4/x_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U4/x_0_reg[1]/Q
                         net (fo=2, routed)           0.164    -0.299    U4/x_0[1]
    SLICE_X60Y106        FDRE                                         r  U4/x_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.831    -0.842    U4/clk_out1
    SLICE_X60Y106        FDRE                                         r  U4/x_1_reg[1]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.059    -0.529    U4/x_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.217%)  route 0.151ns (44.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X64Y97         FDRE                                         r  U2/U2/dato2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/dato2_reg_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.303    U2/U2/dato2_reg[6]
    SLICE_X65Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.258 r  U2/U2/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U2/U2/sample_out_next[6]
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.841    -0.832    U2/U2/clk_out1
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.092    -0.490    U2/U2/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U4/x_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.771%)  route 0.189ns (57.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.562    -0.602    U4/clk_out1
    SLICE_X63Y105        FDRE                                         r  U4/x_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  U4/x_2_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.273    U4/x_2[0]
    SLICE_X66Y105        FDRE                                         r  U4/x_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.834    -0.839    U4/clk_out1
    SLICE_X66Y105        FDRE                                         r  U4/x_3_reg[0]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.059    -0.505    U4/x_3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.531%)  route 0.171ns (47.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X64Y98         FDRE                                         r  U2/U2/dato2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/dato2_reg_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.283    U2/U2/dato2_reg[1]
    SLICE_X65Y97         LUT3 (Prop_lut3_I2_O)        0.048    -0.235 r  U2/U2/sample_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    U2/U2/sample_out_next[1]
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.841    -0.832    U2/U2/clk_out1
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.107    -0.472    U2/U2/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.175%)  route 0.138ns (39.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.568    -0.596    U2/U2/clk_out1
    SLICE_X66Y96         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  U2/U2/dato1_reg_reg[1]/Q
                         net (fo=7, routed)           0.138    -0.294    U2/U2/dato1_reg[1]
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.249 r  U2/U2/dato1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    U2/U2/dato1_next[4]
    SLICE_X65Y96         FDRE                                         r  U2/U2/dato1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.840    -0.833    U2/U2/clk_out1
    SLICE_X65Y96         FDRE                                         r  U2/U2/dato1_reg_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.092    -0.488    U2/U2/dato1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U4/x_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.560    -0.604    U4/clk_out1
    SLICE_X59Y106        FDRE                                         r  U4/x_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  U4/x_2_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.342    U4/x_2[6]
    SLICE_X59Y106        FDRE                                         r  U4/x_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.831    -0.842    U4/clk_out1
    SLICE_X59Y106        FDRE                                         r  U4/x_3_reg[6]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X59Y106        FDRE (Hold_fdre_C_D)         0.017    -0.587    U4/x_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y5      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y23     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y6      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y26     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y9      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y33     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y27     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y22     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y16     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y98     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y98     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y98     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y98     FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     U2/U2/cuenta_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     U2/U2/cuenta_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     U2/U2/cuenta_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     U2/U2/cuenta_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X65Y98     U2/U2/dato2_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X64Y98     U2/U2/dato2_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y103    U2/U1/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y100    U2/U2/cuenta_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X65Y96     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X65Y96     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U2/U2/dato1_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U2/U2/dato1_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas_1
  To Clock:  clkfbout_clk_12megas_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       63.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.031ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.865ns  (logic 1.450ns (7.299%)  route 18.415ns (92.701%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.414    18.959    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -18.959    
  -------------------------------------------------------------------
                         slack                                 63.031    

Slack (MET) :             63.380ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.512ns  (logic 1.450ns (7.431%)  route 18.062ns (92.569%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.061    18.607    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.723    82.036    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.987    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.987    
                         arrival time                         -18.607    
  -------------------------------------------------------------------
                         slack                                 63.380    

Slack (MET) :             63.824ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 1.450ns (7.606%)  route 17.613ns (92.394%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.612    18.157    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -18.157    
  -------------------------------------------------------------------
                         slack                                 63.824    

Slack (MET) :             64.027ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        18.854ns  (logic 1.450ns (7.691%)  route 17.404ns (92.309%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.403    17.948    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.711    82.024    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                 64.027    

Slack (MET) :             64.222ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 1.450ns (7.769%)  route 17.215ns (92.231%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.213    17.759    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -17.759    
  -------------------------------------------------------------------
                         slack                                 64.222    

Slack (MET) :             64.593ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        18.299ns  (logic 1.450ns (7.924%)  route 16.849ns (92.076%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.847    17.393    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.722    82.035    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -17.393    
  -------------------------------------------------------------------
                         slack                                 64.593    

Slack (MET) :             65.046ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        17.849ns  (logic 1.450ns (8.124%)  route 16.399ns (91.876%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.398    16.944    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                 65.046    

Slack (MET) :             65.257ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        17.640ns  (logic 1.450ns (8.220%)  route 16.190ns (91.780%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.189    16.735    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 65.257    

Slack (MET) :             65.417ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        17.482ns  (logic 1.450ns (8.294%)  route 16.032ns (91.706%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.030    16.576    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.729    82.042    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.176    82.353    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.993    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.993    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                 65.417    

Slack (MET) :             65.616ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        17.114ns  (logic 1.450ns (8.473%)  route 15.664ns (91.527%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 81.873 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        11.663    16.208    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y10         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.561    81.873    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.361    
                         clock uncertainty           -0.176    82.184    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.824    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.824    
                         arrival time                         -16.208    
  -------------------------------------------------------------------
                         slack                                 65.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U4/x_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  U4/x_1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.313    U4/x_1[3]
    SLICE_X61Y107        FDRE                                         r  U4/x_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.830    -0.843    U4/clk_out1
    SLICE_X61Y107        FDRE                                         r  U4/x_2_reg[3]/C
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.066    -0.350    U4/x_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.398%)  route 0.371ns (66.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X68Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/cuenta_reg_reg[2]/Q
                         net (fo=13, routed)          0.208    -0.246    U2/U2/cuenta_reg[2]
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=2, routed)           0.163    -0.038    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X68Y100        FDRE                                         r  U2/U2/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.835    -0.838    U2/U2/clk_out1
    SLICE_X68Y100        FDRE                                         r  U2/U2/cuenta_reg_reg[3]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.176    -0.153    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.070    -0.083    U2/U2/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U4/x_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  U4/x_0_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.319    U4/x_0[3]
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.830    -0.843    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.176    -0.429    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.063    -0.366    U4/x_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.186%)  route 0.177ns (48.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U2/U3/clk_out1
    SLICE_X57Y104        FDCE                                         r  U2/U3/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  U2/U3/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.177    -0.287    U2/U3/r_reg[6]
    SLICE_X56Y105        LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  U2/U3/r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    U2/U3/r_next[8]
    SLICE_X56Y105        FDCE                                         r  U2/U3/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.829    -0.844    U2/U3/clk_out1
    SLICE_X56Y105        FDCE                                         r  U2/U3/r_reg_reg[8]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X56Y105        FDCE (Hold_fdce_C_D)         0.121    -0.292    U2/U3/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U4/x_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.181%)  route 0.164ns (53.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.560    -0.604    U4/clk_out1
    SLICE_X59Y104        FDRE                                         r  U4/x_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U4/x_0_reg[1]/Q
                         net (fo=2, routed)           0.164    -0.299    U4/x_0[1]
    SLICE_X60Y106        FDRE                                         r  U4/x_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.831    -0.842    U4/clk_out1
    SLICE_X60Y106        FDRE                                         r  U4/x_1_reg[1]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.059    -0.353    U4/x_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.217%)  route 0.151ns (44.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X64Y97         FDRE                                         r  U2/U2/dato2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/dato2_reg_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.303    U2/U2/dato2_reg[6]
    SLICE_X65Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.258 r  U2/U2/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U2/U2/sample_out_next[6]
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.841    -0.832    U2/U2/clk_out1
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.092    -0.314    U2/U2/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U4/x_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.771%)  route 0.189ns (57.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.562    -0.602    U4/clk_out1
    SLICE_X63Y105        FDRE                                         r  U4/x_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  U4/x_2_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.273    U4/x_2[0]
    SLICE_X66Y105        FDRE                                         r  U4/x_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.834    -0.839    U4/clk_out1
    SLICE_X66Y105        FDRE                                         r  U4/x_3_reg[0]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.059    -0.329    U4/x_3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.531%)  route 0.171ns (47.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X64Y98         FDRE                                         r  U2/U2/dato2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/dato2_reg_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.283    U2/U2/dato2_reg[1]
    SLICE_X65Y97         LUT3 (Prop_lut3_I2_O)        0.048    -0.235 r  U2/U2/sample_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    U2/U2/sample_out_next[1]
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.841    -0.832    U2/U2/clk_out1
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.107    -0.296    U2/U2/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.175%)  route 0.138ns (39.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.568    -0.596    U2/U2/clk_out1
    SLICE_X66Y96         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  U2/U2/dato1_reg_reg[1]/Q
                         net (fo=7, routed)           0.138    -0.294    U2/U2/dato1_reg[1]
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.249 r  U2/U2/dato1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    U2/U2/dato1_next[4]
    SLICE_X65Y96         FDRE                                         r  U2/U2/dato1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.840    -0.833    U2/U2/clk_out1
    SLICE_X65Y96         FDRE                                         r  U2/U2/dato1_reg_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.092    -0.312    U2/U2/dato1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U4/x_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.560    -0.604    U4/clk_out1
    SLICE_X59Y106        FDRE                                         r  U4/x_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  U4/x_2_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.342    U4/x_2[6]
    SLICE_X59Y106        FDRE                                         r  U4/x_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.831    -0.842    U4/clk_out1
    SLICE_X59Y106        FDRE                                         r  U4/x_3_reg[6]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X59Y106        FDRE (Hold_fdre_C_D)         0.017    -0.411    U4/x_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       63.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.031ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.865ns  (logic 1.450ns (7.299%)  route 18.415ns (92.701%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.414    18.959    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -18.959    
  -------------------------------------------------------------------
                         slack                                 63.031    

Slack (MET) :             63.380ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.512ns  (logic 1.450ns (7.431%)  route 18.062ns (92.569%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.061    18.607    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.723    82.036    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.987    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.987    
                         arrival time                         -18.607    
  -------------------------------------------------------------------
                         slack                                 63.380    

Slack (MET) :             63.824ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 1.450ns (7.606%)  route 17.613ns (92.394%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.612    18.157    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -18.157    
  -------------------------------------------------------------------
                         slack                                 63.824    

Slack (MET) :             64.027ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        18.854ns  (logic 1.450ns (7.691%)  route 17.404ns (92.309%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.403    17.948    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.711    82.024    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                 64.027    

Slack (MET) :             64.222ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 1.450ns (7.769%)  route 17.215ns (92.231%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        13.213    17.759    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -17.759    
  -------------------------------------------------------------------
                         slack                                 64.222    

Slack (MET) :             64.593ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        18.299ns  (logic 1.450ns (7.924%)  route 16.849ns (92.076%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.847    17.393    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.722    82.035    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -17.393    
  -------------------------------------------------------------------
                         slack                                 64.593    

Slack (MET) :             65.046ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        17.849ns  (logic 1.450ns (8.124%)  route 16.399ns (91.876%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.398    16.944    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                 65.046    

Slack (MET) :             65.257ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        17.640ns  (logic 1.450ns (8.220%)  route 16.190ns (91.780%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.189    16.735    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 65.257    

Slack (MET) :             65.417ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        17.482ns  (logic 1.450ns (8.294%)  route 16.032ns (91.706%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        12.030    16.576    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.729    82.042    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.176    82.353    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.993    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.993    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                 65.417    

Slack (MET) :             65.616ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        17.114ns  (logic 1.450ns (8.473%)  route 15.664ns (91.527%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 81.873 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.634    -0.906    U2/U2/clk_out1
    SLICE_X69Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  U2/U2/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          1.199     0.712    U2/U2/cuenta_reg[1]
    SLICE_X67Y100        LUT5 (Prop_lut5_I1_O)        0.327     1.039 r  U2/U2/cuenta_reg[5]_i_6/O
                         net (fo=1, routed)           0.834     1.873    U2/U2/cuenta_reg[5]_i_6_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.332     2.205 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=3, routed)           0.839     3.044    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  U2/U2/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.598     3.767    U2/U2/sample_out_reg[7]_i_3_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.891 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=12, routed)          0.531     4.422    U2/U2/sample_out_reg
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.546 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        11.663    16.208    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y10         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         1.561    81.873    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.361    
                         clock uncertainty           -0.176    82.184    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.824    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.824    
                         arrival time                         -16.208    
  -------------------------------------------------------------------
                         slack                                 65.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U4/x_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  U4/x_1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.313    U4/x_1[3]
    SLICE_X61Y107        FDRE                                         r  U4/x_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.830    -0.843    U4/clk_out1
    SLICE_X61Y107        FDRE                                         r  U4/x_2_reg[3]/C
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.066    -0.350    U4/x_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.398%)  route 0.371ns (66.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X68Y99         FDRE                                         r  U2/U2/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/cuenta_reg_reg[2]/Q
                         net (fo=13, routed)          0.208    -0.246    U2/U2/cuenta_reg[2]
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=2, routed)           0.163    -0.038    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X68Y100        FDRE                                         r  U2/U2/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.835    -0.838    U2/U2/clk_out1
    SLICE_X68Y100        FDRE                                         r  U2/U2/cuenta_reg_reg[3]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.176    -0.153    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.070    -0.083    U2/U2/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U4/x_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  U4/x_0_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.319    U4/x_0[3]
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.830    -0.843    U4/clk_out1
    SLICE_X60Y107        FDRE                                         r  U4/x_1_reg[3]/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.176    -0.429    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.063    -0.366    U4/x_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.186%)  route 0.177ns (48.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559    -0.605    U2/U3/clk_out1
    SLICE_X57Y104        FDCE                                         r  U2/U3/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  U2/U3/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.177    -0.287    U2/U3/r_reg[6]
    SLICE_X56Y105        LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  U2/U3/r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    U2/U3/r_next[8]
    SLICE_X56Y105        FDCE                                         r  U2/U3/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.829    -0.844    U2/U3/clk_out1
    SLICE_X56Y105        FDCE                                         r  U2/U3/r_reg_reg[8]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X56Y105        FDCE (Hold_fdce_C_D)         0.121    -0.292    U2/U3/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U4/x_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.181%)  route 0.164ns (53.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.560    -0.604    U4/clk_out1
    SLICE_X59Y104        FDRE                                         r  U4/x_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U4/x_0_reg[1]/Q
                         net (fo=2, routed)           0.164    -0.299    U4/x_0[1]
    SLICE_X60Y106        FDRE                                         r  U4/x_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.831    -0.842    U4/clk_out1
    SLICE_X60Y106        FDRE                                         r  U4/x_1_reg[1]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.059    -0.353    U4/x_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.217%)  route 0.151ns (44.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X64Y97         FDRE                                         r  U2/U2/dato2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/dato2_reg_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.303    U2/U2/dato2_reg[6]
    SLICE_X65Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.258 r  U2/U2/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U2/U2/sample_out_next[6]
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.841    -0.832    U2/U2/clk_out1
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.092    -0.314    U2/U2/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U4/x_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.771%)  route 0.189ns (57.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.562    -0.602    U4/clk_out1
    SLICE_X63Y105        FDRE                                         r  U4/x_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  U4/x_2_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.273    U4/x_2[0]
    SLICE_X66Y105        FDRE                                         r  U4/x_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.834    -0.839    U4/clk_out1
    SLICE_X66Y105        FDRE                                         r  U4/x_3_reg[0]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.059    -0.329    U4/x_3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.531%)  route 0.171ns (47.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.569    -0.595    U2/U2/clk_out1
    SLICE_X64Y98         FDRE                                         r  U2/U2/dato2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U2/U2/dato2_reg_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.283    U2/U2/dato2_reg[1]
    SLICE_X65Y97         LUT3 (Prop_lut3_I2_O)        0.048    -0.235 r  U2/U2/sample_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    U2/U2/sample_out_next[1]
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.841    -0.832    U2/U2/clk_out1
    SLICE_X65Y97         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.107    -0.296    U2/U2/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.175%)  route 0.138ns (39.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.568    -0.596    U2/U2/clk_out1
    SLICE_X66Y96         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  U2/U2/dato1_reg_reg[1]/Q
                         net (fo=7, routed)           0.138    -0.294    U2/U2/dato1_reg[1]
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.249 r  U2/U2/dato1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    U2/U2/dato1_next[4]
    SLICE_X65Y96         FDRE                                         r  U2/U2/dato1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.840    -0.833    U2/U2/clk_out1
    SLICE_X65Y96         FDRE                                         r  U2/U2/dato1_reg_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.092    -0.312    U2/U2/dato1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U4/x_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.560    -0.604    U4/clk_out1
    SLICE_X59Y106        FDRE                                         r  U4/x_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  U4/x_2_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.342    U4/x_2[6]
    SLICE_X59Y106        FDRE                                         r  U4/x_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=460, routed)         0.831    -0.842    U4/clk_out1
    SLICE_X59Y106        FDRE                                         r  U4/x_3_reg[6]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X59Y106        FDRE (Hold_fdre_C_D)         0.017    -0.411    U4/x_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.068    





