#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005AF980 .scope module, "Exemplo0041" "Exemplo0041" 2 16;
 .timescale 0 0;
v003DA418_0 .net "clk", 0 0, v003D9B58_0; 1 drivers
S_005AFA90 .scope module, "CLK1" "clock" 2 18, 2 4, S_005AF980;
 .timescale 0 0;
v003D9B58_0 .var "clk", 0 0;
S_005AFA08 .scope module, "Exemplo0046" "Exemplo0046" 3 52;
 .timescale 0 0;
v003D2FD8_0 .net "clock", 0 0, v003DE580_0; 1 drivers
v003D3030_0 .net "p1", 0 0, v003DE528_0; 1 drivers
v003D3088_0 .net "p2", 0 0, v003DE8C8_0; 1 drivers
v003D4130_0 .net "p3", 0 0, v003DF510_0; 1 drivers
v003D4188_0 .net "p4", 0 0, v003DF460_0; 1 drivers
S_005AFD38 .scope module, "clk" "clock" 3 54, 2 4, S_005AFA08;
 .timescale 0 0;
v003DE580_0 .var "clk", 0 0;
S_005AFCB0 .scope module, "pls1" "pulse1" 3 56, 3 5, S_005AFA08;
 .timescale 0 0;
v003DE920_0 .alias "clock", 0 0, v003D2FD8_0;
v003DE528_0 .var "signal", 0 0;
S_005AFC28 .scope module, "pls2" "pulse2" 3 57, 3 19, S_005AFA08;
 .timescale 0 0;
v003DE870_0 .alias "clock", 0 0, v003D2FD8_0;
v003DE8C8_0 .var "signal", 0 0;
S_005AFBA0 .scope module, "pls3" "pulse3" 3 58, 3 29, S_005AFA08;
 .timescale 0 0;
v003DF4B8_0 .alias "clock", 0 0, v003D2FD8_0;
v003DF510_0 .var "signal", 0 0;
S_005AFB18 .scope module, "pls4" "pulse4" 3 59, 3 40, S_005AFA08;
 .timescale 0 0;
v003DB478_0 .alias "clock", 0 0, v003D2FD8_0;
v003DF460_0 .var "signal", 0 0;
E_003D9C40 .event posedge, v003DB478_0;
    .scope S_005AFA90;
T_0 ;
    %set/v v003D9B58_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005AFA90;
T_1 ;
    %delay 12, 0;
    %load/v 8, v003D9B58_0, 1;
    %inv 8, 1;
    %set/v v003D9B58_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005AF980;
T_2 ;
    %delay 120, 0;
    %vpi_call 2 20 "$finish";
    %end;
    .thread T_2;
    .scope S_005AFD38;
T_3 ;
    %set/v v003DE580_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_005AFD38;
T_4 ;
    %delay 12, 0;
    %load/v 8, v003DE580_0, 1;
    %inv 8, 1;
    %set/v v003DE580_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_005AFCB0;
T_5 ;
    %wait E_003D9C40;
    %set/v v003DE528_0, 1, 1;
    %delay 5, 0;
    %set/v v003DE528_0, 0, 1;
    %delay 5, 0;
    %set/v v003DE528_0, 1, 1;
    %delay 5, 0;
    %set/v v003DE528_0, 0, 1;
    %delay 5, 0;
    %set/v v003DE528_0, 1, 1;
    %delay 5, 0;
    %set/v v003DE528_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_005AFC28;
T_6 ;
    %wait E_003D9C40;
    %set/v v003DE8C8_0, 1, 1;
    %delay 5, 0;
    %set/v v003DE8C8_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_005AFBA0;
T_7 ;
    %wait E_003D9C40;
    %set/v v003DF510_0, 1, 1;
    %delay 5, 0;
    %set/v v003DF510_0, 0, 1;
    %delay 5, 0;
    %set/v v003DF510_0, 1, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_005AFB18;
T_8 ;
    %wait E_003D9C40;
    %set/v v003DF460_0, 1, 1;
    %delay 5, 0;
    %set/v v003DF460_0, 0, 1;
    %delay 5, 0;
    %set/v v003DF460_0, 1, 1;
    %delay 5, 0;
    %set/v v003DF460_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_005AFA08;
T_9 ;
    %vpi_call 3 61 "$dumpfile", "Exemplo0046.vcd";
    %vpi_call 3 62 "$dumpvars", 2'sb01, v003D2FD8_0, v003D3030_0, v003D3088_0, v003D4130_0, v003D4188_0;
    %delay 480, 0;
    %vpi_call 3 63 "$finish";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Filipe\Downloads\Faculdade\2° Periodo\Arquitetura de Computadores I\Programas e Ferramentas\Icarus_Verilog_v0_95\bin\Exemplo0046.v";
