
ATmega_w5500.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800100  000005f8  0000066c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000005f8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  000006b0  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000006e0  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000128  00000000  00000000  00000720  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000019e7  00000000  00000000  00000848  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000c02  00000000  00000000  0000222f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000b7f  00000000  00000000  00002e31  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000270  00000000  00000000  000039b0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000641  00000000  00000000  00003c20  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d1e  00000000  00000000  00004261  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000f0  00000000  00000000  00004f7f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   8:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  10:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  14:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  18:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  1c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  20:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  24:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  28:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  2c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  30:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  34:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  38:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  3c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  40:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  44:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  48:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  50:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  54:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  58:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  5c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  60:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  64:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 ef       	ldi	r30, 0xF8	; 248
  7c:	f5 e0       	ldi	r31, 0x05	; 5
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 34       	cpi	r26, 0x44	; 68
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>
  8a:	0e 94 4b 00 	call	0x96	; 0x96 <main>
  8e:	0c 94 fa 02 	jmp	0x5f4	; 0x5f4 <_exit>

00000092 <__bad_interrupt>:
  92:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000096 <main>:

uint8_t gateway_addr[4] = { 192, 128, 1, 1 };
uint8_t dest_addr[4] = { 169, 254, 202, 190 };

int main(void)
{
  96:	cf 93       	push	r28
  98:	df 93       	push	r29
  9a:	00 d0       	rcall	.+0      	; 0x9c <main+0x6>
  9c:	cd b7       	in	r28, 0x3d	; 61
  9e:	de b7       	in	r29, 0x3e	; 62
	uart0_Init(103); // 9600bps
  a0:	87 e6       	ldi	r24, 0x67	; 103
  a2:	0e 94 22 01 	call	0x244	; 0x244 <uart0_Init>
	w5500_Init();
  a6:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <w5500_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  aa:	2f ef       	ldi	r18, 0xFF	; 255
  ac:	89 e6       	ldi	r24, 0x69	; 105
  ae:	98 e1       	ldi	r25, 0x18	; 24
  b0:	21 50       	subi	r18, 0x01	; 1
  b2:	80 40       	sbci	r24, 0x00	; 0
  b4:	90 40       	sbci	r25, 0x00	; 0
  b6:	e1 f7       	brne	.-8      	; 0xb0 <main+0x1a>
  b8:	00 c0       	rjmp	.+0      	; 0xba <main+0x24>
  ba:	00 00       	nop
	
	_delay_ms(500);
	
	uint8_t data[4];
	uint8_t status = SOCK_CLOSED;
	uint8_t length[2] = { 0, 0 };
  bc:	19 82       	std	Y+1, r1	; 0x01
  be:	1a 82       	std	Y+2, r1	; 0x02
	
	// Soft Reset
	w5500_WriteByte(W5500_BSB_COMMON, W5500_MODE, 0x80);
  c0:	40 e8       	ldi	r20, 0x80	; 128
  c2:	60 e0       	ldi	r22, 0x00	; 0
  c4:	70 e0       	ldi	r23, 0x00	; 0
  c6:	80 e0       	ldi	r24, 0x00	; 0
  c8:	0e 94 24 02 	call	0x448	; 0x448 <w5500_WriteByte>
	
	// IP Address Setting
	w5500_WriteBuff(W5500_BSB_COMMON, W5500_SOURCE_IP_ADDR, sock.ip, 4);
  cc:	24 e0       	ldi	r18, 0x04	; 4
  ce:	44 e0       	ldi	r20, 0x04	; 4
  d0:	51 e0       	ldi	r21, 0x01	; 1
  d2:	6f e0       	ldi	r22, 0x0F	; 15
  d4:	70 e0       	ldi	r23, 0x00	; 0
  d6:	80 e0       	ldi	r24, 0x00	; 0
  d8:	0e 94 93 02 	call	0x526	; 0x526 <w5500_WriteBuff>
	
	// Socket Setting
	w5500_WriteByte(W5500_BSB_Sn_REG(0), W5500_Sn_MR, 0x01); 
  dc:	41 e0       	ldi	r20, 0x01	; 1
  de:	60 e0       	ldi	r22, 0x00	; 0
  e0:	70 e0       	ldi	r23, 0x00	; 0
  e2:	81 e0       	ldi	r24, 0x01	; 1
  e4:	0e 94 24 02 	call	0x448	; 0x448 <w5500_WriteByte>
	w5500_WriteBuff(W5500_BSB_Sn_REG(0), W5500_Sn_DIPR, dest_addr, 4);
  e8:	24 e0       	ldi	r18, 0x04	; 4
  ea:	40 e0       	ldi	r20, 0x00	; 0
  ec:	51 e0       	ldi	r21, 0x01	; 1
  ee:	6c e0       	ldi	r22, 0x0C	; 12
  f0:	70 e0       	ldi	r23, 0x00	; 0
  f2:	81 e0       	ldi	r24, 0x01	; 1
  f4:	0e 94 93 02 	call	0x526	; 0x526 <w5500_WriteBuff>
	w5500_WriteBuff(W5500_BSB_Sn_REG(0), W5500_Sn_PORT, sock.port, 2);
  f8:	22 e0       	ldi	r18, 0x02	; 2
  fa:	48 e0       	ldi	r20, 0x08	; 8
  fc:	51 e0       	ldi	r21, 0x01	; 1
  fe:	64 e0       	ldi	r22, 0x04	; 4
 100:	70 e0       	ldi	r23, 0x00	; 0
 102:	81 e0       	ldi	r24, 0x01	; 1
 104:	0e 94 93 02 	call	0x526	; 0x526 <w5500_WriteBuff>
	w5500_WriteBuff(W5500_BSB_Sn_REG(0), W5500_Sn_DPORT, sock.port, 2);
 108:	22 e0       	ldi	r18, 0x02	; 2
 10a:	48 e0       	ldi	r20, 0x08	; 8
 10c:	51 e0       	ldi	r21, 0x01	; 1
 10e:	60 e1       	ldi	r22, 0x10	; 16
 110:	70 e0       	ldi	r23, 0x00	; 0
 112:	81 e0       	ldi	r24, 0x01	; 1
 114:	0e 94 93 02 	call	0x526	; 0x526 <w5500_WriteBuff>
	
	w5500_WriteByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR, OPEN);
 118:	41 e0       	ldi	r20, 0x01	; 1
 11a:	61 e0       	ldi	r22, 0x01	; 1
 11c:	70 e0       	ldi	r23, 0x00	; 0
 11e:	81 e0       	ldi	r24, 0x01	; 1
 120:	0e 94 24 02 	call	0x448	; 0x448 <w5500_WriteByte>

	while (w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR) != 0);
 124:	61 e0       	ldi	r22, 0x01	; 1
 126:	70 e0       	ldi	r23, 0x00	; 0
 128:	81 e0       	ldi	r24, 0x01	; 1
 12a:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <w5500_ReadByte>
 12e:	81 11       	cpse	r24, r1
 130:	f9 cf       	rjmp	.-14     	; 0x124 <main+0x8e>
	while (w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_SR) != SOCK_INIT);
 132:	63 e0       	ldi	r22, 0x03	; 3
 134:	70 e0       	ldi	r23, 0x00	; 0
 136:	81 e0       	ldi	r24, 0x01	; 1
 138:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <w5500_ReadByte>
 13c:	83 31       	cpi	r24, 0x13	; 19
 13e:	c9 f7       	brne	.-14     	; 0x132 <main+0x9c>
	
	// Connect
	w5500_WriteByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR, CONNECT);
 140:	44 e0       	ldi	r20, 0x04	; 4
 142:	61 e0       	ldi	r22, 0x01	; 1
 144:	70 e0       	ldi	r23, 0x00	; 0
 146:	81 e0       	ldi	r24, 0x01	; 1
 148:	0e 94 24 02 	call	0x448	; 0x448 <w5500_WriteByte>
	while (w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR) != 0);
 14c:	61 e0       	ldi	r22, 0x01	; 1
 14e:	70 e0       	ldi	r23, 0x00	; 0
 150:	81 e0       	ldi	r24, 0x01	; 1
 152:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <w5500_ReadByte>
 156:	81 11       	cpse	r24, r1
 158:	f9 cf       	rjmp	.-14     	; 0x14c <main+0xb6>
 15a:	2f ef       	ldi	r18, 0xFF	; 255
 15c:	83 ed       	ldi	r24, 0xD3	; 211
 15e:	90 e3       	ldi	r25, 0x30	; 48
 160:	21 50       	subi	r18, 0x01	; 1
 162:	80 40       	sbci	r24, 0x00	; 0
 164:	90 40       	sbci	r25, 0x00	; 0
 166:	e1 f7       	brne	.-8      	; 0x160 <main+0xca>
 168:	00 c0       	rjmp	.+0      	; 0x16a <main+0xd4>
 16a:	00 00       	nop
	do
	{
		_delay_ms(1000);
		status = w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_SR);
 16c:	63 e0       	ldi	r22, 0x03	; 3
 16e:	70 e0       	ldi	r23, 0x00	; 0
 170:	81 e0       	ldi	r24, 0x01	; 1
 172:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <w5500_ReadByte>
 176:	18 2f       	mov	r17, r24
		uart0_printf("status = %d\n", status);
 178:	1f 92       	push	r1
 17a:	8f 93       	push	r24
 17c:	88 e1       	ldi	r24, 0x18	; 24
 17e:	91 e0       	ldi	r25, 0x01	; 1
 180:	9f 93       	push	r25
 182:	8f 93       	push	r24
 184:	0e 94 34 01 	call	0x268	; 0x268 <uart0_printf>
	} while (status != SOCK_ESTABLISHED);
 188:	0f 90       	pop	r0
 18a:	0f 90       	pop	r0
 18c:	0f 90       	pop	r0
 18e:	0f 90       	pop	r0
 190:	17 31       	cpi	r17, 0x17	; 23
 192:	19 f7       	brne	.-58     	; 0x15a <main+0xc4>
	while (w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR) != 0);
 194:	61 e0       	ldi	r22, 0x01	; 1
 196:	70 e0       	ldi	r23, 0x00	; 0
 198:	81 e0       	ldi	r24, 0x01	; 1
 19a:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <w5500_ReadByte>
 19e:	81 11       	cpse	r24, r1
 1a0:	f9 cf       	rjmp	.-14     	; 0x194 <main+0xfe>
	uart0_printf("Test5\n");
 1a2:	85 e2       	ldi	r24, 0x25	; 37
 1a4:	91 e0       	ldi	r25, 0x01	; 1
 1a6:	9f 93       	push	r25
 1a8:	8f 93       	push	r24
 1aa:	0e 94 34 01 	call	0x268	; 0x268 <uart0_printf>
 1ae:	0f 90       	pop	r0
 1b0:	0f 90       	pop	r0
	
    /* Replace with your application code */
    while (1) 
    {
		if (getSnRX_RSR(0, length))
 1b2:	be 01       	movw	r22, r28
 1b4:	6f 5f       	subi	r22, 0xFF	; 255
 1b6:	7f 4f       	sbci	r23, 0xFF	; 255
 1b8:	80 e0       	ldi	r24, 0x00	; 0
 1ba:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <getSnRX_RSR>
 1be:	88 23       	and	r24, r24
 1c0:	91 f0       	breq	.+36     	; 0x1e6 <main+0x150>
		{
			uart0_printf("RSR Length %d, %d\n", length[0], length[1]);	
 1c2:	9a 81       	ldd	r25, Y+2	; 0x02
 1c4:	89 81       	ldd	r24, Y+1	; 0x01
 1c6:	1f 92       	push	r1
 1c8:	9f 93       	push	r25
 1ca:	1f 92       	push	r1
 1cc:	8f 93       	push	r24
 1ce:	8c e2       	ldi	r24, 0x2C	; 44
 1d0:	91 e0       	ldi	r25, 0x01	; 1
 1d2:	9f 93       	push	r25
 1d4:	8f 93       	push	r24
 1d6:	0e 94 34 01 	call	0x268	; 0x268 <uart0_printf>
 1da:	0f 90       	pop	r0
 1dc:	0f 90       	pop	r0
 1de:	0f 90       	pop	r0
 1e0:	0f 90       	pop	r0
 1e2:	0f 90       	pop	r0
 1e4:	0f 90       	pop	r0
 1e6:	2f ef       	ldi	r18, 0xFF	; 255
 1e8:	87 ea       	ldi	r24, 0xA7	; 167
 1ea:	91 e6       	ldi	r25, 0x61	; 97
 1ec:	21 50       	subi	r18, 0x01	; 1
 1ee:	80 40       	sbci	r24, 0x00	; 0
 1f0:	90 40       	sbci	r25, 0x00	; 0
 1f2:	e1 f7       	brne	.-8      	; 0x1ec <main+0x156>
 1f4:	00 c0       	rjmp	.+0      	; 0x1f6 <main+0x160>
 1f6:	00 00       	nop
 1f8:	dc cf       	rjmp	.-72     	; 0x1b2 <main+0x11c>

000001fa <spi_MasterInit>:
 */ 

#include "spi.h"

void spi_MasterInit(volatile uint8_t* ddr, spi_pins_t spi)
{
 1fa:	fc 01       	movw	r30, r24
	*ddr |= 1 << spi.mosi | 1 << spi.sck;
 1fc:	90 81       	ld	r25, Z
 1fe:	21 e0       	ldi	r18, 0x01	; 1
 200:	30 e0       	ldi	r19, 0x00	; 0
 202:	d9 01       	movw	r26, r18
 204:	02 c0       	rjmp	.+4      	; 0x20a <spi_MasterInit+0x10>
 206:	aa 0f       	add	r26, r26
 208:	bb 1f       	adc	r27, r27
 20a:	5a 95       	dec	r21
 20c:	e2 f7       	brpl	.-8      	; 0x206 <spi_MasterInit+0xc>
 20e:	02 c0       	rjmp	.+4      	; 0x214 <spi_MasterInit+0x1a>
 210:	22 0f       	add	r18, r18
 212:	33 1f       	adc	r19, r19
 214:	6a 95       	dec	r22
 216:	e2 f7       	brpl	.-8      	; 0x210 <spi_MasterInit+0x16>
 218:	2a 2b       	or	r18, r26
 21a:	29 2b       	or	r18, r25
 21c:	20 83       	st	Z, r18
	// SPI enable, Master, F_CPU/16
	SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
 21e:	8c b5       	in	r24, 0x2c	; 44
 220:	81 65       	ori	r24, 0x51	; 81
 222:	8c bd       	out	0x2c, r24	; 44
	// MSB first + Mode 0 (CPOL=0, CPHA=0)
	SPCR &= ~((1 << DORD) | (1 << CPOL) | (1 << CPHA));
 224:	8c b5       	in	r24, 0x2c	; 44
 226:	83 7d       	andi	r24, 0xD3	; 211
 228:	8c bd       	out	0x2c, r24	; 44
 22a:	08 95       	ret

0000022c <spi_MasterWrite>:
}

void spi_MasterWrite(uint8_t data)
{
	SPDR = data;
 22c:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
 22e:	0d b4       	in	r0, 0x2d	; 45
 230:	07 fe       	sbrs	r0, 7
 232:	fd cf       	rjmp	.-6      	; 0x22e <spi_MasterWrite+0x2>
}
 234:	08 95       	ret

00000236 <spi_MasterRead>:

uint8_t spi_MasterRead(void)
{
	SPDR = 0xFF;
 236:	8f ef       	ldi	r24, 0xFF	; 255
 238:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
 23a:	0d b4       	in	r0, 0x2d	; 45
 23c:	07 fe       	sbrs	r0, 7
 23e:	fd cf       	rjmp	.-6      	; 0x23a <spi_MasterRead+0x4>
	return SPDR;
 240:	8e b5       	in	r24, 0x2e	; 46
}
 242:	08 95       	ret

00000244 <uart0_Init>:
	{
		uart0_Write(*str);
		str++;
	}
	uart0_Write('\n');
}
 244:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 248:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 24c:	88 e1       	ldi	r24, 0x18	; 24
 24e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 252:	86 e0       	ldi	r24, 0x06	; 6
 254:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 258:	08 95       	ret

0000025a <uart0_Write>:
 25a:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 25e:	95 ff       	sbrs	r25, 5
 260:	fc cf       	rjmp	.-8      	; 0x25a <uart0_Write>
 262:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 266:	08 95       	ret

00000268 <uart0_printf>:

void uart0_printf(const char *fmt, ...)
{
 268:	af 92       	push	r10
 26a:	bf 92       	push	r11
 26c:	cf 92       	push	r12
 26e:	df 92       	push	r13
 270:	ef 92       	push	r14
 272:	ff 92       	push	r15
 274:	0f 93       	push	r16
 276:	1f 93       	push	r17
 278:	cf 93       	push	r28
 27a:	df 93       	push	r29
 27c:	cd b7       	in	r28, 0x3d	; 61
 27e:	de b7       	in	r29, 0x3e	; 62
 280:	2c 97       	sbiw	r28, 0x0c	; 12
 282:	0f b6       	in	r0, 0x3f	; 63
 284:	f8 94       	cli
 286:	de bf       	out	0x3e, r29	; 62
 288:	0f be       	out	0x3f, r0	; 63
 28a:	cd bf       	out	0x3d, r28	; 61
 28c:	fe 01       	movw	r30, r28
 28e:	79 96       	adiw	r30, 0x19	; 25
 290:	01 91       	ld	r16, Z+
 292:	11 91       	ld	r17, Z+
	va_list ap;
	va_start(ap, fmt);
 294:	7f 01       	movw	r14, r30
	
	while (*fmt)
 296:	78 c0       	rjmp	.+240    	; 0x388 <uart0_printf+0x120>
	{
		if (*fmt == '%')
 298:	85 32       	cpi	r24, 0x25	; 37
 29a:	09 f0       	breq	.+2      	; 0x29e <uart0_printf+0x36>
 29c:	6f c0       	rjmp	.+222    	; 0x37c <uart0_printf+0x114>
		{
			fmt++;
 29e:	68 01       	movw	r12, r16
 2a0:	8f ef       	ldi	r24, 0xFF	; 255
 2a2:	c8 1a       	sub	r12, r24
 2a4:	d8 0a       	sbc	r13, r24
			switch (*fmt)
 2a6:	f8 01       	movw	r30, r16
 2a8:	81 81       	ldd	r24, Z+1	; 0x01
 2aa:	83 36       	cpi	r24, 0x63	; 99
 2ac:	51 f0       	breq	.+20     	; 0x2c2 <uart0_printf+0x5a>
 2ae:	20 f4       	brcc	.+8      	; 0x2b8 <uart0_printf+0x50>
 2b0:	85 32       	cpi	r24, 0x25	; 37
 2b2:	09 f4       	brne	.+2      	; 0x2b6 <uart0_printf+0x4e>
 2b4:	5f c0       	rjmp	.+190    	; 0x374 <uart0_printf+0x10c>
 2b6:	65 c0       	rjmp	.+202    	; 0x382 <uart0_printf+0x11a>
 2b8:	84 36       	cpi	r24, 0x64	; 100
 2ba:	f1 f0       	breq	.+60     	; 0x2f8 <uart0_printf+0x90>
 2bc:	83 37       	cpi	r24, 0x73	; 115
 2be:	51 f0       	breq	.+20     	; 0x2d4 <uart0_printf+0x6c>
 2c0:	60 c0       	rjmp	.+192    	; 0x382 <uart0_printf+0x11a>
			{
				case 'c':
				{
					int ch = va_arg(ap, int);
 2c2:	87 01       	movw	r16, r14
 2c4:	0e 5f       	subi	r16, 0xFE	; 254
 2c6:	1f 4f       	sbci	r17, 0xFF	; 255
					uart0_Write((uint8_t)ch);
 2c8:	f7 01       	movw	r30, r14
 2ca:	80 81       	ld	r24, Z
 2cc:	0e 94 2d 01 	call	0x25a	; 0x25a <uart0_Write>
			fmt++;
			switch (*fmt)
			{
				case 'c':
				{
					int ch = va_arg(ap, int);
 2d0:	78 01       	movw	r14, r16
					uart0_Write((uint8_t)ch);
					break;
 2d2:	57 c0       	rjmp	.+174    	; 0x382 <uart0_printf+0x11a>
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
 2d4:	57 01       	movw	r10, r14
 2d6:	f2 e0       	ldi	r31, 0x02	; 2
 2d8:	af 0e       	add	r10, r31
 2da:	b1 1c       	adc	r11, r1
 2dc:	f7 01       	movw	r30, r14
 2de:	00 81       	ld	r16, Z
 2e0:	11 81       	ldd	r17, Z+1	; 0x01
					while (*s)
 2e2:	04 c0       	rjmp	.+8      	; 0x2ec <uart0_printf+0x84>
					{
						uart0_Write((uint8_t)(*s++));
 2e4:	0f 5f       	subi	r16, 0xFF	; 255
 2e6:	1f 4f       	sbci	r17, 0xFF	; 255
 2e8:	0e 94 2d 01 	call	0x25a	; 0x25a <uart0_Write>
					break;
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
					while (*s)
 2ec:	f8 01       	movw	r30, r16
 2ee:	80 81       	ld	r24, Z
 2f0:	81 11       	cpse	r24, r1
 2f2:	f8 cf       	rjmp	.-16     	; 0x2e4 <uart0_printf+0x7c>
					uart0_Write((uint8_t)ch);
					break;
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
 2f4:	75 01       	movw	r14, r10
 2f6:	45 c0       	rjmp	.+138    	; 0x382 <uart0_printf+0x11a>
					}
					break;
				}
				case 'd':
				{
					int n = va_arg(ap, int);
 2f8:	57 01       	movw	r10, r14
 2fa:	f2 e0       	ldi	r31, 0x02	; 2
 2fc:	af 0e       	add	r10, r31
 2fe:	b1 1c       	adc	r11, r1
 300:	f7 01       	movw	r30, r14
 302:	e0 80       	ld	r14, Z
 304:	f1 80       	ldd	r15, Z+1	; 0x01
					char buff[12];
					int i = 0;
					if (n == 0)
 306:	e1 14       	cp	r14, r1
 308:	f1 04       	cpc	r15, r1
 30a:	21 f4       	brne	.+8      	; 0x314 <uart0_printf+0xac>
					{
						uart0_Write('0');
 30c:	80 e3       	ldi	r24, 0x30	; 48
 30e:	0e 94 2d 01 	call	0x25a	; 0x25a <uart0_Write>
						break;
 312:	2e c0       	rjmp	.+92     	; 0x370 <uart0_printf+0x108>
					}
					if (n < 0)
 314:	ff 20       	and	r15, r15
 316:	34 f4       	brge	.+12     	; 0x324 <uart0_printf+0xbc>
					{
						uart0_Write('-');
 318:	8d e2       	ldi	r24, 0x2D	; 45
 31a:	0e 94 2d 01 	call	0x25a	; 0x25a <uart0_Write>
						n = -n;
 31e:	f1 94       	neg	r15
 320:	e1 94       	neg	r14
 322:	f1 08       	sbc	r15, r1
	}
	uart0_Write('\n');
}

void uart0_printf(const char *fmt, ...)
{
 324:	00 e0       	ldi	r16, 0x00	; 0
 326:	10 e0       	ldi	r17, 0x00	; 0
 328:	11 c0       	rjmp	.+34     	; 0x34c <uart0_printf+0xe4>
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
 32a:	c7 01       	movw	r24, r14
 32c:	6a e0       	ldi	r22, 0x0A	; 10
 32e:	70 e0       	ldi	r23, 0x00	; 0
 330:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <__divmodhi4>
 334:	80 5d       	subi	r24, 0xD0	; 208
 336:	e1 e0       	ldi	r30, 0x01	; 1
 338:	f0 e0       	ldi	r31, 0x00	; 0
 33a:	ec 0f       	add	r30, r28
 33c:	fd 1f       	adc	r31, r29
 33e:	e0 0f       	add	r30, r16
 340:	f1 1f       	adc	r31, r17
 342:	80 83       	st	Z, r24
						n /= 10;
 344:	e6 2e       	mov	r14, r22
 346:	f7 2e       	mov	r15, r23
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
 348:	0f 5f       	subi	r16, 0xFF	; 255
 34a:	1f 4f       	sbci	r17, 0xFF	; 255
					if (n < 0)
					{
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
 34c:	1e 14       	cp	r1, r14
 34e:	1f 04       	cpc	r1, r15
 350:	64 f3       	brlt	.-40     	; 0x32a <uart0_printf+0xc2>
 352:	0b c0       	rjmp	.+22     	; 0x36a <uart0_printf+0x102>
						buff[i++] = (uint8_t)('0' + (n % 10));
						n /= 10;
					}
					while (i > 0)
					{
						uart0_Write(buff[--i]);
 354:	01 50       	subi	r16, 0x01	; 1
 356:	11 09       	sbc	r17, r1
 358:	e1 e0       	ldi	r30, 0x01	; 1
 35a:	f0 e0       	ldi	r31, 0x00	; 0
 35c:	ec 0f       	add	r30, r28
 35e:	fd 1f       	adc	r31, r29
 360:	e0 0f       	add	r30, r16
 362:	f1 1f       	adc	r31, r17
 364:	80 81       	ld	r24, Z
 366:	0e 94 2d 01 	call	0x25a	; 0x25a <uart0_Write>
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
						n /= 10;
					}
					while (i > 0)
 36a:	10 16       	cp	r1, r16
 36c:	11 06       	cpc	r1, r17
 36e:	94 f3       	brlt	.-28     	; 0x354 <uart0_printf+0xec>
					}
					break;
				}
				case 'd':
				{
					int n = va_arg(ap, int);
 370:	75 01       	movw	r14, r10
 372:	07 c0       	rjmp	.+14     	; 0x382 <uart0_printf+0x11a>
					}
					break;
				}
				case '%':
				{
					uart0_Write('%');
 374:	85 e2       	ldi	r24, 0x25	; 37
 376:	0e 94 2d 01 	call	0x25a	; 0x25a <uart0_Write>
					break;
 37a:	03 c0       	rjmp	.+6      	; 0x382 <uart0_printf+0x11a>
				}
			}
		}
		else
		{
			uart0_Write((uint8_t)(*fmt));
 37c:	0e 94 2d 01 	call	0x25a	; 0x25a <uart0_Write>
 380:	68 01       	movw	r12, r16
		}
		fmt++;
 382:	86 01       	movw	r16, r12
 384:	0f 5f       	subi	r16, 0xFF	; 255
 386:	1f 4f       	sbci	r17, 0xFF	; 255
void uart0_printf(const char *fmt, ...)
{
	va_list ap;
	va_start(ap, fmt);
	
	while (*fmt)
 388:	f8 01       	movw	r30, r16
 38a:	80 81       	ld	r24, Z
 38c:	81 11       	cpse	r24, r1
 38e:	84 cf       	rjmp	.-248    	; 0x298 <uart0_printf+0x30>
			uart0_Write((uint8_t)(*fmt));
		}
		fmt++;
	}
	va_end(ap);
 390:	2c 96       	adiw	r28, 0x0c	; 12
 392:	0f b6       	in	r0, 0x3f	; 63
 394:	f8 94       	cli
 396:	de bf       	out	0x3e, r29	; 62
 398:	0f be       	out	0x3f, r0	; 63
 39a:	cd bf       	out	0x3d, r28	; 61
 39c:	df 91       	pop	r29
 39e:	cf 91       	pop	r28
 3a0:	1f 91       	pop	r17
 3a2:	0f 91       	pop	r16
 3a4:	ff 90       	pop	r15
 3a6:	ef 90       	pop	r14
 3a8:	df 90       	pop	r13
 3aa:	cf 90       	pop	r12
 3ac:	bf 90       	pop	r11
 3ae:	af 90       	pop	r10
 3b0:	08 95       	ret

000003b2 <getSnRX_RSR>:
	ret = w5500_ReadBuff(W5500_BSB_Sn_REG(socket), W5500_Sn_TX_FSR, data, 2);
	return (ret == 1) ? 1 : 0;
}

uint8_t getSnRX_RSR(uint8_t socket, uint8_t* data)
{
 3b2:	ab 01       	movw	r20, r22
	uint8_t ret;
	ret = w5500_ReadBuff(W5500_BSB_Sn_REG(socket), W5500_Sn_RX_RSR, data, 2);
 3b4:	88 0f       	add	r24, r24
 3b6:	88 0f       	add	r24, r24
 3b8:	22 e0       	ldi	r18, 0x02	; 2
 3ba:	66 e2       	ldi	r22, 0x26	; 38
 3bc:	70 e0       	ldi	r23, 0x00	; 0
 3be:	8f 5f       	subi	r24, 0xFF	; 255
 3c0:	0e 94 52 02 	call	0x4a4	; 0x4a4 <w5500_ReadBuff>
	return (ret == 1) ? 1 : 0;
 3c4:	91 e0       	ldi	r25, 0x01	; 1
 3c6:	81 30       	cpi	r24, 0x01	; 1
 3c8:	09 f0       	breq	.+2      	; 0x3cc <getSnRX_RSR+0x1a>
 3ca:	90 e0       	ldi	r25, 0x00	; 0
}
 3cc:	89 2f       	mov	r24, r25
 3ce:	08 95       	ret

000003d0 <w5500_Init>:
	
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
	
	return (value == 0x04) ? 1 : 0;
}
 3d0:	40 91 3f 01 	lds	r20, 0x013F	; 0x80013f <spi_pins>
 3d4:	50 91 40 01 	lds	r21, 0x0140	; 0x800140 <spi_pins+0x1>
 3d8:	60 91 41 01 	lds	r22, 0x0141	; 0x800141 <spi_pins+0x2>
 3dc:	70 91 42 01 	lds	r23, 0x0142	; 0x800142 <spi_pins+0x3>
 3e0:	84 e2       	ldi	r24, 0x24	; 36
 3e2:	90 e0       	ldi	r25, 0x00	; 0
 3e4:	0e 94 fd 00 	call	0x1fa	; 0x1fa <spi_MasterInit>
 3e8:	8f e3       	ldi	r24, 0x3F	; 63
 3ea:	9c e9       	ldi	r25, 0x9C	; 156
 3ec:	01 97       	sbiw	r24, 0x01	; 1
 3ee:	f1 f7       	brne	.-4      	; 0x3ec <w5500_Init+0x1c>
 3f0:	00 c0       	rjmp	.+0      	; 0x3f2 <w5500_Init+0x22>
 3f2:	00 00       	nop
 3f4:	08 95       	ret

000003f6 <w5500_ReadByte>:

uint8_t w5500_ReadByte(uint8_t bsb, uint16_t addr)
{
 3f6:	cf 93       	push	r28
 3f8:	df 93       	push	r29
 3fa:	c8 2f       	mov	r28, r24
 3fc:	d6 2f       	mov	r29, r22
 3fe:	87 2f       	mov	r24, r23
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 400:	94 b1       	in	r25, 0x04	; 4
 402:	94 60       	ori	r25, 0x04	; 4
 404:	94 b9       	out	0x04, r25	; 4
 406:	95 b1       	in	r25, 0x05	; 5
 408:	9b 7f       	andi	r25, 0xFB	; 251
 40a:	95 b9       	out	0x05, r25	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 40c:	9a e0       	ldi	r25, 0x0A	; 10
 40e:	9a 95       	dec	r25
 410:	f1 f7       	brne	.-4      	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
 412:	00 c0       	rjmp	.+0      	; 0x414 <__EEPROM_REGION_LENGTH__+0x14>
	_delay_us(2);
		
	spi_MasterWrite((uint8_t)(addr >> 8));
 414:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 418:	8d 2f       	mov	r24, r29
 41a:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
		
	spi_MasterWrite(W5500_CTRL(bsb, RWB_READ, 0x00));
 41e:	8c 2f       	mov	r24, r28
 420:	88 0f       	add	r24, r24
 422:	88 0f       	add	r24, r24
 424:	88 0f       	add	r24, r24
 426:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
		
	uint8_t value = spi_MasterRead();
 42a:	0e 94 1b 01 	call	0x236	; 0x236 <spi_MasterRead>
 42e:	9a e0       	ldi	r25, 0x0A	; 10
 430:	9a 95       	dec	r25
 432:	f1 f7       	brne	.-4      	; 0x430 <__EEPROM_REGION_LENGTH__+0x30>
 434:	00 c0       	rjmp	.+0      	; 0x436 <__EEPROM_REGION_LENGTH__+0x36>
		
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 436:	94 b1       	in	r25, 0x04	; 4
 438:	94 60       	ori	r25, 0x04	; 4
 43a:	94 b9       	out	0x04, r25	; 4
 43c:	95 b1       	in	r25, 0x05	; 5
 43e:	94 60       	ori	r25, 0x04	; 4
 440:	95 b9       	out	0x05, r25	; 5
		
	return value;
}
 442:	df 91       	pop	r29
 444:	cf 91       	pop	r28
 446:	08 95       	ret

00000448 <w5500_WriteByte>:

void w5500_WriteByte(uint8_t bsb, uint16_t addr, uint8_t data)
{
 448:	1f 93       	push	r17
 44a:	cf 93       	push	r28
 44c:	df 93       	push	r29
 44e:	c8 2f       	mov	r28, r24
 450:	16 2f       	mov	r17, r22
 452:	87 2f       	mov	r24, r23
 454:	d4 2f       	mov	r29, r20
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 456:	94 b1       	in	r25, 0x04	; 4
 458:	94 60       	ori	r25, 0x04	; 4
 45a:	94 b9       	out	0x04, r25	; 4
 45c:	95 b1       	in	r25, 0x05	; 5
 45e:	9b 7f       	andi	r25, 0xFB	; 251
 460:	95 b9       	out	0x05, r25	; 5
 462:	9a e0       	ldi	r25, 0x0A	; 10
 464:	9a 95       	dec	r25
 466:	f1 f7       	brne	.-4      	; 0x464 <w5500_WriteByte+0x1c>
 468:	00 c0       	rjmp	.+0      	; 0x46a <w5500_WriteByte+0x22>
	_delay_us(2);
		
	spi_MasterWrite((uint8_t)(addr >> 8));
 46a:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 46e:	81 2f       	mov	r24, r17
 470:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
		
	spi_MasterWrite(W5500_CTRL(bsb, RWB_WRITE, 0x00));
 474:	8c 2f       	mov	r24, r28
 476:	88 0f       	add	r24, r24
 478:	88 0f       	add	r24, r24
 47a:	88 0f       	add	r24, r24
 47c:	84 60       	ori	r24, 0x04	; 4
 47e:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
		
	spi_MasterWrite(data);
 482:	8d 2f       	mov	r24, r29
 484:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
 488:	8a e0       	ldi	r24, 0x0A	; 10
 48a:	8a 95       	dec	r24
 48c:	f1 f7       	brne	.-4      	; 0x48a <w5500_WriteByte+0x42>
 48e:	00 c0       	rjmp	.+0      	; 0x490 <w5500_WriteByte+0x48>
		
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 490:	84 b1       	in	r24, 0x04	; 4
 492:	84 60       	ori	r24, 0x04	; 4
 494:	84 b9       	out	0x04, r24	; 4
 496:	85 b1       	in	r24, 0x05	; 5
 498:	84 60       	ori	r24, 0x04	; 4
 49a:	85 b9       	out	0x05, r24	; 5
}
 49c:	df 91       	pop	r29
 49e:	cf 91       	pop	r28
 4a0:	1f 91       	pop	r17
 4a2:	08 95       	ret

000004a4 <w5500_ReadBuff>:

uint8_t w5500_ReadBuff(uint8_t bsb, uint16_t addr, uint8_t* data, uint8_t len)
{
 4a4:	ef 92       	push	r14
 4a6:	ff 92       	push	r15
 4a8:	0f 93       	push	r16
 4aa:	1f 93       	push	r17
 4ac:	cf 93       	push	r28
 4ae:	df 93       	push	r29
 4b0:	c8 2f       	mov	r28, r24
 4b2:	16 2f       	mov	r17, r22
 4b4:	87 2f       	mov	r24, r23
 4b6:	7a 01       	movw	r14, r20
 4b8:	d2 2f       	mov	r29, r18
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 4ba:	94 b1       	in	r25, 0x04	; 4
 4bc:	94 60       	ori	r25, 0x04	; 4
 4be:	94 b9       	out	0x04, r25	; 4
 4c0:	95 b1       	in	r25, 0x05	; 5
 4c2:	9b 7f       	andi	r25, 0xFB	; 251
 4c4:	95 b9       	out	0x05, r25	; 5
 4c6:	9a e0       	ldi	r25, 0x0A	; 10
 4c8:	9a 95       	dec	r25
 4ca:	f1 f7       	brne	.-4      	; 0x4c8 <w5500_ReadBuff+0x24>
 4cc:	00 c0       	rjmp	.+0      	; 0x4ce <w5500_ReadBuff+0x2a>
	_delay_us(2);
	
	spi_MasterWrite((uint8_t)(addr >> 8));
 4ce:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 4d2:	81 2f       	mov	r24, r17
 4d4:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
	
	spi_MasterWrite(W5500_CTRL(bsb, RWB_READ, 0x00));
 4d8:	8c 2f       	mov	r24, r28
 4da:	88 0f       	add	r24, r24
 4dc:	88 0f       	add	r24, r24
 4de:	88 0f       	add	r24, r24
 4e0:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
	
    uint8_t i = 0;
 4e4:	80 e0       	ldi	r24, 0x00	; 0
    do {
	    data[i++] = spi_MasterRead();
 4e6:	c1 e0       	ldi	r28, 0x01	; 1
 4e8:	c8 0f       	add	r28, r24
 4ea:	87 01       	movw	r16, r14
 4ec:	08 0f       	add	r16, r24
 4ee:	11 1d       	adc	r17, r1
 4f0:	0e 94 1b 01 	call	0x236	; 0x236 <spi_MasterRead>
 4f4:	f8 01       	movw	r30, r16
 4f6:	80 83       	st	Z, r24
 4f8:	8c 2f       	mov	r24, r28
   } while (i < len);
 4fa:	cd 17       	cp	r28, r29
 4fc:	a0 f3       	brcs	.-24     	; 0x4e6 <w5500_ReadBuff+0x42>
 4fe:	fa e0       	ldi	r31, 0x0A	; 10
 500:	fa 95       	dec	r31
 502:	f1 f7       	brne	.-4      	; 0x500 <w5500_ReadBuff+0x5c>
 504:	00 c0       	rjmp	.+0      	; 0x506 <w5500_ReadBuff+0x62>

	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 506:	84 b1       	in	r24, 0x04	; 4
 508:	84 60       	ori	r24, 0x04	; 4
 50a:	84 b9       	out	0x04, r24	; 4
 50c:	85 b1       	in	r24, 0x05	; 5
 50e:	84 60       	ori	r24, 0x04	; 4
 510:	85 b9       	out	0x05, r24	; 5
	
	return (i == len) ? 1 : 0;
 512:	81 e0       	ldi	r24, 0x01	; 1
 514:	cd 13       	cpse	r28, r29
 516:	80 e0       	ldi	r24, 0x00	; 0
}
 518:	df 91       	pop	r29
 51a:	cf 91       	pop	r28
 51c:	1f 91       	pop	r17
 51e:	0f 91       	pop	r16
 520:	ff 90       	pop	r15
 522:	ef 90       	pop	r14
 524:	08 95       	ret

00000526 <w5500_WriteBuff>:

uint8_t w5500_WriteBuff(uint8_t bsb, uint16_t addr, uint8_t* data, uint8_t len)
{
 526:	ff 92       	push	r15
 528:	0f 93       	push	r16
 52a:	1f 93       	push	r17
 52c:	cf 93       	push	r28
 52e:	df 93       	push	r29
 530:	c8 2f       	mov	r28, r24
 532:	f6 2e       	mov	r15, r22
 534:	87 2f       	mov	r24, r23
 536:	8a 01       	movw	r16, r20
 538:	d2 2f       	mov	r29, r18
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 53a:	94 b1       	in	r25, 0x04	; 4
 53c:	94 60       	ori	r25, 0x04	; 4
 53e:	94 b9       	out	0x04, r25	; 4
 540:	95 b1       	in	r25, 0x05	; 5
 542:	9b 7f       	andi	r25, 0xFB	; 251
 544:	95 b9       	out	0x05, r25	; 5
 546:	9a e0       	ldi	r25, 0x0A	; 10
 548:	9a 95       	dec	r25
 54a:	f1 f7       	brne	.-4      	; 0x548 <w5500_WriteBuff+0x22>
 54c:	00 c0       	rjmp	.+0      	; 0x54e <w5500_WriteBuff+0x28>
	_delay_us(2);
	
	spi_MasterWrite((uint8_t)(addr >> 8));
 54e:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 552:	8f 2d       	mov	r24, r15
 554:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
	
	spi_MasterWrite(W5500_CTRL(bsb, RWB_WRITE, 0x00));
 558:	8c 2f       	mov	r24, r28
 55a:	88 0f       	add	r24, r24
 55c:	88 0f       	add	r24, r24
 55e:	88 0f       	add	r24, r24
 560:	84 60       	ori	r24, 0x04	; 4
 562:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
	
	uint8_t i = 0;
 566:	80 e0       	ldi	r24, 0x00	; 0
	do {
	    spi_MasterWrite(data[i++]);
 568:	c1 e0       	ldi	r28, 0x01	; 1
 56a:	c8 0f       	add	r28, r24
 56c:	f8 01       	movw	r30, r16
 56e:	e8 0f       	add	r30, r24
 570:	f1 1d       	adc	r31, r1
 572:	80 81       	ld	r24, Z
 574:	0e 94 16 01 	call	0x22c	; 0x22c <spi_MasterWrite>
 578:	8c 2f       	mov	r24, r28
	} while (i < len);
 57a:	cd 17       	cp	r28, r29
 57c:	a8 f3       	brcs	.-22     	; 0x568 <w5500_WriteBuff+0x42>
 57e:	8a e0       	ldi	r24, 0x0A	; 10
 580:	8a 95       	dec	r24
 582:	f1 f7       	brne	.-4      	; 0x580 <w5500_WriteBuff+0x5a>
 584:	00 c0       	rjmp	.+0      	; 0x586 <w5500_WriteBuff+0x60>
	
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 586:	84 b1       	in	r24, 0x04	; 4
 588:	84 60       	ori	r24, 0x04	; 4
 58a:	84 b9       	out	0x04, r24	; 4
 58c:	85 b1       	in	r24, 0x05	; 5
 58e:	84 60       	ori	r24, 0x04	; 4
 590:	85 b9       	out	0x05, r24	; 5
	
	return (i == len) ? 1 : 0;
 592:	81 e0       	ldi	r24, 0x01	; 1
 594:	cd 13       	cpse	r28, r29
 596:	80 e0       	ldi	r24, 0x00	; 0
 598:	df 91       	pop	r29
 59a:	cf 91       	pop	r28
 59c:	1f 91       	pop	r17
 59e:	0f 91       	pop	r16
 5a0:	ff 90       	pop	r15
 5a2:	08 95       	ret

000005a4 <__divmodhi4>:
 5a4:	97 fb       	bst	r25, 7
 5a6:	07 2e       	mov	r0, r23
 5a8:	16 f4       	brtc	.+4      	; 0x5ae <__divmodhi4+0xa>
 5aa:	00 94       	com	r0
 5ac:	07 d0       	rcall	.+14     	; 0x5bc <__divmodhi4_neg1>
 5ae:	77 fd       	sbrc	r23, 7
 5b0:	09 d0       	rcall	.+18     	; 0x5c4 <__divmodhi4_neg2>
 5b2:	0e 94 e6 02 	call	0x5cc	; 0x5cc <__udivmodhi4>
 5b6:	07 fc       	sbrc	r0, 7
 5b8:	05 d0       	rcall	.+10     	; 0x5c4 <__divmodhi4_neg2>
 5ba:	3e f4       	brtc	.+14     	; 0x5ca <__divmodhi4_exit>

000005bc <__divmodhi4_neg1>:
 5bc:	90 95       	com	r25
 5be:	81 95       	neg	r24
 5c0:	9f 4f       	sbci	r25, 0xFF	; 255
 5c2:	08 95       	ret

000005c4 <__divmodhi4_neg2>:
 5c4:	70 95       	com	r23
 5c6:	61 95       	neg	r22
 5c8:	7f 4f       	sbci	r23, 0xFF	; 255

000005ca <__divmodhi4_exit>:
 5ca:	08 95       	ret

000005cc <__udivmodhi4>:
 5cc:	aa 1b       	sub	r26, r26
 5ce:	bb 1b       	sub	r27, r27
 5d0:	51 e1       	ldi	r21, 0x11	; 17
 5d2:	07 c0       	rjmp	.+14     	; 0x5e2 <__udivmodhi4_ep>

000005d4 <__udivmodhi4_loop>:
 5d4:	aa 1f       	adc	r26, r26
 5d6:	bb 1f       	adc	r27, r27
 5d8:	a6 17       	cp	r26, r22
 5da:	b7 07       	cpc	r27, r23
 5dc:	10 f0       	brcs	.+4      	; 0x5e2 <__udivmodhi4_ep>
 5de:	a6 1b       	sub	r26, r22
 5e0:	b7 0b       	sbc	r27, r23

000005e2 <__udivmodhi4_ep>:
 5e2:	88 1f       	adc	r24, r24
 5e4:	99 1f       	adc	r25, r25
 5e6:	5a 95       	dec	r21
 5e8:	a9 f7       	brne	.-22     	; 0x5d4 <__udivmodhi4_loop>
 5ea:	80 95       	com	r24
 5ec:	90 95       	com	r25
 5ee:	bc 01       	movw	r22, r24
 5f0:	cd 01       	movw	r24, r26
 5f2:	08 95       	ret

000005f4 <_exit>:
 5f4:	f8 94       	cli

000005f6 <__stop_program>:
 5f6:	ff cf       	rjmp	.-2      	; 0x5f6 <__stop_program>
