<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_n_v_i_c___type" xml:lang="en-US">
<title>NVIC_Type Struct Reference</title>
<indexterm><primary>NVIC_Type</primary></indexterm>
<para>

<para>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </para>
 
</para>
<para>
<computeroutput>#include &lt;core_cm4.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0bf79013b539f9f929c75bd50f8ec67d">ISER</link> [8]</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED0</emphasis> [24]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf458bc93cfb899fc1c77c5d1f39dde88">ICER</link> [8]</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RSERVED1</emphasis> [24]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab39acf254b485e3ad71b18aa9f1ca594">ISPR</link> [8]</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED2</emphasis> [24]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8165d9a8c0090021e56bbe91c2c44667">ICPR</link> [8]</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED3</emphasis> [24]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8694e172f431db09b5d570993da3917">IABR</link> [8]</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED4</emphasis> [56]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga38c377984f751265667317981f101bb4">IP</link> [240]</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED5</emphasis> [644]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1ga7e25d9380f9ef903923964322e71f2f6">__O</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga471c399bb79454dcdfb342a31a5684ae">STIR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </para>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_core__cm4_8h">core_cm4.h</link></section>
</section>
