dbg/rtl/verilog/riscv/core/mpsoc_dbg_bus_module_core.sv
dbg/rtl/verilog/riscv/core/mpsoc_dbg_bytefifo.sv
dbg/rtl/verilog/riscv/core/mpsoc_dbg_crc32.sv
dbg/rtl/verilog/riscv/core/mpsoc_dbg_jsp_module_core.sv
dbg/rtl/verilog/riscv/core/mpsoc_dbg_or1k_biu.sv
dbg/rtl/verilog/riscv/core/mpsoc_dbg_or1k_module.sv
dbg/rtl/verilog/riscv/core/mpsoc_dbg_or1k_status_reg.sv
dbg/rtl/verilog/riscv/core/mpsoc_dbg_syncflop.sv
dbg/rtl/verilog/riscv/core/mpsoc_dbg_syncreg.sv
dbg/rtl/verilog/riscv/ahb3/mpsoc_dbg_ahb3_biu.sv
dbg/rtl/verilog/riscv/ahb3/mpsoc_dbg_ahb3_module.sv
dbg/rtl/verilog/riscv/ahb3/mpsoc_dbg_jsp_apb_biu.sv
dbg/rtl/verilog/riscv/ahb3/mpsoc_dbg_jsp_apb_module.sv
dbg/rtl/verilog/riscv/ahb3/mpsoc_dbg_top_ahb3.sv

soc/dma/rtl/verilog/core/mpsoc_dma_arbitrer_rr.sv
soc/dma/rtl/verilog/core/mpsoc_dma_initiator_nocreq.sv
soc/dma/rtl/verilog/core/mpsoc_dma_packet_buffer.sv
soc/dma/rtl/verilog/core/mpsoc_dma_request_table.sv
soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_req.sv
soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator.sv
soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_interface.sv
soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_target.sv
soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_top.sv

soc/gpio/rtl/verilog/ahb3/mpsoc_ahb3_peripheral_bridge.sv
soc/gpio/rtl/verilog/core/mpsoc_apb_gpio.sv

soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv
soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv
soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv

soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv
soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv
soc/spram/rtl/verilog/ahb3/mpsoc_ram_1r1w.sv
soc/spram/rtl/verilog/ahb3/mpsoc_ram_1r1w_generic.sv

soc/uart/rtl/verilog/ahb3/mpsoc_ahb3_uart.sv
soc/uart/rtl/verilog/ahb3/mpsoc_uart_fifo.sv
soc/uart/rtl/verilog/ahb3/mpsoc_uart_interrupt.sv
soc/uart/rtl/verilog/ahb3/mpsoc_uart_rx.sv
soc/uart/rtl/verilog/ahb3/mpsoc_uart_tx.sv

soc/noc/rtl/verilog/core/mpsoc_noc_arbitrer_rr.sv
soc/noc/rtl/verilog/core/mpsoc_noc_buffer.sv
soc/noc/rtl/verilog/core/mpsoc_noc_demux.sv
soc/noc/rtl/verilog/core/mpsoc_noc_mux.sv
soc/noc/rtl/verilog/core/mpsoc_noc_vchannel_mux.sv
soc/noc/rtl/verilog/router/mpsoc_noc_router_input.sv
soc/noc/rtl/verilog/router/mpsoc_noc_router_lookup_slice.sv
soc/noc/rtl/verilog/router/mpsoc_noc_router_lookup.sv
soc/noc/rtl/verilog/router/mpsoc_noc_router_output.sv
soc/noc/rtl/verilog/router/mpsoc_noc_router.sv
soc/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv

soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
soc/pu/rtl/verilog/core/cache/riscv_dext.sv
soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
soc/pu/rtl/verilog/core/execution/riscv_alu.sv
soc/pu/rtl/verilog/core/execution/riscv_bu.sv
soc/pu/rtl/verilog/core/execution/riscv_div.sv
soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
soc/pu/rtl/verilog/core/execution/riscv_mul.sv
soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv
soc/pu/rtl/verilog/core/memory/riscv_mmu.sv
soc/pu/rtl/verilog/core/memory/riscv_mux.sv
soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
soc/pu/rtl/verilog/core/riscv_bp.sv
soc/pu/rtl/verilog/core/riscv_core.sv
soc/pu/rtl/verilog/core/riscv_du.sv
soc/pu/rtl/verilog/core/riscv_execution.sv
soc/pu/rtl/verilog/core/riscv_id.sv
soc/pu/rtl/verilog/core/riscv_if.sv
soc/pu/rtl/verilog/core/riscv_memory.sv
soc/pu/rtl/verilog/core/riscv_rf.sv
soc/pu/rtl/verilog/core/riscv_state.sv
soc/pu/rtl/verilog/core/riscv_wb.sv
soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv
soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv
soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
soc/pu/rtl/verilog/pu/riscv_biu.sv
soc/pu/rtl/verilog/pu/riscv_pu.sv

soc/rtl/verilog/soc/riscv_misd.sv
soc/rtl/verilog/soc/riscv_simd.sv
soc/rtl/verilog/soc/riscv_soc.sv

rtl/verilog/mpsoc/riscv_mpsoc.sv
