ADVANCE_RING,FUNC_0
BEGIN_RING,FUNC_1
DRM_ERROR,FUNC_2
EINVAL,VAR_0
OUT_RING_DRM_BUFFER,FUNC_3
RADEON_CP_PACKET_COUNT_MASK,VAR_1
RADEON_GMC_DST_PITCH_OFFSET_CNTL,VAR_2
RADEON_GMC_SRC_PITCH_OFFSET_CNTL,VAR_3
RING_LOCALS,VAR_4
drm_buffer_pointer_to_dword,FUNC_4
radeon_check_offset,FUNC_5
r300_emit_bitblt_multi,FUNC_6
dev_priv,VAR_5
cmdbuf,VAR_6
cmd,VAR_7
count,VAR_8
ret,VAR_9
offset,VAR_10
cmd1,VAR_11
cmd2,VAR_12
cmd3,VAR_13
