# Reading pref.tcl
# vsim -gui work.testbanch -do "do add_wave_d.tcl; do res.tcl" 
# Start time: 23:22:38 on Nov 18,2024
# Loading sv_std.std
# Loading work.testbanch
# Loading work.trigger_x
# Loading work.trigger_d
# Loading work.encoding
# Loading work.decoding
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'bits_out'. The port definition is at: D:/PLIS_projects/FPGA_PLIS/8_week/codeKheminga/decoding.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /testbanch/decoding File: D:/PLIS_projects/FPGA_PLIS/8_week/codeKheminga/testbanch_Kheming.sv Line: 49
# do add_wave_d.tcl
#  do res.tcl
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'bits_out'. The port definition is at: D:/PLIS_projects/FPGA_PLIS/8_week/codeKheminga/decoding.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /testbanch/decoding File: D:/PLIS_projects/FPGA_PLIS/8_week/codeKheminga/testbanch_Kheming.sv Line: 49
# ** Note: $stop    : D:/PLIS_projects/FPGA_PLIS/8_week/codeKheminga/testbanch_Kheming.sv(17)
#    Time: 410 ps  Iteration: 1  Instance: /testbanch
# Break in Module testbanch at D:/PLIS_projects/FPGA_PLIS/8_week/codeKheminga/testbanch_Kheming.sv line 17
# 0 ps
# 431 ps
