
l496zg_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000814c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  08008300  08008300  00009300  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800888c  0800888c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800888c  0800888c  0000988c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008894  08008894  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008894  08008894  00009894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008898  08008898  00009898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800889c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  200001d4  08008a70  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  08008a70  0000a420  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e196  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ee2  00000000  00000000  0001839a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce0  00000000  00000000  0001a280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009fa  00000000  00000000  0001af60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000296b2  00000000  00000000  0001b95a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f9d5  00000000  00000000  0004500c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fab0b  00000000  00000000  000549e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f4ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004734  00000000  00000000  0014f530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00153c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080082e4 	.word	0x080082e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	080082e4 	.word	0x080082e4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <I2C_Scan>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void I2C_Scan(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b092      	sub	sp, #72	@ 0x48
 8000ef8:	af00      	add	r7, sp, #0
    char msg[64];
    HAL_StatusTypeDef res;
    int devices = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	647b      	str	r3, [r7, #68]	@ 0x44

    printf("Scanning I2C bus...\r\n");
 8000efe:	481f      	ldr	r0, [pc, #124]	@ (8000f7c <I2C_Scan+0x88>)
 8000f00:	f005 f8b2 	bl	8006068 <puts>

    for (uint16_t addr = 1; addr < 128; addr++)
 8000f04:	2301      	movs	r3, #1
 8000f06:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8000f0a:	e023      	b.n	8000f54 <I2C_Scan+0x60>
    {
        // HAL expects 8-bit address, so shift left by 1
        res = HAL_I2C_IsDeviceReady(&hi2c1, (addr << 1), 1, 10);
 8000f0c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	b299      	uxth	r1, r3
 8000f14:	230a      	movs	r3, #10
 8000f16:	2201      	movs	r2, #1
 8000f18:	4819      	ldr	r0, [pc, #100]	@ (8000f80 <I2C_Scan+0x8c>)
 8000f1a:	f001 fd2d 	bl	8002978 <HAL_I2C_IsDeviceReady>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

        if (res == HAL_OK)
 8000f24:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d10e      	bne.n	8000f4a <I2C_Scan+0x56>
        {
            sprintf(msg, "I2C device found at 0x%02X\r\n", addr);
 8000f2c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8000f30:	463b      	mov	r3, r7
 8000f32:	4914      	ldr	r1, [pc, #80]	@ (8000f84 <I2C_Scan+0x90>)
 8000f34:	4618      	mov	r0, r3
 8000f36:	f005 f89f 	bl	8006078 <siprintf>
            printf("%s", msg);
 8000f3a:	463b      	mov	r3, r7
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4812      	ldr	r0, [pc, #72]	@ (8000f88 <I2C_Scan+0x94>)
 8000f40:	f005 f82a 	bl	8005f98 <iprintf>
            devices++;
 8000f44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f46:	3301      	adds	r3, #1
 8000f48:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint16_t addr = 1; addr < 128; addr++)
 8000f4a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f4e:	3301      	adds	r3, #1
 8000f50:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8000f54:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f58:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f5a:	d9d7      	bls.n	8000f0c <I2C_Scan+0x18>
        {
            // Timeout -> 
        }
    }

    if (devices == 0)
 8000f5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d103      	bne.n	8000f6a <I2C_Scan+0x76>
    {
        printf("No I2C devices found.\r\n");
 8000f62:	480a      	ldr	r0, [pc, #40]	@ (8000f8c <I2C_Scan+0x98>)
 8000f64:	f005 f880 	bl	8006068 <puts>
    }
    else
    {
        printf("Scan done. %d device(s) found.\r\n", devices);
    }
}
 8000f68:	e003      	b.n	8000f72 <I2C_Scan+0x7e>
        printf("Scan done. %d device(s) found.\r\n", devices);
 8000f6a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000f6c:	4808      	ldr	r0, [pc, #32]	@ (8000f90 <I2C_Scan+0x9c>)
 8000f6e:	f005 f813 	bl	8005f98 <iprintf>
}
 8000f72:	bf00      	nop
 8000f74:	3748      	adds	r7, #72	@ 0x48
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	08008300 	.word	0x08008300
 8000f80:	200001f0 	.word	0x200001f0
 8000f84:	08008318 	.word	0x08008318
 8000f88:	08008338 	.word	0x08008338
 8000f8c:	0800833c 	.word	0x0800833c
 8000f90:	08008354 	.word	0x08008354

08000f94 <lm73GetStatus>:

//     printf("CTRL after : 0x%02X\r\n", data);
// }

uint8_t lm73GetStatus(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af04      	add	r7, sp, #16
    uint8_t data;
    if (HAL_I2C_Mem_Read(&hi2c1, LM73_ADDR, LM73_REG_CTRL, 1, &data, 1, HAL_MAX_DELAY) != HAL_OK) {
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9e:	9302      	str	r3, [sp, #8]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	9301      	str	r3, [sp, #4]
 8000fa4:	1dfb      	adds	r3, r7, #7
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	2301      	movs	r3, #1
 8000faa:	2204      	movs	r2, #4
 8000fac:	219a      	movs	r1, #154	@ 0x9a
 8000fae:	4808      	ldr	r0, [pc, #32]	@ (8000fd0 <lm73GetStatus+0x3c>)
 8000fb0:	f001 fbc8 	bl	8002744 <HAL_I2C_Mem_Read>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d004      	beq.n	8000fc4 <lm73GetStatus+0x30>
        printf("LM73 status read fail\r\n");
 8000fba:	4806      	ldr	r0, [pc, #24]	@ (8000fd4 <lm73GetStatus+0x40>)
 8000fbc:	f005 f854 	bl	8006068 <puts>
        return 0xFF;
 8000fc0:	23ff      	movs	r3, #255	@ 0xff
 8000fc2:	e000      	b.n	8000fc6 <lm73GetStatus+0x32>
    }
    return data;
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200001f0 	.word	0x200001f0
 8000fd4:	08008378 	.word	0x08008378

08000fd8 <lm73GetTemperature>:


float lm73GetTemperature()
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af02      	add	r7, sp, #8
    uint8_t reg = 0x00;          // Register to read temperature
 8000fde:	2300      	movs	r3, #0
 8000fe0:	71fb      	strb	r3, [r7, #7]
    uint8_t tempBuff[2] = {0};
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	80bb      	strh	r3, [r7, #4]

    // Send register pointer (write)
    if (HAL_I2C_Master_Transmit(&hi2c1, LM73_ADDR, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 8000fe6:	1dfa      	adds	r2, r7, #7
 8000fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2301      	movs	r3, #1
 8000ff0:	219a      	movs	r1, #154	@ 0x9a
 8000ff2:	481d      	ldr	r0, [pc, #116]	@ (8001068 <lm73GetTemperature+0x90>)
 8000ff4:	f001 f884 	bl	8002100 <HAL_I2C_Master_Transmit>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d002      	beq.n	8001004 <lm73GetTemperature+0x2c>
    {
        // Handle error (optional)
        return -1000.0f;
 8000ffe:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 800106c <lm73GetTemperature+0x94>
 8001002:	e02c      	b.n	800105e <lm73GetTemperature+0x86>
    }

    // Read 2 bytes from the LM73
    if (HAL_I2C_Master_Receive(&hi2c1, LM73_ADDR, tempBuff, 2, HAL_MAX_DELAY) != HAL_OK)
 8001004:	1d3a      	adds	r2, r7, #4
 8001006:	f04f 33ff 	mov.w	r3, #4294967295
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	2302      	movs	r3, #2
 800100e:	219a      	movs	r1, #154	@ 0x9a
 8001010:	4815      	ldr	r0, [pc, #84]	@ (8001068 <lm73GetTemperature+0x90>)
 8001012:	f001 f98d 	bl	8002330 <HAL_I2C_Master_Receive>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d002      	beq.n	8001022 <lm73GetTemperature+0x4a>
    {
        // Handle error (optional)
        return -1000.0f;
 800101c:	eddf 7a13 	vldr	s15, [pc, #76]	@ 800106c <lm73GetTemperature+0x94>
 8001020:	e01d      	b.n	800105e <lm73GetTemperature+0x86>
    }

    // Temperature decoding
    float tempHigh = (tempBuff[0] & 0x7F) * 2.0f;
 8001022:	793b      	ldrb	r3, [r7, #4]
 8001024:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001028:	ee07 3a90 	vmov	s15, r3
 800102c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001030:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001034:	edc7 7a03 	vstr	s15, [r7, #12]
    float tempLow = (tempBuff[1] >> 2) * 0.03125f;
 8001038:	797b      	ldrb	r3, [r7, #5]
 800103a:	089b      	lsrs	r3, r3, #2
 800103c:	b2db      	uxtb	r3, r3
 800103e:	ee07 3a90 	vmov	s15, r3
 8001042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001046:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001070 <lm73GetTemperature+0x98>
 800104a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800104e:	edc7 7a02 	vstr	s15, [r7, #8]

    return tempHigh + tempLow;
 8001052:	ed97 7a03 	vldr	s14, [r7, #12]
 8001056:	edd7 7a02 	vldr	s15, [r7, #8]
 800105a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800105e:	eeb0 0a67 	vmov.f32	s0, s15
 8001062:	3710      	adds	r7, #16
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	200001f0 	.word	0x200001f0
 800106c:	c47a0000 	.word	0xc47a0000
 8001070:	3d000000 	.word	0x3d000000

08001074 <bcd2bin>:

/* Simple BCD -> binary conversion for MCP79411 time fields */
static uint8_t bcd2bin(uint8_t b)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
  return (uint8_t)(((b >> 4) * 10U) + (b & 0x0F));
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	091b      	lsrs	r3, r3, #4
 8001082:	b2db      	uxtb	r3, r3
 8001084:	461a      	mov	r2, r3
 8001086:	0092      	lsls	r2, r2, #2
 8001088:	4413      	add	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	b2da      	uxtb	r2, r3
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	f003 030f 	and.w	r3, r3, #15
 8001094:	b2db      	uxtb	r3, r3
 8001096:	4413      	add	r3, r2
 8001098:	b2db      	uxtb	r3, r3
}
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
	...

080010a8 <mcp79411GetHMS>:
  return (float)hour + (float)min / 60.0f + (float)sec / 3600.0f;
}

// New: read Hours/Minutes/Seconds separately (returns HAL status-style int)
int mcp79411GetHMS(uint8_t *h, uint8_t *m, uint8_t *s)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08c      	sub	sp, #48	@ 0x30
 80010ac:	af04      	add	r7, sp, #16
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
  uint8_t buf[7];
  if (HAL_I2C_Mem_Read(&hi2c1, MCP79411_ADDR, 0x00, I2C_MEMADD_SIZE_8BIT, buf, 7, HAL_MAX_DELAY) != HAL_OK)
 80010b4:	f04f 33ff 	mov.w	r3, #4294967295
 80010b8:	9302      	str	r3, [sp, #8]
 80010ba:	2307      	movs	r3, #7
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	2200      	movs	r2, #0
 80010c8:	21de      	movs	r1, #222	@ 0xde
 80010ca:	482c      	ldr	r0, [pc, #176]	@ (800117c <mcp79411GetHMS+0xd4>)
 80010cc:	f001 fb3a 	bl	8002744 <HAL_I2C_Mem_Read>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d002      	beq.n	80010dc <mcp79411GetHMS+0x34>
    return -1; // I2C error
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295
 80010da:	e04a      	b.n	8001172 <mcp79411GetHMS+0xca>
  if ((buf[0] & 0x80) == 0)
 80010dc:	7d3b      	ldrb	r3, [r7, #20]
 80010de:	b25b      	sxtb	r3, r3
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	db15      	blt.n	8001110 <mcp79411GetHMS+0x68>
  {
    // Start oscillator if stopped
    uint8_t sec = buf[0] | 0x80;
 80010e4:	7d3b      	ldrb	r3, [r7, #20]
 80010e6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	74fb      	strb	r3, [r7, #19]
    HAL_I2C_Mem_Write(&hi2c1, MCP79411_ADDR, 0x00, I2C_MEMADD_SIZE_8BIT, &sec, 1, HAL_MAX_DELAY);
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	9302      	str	r3, [sp, #8]
 80010f4:	2301      	movs	r3, #1
 80010f6:	9301      	str	r3, [sp, #4]
 80010f8:	f107 0313 	add.w	r3, r7, #19
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2301      	movs	r3, #1
 8001100:	2200      	movs	r2, #0
 8001102:	21de      	movs	r1, #222	@ 0xde
 8001104:	481d      	ldr	r0, [pc, #116]	@ (800117c <mcp79411GetHMS+0xd4>)
 8001106:	f001 fa09 	bl	800251c <HAL_I2C_Mem_Write>
    return -2; // oscillator was stopped
 800110a:	f06f 0301 	mvn.w	r3, #1
 800110e:	e030      	b.n	8001172 <mcp79411GetHMS+0xca>
  }
  uint8_t sec  = bcd2bin((uint8_t)(buf[0] & 0x7F));
 8001110:	7d3b      	ldrb	r3, [r7, #20]
 8001112:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001116:	b2db      	uxtb	r3, r3
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff ffab 	bl	8001074 <bcd2bin>
 800111e:	4603      	mov	r3, r0
 8001120:	77fb      	strb	r3, [r7, #31]
  uint8_t min  = bcd2bin((uint8_t)(buf[1] & 0x7F));
 8001122:	7d7b      	ldrb	r3, [r7, #21]
 8001124:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001128:	b2db      	uxtb	r3, r3
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff ffa2 	bl	8001074 <bcd2bin>
 8001130:	4603      	mov	r3, r0
 8001132:	77bb      	strb	r3, [r7, #30]
  uint8_t hour = bcd2bin((uint8_t)(buf[2] & 0x3F));
 8001134:	7dbb      	ldrb	r3, [r7, #22]
 8001136:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800113a:	b2db      	uxtb	r3, r3
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ff99 	bl	8001074 <bcd2bin>
 8001142:	4603      	mov	r3, r0
 8001144:	777b      	strb	r3, [r7, #29]
  if (sec > 59 || min > 59 || hour > 23)
 8001146:	7ffb      	ldrb	r3, [r7, #31]
 8001148:	2b3b      	cmp	r3, #59	@ 0x3b
 800114a:	d805      	bhi.n	8001158 <mcp79411GetHMS+0xb0>
 800114c:	7fbb      	ldrb	r3, [r7, #30]
 800114e:	2b3b      	cmp	r3, #59	@ 0x3b
 8001150:	d802      	bhi.n	8001158 <mcp79411GetHMS+0xb0>
 8001152:	7f7b      	ldrb	r3, [r7, #29]
 8001154:	2b17      	cmp	r3, #23
 8001156:	d902      	bls.n	800115e <mcp79411GetHMS+0xb6>
    return -3; // invalid data
 8001158:	f06f 0302 	mvn.w	r3, #2
 800115c:	e009      	b.n	8001172 <mcp79411GetHMS+0xca>
  *s = sec; *m = min; *h = hour;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	7ffa      	ldrb	r2, [r7, #31]
 8001162:	701a      	strb	r2, [r3, #0]
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	7fba      	ldrb	r2, [r7, #30]
 8001168:	701a      	strb	r2, [r3, #0]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	7f7a      	ldrb	r2, [r7, #29]
 800116e:	701a      	strb	r2, [r3, #0]
  return 0;
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	3720      	adds	r7, #32
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	200001f0 	.word	0x200001f0

08001180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001186:	f000 fbf6 	bl	8001976 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118a:	f000 f85f 	bl	800124c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800118e:	f000 f91d 	bl	80013cc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001192:	f000 f8af 	bl	80012f4 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001196:	f000 f8ed 	bl	8001374 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  I2C_Scan();
 800119a:	f7ff feab 	bl	8000ef4 <I2C_Scan>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    printf("-----LM73----\r\n");
 800119e:	4823      	ldr	r0, [pc, #140]	@ (800122c <main+0xac>)
 80011a0:	f004 ff62 	bl	8006068 <puts>
    printf("Get Status read : 0x%02X\r\n",lm73GetStatus());
 80011a4:	f7ff fef6 	bl	8000f94 <lm73GetStatus>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4619      	mov	r1, r3
 80011ac:	4820      	ldr	r0, [pc, #128]	@ (8001230 <main+0xb0>)
 80011ae:	f004 fef3 	bl	8005f98 <iprintf>
    printf("Get Temperature read : %.2f\r\n",lm73GetTemperature());
 80011b2:	f7ff ff11 	bl	8000fd8 <lm73GetTemperature>
 80011b6:	ee10 3a10 	vmov	r3, s0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff f9d4 	bl	8000568 <__aeabi_f2d>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	481b      	ldr	r0, [pc, #108]	@ (8001234 <main+0xb4>)
 80011c6:	f004 fee7 	bl	8005f98 <iprintf>
    printf("-----end-----\r\n");
 80011ca:	481b      	ldr	r0, [pc, #108]	@ (8001238 <main+0xb8>)
 80011cc:	f004 ff4c 	bl	8006068 <puts>
    HAL_Delay(500);
 80011d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011d4:	f000 fc44 	bl	8001a60 <HAL_Delay>
    printf("---MCP79411--\r\n");
 80011d8:	4818      	ldr	r0, [pc, #96]	@ (800123c <main+0xbc>)
 80011da:	f004 ff45 	bl	8006068 <puts>
    uint8_t hh, mm, ss; int tstat = mcp79411GetHMS(&hh,&mm,&ss);
 80011de:	1c7a      	adds	r2, r7, #1
 80011e0:	1cb9      	adds	r1, r7, #2
 80011e2:	1cfb      	adds	r3, r7, #3
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ff5f 	bl	80010a8 <mcp79411GetHMS>
 80011ea:	6078      	str	r0, [r7, #4]
    if (tstat == 0)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d108      	bne.n	8001204 <main+0x84>
      printf("Time: %02u:%02u:%02u\r\n", hh, mm, ss);
 80011f2:	78fb      	ldrb	r3, [r7, #3]
 80011f4:	4619      	mov	r1, r3
 80011f6:	78bb      	ldrb	r3, [r7, #2]
 80011f8:	461a      	mov	r2, r3
 80011fa:	787b      	ldrb	r3, [r7, #1]
 80011fc:	4810      	ldr	r0, [pc, #64]	@ (8001240 <main+0xc0>)
 80011fe:	f004 fecb 	bl	8005f98 <iprintf>
 8001202:	e00b      	b.n	800121c <main+0x9c>
    else if (tstat == -2)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f113 0f02 	cmn.w	r3, #2
 800120a:	d103      	bne.n	8001214 <main+0x94>
      printf("RTC oscillator started, time not valid yet\r\n");
 800120c:	480d      	ldr	r0, [pc, #52]	@ (8001244 <main+0xc4>)
 800120e:	f004 ff2b 	bl	8006068 <puts>
 8001212:	e003      	b.n	800121c <main+0x9c>
    else
      printf("RTC read error (%d)\r\n", tstat);
 8001214:	6879      	ldr	r1, [r7, #4]
 8001216:	480c      	ldr	r0, [pc, #48]	@ (8001248 <main+0xc8>)
 8001218:	f004 febe 	bl	8005f98 <iprintf>
    printf("-----end-----\r\n");
 800121c:	4806      	ldr	r0, [pc, #24]	@ (8001238 <main+0xb8>)
 800121e:	f004 ff23 	bl	8006068 <puts>
    HAL_Delay(1500);
 8001222:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001226:	f000 fc1b 	bl	8001a60 <HAL_Delay>
  {
 800122a:	e7b8      	b.n	800119e <main+0x1e>
 800122c:	08008404 	.word	0x08008404
 8001230:	08008414 	.word	0x08008414
 8001234:	08008430 	.word	0x08008430
 8001238:	08008450 	.word	0x08008450
 800123c:	08008460 	.word	0x08008460
 8001240:	08008470 	.word	0x08008470
 8001244:	08008488 	.word	0x08008488
 8001248:	080084b4 	.word	0x080084b4

0800124c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b096      	sub	sp, #88	@ 0x58
 8001250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001252:	f107 0314 	add.w	r3, r7, #20
 8001256:	2244      	movs	r2, #68	@ 0x44
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f005 f806 	bl	800626c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001260:	463b      	mov	r3, r7
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
 8001268:	609a      	str	r2, [r3, #8]
 800126a:	60da      	str	r2, [r3, #12]
 800126c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800126e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001272:	f002 f861 	bl	8003338 <HAL_PWREx_ControlVoltageScaling>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800127c:	f000 f962 	bl	8001544 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001280:	2310      	movs	r3, #16
 8001282:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001284:	2301      	movs	r3, #1
 8001286:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001288:	2300      	movs	r3, #0
 800128a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800128c:	2360      	movs	r3, #96	@ 0x60
 800128e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001290:	2302      	movs	r3, #2
 8001292:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001294:	2301      	movs	r3, #1
 8001296:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001298:	2301      	movs	r3, #1
 800129a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 800129c:	2347      	movs	r3, #71	@ 0x47
 800129e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012a0:	2302      	movs	r3, #2
 80012a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012a4:	2302      	movs	r3, #2
 80012a6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 80012a8:	2306      	movs	r3, #6
 80012aa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4618      	mov	r0, r3
 80012b2:	f002 f8a7 	bl	8003404 <HAL_RCC_OscConfig>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80012bc:	f000 f942 	bl	8001544 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c0:	230f      	movs	r3, #15
 80012c2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c4:	2303      	movs	r3, #3
 80012c6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012d6:	463b      	mov	r3, r7
 80012d8:	2102      	movs	r1, #2
 80012da:	4618      	mov	r0, r3
 80012dc:	f002 fcac 	bl	8003c38 <HAL_RCC_ClockConfig>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012e6:	f000 f92d 	bl	8001544 <Error_Handler>
  }
}
 80012ea:	bf00      	nop
 80012ec:	3758      	adds	r7, #88	@ 0x58
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001368 <MX_I2C1_Init+0x74>)
 80012fa:	4a1c      	ldr	r2, [pc, #112]	@ (800136c <MX_I2C1_Init+0x78>)
 80012fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00805B85;
 80012fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001368 <MX_I2C1_Init+0x74>)
 8001300:	4a1b      	ldr	r2, [pc, #108]	@ (8001370 <MX_I2C1_Init+0x7c>)
 8001302:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001304:	4b18      	ldr	r3, [pc, #96]	@ (8001368 <MX_I2C1_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130a:	4b17      	ldr	r3, [pc, #92]	@ (8001368 <MX_I2C1_Init+0x74>)
 800130c:	2201      	movs	r2, #1
 800130e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001310:	4b15      	ldr	r3, [pc, #84]	@ (8001368 <MX_I2C1_Init+0x74>)
 8001312:	2200      	movs	r2, #0
 8001314:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001316:	4b14      	ldr	r3, [pc, #80]	@ (8001368 <MX_I2C1_Init+0x74>)
 8001318:	2200      	movs	r2, #0
 800131a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800131c:	4b12      	ldr	r3, [pc, #72]	@ (8001368 <MX_I2C1_Init+0x74>)
 800131e:	2200      	movs	r2, #0
 8001320:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001322:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <MX_I2C1_Init+0x74>)
 8001324:	2200      	movs	r2, #0
 8001326:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001328:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <MX_I2C1_Init+0x74>)
 800132a:	2200      	movs	r2, #0
 800132c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800132e:	480e      	ldr	r0, [pc, #56]	@ (8001368 <MX_I2C1_Init+0x74>)
 8001330:	f000 fe4a 	bl	8001fc8 <HAL_I2C_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800133a:	f000 f903 	bl	8001544 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800133e:	2100      	movs	r1, #0
 8001340:	4809      	ldr	r0, [pc, #36]	@ (8001368 <MX_I2C1_Init+0x74>)
 8001342:	f001 ff53 	bl	80031ec <HAL_I2CEx_ConfigAnalogFilter>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800134c:	f000 f8fa 	bl	8001544 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001350:	2100      	movs	r1, #0
 8001352:	4805      	ldr	r0, [pc, #20]	@ (8001368 <MX_I2C1_Init+0x74>)
 8001354:	f001 ff95 	bl	8003282 <HAL_I2CEx_ConfigDigitalFilter>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800135e:	f000 f8f1 	bl	8001544 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	200001f0 	.word	0x200001f0
 800136c:	40005400 	.word	0x40005400
 8001370:	00805b85 	.word	0x00805b85

08001374 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001378:	4b12      	ldr	r3, [pc, #72]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 800137a:	4a13      	ldr	r2, [pc, #76]	@ (80013c8 <MX_LPUART1_UART_Init+0x54>)
 800137c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800137e:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 8001380:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001384:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001386:	4b0f      	ldr	r3, [pc, #60]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800138c:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 800138e:	2200      	movs	r2, #0
 8001390:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001392:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001398:	4b0a      	ldr	r3, [pc, #40]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 800139a:	220c      	movs	r2, #12
 800139c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800139e:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013a4:	4b07      	ldr	r3, [pc, #28]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013aa:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80013b0:	4804      	ldr	r0, [pc, #16]	@ (80013c4 <MX_LPUART1_UART_Init+0x50>)
 80013b2:	f003 fb2f 	bl	8004a14 <HAL_UART_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80013bc:	f000 f8c2 	bl	8001544 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000244 	.word	0x20000244
 80013c8:	40008000 	.word	0x40008000

080013cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	@ 0x28
 80013d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
 80013e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init 1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e2:	4b4b      	ldr	r3, [pc, #300]	@ (8001510 <MX_GPIO_Init+0x144>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e6:	4a4a      	ldr	r2, [pc, #296]	@ (8001510 <MX_GPIO_Init+0x144>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ee:	4b48      	ldr	r3, [pc, #288]	@ (8001510 <MX_GPIO_Init+0x144>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f2:	f003 0304 	and.w	r3, r3, #4
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013fa:	4b45      	ldr	r3, [pc, #276]	@ (8001510 <MX_GPIO_Init+0x144>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fe:	4a44      	ldr	r2, [pc, #272]	@ (8001510 <MX_GPIO_Init+0x144>)
 8001400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001404:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001406:	4b42      	ldr	r3, [pc, #264]	@ (8001510 <MX_GPIO_Init+0x144>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001412:	4b3f      	ldr	r3, [pc, #252]	@ (8001510 <MX_GPIO_Init+0x144>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001416:	4a3e      	ldr	r2, [pc, #248]	@ (8001510 <MX_GPIO_Init+0x144>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800141e:	4b3c      	ldr	r3, [pc, #240]	@ (8001510 <MX_GPIO_Init+0x144>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800142a:	4b39      	ldr	r3, [pc, #228]	@ (8001510 <MX_GPIO_Init+0x144>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142e:	4a38      	ldr	r2, [pc, #224]	@ (8001510 <MX_GPIO_Init+0x144>)
 8001430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001434:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001436:	4b36      	ldr	r3, [pc, #216]	@ (8001510 <MX_GPIO_Init+0x144>)
 8001438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001442:	f001 ffcf 	bl	80033e4 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	4b32      	ldr	r3, [pc, #200]	@ (8001510 <MX_GPIO_Init+0x144>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144a:	4a31      	ldr	r2, [pc, #196]	@ (8001510 <MX_GPIO_Init+0x144>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001452:	4b2f      	ldr	r3, [pc, #188]	@ (8001510 <MX_GPIO_Init+0x144>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	603b      	str	r3, [r7, #0]
 800145c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001464:	482b      	ldr	r0, [pc, #172]	@ (8001514 <MX_GPIO_Init+0x148>)
 8001466:	f000 fd97 	bl	8001f98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800146a:	2200      	movs	r2, #0
 800146c:	2140      	movs	r1, #64	@ 0x40
 800146e:	482a      	ldr	r0, [pc, #168]	@ (8001518 <MX_GPIO_Init+0x14c>)
 8001470:	f000 fd92 	bl	8001f98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001474:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800147a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800147e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	4619      	mov	r1, r3
 800148a:	4824      	ldr	r0, [pc, #144]	@ (800151c <MX_GPIO_Init+0x150>)
 800148c:	f000 fbf2 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001490:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8001494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001496:	2301      	movs	r3, #1
 8001498:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149e:	2300      	movs	r3, #0
 80014a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a2:	f107 0314 	add.w	r3, r7, #20
 80014a6:	4619      	mov	r1, r3
 80014a8:	481a      	ldr	r0, [pc, #104]	@ (8001514 <MX_GPIO_Init+0x148>)
 80014aa:	f000 fbe3 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80014ae:	2320      	movs	r3, #32
 80014b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b6:	2300      	movs	r3, #0
 80014b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80014ba:	f107 0314 	add.w	r3, r7, #20
 80014be:	4619      	mov	r1, r3
 80014c0:	4815      	ldr	r0, [pc, #84]	@ (8001518 <MX_GPIO_Init+0x14c>)
 80014c2:	f000 fbd7 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80014c6:	2340      	movs	r3, #64	@ 0x40
 80014c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ca:	2301      	movs	r3, #1
 80014cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d2:	2300      	movs	r3, #0
 80014d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4619      	mov	r1, r3
 80014dc:	480e      	ldr	r0, [pc, #56]	@ (8001518 <MX_GPIO_Init+0x14c>)
 80014de:	f000 fbc9 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80014e2:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80014e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e8:	2302      	movs	r3, #2
 80014ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f0:	2303      	movs	r3, #3
 80014f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80014f4:	230a      	movs	r3, #10
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001502:	f000 fbb7 	bl	8001c74 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001506:	bf00      	nop
 8001508:	3728      	adds	r7, #40	@ 0x28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	48000400 	.word	0x48000400
 8001518:	48001800 	.word	0x48001800
 800151c:	48000800 	.word	0x48000800

08001520 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001528:	1d39      	adds	r1, r7, #4
 800152a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800152e:	2201      	movs	r2, #1
 8001530:	4803      	ldr	r0, [pc, #12]	@ (8001540 <__io_putchar+0x20>)
 8001532:	f003 fabd 	bl	8004ab0 <HAL_UART_Transmit>

  return ch;
 8001536:	687b      	ldr	r3, [r7, #4]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000244 	.word	0x20000244

08001544 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001548:	b672      	cpsid	i
}
 800154a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <Error_Handler+0x8>

08001550 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001556:	4b0f      	ldr	r3, [pc, #60]	@ (8001594 <HAL_MspInit+0x44>)
 8001558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800155a:	4a0e      	ldr	r2, [pc, #56]	@ (8001594 <HAL_MspInit+0x44>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6613      	str	r3, [r2, #96]	@ 0x60
 8001562:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <HAL_MspInit+0x44>)
 8001564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800156e:	4b09      	ldr	r3, [pc, #36]	@ (8001594 <HAL_MspInit+0x44>)
 8001570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001572:	4a08      	ldr	r2, [pc, #32]	@ (8001594 <HAL_MspInit+0x44>)
 8001574:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001578:	6593      	str	r3, [r2, #88]	@ 0x58
 800157a:	4b06      	ldr	r3, [pc, #24]	@ (8001594 <HAL_MspInit+0x44>)
 800157c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800157e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40021000 	.word	0x40021000

08001598 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b0ac      	sub	sp, #176	@ 0xb0
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015b0:	f107 0310 	add.w	r3, r7, #16
 80015b4:	228c      	movs	r2, #140	@ 0x8c
 80015b6:	2100      	movs	r1, #0
 80015b8:	4618      	mov	r0, r3
 80015ba:	f004 fe57 	bl	800626c <memset>
  if(hi2c->Instance==I2C1)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a21      	ldr	r2, [pc, #132]	@ (8001648 <HAL_I2C_MspInit+0xb0>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d13b      	bne.n	8001640 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80015c8:	2340      	movs	r3, #64	@ 0x40
 80015ca:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80015cc:	2300      	movs	r3, #0
 80015ce:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015d0:	f107 0310 	add.w	r3, r7, #16
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 fd53 	bl	8004080 <HAL_RCCEx_PeriphCLKConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80015e0:	f7ff ffb0 	bl	8001544 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e4:	4b19      	ldr	r3, [pc, #100]	@ (800164c <HAL_I2C_MspInit+0xb4>)
 80015e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e8:	4a18      	ldr	r2, [pc, #96]	@ (800164c <HAL_I2C_MspInit+0xb4>)
 80015ea:	f043 0302 	orr.w	r3, r3, #2
 80015ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015f0:	4b16      	ldr	r3, [pc, #88]	@ (800164c <HAL_I2C_MspInit+0xb4>)
 80015f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001600:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001604:	2312      	movs	r3, #18
 8001606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001610:	2303      	movs	r3, #3
 8001612:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001616:	2304      	movs	r3, #4
 8001618:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001620:	4619      	mov	r1, r3
 8001622:	480b      	ldr	r0, [pc, #44]	@ (8001650 <HAL_I2C_MspInit+0xb8>)
 8001624:	f000 fb26 	bl	8001c74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001628:	4b08      	ldr	r3, [pc, #32]	@ (800164c <HAL_I2C_MspInit+0xb4>)
 800162a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162c:	4a07      	ldr	r2, [pc, #28]	@ (800164c <HAL_I2C_MspInit+0xb4>)
 800162e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001632:	6593      	str	r3, [r2, #88]	@ 0x58
 8001634:	4b05      	ldr	r3, [pc, #20]	@ (800164c <HAL_I2C_MspInit+0xb4>)
 8001636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001640:	bf00      	nop
 8001642:	37b0      	adds	r7, #176	@ 0xb0
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40005400 	.word	0x40005400
 800164c:	40021000 	.word	0x40021000
 8001650:	48000400 	.word	0x48000400

08001654 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b0ac      	sub	sp, #176	@ 0xb0
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800166c:	f107 0310 	add.w	r3, r7, #16
 8001670:	228c      	movs	r2, #140	@ 0x8c
 8001672:	2100      	movs	r1, #0
 8001674:	4618      	mov	r0, r3
 8001676:	f004 fdf9 	bl	800626c <memset>
  if(huart->Instance==LPUART1)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a22      	ldr	r2, [pc, #136]	@ (8001708 <HAL_UART_MspInit+0xb4>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d13d      	bne.n	8001700 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001684:	2320      	movs	r3, #32
 8001686:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001688:	2300      	movs	r3, #0
 800168a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800168c:	f107 0310 	add.w	r3, r7, #16
 8001690:	4618      	mov	r0, r3
 8001692:	f002 fcf5 	bl	8004080 <HAL_RCCEx_PeriphCLKConfig>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800169c:	f7ff ff52 	bl	8001544 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80016a0:	4b1a      	ldr	r3, [pc, #104]	@ (800170c <HAL_UART_MspInit+0xb8>)
 80016a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016a4:	4a19      	ldr	r2, [pc, #100]	@ (800170c <HAL_UART_MspInit+0xb8>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80016ac:	4b17      	ldr	r3, [pc, #92]	@ (800170c <HAL_UART_MspInit+0xb8>)
 80016ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80016b8:	4b14      	ldr	r3, [pc, #80]	@ (800170c <HAL_UART_MspInit+0xb8>)
 80016ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016bc:	4a13      	ldr	r2, [pc, #76]	@ (800170c <HAL_UART_MspInit+0xb8>)
 80016be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c4:	4b11      	ldr	r3, [pc, #68]	@ (800170c <HAL_UART_MspInit+0xb8>)
 80016c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016cc:	60bb      	str	r3, [r7, #8]
 80016ce:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80016d0:	f001 fe88 	bl	80033e4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80016d4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80016d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016dc:	2302      	movs	r3, #2
 80016de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e8:	2303      	movs	r3, #3
 80016ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80016ee:	2308      	movs	r3, #8
 80016f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016f8:	4619      	mov	r1, r3
 80016fa:	4805      	ldr	r0, [pc, #20]	@ (8001710 <HAL_UART_MspInit+0xbc>)
 80016fc:	f000 faba 	bl	8001c74 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001700:	bf00      	nop
 8001702:	37b0      	adds	r7, #176	@ 0xb0
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40008000 	.word	0x40008000
 800170c:	40021000 	.word	0x40021000
 8001710:	48001800 	.word	0x48001800

08001714 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <NMI_Handler+0x4>

0800171c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <HardFault_Handler+0x4>

08001724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001728:	bf00      	nop
 800172a:	e7fd      	b.n	8001728 <MemManage_Handler+0x4>

0800172c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <BusFault_Handler+0x4>

08001734 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <UsageFault_Handler+0x4>

0800173c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800174a:	b480      	push	{r7}
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr

08001766 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800176a:	f000 f959 	bl	8001a20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}

08001772 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0
  return 1;
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <_kill>:

int _kill(int pid, int sig)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
 800178a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800178c:	f004 fdc0 	bl	8006310 <__errno>
 8001790:	4603      	mov	r3, r0
 8001792:	2216      	movs	r2, #22
 8001794:	601a      	str	r2, [r3, #0]
  return -1;
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <_exit>:

void _exit (int status)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017aa:	f04f 31ff 	mov.w	r1, #4294967295
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff ffe7 	bl	8001782 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <_exit+0x12>

080017b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	e00a      	b.n	80017e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ca:	f3af 8000 	nop.w
 80017ce:	4601      	mov	r1, r0
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	60ba      	str	r2, [r7, #8]
 80017d6:	b2ca      	uxtb	r2, r1
 80017d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	3301      	adds	r3, #1
 80017de:	617b      	str	r3, [r7, #20]
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	dbf0      	blt.n	80017ca <_read+0x12>
  }

  return len;
 80017e8:	687b      	ldr	r3, [r7, #4]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b086      	sub	sp, #24
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	60f8      	str	r0, [r7, #12]
 80017fa:	60b9      	str	r1, [r7, #8]
 80017fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]
 8001802:	e009      	b.n	8001818 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	1c5a      	adds	r2, r3, #1
 8001808:	60ba      	str	r2, [r7, #8]
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fe87 	bl	8001520 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	3301      	adds	r3, #1
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	697a      	ldr	r2, [r7, #20]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	429a      	cmp	r2, r3
 800181e:	dbf1      	blt.n	8001804 <_write+0x12>
  }
  return len;
 8001820:	687b      	ldr	r3, [r7, #4]
}
 8001822:	4618      	mov	r0, r3
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <_close>:

int _close(int file)
{
 800182a:	b480      	push	{r7}
 800182c:	b083      	sub	sp, #12
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001832:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001836:	4618      	mov	r0, r3
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
 800184a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001852:	605a      	str	r2, [r3, #4]
  return 0;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <_isatty>:

int _isatty(int file)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800186a:	2301      	movs	r3, #1
}
 800186c:	4618      	mov	r0, r3
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
	...

08001894 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800189c:	4a14      	ldr	r2, [pc, #80]	@ (80018f0 <_sbrk+0x5c>)
 800189e:	4b15      	ldr	r3, [pc, #84]	@ (80018f4 <_sbrk+0x60>)
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018a8:	4b13      	ldr	r3, [pc, #76]	@ (80018f8 <_sbrk+0x64>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d102      	bne.n	80018b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018b0:	4b11      	ldr	r3, [pc, #68]	@ (80018f8 <_sbrk+0x64>)
 80018b2:	4a12      	ldr	r2, [pc, #72]	@ (80018fc <_sbrk+0x68>)
 80018b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018b6:	4b10      	ldr	r3, [pc, #64]	@ (80018f8 <_sbrk+0x64>)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4413      	add	r3, r2
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d207      	bcs.n	80018d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018c4:	f004 fd24 	bl	8006310 <__errno>
 80018c8:	4603      	mov	r3, r0
 80018ca:	220c      	movs	r2, #12
 80018cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295
 80018d2:	e009      	b.n	80018e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018d4:	4b08      	ldr	r3, [pc, #32]	@ (80018f8 <_sbrk+0x64>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018da:	4b07      	ldr	r3, [pc, #28]	@ (80018f8 <_sbrk+0x64>)
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4413      	add	r3, r2
 80018e2:	4a05      	ldr	r2, [pc, #20]	@ (80018f8 <_sbrk+0x64>)
 80018e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018e6:	68fb      	ldr	r3, [r7, #12]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3718      	adds	r7, #24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20040000 	.word	0x20040000
 80018f4:	00000400 	.word	0x00000400
 80018f8:	200002cc 	.word	0x200002cc
 80018fc:	20000420 	.word	0x20000420

08001900 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001904:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <SystemInit+0x20>)
 8001906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800190a:	4a05      	ldr	r2, [pc, #20]	@ (8001920 <SystemInit+0x20>)
 800190c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001910:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001924:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800195c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001928:	f7ff ffea 	bl	8001900 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800192c:	480c      	ldr	r0, [pc, #48]	@ (8001960 <LoopForever+0x6>)
  ldr r1, =_edata
 800192e:	490d      	ldr	r1, [pc, #52]	@ (8001964 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001930:	4a0d      	ldr	r2, [pc, #52]	@ (8001968 <LoopForever+0xe>)
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001934:	e002      	b.n	800193c <LoopCopyDataInit>

08001936 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001936:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001938:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800193a:	3304      	adds	r3, #4

0800193c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800193c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800193e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001940:	d3f9      	bcc.n	8001936 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001942:	4a0a      	ldr	r2, [pc, #40]	@ (800196c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001944:	4c0a      	ldr	r4, [pc, #40]	@ (8001970 <LoopForever+0x16>)
  movs r3, #0
 8001946:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001948:	e001      	b.n	800194e <LoopFillZerobss>

0800194a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800194a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800194c:	3204      	adds	r2, #4

0800194e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800194e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001950:	d3fb      	bcc.n	800194a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001952:	f004 fce3 	bl	800631c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001956:	f7ff fc13 	bl	8001180 <main>

0800195a <LoopForever>:

LoopForever:
    b LoopForever
 800195a:	e7fe      	b.n	800195a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800195c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001960:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001964:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001968:	0800889c 	.word	0x0800889c
  ldr r2, =_sbss
 800196c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001970:	20000420 	.word	0x20000420

08001974 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001974:	e7fe      	b.n	8001974 <ADC1_2_IRQHandler>

08001976 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800197c:	2300      	movs	r3, #0
 800197e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001980:	2003      	movs	r0, #3
 8001982:	f000 f943 	bl	8001c0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001986:	2000      	movs	r0, #0
 8001988:	f000 f80e 	bl	80019a8 <HAL_InitTick>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d002      	beq.n	8001998 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	71fb      	strb	r3, [r7, #7]
 8001996:	e001      	b.n	800199c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001998:	f7ff fdda 	bl	8001550 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800199c:	79fb      	ldrb	r3, [r7, #7]
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019b0:	2300      	movs	r3, #0
 80019b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019b4:	4b17      	ldr	r3, [pc, #92]	@ (8001a14 <HAL_InitTick+0x6c>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d023      	beq.n	8001a04 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019bc:	4b16      	ldr	r3, [pc, #88]	@ (8001a18 <HAL_InitTick+0x70>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b14      	ldr	r3, [pc, #80]	@ (8001a14 <HAL_InitTick+0x6c>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	4619      	mov	r1, r3
 80019c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 f941 	bl	8001c5a <HAL_SYSTICK_Config>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10f      	bne.n	80019fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b0f      	cmp	r3, #15
 80019e2:	d809      	bhi.n	80019f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e4:	2200      	movs	r2, #0
 80019e6:	6879      	ldr	r1, [r7, #4]
 80019e8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ec:	f000 f919 	bl	8001c22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019f0:	4a0a      	ldr	r2, [pc, #40]	@ (8001a1c <HAL_InitTick+0x74>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6013      	str	r3, [r2, #0]
 80019f6:	e007      	b.n	8001a08 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	73fb      	strb	r3, [r7, #15]
 80019fc:	e004      	b.n	8001a08 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	73fb      	strb	r3, [r7, #15]
 8001a02:	e001      	b.n	8001a08 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000008 	.word	0x20000008
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	20000004 	.word	0x20000004

08001a20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a24:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <HAL_IncTick+0x20>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <HAL_IncTick+0x24>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4413      	add	r3, r2
 8001a30:	4a04      	ldr	r2, [pc, #16]	@ (8001a44 <HAL_IncTick+0x24>)
 8001a32:	6013      	str	r3, [r2, #0]
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	20000008 	.word	0x20000008
 8001a44:	200002d0 	.word	0x200002d0

08001a48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a4c:	4b03      	ldr	r3, [pc, #12]	@ (8001a5c <HAL_GetTick+0x14>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	200002d0 	.word	0x200002d0

08001a60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a68:	f7ff ffee 	bl	8001a48 <HAL_GetTick>
 8001a6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a78:	d005      	beq.n	8001a86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa4 <HAL_Delay+0x44>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	461a      	mov	r2, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	4413      	add	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a86:	bf00      	nop
 8001a88:	f7ff ffde 	bl	8001a48 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d8f7      	bhi.n	8001a88 <HAL_Delay+0x28>
  {
  }
}
 8001a98:	bf00      	nop
 8001a9a:	bf00      	nop
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000008 	.word	0x20000008

08001aa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8001aec <__NVIC_SetPriorityGrouping+0x44>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001abe:	68ba      	ldr	r2, [r7, #8]
 8001ac0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ad0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ad4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ad8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ada:	4a04      	ldr	r2, [pc, #16]	@ (8001aec <__NVIC_SetPriorityGrouping+0x44>)
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	60d3      	str	r3, [r2, #12]
}
 8001ae0:	bf00      	nop
 8001ae2:	3714      	adds	r7, #20
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001af4:	4b04      	ldr	r3, [pc, #16]	@ (8001b08 <__NVIC_GetPriorityGrouping+0x18>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	0a1b      	lsrs	r3, r3, #8
 8001afa:	f003 0307 	and.w	r3, r3, #7
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	6039      	str	r1, [r7, #0]
 8001b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	db0a      	blt.n	8001b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	490c      	ldr	r1, [pc, #48]	@ (8001b58 <__NVIC_SetPriority+0x4c>)
 8001b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2a:	0112      	lsls	r2, r2, #4
 8001b2c:	b2d2      	uxtb	r2, r2
 8001b2e:	440b      	add	r3, r1
 8001b30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b34:	e00a      	b.n	8001b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	b2da      	uxtb	r2, r3
 8001b3a:	4908      	ldr	r1, [pc, #32]	@ (8001b5c <__NVIC_SetPriority+0x50>)
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	f003 030f 	and.w	r3, r3, #15
 8001b42:	3b04      	subs	r3, #4
 8001b44:	0112      	lsls	r2, r2, #4
 8001b46:	b2d2      	uxtb	r2, r2
 8001b48:	440b      	add	r3, r1
 8001b4a:	761a      	strb	r2, [r3, #24]
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	e000e100 	.word	0xe000e100
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b089      	sub	sp, #36	@ 0x24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	f1c3 0307 	rsb	r3, r3, #7
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	bf28      	it	cs
 8001b7e:	2304      	movcs	r3, #4
 8001b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3304      	adds	r3, #4
 8001b86:	2b06      	cmp	r3, #6
 8001b88:	d902      	bls.n	8001b90 <NVIC_EncodePriority+0x30>
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3b03      	subs	r3, #3
 8001b8e:	e000      	b.n	8001b92 <NVIC_EncodePriority+0x32>
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b94:	f04f 32ff 	mov.w	r2, #4294967295
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb2:	43d9      	mvns	r1, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb8:	4313      	orrs	r3, r2
         );
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3724      	adds	r7, #36	@ 0x24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
	...

08001bc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bd8:	d301      	bcc.n	8001bde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e00f      	b.n	8001bfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bde:	4a0a      	ldr	r2, [pc, #40]	@ (8001c08 <SysTick_Config+0x40>)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3b01      	subs	r3, #1
 8001be4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be6:	210f      	movs	r1, #15
 8001be8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bec:	f7ff ff8e 	bl	8001b0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf0:	4b05      	ldr	r3, [pc, #20]	@ (8001c08 <SysTick_Config+0x40>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bf6:	4b04      	ldr	r3, [pc, #16]	@ (8001c08 <SysTick_Config+0x40>)
 8001bf8:	2207      	movs	r2, #7
 8001bfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	e000e010 	.word	0xe000e010

08001c0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7ff ff47 	bl	8001aa8 <__NVIC_SetPriorityGrouping>
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b086      	sub	sp, #24
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	4603      	mov	r3, r0
 8001c2a:	60b9      	str	r1, [r7, #8]
 8001c2c:	607a      	str	r2, [r7, #4]
 8001c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c30:	2300      	movs	r3, #0
 8001c32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c34:	f7ff ff5c 	bl	8001af0 <__NVIC_GetPriorityGrouping>
 8001c38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	68b9      	ldr	r1, [r7, #8]
 8001c3e:	6978      	ldr	r0, [r7, #20]
 8001c40:	f7ff ff8e 	bl	8001b60 <NVIC_EncodePriority>
 8001c44:	4602      	mov	r2, r0
 8001c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ff5d 	bl	8001b0c <__NVIC_SetPriority>
}
 8001c52:	bf00      	nop
 8001c54:	3718      	adds	r7, #24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f7ff ffb0 	bl	8001bc8 <SysTick_Config>
 8001c68:	4603      	mov	r3, r0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b087      	sub	sp, #28
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c82:	e166      	b.n	8001f52 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	2101      	movs	r1, #1
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c90:	4013      	ands	r3, r2
 8001c92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 8158 	beq.w	8001f4c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f003 0303 	and.w	r3, r3, #3
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d005      	beq.n	8001cb4 <HAL_GPIO_Init+0x40>
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f003 0303 	and.w	r3, r3, #3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d130      	bne.n	8001d16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	68da      	ldr	r2, [r3, #12]
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cea:	2201      	movs	r2, #1
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	43db      	mvns	r3, r3
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	091b      	lsrs	r3, r3, #4
 8001d00:	f003 0201 	and.w	r2, r3, #1
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	2b03      	cmp	r3, #3
 8001d20:	d017      	beq.n	8001d52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	2203      	movs	r2, #3
 8001d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d32:	43db      	mvns	r3, r3
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	4013      	ands	r3, r2
 8001d38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	689a      	ldr	r2, [r3, #8]
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d123      	bne.n	8001da6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	08da      	lsrs	r2, r3, #3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	3208      	adds	r2, #8
 8001d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	220f      	movs	r2, #15
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	691a      	ldr	r2, [r3, #16]
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	08da      	lsrs	r2, r3, #3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3208      	adds	r2, #8
 8001da0:	6939      	ldr	r1, [r7, #16]
 8001da2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	2203      	movs	r2, #3
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43db      	mvns	r3, r3
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f003 0203 	and.w	r2, r3, #3
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 80b2 	beq.w	8001f4c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001de8:	4b61      	ldr	r3, [pc, #388]	@ (8001f70 <HAL_GPIO_Init+0x2fc>)
 8001dea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dec:	4a60      	ldr	r2, [pc, #384]	@ (8001f70 <HAL_GPIO_Init+0x2fc>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6613      	str	r3, [r2, #96]	@ 0x60
 8001df4:	4b5e      	ldr	r3, [pc, #376]	@ (8001f70 <HAL_GPIO_Init+0x2fc>)
 8001df6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e00:	4a5c      	ldr	r2, [pc, #368]	@ (8001f74 <HAL_GPIO_Init+0x300>)
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	089b      	lsrs	r3, r3, #2
 8001e06:	3302      	adds	r3, #2
 8001e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	220f      	movs	r2, #15
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	4013      	ands	r3, r2
 8001e22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e2a:	d02b      	beq.n	8001e84 <HAL_GPIO_Init+0x210>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a52      	ldr	r2, [pc, #328]	@ (8001f78 <HAL_GPIO_Init+0x304>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d025      	beq.n	8001e80 <HAL_GPIO_Init+0x20c>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a51      	ldr	r2, [pc, #324]	@ (8001f7c <HAL_GPIO_Init+0x308>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d01f      	beq.n	8001e7c <HAL_GPIO_Init+0x208>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a50      	ldr	r2, [pc, #320]	@ (8001f80 <HAL_GPIO_Init+0x30c>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d019      	beq.n	8001e78 <HAL_GPIO_Init+0x204>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a4f      	ldr	r2, [pc, #316]	@ (8001f84 <HAL_GPIO_Init+0x310>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d013      	beq.n	8001e74 <HAL_GPIO_Init+0x200>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a4e      	ldr	r2, [pc, #312]	@ (8001f88 <HAL_GPIO_Init+0x314>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d00d      	beq.n	8001e70 <HAL_GPIO_Init+0x1fc>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a4d      	ldr	r2, [pc, #308]	@ (8001f8c <HAL_GPIO_Init+0x318>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d007      	beq.n	8001e6c <HAL_GPIO_Init+0x1f8>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a4c      	ldr	r2, [pc, #304]	@ (8001f90 <HAL_GPIO_Init+0x31c>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d101      	bne.n	8001e68 <HAL_GPIO_Init+0x1f4>
 8001e64:	2307      	movs	r3, #7
 8001e66:	e00e      	b.n	8001e86 <HAL_GPIO_Init+0x212>
 8001e68:	2308      	movs	r3, #8
 8001e6a:	e00c      	b.n	8001e86 <HAL_GPIO_Init+0x212>
 8001e6c:	2306      	movs	r3, #6
 8001e6e:	e00a      	b.n	8001e86 <HAL_GPIO_Init+0x212>
 8001e70:	2305      	movs	r3, #5
 8001e72:	e008      	b.n	8001e86 <HAL_GPIO_Init+0x212>
 8001e74:	2304      	movs	r3, #4
 8001e76:	e006      	b.n	8001e86 <HAL_GPIO_Init+0x212>
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e004      	b.n	8001e86 <HAL_GPIO_Init+0x212>
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	e002      	b.n	8001e86 <HAL_GPIO_Init+0x212>
 8001e80:	2301      	movs	r3, #1
 8001e82:	e000      	b.n	8001e86 <HAL_GPIO_Init+0x212>
 8001e84:	2300      	movs	r3, #0
 8001e86:	697a      	ldr	r2, [r7, #20]
 8001e88:	f002 0203 	and.w	r2, r2, #3
 8001e8c:	0092      	lsls	r2, r2, #2
 8001e8e:	4093      	lsls	r3, r2
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e96:	4937      	ldr	r1, [pc, #220]	@ (8001f74 <HAL_GPIO_Init+0x300>)
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	089b      	lsrs	r3, r3, #2
 8001e9c:	3302      	adds	r3, #2
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ea4:	4b3b      	ldr	r3, [pc, #236]	@ (8001f94 <HAL_GPIO_Init+0x320>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ec8:	4a32      	ldr	r2, [pc, #200]	@ (8001f94 <HAL_GPIO_Init+0x320>)
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ece:	4b31      	ldr	r3, [pc, #196]	@ (8001f94 <HAL_GPIO_Init+0x320>)
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	4013      	ands	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ef2:	4a28      	ldr	r2, [pc, #160]	@ (8001f94 <HAL_GPIO_Init+0x320>)
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001ef8:	4b26      	ldr	r3, [pc, #152]	@ (8001f94 <HAL_GPIO_Init+0x320>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	4013      	ands	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001f94 <HAL_GPIO_Init+0x320>)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f22:	4b1c      	ldr	r3, [pc, #112]	@ (8001f94 <HAL_GPIO_Init+0x320>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f46:	4a13      	ldr	r2, [pc, #76]	@ (8001f94 <HAL_GPIO_Init+0x320>)
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f47f ae91 	bne.w	8001c84 <HAL_GPIO_Init+0x10>
  }
}
 8001f62:	bf00      	nop
 8001f64:	bf00      	nop
 8001f66:	371c      	adds	r7, #28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40010000 	.word	0x40010000
 8001f78:	48000400 	.word	0x48000400
 8001f7c:	48000800 	.word	0x48000800
 8001f80:	48000c00 	.word	0x48000c00
 8001f84:	48001000 	.word	0x48001000
 8001f88:	48001400 	.word	0x48001400
 8001f8c:	48001800 	.word	0x48001800
 8001f90:	48001c00 	.word	0x48001c00
 8001f94:	40010400 	.word	0x40010400

08001f98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	807b      	strh	r3, [r7, #2]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fa8:	787b      	ldrb	r3, [r7, #1]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fae:	887a      	ldrh	r2, [r7, #2]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fb4:	e002      	b.n	8001fbc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fb6:	887a      	ldrh	r2, [r7, #2]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e08d      	b.n	80020f6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d106      	bne.n	8001ff4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7ff fad2 	bl	8001598 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2224      	movs	r2, #36	@ 0x24
 8001ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f022 0201 	bic.w	r2, r2, #1
 800200a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685a      	ldr	r2, [r3, #4]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002018:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002028:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d107      	bne.n	8002042 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	689a      	ldr	r2, [r3, #8]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	e006      	b.n	8002050 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800204e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	2b02      	cmp	r3, #2
 8002056:	d108      	bne.n	800206a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	685a      	ldr	r2, [r3, #4]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002066:	605a      	str	r2, [r3, #4]
 8002068:	e007      	b.n	800207a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	685a      	ldr	r2, [r3, #4]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002078:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6812      	ldr	r2, [r2, #0]
 8002084:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002088:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800208c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800209c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691a      	ldr	r2, [r3, #16]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	699b      	ldr	r3, [r3, #24]
 80020ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69d9      	ldr	r1, [r3, #28]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a1a      	ldr	r2, [r3, #32]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 0201 	orr.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2220      	movs	r2, #32
 80020e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af02      	add	r7, sp, #8
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	607a      	str	r2, [r7, #4]
 800210a:	461a      	mov	r2, r3
 800210c:	460b      	mov	r3, r1
 800210e:	817b      	strh	r3, [r7, #10]
 8002110:	4613      	mov	r3, r2
 8002112:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b20      	cmp	r3, #32
 800211e:	f040 80fd 	bne.w	800231c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002128:	2b01      	cmp	r3, #1
 800212a:	d101      	bne.n	8002130 <HAL_I2C_Master_Transmit+0x30>
 800212c:	2302      	movs	r3, #2
 800212e:	e0f6      	b.n	800231e <HAL_I2C_Master_Transmit+0x21e>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002138:	f7ff fc86 	bl	8001a48 <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	9300      	str	r3, [sp, #0]
 8002142:	2319      	movs	r3, #25
 8002144:	2201      	movs	r2, #1
 8002146:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800214a:	68f8      	ldr	r0, [r7, #12]
 800214c:	f000 fdcc 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e0e1      	b.n	800231e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2221      	movs	r2, #33	@ 0x21
 800215e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2210      	movs	r2, #16
 8002166:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2200      	movs	r2, #0
 800216e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	893a      	ldrh	r2, [r7, #8]
 800217a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2200      	movs	r2, #0
 8002180:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002186:	b29b      	uxth	r3, r3
 8002188:	2bff      	cmp	r3, #255	@ 0xff
 800218a:	d906      	bls.n	800219a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	22ff      	movs	r2, #255	@ 0xff
 8002190:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002192:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	e007      	b.n	80021aa <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800219e:	b29a      	uxth	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80021a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021a8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d024      	beq.n	80021fc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b6:	781a      	ldrb	r2, [r3, #0]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c2:	1c5a      	adds	r2, r3, #1
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	3b01      	subs	r3, #1
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021da:	3b01      	subs	r3, #1
 80021dc:	b29a      	uxth	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	3301      	adds	r3, #1
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	8979      	ldrh	r1, [r7, #10]
 80021ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002328 <HAL_I2C_Master_Transmit+0x228>)
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 ffc7 	bl	8003188 <I2C_TransferConfig>
 80021fa:	e066      	b.n	80022ca <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002200:	b2da      	uxtb	r2, r3
 8002202:	8979      	ldrh	r1, [r7, #10]
 8002204:	4b48      	ldr	r3, [pc, #288]	@ (8002328 <HAL_I2C_Master_Transmit+0x228>)
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 ffbc 	bl	8003188 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002210:	e05b      	b.n	80022ca <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	6a39      	ldr	r1, [r7, #32]
 8002216:	68f8      	ldr	r0, [r7, #12]
 8002218:	f000 fdbf 	bl	8002d9a <I2C_WaitOnTXISFlagUntilTimeout>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e07b      	b.n	800231e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222a:	781a      	ldrb	r2, [r3, #0]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002236:	1c5a      	adds	r2, r3, #1
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002240:	b29b      	uxth	r3, r3
 8002242:	3b01      	subs	r3, #1
 8002244:	b29a      	uxth	r2, r3
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800224e:	3b01      	subs	r3, #1
 8002250:	b29a      	uxth	r2, r3
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800225a:	b29b      	uxth	r3, r3
 800225c:	2b00      	cmp	r3, #0
 800225e:	d034      	beq.n	80022ca <HAL_I2C_Master_Transmit+0x1ca>
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002264:	2b00      	cmp	r3, #0
 8002266:	d130      	bne.n	80022ca <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	6a3b      	ldr	r3, [r7, #32]
 800226e:	2200      	movs	r2, #0
 8002270:	2180      	movs	r1, #128	@ 0x80
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f000 fd38 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e04d      	b.n	800231e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002286:	b29b      	uxth	r3, r3
 8002288:	2bff      	cmp	r3, #255	@ 0xff
 800228a:	d90e      	bls.n	80022aa <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	22ff      	movs	r2, #255	@ 0xff
 8002290:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002296:	b2da      	uxtb	r2, r3
 8002298:	8979      	ldrh	r1, [r7, #10]
 800229a:	2300      	movs	r3, #0
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022a2:	68f8      	ldr	r0, [r7, #12]
 80022a4:	f000 ff70 	bl	8003188 <I2C_TransferConfig>
 80022a8:	e00f      	b.n	80022ca <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	8979      	ldrh	r1, [r7, #10]
 80022bc:	2300      	movs	r3, #0
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f000 ff5f 	bl	8003188 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d19e      	bne.n	8002212 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	6a39      	ldr	r1, [r7, #32]
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f000 fda5 	bl	8002e28 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e01a      	b.n	800231e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2220      	movs	r2, #32
 80022ee:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6859      	ldr	r1, [r3, #4]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	4b0c      	ldr	r3, [pc, #48]	@ (800232c <HAL_I2C_Master_Transmit+0x22c>)
 80022fc:	400b      	ands	r3, r1
 80022fe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2220      	movs	r2, #32
 8002304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	e000      	b.n	800231e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800231c:	2302      	movs	r3, #2
  }
}
 800231e:	4618      	mov	r0, r3
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	80002000 	.word	0x80002000
 800232c:	fe00e800 	.word	0xfe00e800

08002330 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b088      	sub	sp, #32
 8002334:	af02      	add	r7, sp, #8
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	607a      	str	r2, [r7, #4]
 800233a:	461a      	mov	r2, r3
 800233c:	460b      	mov	r3, r1
 800233e:	817b      	strh	r3, [r7, #10]
 8002340:	4613      	mov	r3, r2
 8002342:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b20      	cmp	r3, #32
 800234e:	f040 80db 	bne.w	8002508 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002358:	2b01      	cmp	r3, #1
 800235a:	d101      	bne.n	8002360 <HAL_I2C_Master_Receive+0x30>
 800235c:	2302      	movs	r3, #2
 800235e:	e0d4      	b.n	800250a <HAL_I2C_Master_Receive+0x1da>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002368:	f7ff fb6e 	bl	8001a48 <HAL_GetTick>
 800236c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	2319      	movs	r3, #25
 8002374:	2201      	movs	r2, #1
 8002376:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800237a:	68f8      	ldr	r0, [r7, #12]
 800237c:	f000 fcb4 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e0bf      	b.n	800250a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2222      	movs	r2, #34	@ 0x22
 800238e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2210      	movs	r2, #16
 8002396:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2200      	movs	r2, #0
 800239e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	893a      	ldrh	r2, [r7, #8]
 80023aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2200      	movs	r2, #0
 80023b0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	2bff      	cmp	r3, #255	@ 0xff
 80023ba:	d90e      	bls.n	80023da <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2201      	movs	r2, #1
 80023c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c6:	b2da      	uxtb	r2, r3
 80023c8:	8979      	ldrh	r1, [r7, #10]
 80023ca:	4b52      	ldr	r3, [pc, #328]	@ (8002514 <HAL_I2C_Master_Receive+0x1e4>)
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023d2:	68f8      	ldr	r0, [r7, #12]
 80023d4:	f000 fed8 	bl	8003188 <I2C_TransferConfig>
 80023d8:	e06d      	b.n	80024b6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023de:	b29a      	uxth	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e8:	b2da      	uxtb	r2, r3
 80023ea:	8979      	ldrh	r1, [r7, #10]
 80023ec:	4b49      	ldr	r3, [pc, #292]	@ (8002514 <HAL_I2C_Master_Receive+0x1e4>)
 80023ee:	9300      	str	r3, [sp, #0]
 80023f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f000 fec7 	bl	8003188 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80023fa:	e05c      	b.n	80024b6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	6a39      	ldr	r1, [r7, #32]
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	f000 fd55 	bl	8002eb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e07c      	b.n	800250a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241a:	b2d2      	uxtb	r2, r2
 800241c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002422:	1c5a      	adds	r2, r3, #1
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800242c:	3b01      	subs	r3, #1
 800242e:	b29a      	uxth	r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002438:	b29b      	uxth	r3, r3
 800243a:	3b01      	subs	r3, #1
 800243c:	b29a      	uxth	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002446:	b29b      	uxth	r3, r3
 8002448:	2b00      	cmp	r3, #0
 800244a:	d034      	beq.n	80024b6 <HAL_I2C_Master_Receive+0x186>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002450:	2b00      	cmp	r3, #0
 8002452:	d130      	bne.n	80024b6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	6a3b      	ldr	r3, [r7, #32]
 800245a:	2200      	movs	r2, #0
 800245c:	2180      	movs	r1, #128	@ 0x80
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 fc42 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e04d      	b.n	800250a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002472:	b29b      	uxth	r3, r3
 8002474:	2bff      	cmp	r3, #255	@ 0xff
 8002476:	d90e      	bls.n	8002496 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	22ff      	movs	r2, #255	@ 0xff
 800247c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002482:	b2da      	uxtb	r2, r3
 8002484:	8979      	ldrh	r1, [r7, #10]
 8002486:	2300      	movs	r3, #0
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f000 fe7a 	bl	8003188 <I2C_TransferConfig>
 8002494:	e00f      	b.n	80024b6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800249a:	b29a      	uxth	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	8979      	ldrh	r1, [r7, #10]
 80024a8:	2300      	movs	r3, #0
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 fe69 	bl	8003188 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d19d      	bne.n	80023fc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	6a39      	ldr	r1, [r7, #32]
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f000 fcaf 	bl	8002e28 <I2C_WaitOnSTOPFlagUntilTimeout>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e01a      	b.n	800250a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2220      	movs	r2, #32
 80024da:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6859      	ldr	r1, [r3, #4]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002518 <HAL_I2C_Master_Receive+0x1e8>)
 80024e8:	400b      	ands	r3, r1
 80024ea:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2220      	movs	r2, #32
 80024f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	e000      	b.n	800250a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002508:	2302      	movs	r3, #2
  }
}
 800250a:	4618      	mov	r0, r3
 800250c:	3718      	adds	r7, #24
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	80002400 	.word	0x80002400
 8002518:	fe00e800 	.word	0xfe00e800

0800251c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b088      	sub	sp, #32
 8002520:	af02      	add	r7, sp, #8
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	4608      	mov	r0, r1
 8002526:	4611      	mov	r1, r2
 8002528:	461a      	mov	r2, r3
 800252a:	4603      	mov	r3, r0
 800252c:	817b      	strh	r3, [r7, #10]
 800252e:	460b      	mov	r3, r1
 8002530:	813b      	strh	r3, [r7, #8]
 8002532:	4613      	mov	r3, r2
 8002534:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b20      	cmp	r3, #32
 8002540:	f040 80f9 	bne.w	8002736 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002544:	6a3b      	ldr	r3, [r7, #32]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d002      	beq.n	8002550 <HAL_I2C_Mem_Write+0x34>
 800254a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800254c:	2b00      	cmp	r3, #0
 800254e:	d105      	bne.n	800255c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002556:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e0ed      	b.n	8002738 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002562:	2b01      	cmp	r3, #1
 8002564:	d101      	bne.n	800256a <HAL_I2C_Mem_Write+0x4e>
 8002566:	2302      	movs	r3, #2
 8002568:	e0e6      	b.n	8002738 <HAL_I2C_Mem_Write+0x21c>
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2201      	movs	r2, #1
 800256e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002572:	f7ff fa69 	bl	8001a48 <HAL_GetTick>
 8002576:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	2319      	movs	r3, #25
 800257e:	2201      	movs	r2, #1
 8002580:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 fbaf 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e0d1      	b.n	8002738 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2221      	movs	r2, #33	@ 0x21
 8002598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2240      	movs	r2, #64	@ 0x40
 80025a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2200      	movs	r2, #0
 80025a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6a3a      	ldr	r2, [r7, #32]
 80025ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80025b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025bc:	88f8      	ldrh	r0, [r7, #6]
 80025be:	893a      	ldrh	r2, [r7, #8]
 80025c0:	8979      	ldrh	r1, [r7, #10]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	9301      	str	r3, [sp, #4]
 80025c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025c8:	9300      	str	r3, [sp, #0]
 80025ca:	4603      	mov	r3, r0
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f000 fabf 	bl	8002b50 <I2C_RequestMemoryWrite>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e0a9      	b.n	8002738 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	2bff      	cmp	r3, #255	@ 0xff
 80025ec:	d90e      	bls.n	800260c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	22ff      	movs	r2, #255	@ 0xff
 80025f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	8979      	ldrh	r1, [r7, #10]
 80025fc:	2300      	movs	r3, #0
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	f000 fdbf 	bl	8003188 <I2C_TransferConfig>
 800260a:	e00f      	b.n	800262c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002610:	b29a      	uxth	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800261a:	b2da      	uxtb	r2, r3
 800261c:	8979      	ldrh	r1, [r7, #10]
 800261e:	2300      	movs	r3, #0
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f000 fdae 	bl	8003188 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800262c:	697a      	ldr	r2, [r7, #20]
 800262e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f000 fbb2 	bl	8002d9a <I2C_WaitOnTXISFlagUntilTimeout>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e07b      	b.n	8002738 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	781a      	ldrb	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002668:	3b01      	subs	r3, #1
 800266a:	b29a      	uxth	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002674:	b29b      	uxth	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d034      	beq.n	80026e4 <HAL_I2C_Mem_Write+0x1c8>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800267e:	2b00      	cmp	r3, #0
 8002680:	d130      	bne.n	80026e4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002688:	2200      	movs	r2, #0
 800268a:	2180      	movs	r1, #128	@ 0x80
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 fb2b 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e04d      	b.n	8002738 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	2bff      	cmp	r3, #255	@ 0xff
 80026a4:	d90e      	bls.n	80026c4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	22ff      	movs	r2, #255	@ 0xff
 80026aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	8979      	ldrh	r1, [r7, #10]
 80026b4:	2300      	movs	r3, #0
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 fd63 	bl	8003188 <I2C_TransferConfig>
 80026c2:	e00f      	b.n	80026e4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	8979      	ldrh	r1, [r7, #10]
 80026d6:	2300      	movs	r3, #0
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 fd52 	bl	8003188 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d19e      	bne.n	800262c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f000 fb98 	bl	8002e28 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e01a      	b.n	8002738 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2220      	movs	r2, #32
 8002708:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6859      	ldr	r1, [r3, #4]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	4b0a      	ldr	r3, [pc, #40]	@ (8002740 <HAL_I2C_Mem_Write+0x224>)
 8002716:	400b      	ands	r3, r1
 8002718:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2220      	movs	r2, #32
 800271e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002732:	2300      	movs	r3, #0
 8002734:	e000      	b.n	8002738 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002736:	2302      	movs	r3, #2
  }
}
 8002738:	4618      	mov	r0, r3
 800273a:	3718      	adds	r7, #24
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	fe00e800 	.word	0xfe00e800

08002744 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af02      	add	r7, sp, #8
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	4608      	mov	r0, r1
 800274e:	4611      	mov	r1, r2
 8002750:	461a      	mov	r2, r3
 8002752:	4603      	mov	r3, r0
 8002754:	817b      	strh	r3, [r7, #10]
 8002756:	460b      	mov	r3, r1
 8002758:	813b      	strh	r3, [r7, #8]
 800275a:	4613      	mov	r3, r2
 800275c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b20      	cmp	r3, #32
 8002768:	f040 80fd 	bne.w	8002966 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800276c:	6a3b      	ldr	r3, [r7, #32]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d002      	beq.n	8002778 <HAL_I2C_Mem_Read+0x34>
 8002772:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002774:	2b00      	cmp	r3, #0
 8002776:	d105      	bne.n	8002784 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800277e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e0f1      	b.n	8002968 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800278a:	2b01      	cmp	r3, #1
 800278c:	d101      	bne.n	8002792 <HAL_I2C_Mem_Read+0x4e>
 800278e:	2302      	movs	r3, #2
 8002790:	e0ea      	b.n	8002968 <HAL_I2C_Mem_Read+0x224>
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800279a:	f7ff f955 	bl	8001a48 <HAL_GetTick>
 800279e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	2319      	movs	r3, #25
 80027a6:	2201      	movs	r2, #1
 80027a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f000 fa9b 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e0d5      	b.n	8002968 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2222      	movs	r2, #34	@ 0x22
 80027c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2240      	movs	r2, #64	@ 0x40
 80027c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6a3a      	ldr	r2, [r7, #32]
 80027d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80027dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2200      	movs	r2, #0
 80027e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027e4:	88f8      	ldrh	r0, [r7, #6]
 80027e6:	893a      	ldrh	r2, [r7, #8]
 80027e8:	8979      	ldrh	r1, [r7, #10]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	9301      	str	r3, [sp, #4]
 80027ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	4603      	mov	r3, r0
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f000 f9ff 	bl	8002bf8 <I2C_RequestMemoryRead>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d005      	beq.n	800280c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2200      	movs	r2, #0
 8002804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e0ad      	b.n	8002968 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002810:	b29b      	uxth	r3, r3
 8002812:	2bff      	cmp	r3, #255	@ 0xff
 8002814:	d90e      	bls.n	8002834 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2201      	movs	r2, #1
 800281a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002820:	b2da      	uxtb	r2, r3
 8002822:	8979      	ldrh	r1, [r7, #10]
 8002824:	4b52      	ldr	r3, [pc, #328]	@ (8002970 <HAL_I2C_Mem_Read+0x22c>)
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f000 fcab 	bl	8003188 <I2C_TransferConfig>
 8002832:	e00f      	b.n	8002854 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002838:	b29a      	uxth	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002842:	b2da      	uxtb	r2, r3
 8002844:	8979      	ldrh	r1, [r7, #10]
 8002846:	4b4a      	ldr	r3, [pc, #296]	@ (8002970 <HAL_I2C_Mem_Read+0x22c>)
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f000 fc9a 	bl	8003188 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800285a:	2200      	movs	r2, #0
 800285c:	2104      	movs	r1, #4
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f000 fa42 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e07c      	b.n	8002968 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002878:	b2d2      	uxtb	r2, r2
 800287a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002880:	1c5a      	adds	r2, r3, #1
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800288a:	3b01      	subs	r3, #1
 800288c:	b29a      	uxth	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d034      	beq.n	8002914 <HAL_I2C_Mem_Read+0x1d0>
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d130      	bne.n	8002914 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b8:	2200      	movs	r2, #0
 80028ba:	2180      	movs	r1, #128	@ 0x80
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 fa13 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e04d      	b.n	8002968 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	2bff      	cmp	r3, #255	@ 0xff
 80028d4:	d90e      	bls.n	80028f4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2201      	movs	r2, #1
 80028da:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e0:	b2da      	uxtb	r2, r3
 80028e2:	8979      	ldrh	r1, [r7, #10]
 80028e4:	2300      	movs	r3, #0
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f000 fc4b 	bl	8003188 <I2C_TransferConfig>
 80028f2:	e00f      	b.n	8002914 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002902:	b2da      	uxtb	r2, r3
 8002904:	8979      	ldrh	r1, [r7, #10]
 8002906:	2300      	movs	r3, #0
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 fc3a 	bl	8003188 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002918:	b29b      	uxth	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d19a      	bne.n	8002854 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 fa80 	bl	8002e28 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e01a      	b.n	8002968 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2220      	movs	r2, #32
 8002938:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6859      	ldr	r1, [r3, #4]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4b0b      	ldr	r3, [pc, #44]	@ (8002974 <HAL_I2C_Mem_Read+0x230>)
 8002946:	400b      	ands	r3, r1
 8002948:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2220      	movs	r2, #32
 800294e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002962:	2300      	movs	r3, #0
 8002964:	e000      	b.n	8002968 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002966:	2302      	movs	r3, #2
  }
}
 8002968:	4618      	mov	r0, r3
 800296a:	3718      	adds	r7, #24
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	80002400 	.word	0x80002400
 8002974:	fe00e800 	.word	0xfe00e800

08002978 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b08a      	sub	sp, #40	@ 0x28
 800297c:	af02      	add	r7, sp, #8
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	607a      	str	r2, [r7, #4]
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	460b      	mov	r3, r1
 8002986:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b20      	cmp	r3, #32
 8002996:	f040 80d6 	bne.w	8002b46 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029a8:	d101      	bne.n	80029ae <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80029aa:	2302      	movs	r3, #2
 80029ac:	e0cc      	b.n	8002b48 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d101      	bne.n	80029bc <HAL_I2C_IsDeviceReady+0x44>
 80029b8:	2302      	movs	r3, #2
 80029ba:	e0c5      	b.n	8002b48 <HAL_I2C_IsDeviceReady+0x1d0>
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2224      	movs	r2, #36	@ 0x24
 80029c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d107      	bne.n	80029ea <HAL_I2C_IsDeviceReady+0x72>
 80029da:	897b      	ldrh	r3, [r7, #10]
 80029dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029e4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029e8:	e006      	b.n	80029f8 <HAL_I2C_IsDeviceReady+0x80>
 80029ea:	897b      	ldrh	r3, [r7, #10]
 80029ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029f4:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80029f8:	68fa      	ldr	r2, [r7, #12]
 80029fa:	6812      	ldr	r2, [r2, #0]
 80029fc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80029fe:	f7ff f823 	bl	8001a48 <HAL_GetTick>
 8002a02:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	f003 0320 	and.w	r3, r3, #32
 8002a0e:	2b20      	cmp	r3, #32
 8002a10:	bf0c      	ite	eq
 8002a12:	2301      	moveq	r3, #1
 8002a14:	2300      	movne	r3, #0
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	f003 0310 	and.w	r3, r3, #16
 8002a24:	2b10      	cmp	r3, #16
 8002a26:	bf0c      	ite	eq
 8002a28:	2301      	moveq	r3, #1
 8002a2a:	2300      	movne	r3, #0
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002a30:	e034      	b.n	8002a9c <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a38:	d01a      	beq.n	8002a70 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a3a:	f7ff f805 	bl	8001a48 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d302      	bcc.n	8002a50 <HAL_I2C_IsDeviceReady+0xd8>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d10f      	bne.n	8002a70 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5c:	f043 0220 	orr.w	r2, r3, #32
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e06b      	b.n	8002b48 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	f003 0320 	and.w	r3, r3, #32
 8002a7a:	2b20      	cmp	r3, #32
 8002a7c:	bf0c      	ite	eq
 8002a7e:	2301      	moveq	r3, #1
 8002a80:	2300      	movne	r3, #0
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	f003 0310 	and.w	r3, r3, #16
 8002a90:	2b10      	cmp	r3, #16
 8002a92:	bf0c      	ite	eq
 8002a94:	2301      	moveq	r3, #1
 8002a96:	2300      	movne	r3, #0
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002a9c:	7ffb      	ldrb	r3, [r7, #31]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d102      	bne.n	8002aa8 <HAL_I2C_IsDeviceReady+0x130>
 8002aa2:	7fbb      	ldrb	r3, [r7, #30]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d0c4      	beq.n	8002a32 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	f003 0310 	and.w	r3, r3, #16
 8002ab2:	2b10      	cmp	r3, #16
 8002ab4:	d01a      	beq.n	8002aec <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2200      	movs	r2, #0
 8002abe:	2120      	movs	r1, #32
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f000 f911 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e03b      	b.n	8002b48 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2220      	movs	r2, #32
 8002adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	e02d      	b.n	8002b48 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	2200      	movs	r2, #0
 8002af4:	2120      	movs	r1, #32
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 f8f6 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e020      	b.n	8002b48 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2210      	movs	r2, #16
 8002b0c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2220      	movs	r2, #32
 8002b14:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	3301      	adds	r3, #1
 8002b1a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	f63f af56 	bhi.w	80029d2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b32:	f043 0220 	orr.w	r2, r3, #32
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e000      	b.n	8002b48 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002b46:	2302      	movs	r3, #2
  }
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3720      	adds	r7, #32
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af02      	add	r7, sp, #8
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	4608      	mov	r0, r1
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4603      	mov	r3, r0
 8002b60:	817b      	strh	r3, [r7, #10]
 8002b62:	460b      	mov	r3, r1
 8002b64:	813b      	strh	r3, [r7, #8]
 8002b66:	4613      	mov	r3, r2
 8002b68:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002b6a:	88fb      	ldrh	r3, [r7, #6]
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	8979      	ldrh	r1, [r7, #10]
 8002b70:	4b20      	ldr	r3, [pc, #128]	@ (8002bf4 <I2C_RequestMemoryWrite+0xa4>)
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 fb05 	bl	8003188 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b7e:	69fa      	ldr	r2, [r7, #28]
 8002b80:	69b9      	ldr	r1, [r7, #24]
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f000 f909 	bl	8002d9a <I2C_WaitOnTXISFlagUntilTimeout>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e02c      	b.n	8002bec <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b92:	88fb      	ldrh	r3, [r7, #6]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d105      	bne.n	8002ba4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b98:	893b      	ldrh	r3, [r7, #8]
 8002b9a:	b2da      	uxtb	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ba2:	e015      	b.n	8002bd0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ba4:	893b      	ldrh	r3, [r7, #8]
 8002ba6:	0a1b      	lsrs	r3, r3, #8
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bb2:	69fa      	ldr	r2, [r7, #28]
 8002bb4:	69b9      	ldr	r1, [r7, #24]
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f000 f8ef 	bl	8002d9a <I2C_WaitOnTXISFlagUntilTimeout>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e012      	b.n	8002bec <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002bc6:	893b      	ldrh	r3, [r7, #8]
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	2180      	movs	r1, #128	@ 0x80
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f000 f884 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e000      	b.n	8002bec <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	80002000 	.word	0x80002000

08002bf8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af02      	add	r7, sp, #8
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	4608      	mov	r0, r1
 8002c02:	4611      	mov	r1, r2
 8002c04:	461a      	mov	r2, r3
 8002c06:	4603      	mov	r3, r0
 8002c08:	817b      	strh	r3, [r7, #10]
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	813b      	strh	r3, [r7, #8]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002c12:	88fb      	ldrh	r3, [r7, #6]
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	8979      	ldrh	r1, [r7, #10]
 8002c18:	4b20      	ldr	r3, [pc, #128]	@ (8002c9c <I2C_RequestMemoryRead+0xa4>)
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f000 fab2 	bl	8003188 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c24:	69fa      	ldr	r2, [r7, #28]
 8002c26:	69b9      	ldr	r1, [r7, #24]
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f000 f8b6 	bl	8002d9a <I2C_WaitOnTXISFlagUntilTimeout>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e02c      	b.n	8002c92 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c38:	88fb      	ldrh	r3, [r7, #6]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d105      	bne.n	8002c4a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c3e:	893b      	ldrh	r3, [r7, #8]
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c48:	e015      	b.n	8002c76 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c4a:	893b      	ldrh	r3, [r7, #8]
 8002c4c:	0a1b      	lsrs	r3, r3, #8
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c58:	69fa      	ldr	r2, [r7, #28]
 8002c5a:	69b9      	ldr	r1, [r7, #24]
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f000 f89c 	bl	8002d9a <I2C_WaitOnTXISFlagUntilTimeout>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e012      	b.n	8002c92 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c6c:	893b      	ldrh	r3, [r7, #8]
 8002c6e:	b2da      	uxtb	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2140      	movs	r1, #64	@ 0x40
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 f831 	bl	8002ce8 <I2C_WaitOnFlagUntilTimeout>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e000      	b.n	8002c92 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	80002000 	.word	0x80002000

08002ca0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d103      	bne.n	8002cbe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d007      	beq.n	8002cdc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	699a      	ldr	r2, [r3, #24]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0201 	orr.w	r2, r2, #1
 8002cda:	619a      	str	r2, [r3, #24]
  }
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	603b      	str	r3, [r7, #0]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cf8:	e03b      	b.n	8002d72 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	6839      	ldr	r1, [r7, #0]
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f962 	bl	8002fc8 <I2C_IsErrorOccurred>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e041      	b.n	8002d92 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d14:	d02d      	beq.n	8002d72 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d16:	f7fe fe97 	bl	8001a48 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d302      	bcc.n	8002d2c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d122      	bne.n	8002d72 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699a      	ldr	r2, [r3, #24]
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	4013      	ands	r3, r2
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	bf0c      	ite	eq
 8002d3c:	2301      	moveq	r3, #1
 8002d3e:	2300      	movne	r3, #0
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	461a      	mov	r2, r3
 8002d44:	79fb      	ldrb	r3, [r7, #7]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d113      	bne.n	8002d72 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4e:	f043 0220 	orr.w	r2, r3, #32
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e00f      	b.n	8002d92 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	699a      	ldr	r2, [r3, #24]
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	bf0c      	ite	eq
 8002d82:	2301      	moveq	r3, #1
 8002d84:	2300      	movne	r3, #0
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	461a      	mov	r2, r3
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d0b4      	beq.n	8002cfa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b084      	sub	sp, #16
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	60f8      	str	r0, [r7, #12]
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002da6:	e033      	b.n	8002e10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	68b9      	ldr	r1, [r7, #8]
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	f000 f90b 	bl	8002fc8 <I2C_IsErrorOccurred>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e031      	b.n	8002e20 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc2:	d025      	beq.n	8002e10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dc4:	f7fe fe40 	bl	8001a48 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d302      	bcc.n	8002dda <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d11a      	bne.n	8002e10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d013      	beq.n	8002e10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dec:	f043 0220 	orr.w	r2, r3, #32
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2220      	movs	r2, #32
 8002df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e007      	b.n	8002e20 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d1c4      	bne.n	8002da8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e34:	e02f      	b.n	8002e96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	68b9      	ldr	r1, [r7, #8]
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f000 f8c4 	bl	8002fc8 <I2C_IsErrorOccurred>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e02d      	b.n	8002ea6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e4a:	f7fe fdfd 	bl	8001a48 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d302      	bcc.n	8002e60 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d11a      	bne.n	8002e96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	f003 0320 	and.w	r3, r3, #32
 8002e6a:	2b20      	cmp	r3, #32
 8002e6c:	d013      	beq.n	8002e96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e72:	f043 0220 	orr.w	r2, r3, #32
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2220      	movs	r2, #32
 8002e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e007      	b.n	8002ea6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	f003 0320 	and.w	r3, r3, #32
 8002ea0:	2b20      	cmp	r3, #32
 8002ea2:	d1c8      	bne.n	8002e36 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
	...

08002eb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002ec0:	e071      	b.n	8002fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68b9      	ldr	r1, [r7, #8]
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f000 f87e 	bl	8002fc8 <I2C_IsErrorOccurred>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	f003 0320 	and.w	r3, r3, #32
 8002ee0:	2b20      	cmp	r3, #32
 8002ee2:	d13b      	bne.n	8002f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002ee4:	7dfb      	ldrb	r3, [r7, #23]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d138      	bne.n	8002f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d105      	bne.n	8002f04 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002f00:	2300      	movs	r3, #0
 8002f02:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	f003 0310 	and.w	r3, r3, #16
 8002f0e:	2b10      	cmp	r3, #16
 8002f10:	d121      	bne.n	8002f56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2210      	movs	r2, #16
 8002f18:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2204      	movs	r2, #4
 8002f1e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2220      	movs	r2, #32
 8002f26:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	6859      	ldr	r1, [r3, #4]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	4b24      	ldr	r3, [pc, #144]	@ (8002fc4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002f34:	400b      	ands	r3, r1
 8002f36:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	75fb      	strb	r3, [r7, #23]
 8002f54:	e002      	b.n	8002f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002f5c:	f7fe fd74 	bl	8001a48 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	68ba      	ldr	r2, [r7, #8]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d302      	bcc.n	8002f72 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d119      	bne.n	8002fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002f72:	7dfb      	ldrb	r3, [r7, #23]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d116      	bne.n	8002fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	f003 0304 	and.w	r3, r3, #4
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	d00f      	beq.n	8002fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8a:	f043 0220 	orr.w	r2, r3, #32
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2220      	movs	r2, #32
 8002f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	f003 0304 	and.w	r3, r3, #4
 8002fb0:	2b04      	cmp	r3, #4
 8002fb2:	d002      	beq.n	8002fba <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002fb4:	7dfb      	ldrb	r3, [r7, #23]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d083      	beq.n	8002ec2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3718      	adds	r7, #24
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	fe00e800 	.word	0xfe00e800

08002fc8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08a      	sub	sp, #40	@ 0x28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	f003 0310 	and.w	r3, r3, #16
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d068      	beq.n	80030c6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2210      	movs	r2, #16
 8002ffa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ffc:	e049      	b.n	8003092 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003004:	d045      	beq.n	8003092 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003006:	f7fe fd1f 	bl	8001a48 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	429a      	cmp	r2, r3
 8003014:	d302      	bcc.n	800301c <I2C_IsErrorOccurred+0x54>
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d13a      	bne.n	8003092 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003026:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800302e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800303a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800303e:	d121      	bne.n	8003084 <I2C_IsErrorOccurred+0xbc>
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003046:	d01d      	beq.n	8003084 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003048:	7cfb      	ldrb	r3, [r7, #19]
 800304a:	2b20      	cmp	r3, #32
 800304c:	d01a      	beq.n	8003084 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800305c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800305e:	f7fe fcf3 	bl	8001a48 <HAL_GetTick>
 8003062:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003064:	e00e      	b.n	8003084 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003066:	f7fe fcef 	bl	8001a48 <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b19      	cmp	r3, #25
 8003072:	d907      	bls.n	8003084 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	f043 0320 	orr.w	r3, r3, #32
 800307a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003082:	e006      	b.n	8003092 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	f003 0320 	and.w	r3, r3, #32
 800308e:	2b20      	cmp	r3, #32
 8003090:	d1e9      	bne.n	8003066 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	f003 0320 	and.w	r3, r3, #32
 800309c:	2b20      	cmp	r3, #32
 800309e:	d003      	beq.n	80030a8 <I2C_IsErrorOccurred+0xe0>
 80030a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d0aa      	beq.n	8002ffe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80030a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d103      	bne.n	80030b8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2220      	movs	r2, #32
 80030b6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80030b8:	6a3b      	ldr	r3, [r7, #32]
 80030ba:	f043 0304 	orr.w	r3, r3, #4
 80030be:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00b      	beq.n	80030f0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80030d8:	6a3b      	ldr	r3, [r7, #32]
 80030da:	f043 0301 	orr.w	r3, r3, #1
 80030de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00b      	beq.n	8003112 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80030fa:	6a3b      	ldr	r3, [r7, #32]
 80030fc:	f043 0308 	orr.w	r3, r3, #8
 8003100:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800310a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00b      	beq.n	8003134 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	f043 0302 	orr.w	r3, r3, #2
 8003122:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800312c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003134:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003138:	2b00      	cmp	r3, #0
 800313a:	d01c      	beq.n	8003176 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f7ff fdaf 	bl	8002ca0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6859      	ldr	r1, [r3, #4]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	4b0d      	ldr	r3, [pc, #52]	@ (8003184 <I2C_IsErrorOccurred+0x1bc>)
 800314e:	400b      	ands	r3, r1
 8003150:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003156:	6a3b      	ldr	r3, [r7, #32]
 8003158:	431a      	orrs	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2220      	movs	r2, #32
 8003162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003176:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800317a:	4618      	mov	r0, r3
 800317c:	3728      	adds	r7, #40	@ 0x28
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	fe00e800 	.word	0xfe00e800

08003188 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003188:	b480      	push	{r7}
 800318a:	b087      	sub	sp, #28
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	607b      	str	r3, [r7, #4]
 8003192:	460b      	mov	r3, r1
 8003194:	817b      	strh	r3, [r7, #10]
 8003196:	4613      	mov	r3, r2
 8003198:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800319a:	897b      	ldrh	r3, [r7, #10]
 800319c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80031a0:	7a7b      	ldrb	r3, [r7, #9]
 80031a2:	041b      	lsls	r3, r3, #16
 80031a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031a8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031ae:	6a3b      	ldr	r3, [r7, #32]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031b6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	0d5b      	lsrs	r3, r3, #21
 80031c2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80031c6:	4b08      	ldr	r3, [pc, #32]	@ (80031e8 <I2C_TransferConfig+0x60>)
 80031c8:	430b      	orrs	r3, r1
 80031ca:	43db      	mvns	r3, r3
 80031cc:	ea02 0103 	and.w	r1, r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80031da:	bf00      	nop
 80031dc:	371c      	adds	r7, #28
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	03ff63ff 	.word	0x03ff63ff

080031ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b20      	cmp	r3, #32
 8003200:	d138      	bne.n	8003274 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003208:	2b01      	cmp	r3, #1
 800320a:	d101      	bne.n	8003210 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800320c:	2302      	movs	r3, #2
 800320e:	e032      	b.n	8003276 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2224      	movs	r2, #36	@ 0x24
 800321c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 0201 	bic.w	r2, r2, #1
 800322e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800323e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	6819      	ldr	r1, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	683a      	ldr	r2, [r7, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f042 0201 	orr.w	r2, r2, #1
 800325e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2220      	movs	r2, #32
 8003264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003270:	2300      	movs	r3, #0
 8003272:	e000      	b.n	8003276 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003274:	2302      	movs	r3, #2
  }
}
 8003276:	4618      	mov	r0, r3
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003282:	b480      	push	{r7}
 8003284:	b085      	sub	sp, #20
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b20      	cmp	r3, #32
 8003296:	d139      	bne.n	800330c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d101      	bne.n	80032a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032a2:	2302      	movs	r3, #2
 80032a4:	e033      	b.n	800330e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2224      	movs	r2, #36	@ 0x24
 80032b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0201 	bic.w	r2, r2, #1
 80032c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	021b      	lsls	r3, r3, #8
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	4313      	orrs	r3, r2
 80032de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0201 	orr.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2220      	movs	r2, #32
 80032fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003308:	2300      	movs	r3, #0
 800330a:	e000      	b.n	800330e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800330c:	2302      	movs	r3, #2
  }
}
 800330e:	4618      	mov	r0, r3
 8003310:	3714      	adds	r7, #20
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
	...

0800331c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003320:	4b04      	ldr	r3, [pc, #16]	@ (8003334 <HAL_PWREx_GetVoltageRange+0x18>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003328:	4618      	mov	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	40007000 	.word	0x40007000

08003338 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003346:	d130      	bne.n	80033aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003348:	4b23      	ldr	r3, [pc, #140]	@ (80033d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003354:	d038      	beq.n	80033c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003356:	4b20      	ldr	r3, [pc, #128]	@ (80033d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800335e:	4a1e      	ldr	r2, [pc, #120]	@ (80033d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003360:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003364:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003366:	4b1d      	ldr	r3, [pc, #116]	@ (80033dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2232      	movs	r2, #50	@ 0x32
 800336c:	fb02 f303 	mul.w	r3, r2, r3
 8003370:	4a1b      	ldr	r2, [pc, #108]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003372:	fba2 2303 	umull	r2, r3, r2, r3
 8003376:	0c9b      	lsrs	r3, r3, #18
 8003378:	3301      	adds	r3, #1
 800337a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800337c:	e002      	b.n	8003384 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	3b01      	subs	r3, #1
 8003382:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003384:	4b14      	ldr	r3, [pc, #80]	@ (80033d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800338c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003390:	d102      	bne.n	8003398 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1f2      	bne.n	800337e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003398:	4b0f      	ldr	r3, [pc, #60]	@ (80033d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800339a:	695b      	ldr	r3, [r3, #20]
 800339c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033a4:	d110      	bne.n	80033c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e00f      	b.n	80033ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80033aa:	4b0b      	ldr	r3, [pc, #44]	@ (80033d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033b6:	d007      	beq.n	80033c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80033b8:	4b07      	ldr	r3, [pc, #28]	@ (80033d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033c0:	4a05      	ldr	r2, [pc, #20]	@ (80033d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	40007000 	.word	0x40007000
 80033dc:	20000000 	.word	0x20000000
 80033e0:	431bde83 	.word	0x431bde83

080033e4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80033e8:	4b05      	ldr	r3, [pc, #20]	@ (8003400 <HAL_PWREx_EnableVddIO2+0x1c>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	4a04      	ldr	r2, [pc, #16]	@ (8003400 <HAL_PWREx_EnableVddIO2+0x1c>)
 80033ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033f2:	6053      	str	r3, [r2, #4]
}
 80033f4:	bf00      	nop
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	40007000 	.word	0x40007000

08003404 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b088      	sub	sp, #32
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d102      	bne.n	8003418 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	f000 bc08 	b.w	8003c28 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003418:	4b96      	ldr	r3, [pc, #600]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 030c 	and.w	r3, r3, #12
 8003420:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003422:	4b94      	ldr	r3, [pc, #592]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	f003 0303 	and.w	r3, r3, #3
 800342a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0310 	and.w	r3, r3, #16
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80e4 	beq.w	8003602 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d007      	beq.n	8003450 <HAL_RCC_OscConfig+0x4c>
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	2b0c      	cmp	r3, #12
 8003444:	f040 808b 	bne.w	800355e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2b01      	cmp	r3, #1
 800344c:	f040 8087 	bne.w	800355e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003450:	4b88      	ldr	r3, [pc, #544]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d005      	beq.n	8003468 <HAL_RCC_OscConfig+0x64>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e3df      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a1a      	ldr	r2, [r3, #32]
 800346c:	4b81      	ldr	r3, [pc, #516]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0308 	and.w	r3, r3, #8
 8003474:	2b00      	cmp	r3, #0
 8003476:	d004      	beq.n	8003482 <HAL_RCC_OscConfig+0x7e>
 8003478:	4b7e      	ldr	r3, [pc, #504]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003480:	e005      	b.n	800348e <HAL_RCC_OscConfig+0x8a>
 8003482:	4b7c      	ldr	r3, [pc, #496]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003484:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003488:	091b      	lsrs	r3, r3, #4
 800348a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800348e:	4293      	cmp	r3, r2
 8003490:	d223      	bcs.n	80034da <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	4618      	mov	r0, r3
 8003498:	f000 fd92 	bl	8003fc0 <RCC_SetFlashLatencyFromMSIRange>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e3c0      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034a6:	4b73      	ldr	r3, [pc, #460]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a72      	ldr	r2, [pc, #456]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034ac:	f043 0308 	orr.w	r3, r3, #8
 80034b0:	6013      	str	r3, [r2, #0]
 80034b2:	4b70      	ldr	r3, [pc, #448]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	496d      	ldr	r1, [pc, #436]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	69db      	ldr	r3, [r3, #28]
 80034d0:	021b      	lsls	r3, r3, #8
 80034d2:	4968      	ldr	r1, [pc, #416]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	604b      	str	r3, [r1, #4]
 80034d8:	e025      	b.n	8003526 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034da:	4b66      	ldr	r3, [pc, #408]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a65      	ldr	r2, [pc, #404]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034e0:	f043 0308 	orr.w	r3, r3, #8
 80034e4:	6013      	str	r3, [r2, #0]
 80034e6:	4b63      	ldr	r3, [pc, #396]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a1b      	ldr	r3, [r3, #32]
 80034f2:	4960      	ldr	r1, [pc, #384]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034f8:	4b5e      	ldr	r3, [pc, #376]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	69db      	ldr	r3, [r3, #28]
 8003504:	021b      	lsls	r3, r3, #8
 8003506:	495b      	ldr	r1, [pc, #364]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003508:	4313      	orrs	r3, r2
 800350a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d109      	bne.n	8003526 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a1b      	ldr	r3, [r3, #32]
 8003516:	4618      	mov	r0, r3
 8003518:	f000 fd52 	bl	8003fc0 <RCC_SetFlashLatencyFromMSIRange>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e380      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003526:	f000 fc87 	bl	8003e38 <HAL_RCC_GetSysClockFreq>
 800352a:	4602      	mov	r2, r0
 800352c:	4b51      	ldr	r3, [pc, #324]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	091b      	lsrs	r3, r3, #4
 8003532:	f003 030f 	and.w	r3, r3, #15
 8003536:	4950      	ldr	r1, [pc, #320]	@ (8003678 <HAL_RCC_OscConfig+0x274>)
 8003538:	5ccb      	ldrb	r3, [r1, r3]
 800353a:	f003 031f 	and.w	r3, r3, #31
 800353e:	fa22 f303 	lsr.w	r3, r2, r3
 8003542:	4a4e      	ldr	r2, [pc, #312]	@ (800367c <HAL_RCC_OscConfig+0x278>)
 8003544:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003546:	4b4e      	ldr	r3, [pc, #312]	@ (8003680 <HAL_RCC_OscConfig+0x27c>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4618      	mov	r0, r3
 800354c:	f7fe fa2c 	bl	80019a8 <HAL_InitTick>
 8003550:	4603      	mov	r3, r0
 8003552:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003554:	7bfb      	ldrb	r3, [r7, #15]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d052      	beq.n	8003600 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	e364      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d032      	beq.n	80035cc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003566:	4b43      	ldr	r3, [pc, #268]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a42      	ldr	r2, [pc, #264]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800356c:	f043 0301 	orr.w	r3, r3, #1
 8003570:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003572:	f7fe fa69 	bl	8001a48 <HAL_GetTick>
 8003576:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003578:	e008      	b.n	800358c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800357a:	f7fe fa65 	bl	8001a48 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d901      	bls.n	800358c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e34d      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800358c:	4b39      	ldr	r3, [pc, #228]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0302 	and.w	r3, r3, #2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d0f0      	beq.n	800357a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003598:	4b36      	ldr	r3, [pc, #216]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a35      	ldr	r2, [pc, #212]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800359e:	f043 0308 	orr.w	r3, r3, #8
 80035a2:	6013      	str	r3, [r2, #0]
 80035a4:	4b33      	ldr	r3, [pc, #204]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	4930      	ldr	r1, [pc, #192]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	021b      	lsls	r3, r3, #8
 80035c4:	492b      	ldr	r1, [pc, #172]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	604b      	str	r3, [r1, #4]
 80035ca:	e01a      	b.n	8003602 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80035cc:	4b29      	ldr	r3, [pc, #164]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a28      	ldr	r2, [pc, #160]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80035d2:	f023 0301 	bic.w	r3, r3, #1
 80035d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035d8:	f7fe fa36 	bl	8001a48 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035e0:	f7fe fa32 	bl	8001a48 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e31a      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80035f2:	4b20      	ldr	r3, [pc, #128]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1f0      	bne.n	80035e0 <HAL_RCC_OscConfig+0x1dc>
 80035fe:	e000      	b.n	8003602 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003600:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d073      	beq.n	80036f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	2b08      	cmp	r3, #8
 8003612:	d005      	beq.n	8003620 <HAL_RCC_OscConfig+0x21c>
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	2b0c      	cmp	r3, #12
 8003618:	d10e      	bne.n	8003638 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	2b03      	cmp	r3, #3
 800361e:	d10b      	bne.n	8003638 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003620:	4b14      	ldr	r3, [pc, #80]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d063      	beq.n	80036f4 <HAL_RCC_OscConfig+0x2f0>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d15f      	bne.n	80036f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e2f7      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003640:	d106      	bne.n	8003650 <HAL_RCC_OscConfig+0x24c>
 8003642:	4b0c      	ldr	r3, [pc, #48]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a0b      	ldr	r2, [pc, #44]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003648:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800364c:	6013      	str	r3, [r2, #0]
 800364e:	e025      	b.n	800369c <HAL_RCC_OscConfig+0x298>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003658:	d114      	bne.n	8003684 <HAL_RCC_OscConfig+0x280>
 800365a:	4b06      	ldr	r3, [pc, #24]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a05      	ldr	r2, [pc, #20]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003660:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003664:	6013      	str	r3, [r2, #0]
 8003666:	4b03      	ldr	r3, [pc, #12]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a02      	ldr	r2, [pc, #8]	@ (8003674 <HAL_RCC_OscConfig+0x270>)
 800366c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003670:	6013      	str	r3, [r2, #0]
 8003672:	e013      	b.n	800369c <HAL_RCC_OscConfig+0x298>
 8003674:	40021000 	.word	0x40021000
 8003678:	080084cc 	.word	0x080084cc
 800367c:	20000000 	.word	0x20000000
 8003680:	20000004 	.word	0x20000004
 8003684:	4ba0      	ldr	r3, [pc, #640]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a9f      	ldr	r2, [pc, #636]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800368a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800368e:	6013      	str	r3, [r2, #0]
 8003690:	4b9d      	ldr	r3, [pc, #628]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a9c      	ldr	r2, [pc, #624]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003696:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800369a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d013      	beq.n	80036cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a4:	f7fe f9d0 	bl	8001a48 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036ac:	f7fe f9cc 	bl	8001a48 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b64      	cmp	r3, #100	@ 0x64
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e2b4      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036be:	4b92      	ldr	r3, [pc, #584]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0f0      	beq.n	80036ac <HAL_RCC_OscConfig+0x2a8>
 80036ca:	e014      	b.n	80036f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036cc:	f7fe f9bc 	bl	8001a48 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d4:	f7fe f9b8 	bl	8001a48 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b64      	cmp	r3, #100	@ 0x64
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e2a0      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036e6:	4b88      	ldr	r3, [pc, #544]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1f0      	bne.n	80036d4 <HAL_RCC_OscConfig+0x2d0>
 80036f2:	e000      	b.n	80036f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d060      	beq.n	80037c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	2b04      	cmp	r3, #4
 8003706:	d005      	beq.n	8003714 <HAL_RCC_OscConfig+0x310>
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	2b0c      	cmp	r3, #12
 800370c:	d119      	bne.n	8003742 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	2b02      	cmp	r3, #2
 8003712:	d116      	bne.n	8003742 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003714:	4b7c      	ldr	r3, [pc, #496]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800371c:	2b00      	cmp	r3, #0
 800371e:	d005      	beq.n	800372c <HAL_RCC_OscConfig+0x328>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e27d      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800372c:	4b76      	ldr	r3, [pc, #472]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	061b      	lsls	r3, r3, #24
 800373a:	4973      	ldr	r1, [pc, #460]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800373c:	4313      	orrs	r3, r2
 800373e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003740:	e040      	b.n	80037c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d023      	beq.n	8003792 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800374a:	4b6f      	ldr	r3, [pc, #444]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a6e      	ldr	r2, [pc, #440]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003754:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003756:	f7fe f977 	bl	8001a48 <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800375c:	e008      	b.n	8003770 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800375e:	f7fe f973 	bl	8001a48 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e25b      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003770:	4b65      	ldr	r3, [pc, #404]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0f0      	beq.n	800375e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800377c:	4b62      	ldr	r3, [pc, #392]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	061b      	lsls	r3, r3, #24
 800378a:	495f      	ldr	r1, [pc, #380]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800378c:	4313      	orrs	r3, r2
 800378e:	604b      	str	r3, [r1, #4]
 8003790:	e018      	b.n	80037c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003792:	4b5d      	ldr	r3, [pc, #372]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a5c      	ldr	r2, [pc, #368]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003798:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800379c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800379e:	f7fe f953 	bl	8001a48 <HAL_GetTick>
 80037a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037a4:	e008      	b.n	80037b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037a6:	f7fe f94f 	bl	8001a48 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d901      	bls.n	80037b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e237      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037b8:	4b53      	ldr	r3, [pc, #332]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d1f0      	bne.n	80037a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0308 	and.w	r3, r3, #8
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d03c      	beq.n	800384a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d01c      	beq.n	8003812 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80037da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037de:	4a4a      	ldr	r2, [pc, #296]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e8:	f7fe f92e 	bl	8001a48 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037f0:	f7fe f92a 	bl	8001a48 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e212      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003802:	4b41      	ldr	r3, [pc, #260]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003804:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003808:	f003 0302 	and.w	r3, r3, #2
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0ef      	beq.n	80037f0 <HAL_RCC_OscConfig+0x3ec>
 8003810:	e01b      	b.n	800384a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003812:	4b3d      	ldr	r3, [pc, #244]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003814:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003818:	4a3b      	ldr	r2, [pc, #236]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800381a:	f023 0301 	bic.w	r3, r3, #1
 800381e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003822:	f7fe f911 	bl	8001a48 <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800382a:	f7fe f90d 	bl	8001a48 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e1f5      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800383c:	4b32      	ldr	r3, [pc, #200]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800383e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1ef      	bne.n	800382a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0304 	and.w	r3, r3, #4
 8003852:	2b00      	cmp	r3, #0
 8003854:	f000 80a6 	beq.w	80039a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003858:	2300      	movs	r3, #0
 800385a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800385c:	4b2a      	ldr	r3, [pc, #168]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800385e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003860:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10d      	bne.n	8003884 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003868:	4b27      	ldr	r3, [pc, #156]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800386a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800386c:	4a26      	ldr	r2, [pc, #152]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 800386e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003872:	6593      	str	r3, [r2, #88]	@ 0x58
 8003874:	4b24      	ldr	r3, [pc, #144]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 8003876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003878:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003880:	2301      	movs	r3, #1
 8003882:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003884:	4b21      	ldr	r3, [pc, #132]	@ (800390c <HAL_RCC_OscConfig+0x508>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388c:	2b00      	cmp	r3, #0
 800388e:	d118      	bne.n	80038c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003890:	4b1e      	ldr	r3, [pc, #120]	@ (800390c <HAL_RCC_OscConfig+0x508>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a1d      	ldr	r2, [pc, #116]	@ (800390c <HAL_RCC_OscConfig+0x508>)
 8003896:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800389a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800389c:	f7fe f8d4 	bl	8001a48 <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038a4:	f7fe f8d0 	bl	8001a48 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e1b8      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038b6:	4b15      	ldr	r3, [pc, #84]	@ (800390c <HAL_RCC_OscConfig+0x508>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d0f0      	beq.n	80038a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d108      	bne.n	80038dc <HAL_RCC_OscConfig+0x4d8>
 80038ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80038cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80038d2:	f043 0301 	orr.w	r3, r3, #1
 80038d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038da:	e029      	b.n	8003930 <HAL_RCC_OscConfig+0x52c>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	2b05      	cmp	r3, #5
 80038e2:	d115      	bne.n	8003910 <HAL_RCC_OscConfig+0x50c>
 80038e4:	4b08      	ldr	r3, [pc, #32]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80038e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ea:	4a07      	ldr	r2, [pc, #28]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80038ec:	f043 0304 	orr.w	r3, r3, #4
 80038f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038f4:	4b04      	ldr	r3, [pc, #16]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80038f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038fa:	4a03      	ldr	r2, [pc, #12]	@ (8003908 <HAL_RCC_OscConfig+0x504>)
 80038fc:	f043 0301 	orr.w	r3, r3, #1
 8003900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003904:	e014      	b.n	8003930 <HAL_RCC_OscConfig+0x52c>
 8003906:	bf00      	nop
 8003908:	40021000 	.word	0x40021000
 800390c:	40007000 	.word	0x40007000
 8003910:	4b9d      	ldr	r3, [pc, #628]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003916:	4a9c      	ldr	r2, [pc, #624]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003918:	f023 0301 	bic.w	r3, r3, #1
 800391c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003920:	4b99      	ldr	r3, [pc, #612]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003926:	4a98      	ldr	r2, [pc, #608]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003928:	f023 0304 	bic.w	r3, r3, #4
 800392c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d016      	beq.n	8003966 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003938:	f7fe f886 	bl	8001a48 <HAL_GetTick>
 800393c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800393e:	e00a      	b.n	8003956 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003940:	f7fe f882 	bl	8001a48 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800394e:	4293      	cmp	r3, r2
 8003950:	d901      	bls.n	8003956 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e168      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003956:	4b8c      	ldr	r3, [pc, #560]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003958:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0ed      	beq.n	8003940 <HAL_RCC_OscConfig+0x53c>
 8003964:	e015      	b.n	8003992 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003966:	f7fe f86f 	bl	8001a48 <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800396c:	e00a      	b.n	8003984 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800396e:	f7fe f86b 	bl	8001a48 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	f241 3288 	movw	r2, #5000	@ 0x1388
 800397c:	4293      	cmp	r3, r2
 800397e:	d901      	bls.n	8003984 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e151      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003984:	4b80      	ldr	r3, [pc, #512]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1ed      	bne.n	800396e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003992:	7ffb      	ldrb	r3, [r7, #31]
 8003994:	2b01      	cmp	r3, #1
 8003996:	d105      	bne.n	80039a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003998:	4b7b      	ldr	r3, [pc, #492]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 800399a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399c:	4a7a      	ldr	r2, [pc, #488]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 800399e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0320 	and.w	r3, r3, #32
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d03c      	beq.n	8003a2a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d01c      	beq.n	80039f2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80039b8:	4b73      	ldr	r3, [pc, #460]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 80039ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039be:	4a72      	ldr	r2, [pc, #456]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c8:	f7fe f83e 	bl	8001a48 <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039d0:	f7fe f83a 	bl	8001a48 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e122      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80039e2:	4b69      	ldr	r3, [pc, #420]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 80039e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d0ef      	beq.n	80039d0 <HAL_RCC_OscConfig+0x5cc>
 80039f0:	e01b      	b.n	8003a2a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80039f2:	4b65      	ldr	r3, [pc, #404]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 80039f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039f8:	4a63      	ldr	r2, [pc, #396]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 80039fa:	f023 0301 	bic.w	r3, r3, #1
 80039fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a02:	f7fe f821 	bl	8001a48 <HAL_GetTick>
 8003a06:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a0a:	f7fe f81d 	bl	8001a48 <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e105      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a1c:	4b5a      	ldr	r3, [pc, #360]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003a1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1ef      	bne.n	8003a0a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f000 80f9 	beq.w	8003c26 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	f040 80cf 	bne.w	8003bdc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003a3e:	4b52      	ldr	r3, [pc, #328]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	f003 0203 	and.w	r2, r3, #3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d12c      	bne.n	8003aac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d123      	bne.n	8003aac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a6e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d11b      	bne.n	8003aac <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a7e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d113      	bne.n	8003aac <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8e:	085b      	lsrs	r3, r3, #1
 8003a90:	3b01      	subs	r3, #1
 8003a92:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d109      	bne.n	8003aac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa2:	085b      	lsrs	r3, r3, #1
 8003aa4:	3b01      	subs	r3, #1
 8003aa6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d071      	beq.n	8003b90 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	2b0c      	cmp	r3, #12
 8003ab0:	d068      	beq.n	8003b84 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003ab2:	4b35      	ldr	r3, [pc, #212]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d105      	bne.n	8003aca <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003abe:	4b32      	ldr	r3, [pc, #200]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e0ac      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ace:	4b2e      	ldr	r3, [pc, #184]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a2d      	ldr	r2, [pc, #180]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003ad4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ad8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ada:	f7fd ffb5 	bl	8001a48 <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ae0:	e008      	b.n	8003af4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ae2:	f7fd ffb1 	bl	8001a48 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e099      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003af4:	4b24      	ldr	r3, [pc, #144]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1f0      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b00:	4b21      	ldr	r3, [pc, #132]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	4b21      	ldr	r3, [pc, #132]	@ (8003b8c <HAL_RCC_OscConfig+0x788>)
 8003b06:	4013      	ands	r3, r2
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003b10:	3a01      	subs	r2, #1
 8003b12:	0112      	lsls	r2, r2, #4
 8003b14:	4311      	orrs	r1, r2
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b1a:	0212      	lsls	r2, r2, #8
 8003b1c:	4311      	orrs	r1, r2
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003b22:	0852      	lsrs	r2, r2, #1
 8003b24:	3a01      	subs	r2, #1
 8003b26:	0552      	lsls	r2, r2, #21
 8003b28:	4311      	orrs	r1, r2
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003b2e:	0852      	lsrs	r2, r2, #1
 8003b30:	3a01      	subs	r2, #1
 8003b32:	0652      	lsls	r2, r2, #25
 8003b34:	4311      	orrs	r1, r2
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003b3a:	06d2      	lsls	r2, r2, #27
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	4912      	ldr	r1, [pc, #72]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003b44:	4b10      	ldr	r3, [pc, #64]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a0f      	ldr	r2, [pc, #60]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003b4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b4e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b50:	4b0d      	ldr	r3, [pc, #52]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	4a0c      	ldr	r2, [pc, #48]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003b56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b5a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b5c:	f7fd ff74 	bl	8001a48 <HAL_GetTick>
 8003b60:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b62:	e008      	b.n	8003b76 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b64:	f7fd ff70 	bl	8001a48 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e058      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b76:	4b04      	ldr	r3, [pc, #16]	@ (8003b88 <HAL_RCC_OscConfig+0x784>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d0f0      	beq.n	8003b64 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b82:	e050      	b.n	8003c26 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e04f      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b90:	4b27      	ldr	r3, [pc, #156]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d144      	bne.n	8003c26 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b9c:	4b24      	ldr	r3, [pc, #144]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a23      	ldr	r2, [pc, #140]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003ba2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ba6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ba8:	4b21      	ldr	r3, [pc, #132]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	4a20      	ldr	r2, [pc, #128]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003bae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bb2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003bb4:	f7fd ff48 	bl	8001a48 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bbc:	f7fd ff44 	bl	8001a48 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e02c      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bce:	4b18      	ldr	r3, [pc, #96]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0f0      	beq.n	8003bbc <HAL_RCC_OscConfig+0x7b8>
 8003bda:	e024      	b.n	8003c26 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	2b0c      	cmp	r3, #12
 8003be0:	d01f      	beq.n	8003c22 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003be2:	4b13      	ldr	r3, [pc, #76]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a12      	ldr	r2, [pc, #72]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003be8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bee:	f7fd ff2b 	bl	8001a48 <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bf4:	e008      	b.n	8003c08 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bf6:	f7fd ff27 	bl	8001a48 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d901      	bls.n	8003c08 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e00f      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c08:	4b09      	ldr	r3, [pc, #36]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1f0      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003c14:	4b06      	ldr	r3, [pc, #24]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003c16:	68da      	ldr	r2, [r3, #12]
 8003c18:	4905      	ldr	r1, [pc, #20]	@ (8003c30 <HAL_RCC_OscConfig+0x82c>)
 8003c1a:	4b06      	ldr	r3, [pc, #24]	@ (8003c34 <HAL_RCC_OscConfig+0x830>)
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	60cb      	str	r3, [r1, #12]
 8003c20:	e001      	b.n	8003c26 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e000      	b.n	8003c28 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3720      	adds	r7, #32
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	40021000 	.word	0x40021000
 8003c34:	feeefffc 	.word	0xfeeefffc

08003c38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d101      	bne.n	8003c4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e0e7      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c4c:	4b75      	ldr	r3, [pc, #468]	@ (8003e24 <HAL_RCC_ClockConfig+0x1ec>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	683a      	ldr	r2, [r7, #0]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d910      	bls.n	8003c7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c5a:	4b72      	ldr	r3, [pc, #456]	@ (8003e24 <HAL_RCC_ClockConfig+0x1ec>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f023 0207 	bic.w	r2, r3, #7
 8003c62:	4970      	ldr	r1, [pc, #448]	@ (8003e24 <HAL_RCC_ClockConfig+0x1ec>)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c6a:	4b6e      	ldr	r3, [pc, #440]	@ (8003e24 <HAL_RCC_ClockConfig+0x1ec>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d001      	beq.n	8003c7c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e0cf      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d010      	beq.n	8003caa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689a      	ldr	r2, [r3, #8]
 8003c8c:	4b66      	ldr	r3, [pc, #408]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d908      	bls.n	8003caa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c98:	4b63      	ldr	r3, [pc, #396]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	4960      	ldr	r1, [pc, #384]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d04c      	beq.n	8003d50 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2b03      	cmp	r3, #3
 8003cbc:	d107      	bne.n	8003cce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cbe:	4b5a      	ldr	r3, [pc, #360]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d121      	bne.n	8003d0e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e0a6      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d107      	bne.n	8003ce6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cd6:	4b54      	ldr	r3, [pc, #336]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d115      	bne.n	8003d0e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e09a      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d107      	bne.n	8003cfe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cee:	4b4e      	ldr	r3, [pc, #312]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d109      	bne.n	8003d0e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e08e      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cfe:	4b4a      	ldr	r3, [pc, #296]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e086      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d0e:	4b46      	ldr	r3, [pc, #280]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f023 0203 	bic.w	r2, r3, #3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	4943      	ldr	r1, [pc, #268]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d20:	f7fd fe92 	bl	8001a48 <HAL_GetTick>
 8003d24:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d26:	e00a      	b.n	8003d3e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d28:	f7fd fe8e 	bl	8001a48 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e06e      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d3e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f003 020c 	and.w	r2, r3, #12
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d1eb      	bne.n	8003d28 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d010      	beq.n	8003d7e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	4b31      	ldr	r3, [pc, #196]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d208      	bcs.n	8003d7e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d6c:	4b2e      	ldr	r3, [pc, #184]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	492b      	ldr	r1, [pc, #172]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d7e:	4b29      	ldr	r3, [pc, #164]	@ (8003e24 <HAL_RCC_ClockConfig+0x1ec>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0307 	and.w	r3, r3, #7
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d210      	bcs.n	8003dae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d8c:	4b25      	ldr	r3, [pc, #148]	@ (8003e24 <HAL_RCC_ClockConfig+0x1ec>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f023 0207 	bic.w	r2, r3, #7
 8003d94:	4923      	ldr	r1, [pc, #140]	@ (8003e24 <HAL_RCC_ClockConfig+0x1ec>)
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d9c:	4b21      	ldr	r3, [pc, #132]	@ (8003e24 <HAL_RCC_ClockConfig+0x1ec>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d001      	beq.n	8003dae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e036      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0304 	and.w	r3, r3, #4
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d008      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dba:	4b1b      	ldr	r3, [pc, #108]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	4918      	ldr	r1, [pc, #96]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0308 	and.w	r3, r3, #8
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d009      	beq.n	8003dec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dd8:	4b13      	ldr	r3, [pc, #76]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	691b      	ldr	r3, [r3, #16]
 8003de4:	00db      	lsls	r3, r3, #3
 8003de6:	4910      	ldr	r1, [pc, #64]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003de8:	4313      	orrs	r3, r2
 8003dea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003dec:	f000 f824 	bl	8003e38 <HAL_RCC_GetSysClockFreq>
 8003df0:	4602      	mov	r2, r0
 8003df2:	4b0d      	ldr	r3, [pc, #52]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f0>)
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	091b      	lsrs	r3, r3, #4
 8003df8:	f003 030f 	and.w	r3, r3, #15
 8003dfc:	490b      	ldr	r1, [pc, #44]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f4>)
 8003dfe:	5ccb      	ldrb	r3, [r1, r3]
 8003e00:	f003 031f 	and.w	r3, r3, #31
 8003e04:	fa22 f303 	lsr.w	r3, r2, r3
 8003e08:	4a09      	ldr	r2, [pc, #36]	@ (8003e30 <HAL_RCC_ClockConfig+0x1f8>)
 8003e0a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003e0c:	4b09      	ldr	r3, [pc, #36]	@ (8003e34 <HAL_RCC_ClockConfig+0x1fc>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7fd fdc9 	bl	80019a8 <HAL_InitTick>
 8003e16:	4603      	mov	r3, r0
 8003e18:	72fb      	strb	r3, [r7, #11]

  return status;
 8003e1a:	7afb      	ldrb	r3, [r7, #11]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40022000 	.word	0x40022000
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	080084cc 	.word	0x080084cc
 8003e30:	20000000 	.word	0x20000000
 8003e34:	20000004 	.word	0x20000004

08003e38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b089      	sub	sp, #36	@ 0x24
 8003e3c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61fb      	str	r3, [r7, #28]
 8003e42:	2300      	movs	r3, #0
 8003e44:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e46:	4b3e      	ldr	r3, [pc, #248]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f003 030c 	and.w	r3, r3, #12
 8003e4e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e50:	4b3b      	ldr	r3, [pc, #236]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	f003 0303 	and.w	r3, r3, #3
 8003e58:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d005      	beq.n	8003e6c <HAL_RCC_GetSysClockFreq+0x34>
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	2b0c      	cmp	r3, #12
 8003e64:	d121      	bne.n	8003eaa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d11e      	bne.n	8003eaa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e6c:	4b34      	ldr	r3, [pc, #208]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d107      	bne.n	8003e88 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e78:	4b31      	ldr	r3, [pc, #196]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e7e:	0a1b      	lsrs	r3, r3, #8
 8003e80:	f003 030f 	and.w	r3, r3, #15
 8003e84:	61fb      	str	r3, [r7, #28]
 8003e86:	e005      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e88:	4b2d      	ldr	r3, [pc, #180]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	091b      	lsrs	r3, r3, #4
 8003e8e:	f003 030f 	and.w	r3, r3, #15
 8003e92:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e94:	4a2b      	ldr	r2, [pc, #172]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e9c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10d      	bne.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ea8:	e00a      	b.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	d102      	bne.n	8003eb6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003eb0:	4b25      	ldr	r3, [pc, #148]	@ (8003f48 <HAL_RCC_GetSysClockFreq+0x110>)
 8003eb2:	61bb      	str	r3, [r7, #24]
 8003eb4:	e004      	b.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	2b08      	cmp	r3, #8
 8003eba:	d101      	bne.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ebc:	4b23      	ldr	r3, [pc, #140]	@ (8003f4c <HAL_RCC_GetSysClockFreq+0x114>)
 8003ebe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	2b0c      	cmp	r3, #12
 8003ec4:	d134      	bne.n	8003f30 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	f003 0303 	and.w	r3, r3, #3
 8003ece:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d003      	beq.n	8003ede <HAL_RCC_GetSysClockFreq+0xa6>
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	2b03      	cmp	r3, #3
 8003eda:	d003      	beq.n	8003ee4 <HAL_RCC_GetSysClockFreq+0xac>
 8003edc:	e005      	b.n	8003eea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ede:	4b1a      	ldr	r3, [pc, #104]	@ (8003f48 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ee0:	617b      	str	r3, [r7, #20]
      break;
 8003ee2:	e005      	b.n	8003ef0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ee4:	4b19      	ldr	r3, [pc, #100]	@ (8003f4c <HAL_RCC_GetSysClockFreq+0x114>)
 8003ee6:	617b      	str	r3, [r7, #20]
      break;
 8003ee8:	e002      	b.n	8003ef0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	617b      	str	r3, [r7, #20]
      break;
 8003eee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ef0:	4b13      	ldr	r3, [pc, #76]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	091b      	lsrs	r3, r3, #4
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	3301      	adds	r3, #1
 8003efc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003efe:	4b10      	ldr	r3, [pc, #64]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	0a1b      	lsrs	r3, r3, #8
 8003f04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	fb03 f202 	mul.w	r2, r3, r2
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f14:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f16:	4b0a      	ldr	r3, [pc, #40]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	0e5b      	lsrs	r3, r3, #25
 8003f1c:	f003 0303 	and.w	r3, r3, #3
 8003f20:	3301      	adds	r3, #1
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003f30:	69bb      	ldr	r3, [r7, #24]
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3724      	adds	r7, #36	@ 0x24
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40021000 	.word	0x40021000
 8003f44:	080084e4 	.word	0x080084e4
 8003f48:	00f42400 	.word	0x00f42400
 8003f4c:	007a1200 	.word	0x007a1200

08003f50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f54:	4b03      	ldr	r3, [pc, #12]	@ (8003f64 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f56:	681b      	ldr	r3, [r3, #0]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	20000000 	.word	0x20000000

08003f68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f6c:	f7ff fff0 	bl	8003f50 <HAL_RCC_GetHCLKFreq>
 8003f70:	4602      	mov	r2, r0
 8003f72:	4b06      	ldr	r3, [pc, #24]	@ (8003f8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	0a1b      	lsrs	r3, r3, #8
 8003f78:	f003 0307 	and.w	r3, r3, #7
 8003f7c:	4904      	ldr	r1, [pc, #16]	@ (8003f90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f7e:	5ccb      	ldrb	r3, [r1, r3]
 8003f80:	f003 031f 	and.w	r3, r3, #31
 8003f84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	080084dc 	.word	0x080084dc

08003f94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f98:	f7ff ffda 	bl	8003f50 <HAL_RCC_GetHCLKFreq>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	0adb      	lsrs	r3, r3, #11
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	4904      	ldr	r1, [pc, #16]	@ (8003fbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003faa:	5ccb      	ldrb	r3, [r1, r3]
 8003fac:	f003 031f 	and.w	r3, r3, #31
 8003fb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	080084dc 	.word	0x080084dc

08003fc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003fc8:	2300      	movs	r3, #0
 8003fca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003fcc:	4b2a      	ldr	r3, [pc, #168]	@ (8004078 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d003      	beq.n	8003fe0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003fd8:	f7ff f9a0 	bl	800331c <HAL_PWREx_GetVoltageRange>
 8003fdc:	6178      	str	r0, [r7, #20]
 8003fde:	e014      	b.n	800400a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fe0:	4b25      	ldr	r3, [pc, #148]	@ (8004078 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fe4:	4a24      	ldr	r2, [pc, #144]	@ (8004078 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fea:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fec:	4b22      	ldr	r3, [pc, #136]	@ (8004078 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ff4:	60fb      	str	r3, [r7, #12]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ff8:	f7ff f990 	bl	800331c <HAL_PWREx_GetVoltageRange>
 8003ffc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8004078 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004002:	4a1d      	ldr	r2, [pc, #116]	@ (8004078 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004004:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004008:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004010:	d10b      	bne.n	800402a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b80      	cmp	r3, #128	@ 0x80
 8004016:	d919      	bls.n	800404c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2ba0      	cmp	r3, #160	@ 0xa0
 800401c:	d902      	bls.n	8004024 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800401e:	2302      	movs	r3, #2
 8004020:	613b      	str	r3, [r7, #16]
 8004022:	e013      	b.n	800404c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004024:	2301      	movs	r3, #1
 8004026:	613b      	str	r3, [r7, #16]
 8004028:	e010      	b.n	800404c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b80      	cmp	r3, #128	@ 0x80
 800402e:	d902      	bls.n	8004036 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004030:	2303      	movs	r3, #3
 8004032:	613b      	str	r3, [r7, #16]
 8004034:	e00a      	b.n	800404c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b80      	cmp	r3, #128	@ 0x80
 800403a:	d102      	bne.n	8004042 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800403c:	2302      	movs	r3, #2
 800403e:	613b      	str	r3, [r7, #16]
 8004040:	e004      	b.n	800404c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b70      	cmp	r3, #112	@ 0x70
 8004046:	d101      	bne.n	800404c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004048:	2301      	movs	r3, #1
 800404a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800404c:	4b0b      	ldr	r3, [pc, #44]	@ (800407c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f023 0207 	bic.w	r2, r3, #7
 8004054:	4909      	ldr	r1, [pc, #36]	@ (800407c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	4313      	orrs	r3, r2
 800405a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800405c:	4b07      	ldr	r3, [pc, #28]	@ (800407c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0307 	and.w	r3, r3, #7
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	429a      	cmp	r2, r3
 8004068:	d001      	beq.n	800406e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e000      	b.n	8004070 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3718      	adds	r7, #24
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	40021000 	.word	0x40021000
 800407c:	40022000 	.word	0x40022000

08004080 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004088:	2300      	movs	r3, #0
 800408a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800408c:	2300      	movs	r3, #0
 800408e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004098:	2b00      	cmp	r3, #0
 800409a:	d041      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80040a4:	d02a      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80040a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80040aa:	d824      	bhi.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80040ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80040b0:	d008      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80040b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80040b6:	d81e      	bhi.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00a      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80040bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040c0:	d010      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80040c2:	e018      	b.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040c4:	4b86      	ldr	r3, [pc, #536]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	4a85      	ldr	r2, [pc, #532]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040d0:	e015      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	3304      	adds	r3, #4
 80040d6:	2100      	movs	r1, #0
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 facd 	bl	8004678 <RCCEx_PLLSAI1_Config>
 80040de:	4603      	mov	r3, r0
 80040e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040e2:	e00c      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	3320      	adds	r3, #32
 80040e8:	2100      	movs	r1, #0
 80040ea:	4618      	mov	r0, r3
 80040ec:	f000 fbb6 	bl	800485c <RCCEx_PLLSAI2_Config>
 80040f0:	4603      	mov	r3, r0
 80040f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040f4:	e003      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	74fb      	strb	r3, [r7, #19]
      break;
 80040fa:	e000      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80040fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040fe:	7cfb      	ldrb	r3, [r7, #19]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10b      	bne.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004104:	4b76      	ldr	r3, [pc, #472]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800410a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004112:	4973      	ldr	r1, [pc, #460]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004114:	4313      	orrs	r3, r2
 8004116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800411a:	e001      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800411c:	7cfb      	ldrb	r3, [r7, #19]
 800411e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d041      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004130:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004134:	d02a      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004136:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800413a:	d824      	bhi.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800413c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004140:	d008      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004142:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004146:	d81e      	bhi.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00a      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800414c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004150:	d010      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004152:	e018      	b.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004154:	4b62      	ldr	r3, [pc, #392]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	4a61      	ldr	r2, [pc, #388]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800415a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800415e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004160:	e015      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	3304      	adds	r3, #4
 8004166:	2100      	movs	r1, #0
 8004168:	4618      	mov	r0, r3
 800416a:	f000 fa85 	bl	8004678 <RCCEx_PLLSAI1_Config>
 800416e:	4603      	mov	r3, r0
 8004170:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004172:	e00c      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3320      	adds	r3, #32
 8004178:	2100      	movs	r1, #0
 800417a:	4618      	mov	r0, r3
 800417c:	f000 fb6e 	bl	800485c <RCCEx_PLLSAI2_Config>
 8004180:	4603      	mov	r3, r0
 8004182:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004184:	e003      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	74fb      	strb	r3, [r7, #19]
      break;
 800418a:	e000      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800418c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800418e:	7cfb      	ldrb	r3, [r7, #19]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d10b      	bne.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004194:	4b52      	ldr	r3, [pc, #328]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041a2:	494f      	ldr	r1, [pc, #316]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80041aa:	e001      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ac:	7cfb      	ldrb	r3, [r7, #19]
 80041ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f000 80a0 	beq.w	80042fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041be:	2300      	movs	r3, #0
 80041c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80041c2:	4b47      	ldr	r3, [pc, #284]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80041ce:	2301      	movs	r3, #1
 80041d0:	e000      	b.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80041d2:	2300      	movs	r3, #0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00d      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041d8:	4b41      	ldr	r3, [pc, #260]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041dc:	4a40      	ldr	r2, [pc, #256]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80041e4:	4b3e      	ldr	r3, [pc, #248]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ec:	60bb      	str	r3, [r7, #8]
 80041ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041f0:	2301      	movs	r3, #1
 80041f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041f4:	4b3b      	ldr	r3, [pc, #236]	@ (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a3a      	ldr	r2, [pc, #232]	@ (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80041fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004200:	f7fd fc22 	bl	8001a48 <HAL_GetTick>
 8004204:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004206:	e009      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004208:	f7fd fc1e 	bl	8001a48 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d902      	bls.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	74fb      	strb	r3, [r7, #19]
        break;
 800421a:	e005      	b.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800421c:	4b31      	ldr	r3, [pc, #196]	@ (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004224:	2b00      	cmp	r3, #0
 8004226:	d0ef      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004228:	7cfb      	ldrb	r3, [r7, #19]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d15c      	bne.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800422e:	4b2c      	ldr	r3, [pc, #176]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004234:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004238:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d01f      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	429a      	cmp	r2, r3
 800424a:	d019      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800424c:	4b24      	ldr	r3, [pc, #144]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800424e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004252:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004256:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004258:	4b21      	ldr	r3, [pc, #132]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800425a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800425e:	4a20      	ldr	r2, [pc, #128]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004260:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004264:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004268:	4b1d      	ldr	r3, [pc, #116]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800426a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800426e:	4a1c      	ldr	r2, [pc, #112]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004270:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004274:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004278:	4a19      	ldr	r2, [pc, #100]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d016      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800428a:	f7fd fbdd 	bl	8001a48 <HAL_GetTick>
 800428e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004290:	e00b      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004292:	f7fd fbd9 	bl	8001a48 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d902      	bls.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	74fb      	strb	r3, [r7, #19]
            break;
 80042a8:	e006      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042aa:	4b0d      	ldr	r3, [pc, #52]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0ec      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80042b8:	7cfb      	ldrb	r3, [r7, #19]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10c      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042be:	4b08      	ldr	r3, [pc, #32]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ce:	4904      	ldr	r1, [pc, #16]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80042d6:	e009      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042d8:	7cfb      	ldrb	r3, [r7, #19]
 80042da:	74bb      	strb	r3, [r7, #18]
 80042dc:	e006      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80042de:	bf00      	nop
 80042e0:	40021000 	.word	0x40021000
 80042e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e8:	7cfb      	ldrb	r3, [r7, #19]
 80042ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042ec:	7c7b      	ldrb	r3, [r7, #17]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d105      	bne.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042f2:	4ba6      	ldr	r3, [pc, #664]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80042f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f6:	4aa5      	ldr	r2, [pc, #660]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80042f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0301 	and.w	r3, r3, #1
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00a      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800430a:	4ba0      	ldr	r3, [pc, #640]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800430c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004310:	f023 0203 	bic.w	r2, r3, #3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004318:	499c      	ldr	r1, [pc, #624]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800431a:	4313      	orrs	r3, r2
 800431c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0302 	and.w	r3, r3, #2
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00a      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800432c:	4b97      	ldr	r3, [pc, #604]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800432e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004332:	f023 020c 	bic.w	r2, r3, #12
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800433a:	4994      	ldr	r1, [pc, #592]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800433c:	4313      	orrs	r3, r2
 800433e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0304 	and.w	r3, r3, #4
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00a      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800434e:	4b8f      	ldr	r3, [pc, #572]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004354:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435c:	498b      	ldr	r1, [pc, #556]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800435e:	4313      	orrs	r3, r2
 8004360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0308 	and.w	r3, r3, #8
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00a      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004370:	4b86      	ldr	r3, [pc, #536]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004376:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437e:	4983      	ldr	r1, [pc, #524]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004380:	4313      	orrs	r3, r2
 8004382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0310 	and.w	r3, r3, #16
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00a      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004392:	4b7e      	ldr	r3, [pc, #504]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004398:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043a0:	497a      	ldr	r1, [pc, #488]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0320 	and.w	r3, r3, #32
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00a      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043b4:	4b75      	ldr	r3, [pc, #468]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80043b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043c2:	4972      	ldr	r1, [pc, #456]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00a      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043d6:	4b6d      	ldr	r3, [pc, #436]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80043d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043e4:	4969      	ldr	r1, [pc, #420]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00a      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80043f8:	4b64      	ldr	r3, [pc, #400]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80043fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004406:	4961      	ldr	r1, [pc, #388]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004408:	4313      	orrs	r3, r2
 800440a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00a      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800441a:	4b5c      	ldr	r3, [pc, #368]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800441c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004420:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004428:	4958      	ldr	r1, [pc, #352]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00a      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800443c:	4b53      	ldr	r3, [pc, #332]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800443e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004442:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800444a:	4950      	ldr	r1, [pc, #320]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800444c:	4313      	orrs	r3, r2
 800444e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00a      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800445e:	4b4b      	ldr	r3, [pc, #300]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004464:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800446c:	4947      	ldr	r1, [pc, #284]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800446e:	4313      	orrs	r3, r2
 8004470:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00a      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004480:	4b42      	ldr	r3, [pc, #264]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004482:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004486:	f023 0203 	bic.w	r2, r3, #3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448e:	493f      	ldr	r1, [pc, #252]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004490:	4313      	orrs	r3, r2
 8004492:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d028      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044a2:	4b3a      	ldr	r3, [pc, #232]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b0:	4936      	ldr	r1, [pc, #216]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044c0:	d106      	bne.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044c2:	4b32      	ldr	r3, [pc, #200]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	4a31      	ldr	r2, [pc, #196]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044cc:	60d3      	str	r3, [r2, #12]
 80044ce:	e011      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044d8:	d10c      	bne.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	3304      	adds	r3, #4
 80044de:	2101      	movs	r1, #1
 80044e0:	4618      	mov	r0, r3
 80044e2:	f000 f8c9 	bl	8004678 <RCCEx_PLLSAI1_Config>
 80044e6:	4603      	mov	r3, r0
 80044e8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80044ea:	7cfb      	ldrb	r3, [r7, #19]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80044f0:	7cfb      	ldrb	r3, [r7, #19]
 80044f2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d028      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004500:	4b22      	ldr	r3, [pc, #136]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004506:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800450e:	491f      	ldr	r1, [pc, #124]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800451a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800451e:	d106      	bne.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004520:	4b1a      	ldr	r3, [pc, #104]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	4a19      	ldr	r2, [pc, #100]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800452a:	60d3      	str	r3, [r2, #12]
 800452c:	e011      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004532:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004536:	d10c      	bne.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	3304      	adds	r3, #4
 800453c:	2101      	movs	r1, #1
 800453e:	4618      	mov	r0, r3
 8004540:	f000 f89a 	bl	8004678 <RCCEx_PLLSAI1_Config>
 8004544:	4603      	mov	r3, r0
 8004546:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004548:	7cfb      	ldrb	r3, [r7, #19]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d001      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800454e:	7cfb      	ldrb	r3, [r7, #19]
 8004550:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d02a      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800455e:	4b0b      	ldr	r3, [pc, #44]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004564:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800456c:	4907      	ldr	r1, [pc, #28]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800456e:	4313      	orrs	r3, r2
 8004570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004578:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800457c:	d108      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800457e:	4b03      	ldr	r3, [pc, #12]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	4a02      	ldr	r2, [pc, #8]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004588:	60d3      	str	r3, [r2, #12]
 800458a:	e013      	b.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800458c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004594:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004598:	d10c      	bne.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	3304      	adds	r3, #4
 800459e:	2101      	movs	r1, #1
 80045a0:	4618      	mov	r0, r3
 80045a2:	f000 f869 	bl	8004678 <RCCEx_PLLSAI1_Config>
 80045a6:	4603      	mov	r3, r0
 80045a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045aa:	7cfb      	ldrb	r3, [r7, #19]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80045b0:	7cfb      	ldrb	r3, [r7, #19]
 80045b2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d02f      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045ce:	4929      	ldr	r1, [pc, #164]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045de:	d10d      	bne.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	3304      	adds	r3, #4
 80045e4:	2102      	movs	r1, #2
 80045e6:	4618      	mov	r0, r3
 80045e8:	f000 f846 	bl	8004678 <RCCEx_PLLSAI1_Config>
 80045ec:	4603      	mov	r3, r0
 80045ee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045f0:	7cfb      	ldrb	r3, [r7, #19]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d014      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80045f6:	7cfb      	ldrb	r3, [r7, #19]
 80045f8:	74bb      	strb	r3, [r7, #18]
 80045fa:	e011      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004600:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004604:	d10c      	bne.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	3320      	adds	r3, #32
 800460a:	2102      	movs	r1, #2
 800460c:	4618      	mov	r0, r3
 800460e:	f000 f925 	bl	800485c <RCCEx_PLLSAI2_Config>
 8004612:	4603      	mov	r3, r0
 8004614:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004616:	7cfb      	ldrb	r3, [r7, #19]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800461c:	7cfb      	ldrb	r3, [r7, #19]
 800461e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00b      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800462c:	4b11      	ldr	r3, [pc, #68]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800462e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004632:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800463c:	490d      	ldr	r1, [pc, #52]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800463e:	4313      	orrs	r3, r2
 8004640:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00b      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004650:	4b08      	ldr	r3, [pc, #32]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004656:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004660:	4904      	ldr	r1, [pc, #16]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004662:	4313      	orrs	r3, r2
 8004664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004668:	7cbb      	ldrb	r3, [r7, #18]
}
 800466a:	4618      	mov	r0, r3
 800466c:	3718      	adds	r7, #24
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000

08004678 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004682:	2300      	movs	r3, #0
 8004684:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004686:	4b74      	ldr	r3, [pc, #464]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d018      	beq.n	80046c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004692:	4b71      	ldr	r3, [pc, #452]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	f003 0203 	and.w	r2, r3, #3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d10d      	bne.n	80046be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
       ||
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d009      	beq.n	80046be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80046aa:	4b6b      	ldr	r3, [pc, #428]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	091b      	lsrs	r3, r3, #4
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	1c5a      	adds	r2, r3, #1
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
       ||
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d047      	beq.n	800474e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	73fb      	strb	r3, [r7, #15]
 80046c2:	e044      	b.n	800474e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2b03      	cmp	r3, #3
 80046ca:	d018      	beq.n	80046fe <RCCEx_PLLSAI1_Config+0x86>
 80046cc:	2b03      	cmp	r3, #3
 80046ce:	d825      	bhi.n	800471c <RCCEx_PLLSAI1_Config+0xa4>
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d002      	beq.n	80046da <RCCEx_PLLSAI1_Config+0x62>
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d009      	beq.n	80046ec <RCCEx_PLLSAI1_Config+0x74>
 80046d8:	e020      	b.n	800471c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046da:	4b5f      	ldr	r3, [pc, #380]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d11d      	bne.n	8004722 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046ea:	e01a      	b.n	8004722 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046ec:	4b5a      	ldr	r3, [pc, #360]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d116      	bne.n	8004726 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046fc:	e013      	b.n	8004726 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046fe:	4b56      	ldr	r3, [pc, #344]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10f      	bne.n	800472a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800470a:	4b53      	ldr	r3, [pc, #332]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d109      	bne.n	800472a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800471a:	e006      	b.n	800472a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	73fb      	strb	r3, [r7, #15]
      break;
 8004720:	e004      	b.n	800472c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004722:	bf00      	nop
 8004724:	e002      	b.n	800472c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004726:	bf00      	nop
 8004728:	e000      	b.n	800472c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800472a:	bf00      	nop
    }

    if(status == HAL_OK)
 800472c:	7bfb      	ldrb	r3, [r7, #15]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10d      	bne.n	800474e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004732:	4b49      	ldr	r3, [pc, #292]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6819      	ldr	r1, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	3b01      	subs	r3, #1
 8004744:	011b      	lsls	r3, r3, #4
 8004746:	430b      	orrs	r3, r1
 8004748:	4943      	ldr	r1, [pc, #268]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 800474a:	4313      	orrs	r3, r2
 800474c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800474e:	7bfb      	ldrb	r3, [r7, #15]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d17c      	bne.n	800484e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004754:	4b40      	ldr	r3, [pc, #256]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a3f      	ldr	r2, [pc, #252]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 800475a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800475e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004760:	f7fd f972 	bl	8001a48 <HAL_GetTick>
 8004764:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004766:	e009      	b.n	800477c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004768:	f7fd f96e 	bl	8001a48 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b02      	cmp	r3, #2
 8004774:	d902      	bls.n	800477c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	73fb      	strb	r3, [r7, #15]
        break;
 800477a:	e005      	b.n	8004788 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800477c:	4b36      	ldr	r3, [pc, #216]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1ef      	bne.n	8004768 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004788:	7bfb      	ldrb	r3, [r7, #15]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d15f      	bne.n	800484e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d110      	bne.n	80047b6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004794:	4b30      	ldr	r3, [pc, #192]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800479c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	6892      	ldr	r2, [r2, #8]
 80047a4:	0211      	lsls	r1, r2, #8
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	68d2      	ldr	r2, [r2, #12]
 80047aa:	06d2      	lsls	r2, r2, #27
 80047ac:	430a      	orrs	r2, r1
 80047ae:	492a      	ldr	r1, [pc, #168]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	610b      	str	r3, [r1, #16]
 80047b4:	e027      	b.n	8004806 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d112      	bne.n	80047e2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047bc:	4b26      	ldr	r3, [pc, #152]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047be:	691b      	ldr	r3, [r3, #16]
 80047c0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80047c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	6892      	ldr	r2, [r2, #8]
 80047cc:	0211      	lsls	r1, r2, #8
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	6912      	ldr	r2, [r2, #16]
 80047d2:	0852      	lsrs	r2, r2, #1
 80047d4:	3a01      	subs	r2, #1
 80047d6:	0552      	lsls	r2, r2, #21
 80047d8:	430a      	orrs	r2, r1
 80047da:	491f      	ldr	r1, [pc, #124]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	610b      	str	r3, [r1, #16]
 80047e0:	e011      	b.n	8004806 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80047ea:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6892      	ldr	r2, [r2, #8]
 80047f2:	0211      	lsls	r1, r2, #8
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6952      	ldr	r2, [r2, #20]
 80047f8:	0852      	lsrs	r2, r2, #1
 80047fa:	3a01      	subs	r2, #1
 80047fc:	0652      	lsls	r2, r2, #25
 80047fe:	430a      	orrs	r2, r1
 8004800:	4915      	ldr	r1, [pc, #84]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004802:	4313      	orrs	r3, r2
 8004804:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004806:	4b14      	ldr	r3, [pc, #80]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a13      	ldr	r2, [pc, #76]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 800480c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004810:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004812:	f7fd f919 	bl	8001a48 <HAL_GetTick>
 8004816:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004818:	e009      	b.n	800482e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800481a:	f7fd f915 	bl	8001a48 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b02      	cmp	r3, #2
 8004826:	d902      	bls.n	800482e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	73fb      	strb	r3, [r7, #15]
          break;
 800482c:	e005      	b.n	800483a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800482e:	4b0a      	ldr	r3, [pc, #40]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d0ef      	beq.n	800481a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800483a:	7bfb      	ldrb	r3, [r7, #15]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d106      	bne.n	800484e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004840:	4b05      	ldr	r3, [pc, #20]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004842:	691a      	ldr	r2, [r3, #16]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	4903      	ldr	r1, [pc, #12]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e0>)
 800484a:	4313      	orrs	r3, r2
 800484c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800484e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004850:	4618      	mov	r0, r3
 8004852:	3710      	adds	r7, #16
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	40021000 	.word	0x40021000

0800485c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800486a:	4b69      	ldr	r3, [pc, #420]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	f003 0303 	and.w	r3, r3, #3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d018      	beq.n	80048a8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004876:	4b66      	ldr	r3, [pc, #408]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f003 0203 	and.w	r2, r3, #3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	429a      	cmp	r2, r3
 8004884:	d10d      	bne.n	80048a2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
       ||
 800488a:	2b00      	cmp	r3, #0
 800488c:	d009      	beq.n	80048a2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800488e:	4b60      	ldr	r3, [pc, #384]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	091b      	lsrs	r3, r3, #4
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
       ||
 800489e:	429a      	cmp	r2, r3
 80048a0:	d047      	beq.n	8004932 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	73fb      	strb	r3, [r7, #15]
 80048a6:	e044      	b.n	8004932 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2b03      	cmp	r3, #3
 80048ae:	d018      	beq.n	80048e2 <RCCEx_PLLSAI2_Config+0x86>
 80048b0:	2b03      	cmp	r3, #3
 80048b2:	d825      	bhi.n	8004900 <RCCEx_PLLSAI2_Config+0xa4>
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d002      	beq.n	80048be <RCCEx_PLLSAI2_Config+0x62>
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d009      	beq.n	80048d0 <RCCEx_PLLSAI2_Config+0x74>
 80048bc:	e020      	b.n	8004900 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80048be:	4b54      	ldr	r3, [pc, #336]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d11d      	bne.n	8004906 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048ce:	e01a      	b.n	8004906 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048d0:	4b4f      	ldr	r3, [pc, #316]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d116      	bne.n	800490a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048e0:	e013      	b.n	800490a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048e2:	4b4b      	ldr	r3, [pc, #300]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10f      	bne.n	800490e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048ee:	4b48      	ldr	r3, [pc, #288]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d109      	bne.n	800490e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048fe:	e006      	b.n	800490e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	73fb      	strb	r3, [r7, #15]
      break;
 8004904:	e004      	b.n	8004910 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004906:	bf00      	nop
 8004908:	e002      	b.n	8004910 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800490a:	bf00      	nop
 800490c:	e000      	b.n	8004910 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800490e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004910:	7bfb      	ldrb	r3, [r7, #15]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10d      	bne.n	8004932 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004916:	4b3e      	ldr	r3, [pc, #248]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6819      	ldr	r1, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	3b01      	subs	r3, #1
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	430b      	orrs	r3, r1
 800492c:	4938      	ldr	r1, [pc, #224]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 800492e:	4313      	orrs	r3, r2
 8004930:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004932:	7bfb      	ldrb	r3, [r7, #15]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d166      	bne.n	8004a06 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004938:	4b35      	ldr	r3, [pc, #212]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a34      	ldr	r2, [pc, #208]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 800493e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004942:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004944:	f7fd f880 	bl	8001a48 <HAL_GetTick>
 8004948:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800494a:	e009      	b.n	8004960 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800494c:	f7fd f87c 	bl	8001a48 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b02      	cmp	r3, #2
 8004958:	d902      	bls.n	8004960 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	73fb      	strb	r3, [r7, #15]
        break;
 800495e:	e005      	b.n	800496c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004960:	4b2b      	ldr	r3, [pc, #172]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d1ef      	bne.n	800494c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800496c:	7bfb      	ldrb	r3, [r7, #15]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d149      	bne.n	8004a06 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d110      	bne.n	800499a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004978:	4b25      	ldr	r3, [pc, #148]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004980:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	6892      	ldr	r2, [r2, #8]
 8004988:	0211      	lsls	r1, r2, #8
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	68d2      	ldr	r2, [r2, #12]
 800498e:	06d2      	lsls	r2, r2, #27
 8004990:	430a      	orrs	r2, r1
 8004992:	491f      	ldr	r1, [pc, #124]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004994:	4313      	orrs	r3, r2
 8004996:	614b      	str	r3, [r1, #20]
 8004998:	e011      	b.n	80049be <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800499a:	4b1d      	ldr	r3, [pc, #116]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80049a2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	6892      	ldr	r2, [r2, #8]
 80049aa:	0211      	lsls	r1, r2, #8
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6912      	ldr	r2, [r2, #16]
 80049b0:	0852      	lsrs	r2, r2, #1
 80049b2:	3a01      	subs	r2, #1
 80049b4:	0652      	lsls	r2, r2, #25
 80049b6:	430a      	orrs	r2, r1
 80049b8:	4915      	ldr	r1, [pc, #84]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80049be:	4b14      	ldr	r3, [pc, #80]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a13      	ldr	r2, [pc, #76]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 80049c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049c8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ca:	f7fd f83d 	bl	8001a48 <HAL_GetTick>
 80049ce:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049d0:	e009      	b.n	80049e6 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80049d2:	f7fd f839 	bl	8001a48 <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d902      	bls.n	80049e6 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	73fb      	strb	r3, [r7, #15]
          break;
 80049e4:	e005      	b.n	80049f2 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d0ef      	beq.n	80049d2 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80049f2:	7bfb      	ldrb	r3, [r7, #15]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d106      	bne.n	8004a06 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80049f8:	4b05      	ldr	r3, [pc, #20]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 80049fa:	695a      	ldr	r2, [r3, #20]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	4903      	ldr	r1, [pc, #12]	@ (8004a10 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40021000 	.word	0x40021000

08004a14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e040      	b.n	8004aa8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d106      	bne.n	8004a3c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f7fc fe0c 	bl	8001654 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2224      	movs	r2, #36	@ 0x24
 8004a40:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f022 0201 	bic.w	r2, r2, #1
 8004a50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d002      	beq.n	8004a60 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 fb6a 	bl	8005134 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f000 f8af 	bl	8004bc4 <UART_SetConfig>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d101      	bne.n	8004a70 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e01b      	b.n	8004aa8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0201 	orr.w	r2, r2, #1
 8004a9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 fbe9 	bl	8005278 <UART_CheckIdleState>
 8004aa6:	4603      	mov	r3, r0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3708      	adds	r7, #8
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b08a      	sub	sp, #40	@ 0x28
 8004ab4:	af02      	add	r7, sp, #8
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	603b      	str	r3, [r7, #0]
 8004abc:	4613      	mov	r3, r2
 8004abe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ac4:	2b20      	cmp	r3, #32
 8004ac6:	d177      	bne.n	8004bb8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d002      	beq.n	8004ad4 <HAL_UART_Transmit+0x24>
 8004ace:	88fb      	ldrh	r3, [r7, #6]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e070      	b.n	8004bba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2221      	movs	r2, #33	@ 0x21
 8004ae4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ae6:	f7fc ffaf 	bl	8001a48 <HAL_GetTick>
 8004aea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	88fa      	ldrh	r2, [r7, #6]
 8004af0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	88fa      	ldrh	r2, [r7, #6]
 8004af8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b04:	d108      	bne.n	8004b18 <HAL_UART_Transmit+0x68>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d104      	bne.n	8004b18 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	61bb      	str	r3, [r7, #24]
 8004b16:	e003      	b.n	8004b20 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b20:	e02f      	b.n	8004b82 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	9300      	str	r3, [sp, #0]
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	2180      	movs	r1, #128	@ 0x80
 8004b2c:	68f8      	ldr	r0, [r7, #12]
 8004b2e:	f000 fc4b 	bl	80053c8 <UART_WaitOnFlagUntilTimeout>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d004      	beq.n	8004b42 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e03b      	b.n	8004bba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d10b      	bne.n	8004b60 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	881a      	ldrh	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b54:	b292      	uxth	r2, r2
 8004b56:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	3302      	adds	r3, #2
 8004b5c:	61bb      	str	r3, [r7, #24]
 8004b5e:	e007      	b.n	8004b70 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	781a      	ldrb	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1c9      	bne.n	8004b22 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	9300      	str	r3, [sp, #0]
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	2200      	movs	r2, #0
 8004b96:	2140      	movs	r1, #64	@ 0x40
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 fc15 	bl	80053c8 <UART_WaitOnFlagUntilTimeout>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d004      	beq.n	8004bae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e005      	b.n	8004bba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2220      	movs	r2, #32
 8004bb2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	e000      	b.n	8004bba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004bb8:	2302      	movs	r3, #2
  }
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3720      	adds	r7, #32
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
	...

08004bc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bc8:	b08a      	sub	sp, #40	@ 0x28
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	431a      	orrs	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	431a      	orrs	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	69db      	ldr	r3, [r3, #28]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	4ba4      	ldr	r3, [pc, #656]	@ (8004e84 <UART_SetConfig+0x2c0>)
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	6812      	ldr	r2, [r2, #0]
 8004bfa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a99      	ldr	r2, [pc, #612]	@ (8004e88 <UART_SetConfig+0x2c4>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d004      	beq.n	8004c30 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c40:	430a      	orrs	r2, r1
 8004c42:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a90      	ldr	r2, [pc, #576]	@ (8004e8c <UART_SetConfig+0x2c8>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d126      	bne.n	8004c9c <UART_SetConfig+0xd8>
 8004c4e:	4b90      	ldr	r3, [pc, #576]	@ (8004e90 <UART_SetConfig+0x2cc>)
 8004c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c54:	f003 0303 	and.w	r3, r3, #3
 8004c58:	2b03      	cmp	r3, #3
 8004c5a:	d81b      	bhi.n	8004c94 <UART_SetConfig+0xd0>
 8004c5c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c64 <UART_SetConfig+0xa0>)
 8004c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c62:	bf00      	nop
 8004c64:	08004c75 	.word	0x08004c75
 8004c68:	08004c85 	.word	0x08004c85
 8004c6c:	08004c7d 	.word	0x08004c7d
 8004c70:	08004c8d 	.word	0x08004c8d
 8004c74:	2301      	movs	r3, #1
 8004c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c7a:	e116      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c82:	e112      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004c84:	2304      	movs	r3, #4
 8004c86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c8a:	e10e      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004c8c:	2308      	movs	r3, #8
 8004c8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c92:	e10a      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004c94:	2310      	movs	r3, #16
 8004c96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c9a:	e106      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a7c      	ldr	r2, [pc, #496]	@ (8004e94 <UART_SetConfig+0x2d0>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d138      	bne.n	8004d18 <UART_SetConfig+0x154>
 8004ca6:	4b7a      	ldr	r3, [pc, #488]	@ (8004e90 <UART_SetConfig+0x2cc>)
 8004ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cac:	f003 030c 	and.w	r3, r3, #12
 8004cb0:	2b0c      	cmp	r3, #12
 8004cb2:	d82d      	bhi.n	8004d10 <UART_SetConfig+0x14c>
 8004cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8004cbc <UART_SetConfig+0xf8>)
 8004cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cba:	bf00      	nop
 8004cbc:	08004cf1 	.word	0x08004cf1
 8004cc0:	08004d11 	.word	0x08004d11
 8004cc4:	08004d11 	.word	0x08004d11
 8004cc8:	08004d11 	.word	0x08004d11
 8004ccc:	08004d01 	.word	0x08004d01
 8004cd0:	08004d11 	.word	0x08004d11
 8004cd4:	08004d11 	.word	0x08004d11
 8004cd8:	08004d11 	.word	0x08004d11
 8004cdc:	08004cf9 	.word	0x08004cf9
 8004ce0:	08004d11 	.word	0x08004d11
 8004ce4:	08004d11 	.word	0x08004d11
 8004ce8:	08004d11 	.word	0x08004d11
 8004cec:	08004d09 	.word	0x08004d09
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cf6:	e0d8      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cfe:	e0d4      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004d00:	2304      	movs	r3, #4
 8004d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d06:	e0d0      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004d08:	2308      	movs	r3, #8
 8004d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d0e:	e0cc      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004d10:	2310      	movs	r3, #16
 8004d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d16:	e0c8      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a5e      	ldr	r2, [pc, #376]	@ (8004e98 <UART_SetConfig+0x2d4>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d125      	bne.n	8004d6e <UART_SetConfig+0x1aa>
 8004d22:	4b5b      	ldr	r3, [pc, #364]	@ (8004e90 <UART_SetConfig+0x2cc>)
 8004d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004d2c:	2b30      	cmp	r3, #48	@ 0x30
 8004d2e:	d016      	beq.n	8004d5e <UART_SetConfig+0x19a>
 8004d30:	2b30      	cmp	r3, #48	@ 0x30
 8004d32:	d818      	bhi.n	8004d66 <UART_SetConfig+0x1a2>
 8004d34:	2b20      	cmp	r3, #32
 8004d36:	d00a      	beq.n	8004d4e <UART_SetConfig+0x18a>
 8004d38:	2b20      	cmp	r3, #32
 8004d3a:	d814      	bhi.n	8004d66 <UART_SetConfig+0x1a2>
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d002      	beq.n	8004d46 <UART_SetConfig+0x182>
 8004d40:	2b10      	cmp	r3, #16
 8004d42:	d008      	beq.n	8004d56 <UART_SetConfig+0x192>
 8004d44:	e00f      	b.n	8004d66 <UART_SetConfig+0x1a2>
 8004d46:	2300      	movs	r3, #0
 8004d48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d4c:	e0ad      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004d4e:	2302      	movs	r3, #2
 8004d50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d54:	e0a9      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004d56:	2304      	movs	r3, #4
 8004d58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d5c:	e0a5      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004d5e:	2308      	movs	r3, #8
 8004d60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d64:	e0a1      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004d66:	2310      	movs	r3, #16
 8004d68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d6c:	e09d      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a4a      	ldr	r2, [pc, #296]	@ (8004e9c <UART_SetConfig+0x2d8>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d125      	bne.n	8004dc4 <UART_SetConfig+0x200>
 8004d78:	4b45      	ldr	r3, [pc, #276]	@ (8004e90 <UART_SetConfig+0x2cc>)
 8004d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d7e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004d82:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d84:	d016      	beq.n	8004db4 <UART_SetConfig+0x1f0>
 8004d86:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d88:	d818      	bhi.n	8004dbc <UART_SetConfig+0x1f8>
 8004d8a:	2b80      	cmp	r3, #128	@ 0x80
 8004d8c:	d00a      	beq.n	8004da4 <UART_SetConfig+0x1e0>
 8004d8e:	2b80      	cmp	r3, #128	@ 0x80
 8004d90:	d814      	bhi.n	8004dbc <UART_SetConfig+0x1f8>
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d002      	beq.n	8004d9c <UART_SetConfig+0x1d8>
 8004d96:	2b40      	cmp	r3, #64	@ 0x40
 8004d98:	d008      	beq.n	8004dac <UART_SetConfig+0x1e8>
 8004d9a:	e00f      	b.n	8004dbc <UART_SetConfig+0x1f8>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004da2:	e082      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004da4:	2302      	movs	r3, #2
 8004da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004daa:	e07e      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004dac:	2304      	movs	r3, #4
 8004dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004db2:	e07a      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004db4:	2308      	movs	r3, #8
 8004db6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dba:	e076      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004dbc:	2310      	movs	r3, #16
 8004dbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dc2:	e072      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a35      	ldr	r2, [pc, #212]	@ (8004ea0 <UART_SetConfig+0x2dc>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d12a      	bne.n	8004e24 <UART_SetConfig+0x260>
 8004dce:	4b30      	ldr	r3, [pc, #192]	@ (8004e90 <UART_SetConfig+0x2cc>)
 8004dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ddc:	d01a      	beq.n	8004e14 <UART_SetConfig+0x250>
 8004dde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004de2:	d81b      	bhi.n	8004e1c <UART_SetConfig+0x258>
 8004de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004de8:	d00c      	beq.n	8004e04 <UART_SetConfig+0x240>
 8004dea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dee:	d815      	bhi.n	8004e1c <UART_SetConfig+0x258>
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d003      	beq.n	8004dfc <UART_SetConfig+0x238>
 8004df4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004df8:	d008      	beq.n	8004e0c <UART_SetConfig+0x248>
 8004dfa:	e00f      	b.n	8004e1c <UART_SetConfig+0x258>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e02:	e052      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e04:	2302      	movs	r3, #2
 8004e06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e0a:	e04e      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e0c:	2304      	movs	r3, #4
 8004e0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e12:	e04a      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e14:	2308      	movs	r3, #8
 8004e16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e1a:	e046      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e1c:	2310      	movs	r3, #16
 8004e1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e22:	e042      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a17      	ldr	r2, [pc, #92]	@ (8004e88 <UART_SetConfig+0x2c4>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d13a      	bne.n	8004ea4 <UART_SetConfig+0x2e0>
 8004e2e:	4b18      	ldr	r3, [pc, #96]	@ (8004e90 <UART_SetConfig+0x2cc>)
 8004e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004e38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e3c:	d01a      	beq.n	8004e74 <UART_SetConfig+0x2b0>
 8004e3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e42:	d81b      	bhi.n	8004e7c <UART_SetConfig+0x2b8>
 8004e44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e48:	d00c      	beq.n	8004e64 <UART_SetConfig+0x2a0>
 8004e4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e4e:	d815      	bhi.n	8004e7c <UART_SetConfig+0x2b8>
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <UART_SetConfig+0x298>
 8004e54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e58:	d008      	beq.n	8004e6c <UART_SetConfig+0x2a8>
 8004e5a:	e00f      	b.n	8004e7c <UART_SetConfig+0x2b8>
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e62:	e022      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e64:	2302      	movs	r3, #2
 8004e66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e6a:	e01e      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e6c:	2304      	movs	r3, #4
 8004e6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e72:	e01a      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e74:	2308      	movs	r3, #8
 8004e76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e7a:	e016      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e7c:	2310      	movs	r3, #16
 8004e7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e82:	e012      	b.n	8004eaa <UART_SetConfig+0x2e6>
 8004e84:	efff69f3 	.word	0xefff69f3
 8004e88:	40008000 	.word	0x40008000
 8004e8c:	40013800 	.word	0x40013800
 8004e90:	40021000 	.word	0x40021000
 8004e94:	40004400 	.word	0x40004400
 8004e98:	40004800 	.word	0x40004800
 8004e9c:	40004c00 	.word	0x40004c00
 8004ea0:	40005000 	.word	0x40005000
 8004ea4:	2310      	movs	r3, #16
 8004ea6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a9f      	ldr	r2, [pc, #636]	@ (800512c <UART_SetConfig+0x568>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d17a      	bne.n	8004faa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004eb4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004eb8:	2b08      	cmp	r3, #8
 8004eba:	d824      	bhi.n	8004f06 <UART_SetConfig+0x342>
 8004ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec4 <UART_SetConfig+0x300>)
 8004ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec2:	bf00      	nop
 8004ec4:	08004ee9 	.word	0x08004ee9
 8004ec8:	08004f07 	.word	0x08004f07
 8004ecc:	08004ef1 	.word	0x08004ef1
 8004ed0:	08004f07 	.word	0x08004f07
 8004ed4:	08004ef7 	.word	0x08004ef7
 8004ed8:	08004f07 	.word	0x08004f07
 8004edc:	08004f07 	.word	0x08004f07
 8004ee0:	08004f07 	.word	0x08004f07
 8004ee4:	08004eff 	.word	0x08004eff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ee8:	f7ff f83e 	bl	8003f68 <HAL_RCC_GetPCLK1Freq>
 8004eec:	61f8      	str	r0, [r7, #28]
        break;
 8004eee:	e010      	b.n	8004f12 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ef0:	4b8f      	ldr	r3, [pc, #572]	@ (8005130 <UART_SetConfig+0x56c>)
 8004ef2:	61fb      	str	r3, [r7, #28]
        break;
 8004ef4:	e00d      	b.n	8004f12 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ef6:	f7fe ff9f 	bl	8003e38 <HAL_RCC_GetSysClockFreq>
 8004efa:	61f8      	str	r0, [r7, #28]
        break;
 8004efc:	e009      	b.n	8004f12 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004efe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f02:	61fb      	str	r3, [r7, #28]
        break;
 8004f04:	e005      	b.n	8004f12 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004f06:	2300      	movs	r3, #0
 8004f08:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f10:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f000 80fb 	beq.w	8005110 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	4413      	add	r3, r2
 8004f24:	69fa      	ldr	r2, [r7, #28]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d305      	bcc.n	8004f36 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f30:	69fa      	ldr	r2, [r7, #28]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d903      	bls.n	8004f3e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004f3c:	e0e8      	b.n	8005110 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	2200      	movs	r2, #0
 8004f42:	461c      	mov	r4, r3
 8004f44:	4615      	mov	r5, r2
 8004f46:	f04f 0200 	mov.w	r2, #0
 8004f4a:	f04f 0300 	mov.w	r3, #0
 8004f4e:	022b      	lsls	r3, r5, #8
 8004f50:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004f54:	0222      	lsls	r2, r4, #8
 8004f56:	68f9      	ldr	r1, [r7, #12]
 8004f58:	6849      	ldr	r1, [r1, #4]
 8004f5a:	0849      	lsrs	r1, r1, #1
 8004f5c:	2000      	movs	r0, #0
 8004f5e:	4688      	mov	r8, r1
 8004f60:	4681      	mov	r9, r0
 8004f62:	eb12 0a08 	adds.w	sl, r2, r8
 8004f66:	eb43 0b09 	adc.w	fp, r3, r9
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	603b      	str	r3, [r7, #0]
 8004f72:	607a      	str	r2, [r7, #4]
 8004f74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f78:	4650      	mov	r0, sl
 8004f7a:	4659      	mov	r1, fp
 8004f7c:	f7fb fe24 	bl	8000bc8 <__aeabi_uldivmod>
 8004f80:	4602      	mov	r2, r0
 8004f82:	460b      	mov	r3, r1
 8004f84:	4613      	mov	r3, r2
 8004f86:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f8e:	d308      	bcc.n	8004fa2 <UART_SetConfig+0x3de>
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f96:	d204      	bcs.n	8004fa2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	60da      	str	r2, [r3, #12]
 8004fa0:	e0b6      	b.n	8005110 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004fa8:	e0b2      	b.n	8005110 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fb2:	d15e      	bne.n	8005072 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004fb4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004fb8:	2b08      	cmp	r3, #8
 8004fba:	d828      	bhi.n	800500e <UART_SetConfig+0x44a>
 8004fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8004fc4 <UART_SetConfig+0x400>)
 8004fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc2:	bf00      	nop
 8004fc4:	08004fe9 	.word	0x08004fe9
 8004fc8:	08004ff1 	.word	0x08004ff1
 8004fcc:	08004ff9 	.word	0x08004ff9
 8004fd0:	0800500f 	.word	0x0800500f
 8004fd4:	08004fff 	.word	0x08004fff
 8004fd8:	0800500f 	.word	0x0800500f
 8004fdc:	0800500f 	.word	0x0800500f
 8004fe0:	0800500f 	.word	0x0800500f
 8004fe4:	08005007 	.word	0x08005007
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fe8:	f7fe ffbe 	bl	8003f68 <HAL_RCC_GetPCLK1Freq>
 8004fec:	61f8      	str	r0, [r7, #28]
        break;
 8004fee:	e014      	b.n	800501a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ff0:	f7fe ffd0 	bl	8003f94 <HAL_RCC_GetPCLK2Freq>
 8004ff4:	61f8      	str	r0, [r7, #28]
        break;
 8004ff6:	e010      	b.n	800501a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ff8:	4b4d      	ldr	r3, [pc, #308]	@ (8005130 <UART_SetConfig+0x56c>)
 8004ffa:	61fb      	str	r3, [r7, #28]
        break;
 8004ffc:	e00d      	b.n	800501a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ffe:	f7fe ff1b 	bl	8003e38 <HAL_RCC_GetSysClockFreq>
 8005002:	61f8      	str	r0, [r7, #28]
        break;
 8005004:	e009      	b.n	800501a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005006:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800500a:	61fb      	str	r3, [r7, #28]
        break;
 800500c:	e005      	b.n	800501a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800500e:	2300      	movs	r3, #0
 8005010:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005018:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d077      	beq.n	8005110 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	005a      	lsls	r2, r3, #1
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	085b      	lsrs	r3, r3, #1
 800502a:	441a      	add	r2, r3
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	fbb2 f3f3 	udiv	r3, r2, r3
 8005034:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	2b0f      	cmp	r3, #15
 800503a:	d916      	bls.n	800506a <UART_SetConfig+0x4a6>
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005042:	d212      	bcs.n	800506a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	b29b      	uxth	r3, r3
 8005048:	f023 030f 	bic.w	r3, r3, #15
 800504c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	085b      	lsrs	r3, r3, #1
 8005052:	b29b      	uxth	r3, r3
 8005054:	f003 0307 	and.w	r3, r3, #7
 8005058:	b29a      	uxth	r2, r3
 800505a:	8afb      	ldrh	r3, [r7, #22]
 800505c:	4313      	orrs	r3, r2
 800505e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	8afa      	ldrh	r2, [r7, #22]
 8005066:	60da      	str	r2, [r3, #12]
 8005068:	e052      	b.n	8005110 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005070:	e04e      	b.n	8005110 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005072:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005076:	2b08      	cmp	r3, #8
 8005078:	d827      	bhi.n	80050ca <UART_SetConfig+0x506>
 800507a:	a201      	add	r2, pc, #4	@ (adr r2, 8005080 <UART_SetConfig+0x4bc>)
 800507c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005080:	080050a5 	.word	0x080050a5
 8005084:	080050ad 	.word	0x080050ad
 8005088:	080050b5 	.word	0x080050b5
 800508c:	080050cb 	.word	0x080050cb
 8005090:	080050bb 	.word	0x080050bb
 8005094:	080050cb 	.word	0x080050cb
 8005098:	080050cb 	.word	0x080050cb
 800509c:	080050cb 	.word	0x080050cb
 80050a0:	080050c3 	.word	0x080050c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050a4:	f7fe ff60 	bl	8003f68 <HAL_RCC_GetPCLK1Freq>
 80050a8:	61f8      	str	r0, [r7, #28]
        break;
 80050aa:	e014      	b.n	80050d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050ac:	f7fe ff72 	bl	8003f94 <HAL_RCC_GetPCLK2Freq>
 80050b0:	61f8      	str	r0, [r7, #28]
        break;
 80050b2:	e010      	b.n	80050d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050b4:	4b1e      	ldr	r3, [pc, #120]	@ (8005130 <UART_SetConfig+0x56c>)
 80050b6:	61fb      	str	r3, [r7, #28]
        break;
 80050b8:	e00d      	b.n	80050d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ba:	f7fe febd 	bl	8003e38 <HAL_RCC_GetSysClockFreq>
 80050be:	61f8      	str	r0, [r7, #28]
        break;
 80050c0:	e009      	b.n	80050d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050c6:	61fb      	str	r3, [r7, #28]
        break;
 80050c8:	e005      	b.n	80050d6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80050ca:	2300      	movs	r3, #0
 80050cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80050d4:	bf00      	nop
    }

    if (pclk != 0U)
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d019      	beq.n	8005110 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	085a      	lsrs	r2, r3, #1
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	441a      	add	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	2b0f      	cmp	r3, #15
 80050f4:	d909      	bls.n	800510a <UART_SetConfig+0x546>
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050fc:	d205      	bcs.n	800510a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	b29a      	uxth	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	60da      	str	r2, [r3, #12]
 8005108:	e002      	b.n	8005110 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800511c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005120:	4618      	mov	r0, r3
 8005122:	3728      	adds	r7, #40	@ 0x28
 8005124:	46bd      	mov	sp, r7
 8005126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800512a:	bf00      	nop
 800512c:	40008000 	.word	0x40008000
 8005130:	00f42400 	.word	0x00f42400

08005134 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005134:	b480      	push	{r7}
 8005136:	b083      	sub	sp, #12
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005140:	f003 0308 	and.w	r3, r3, #8
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00a      	beq.n	800515e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00a      	beq.n	8005180 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	430a      	orrs	r2, r1
 800517e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005184:	f003 0302 	and.w	r3, r3, #2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00a      	beq.n	80051a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	430a      	orrs	r2, r1
 80051a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a6:	f003 0304 	and.w	r3, r3, #4
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00a      	beq.n	80051c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	430a      	orrs	r2, r1
 80051c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c8:	f003 0310 	and.w	r3, r3, #16
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00a      	beq.n	80051e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ea:	f003 0320 	and.w	r3, r3, #32
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00a      	beq.n	8005208 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005210:	2b00      	cmp	r3, #0
 8005212:	d01a      	beq.n	800524a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	430a      	orrs	r2, r1
 8005228:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005232:	d10a      	bne.n	800524a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	430a      	orrs	r2, r1
 8005248:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00a      	beq.n	800526c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	605a      	str	r2, [r3, #4]
  }
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b098      	sub	sp, #96	@ 0x60
 800527c:	af02      	add	r7, sp, #8
 800527e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005288:	f7fc fbde 	bl	8001a48 <HAL_GetTick>
 800528c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0308 	and.w	r3, r3, #8
 8005298:	2b08      	cmp	r3, #8
 800529a:	d12e      	bne.n	80052fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800529c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80052a0:	9300      	str	r3, [sp, #0]
 80052a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052a4:	2200      	movs	r2, #0
 80052a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f88c 	bl	80053c8 <UART_WaitOnFlagUntilTimeout>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d021      	beq.n	80052fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052be:	e853 3f00 	ldrex	r3, [r3]
 80052c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80052c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	461a      	mov	r2, r3
 80052d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80052d6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052dc:	e841 2300 	strex	r3, r2, [r1]
 80052e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80052e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1e6      	bne.n	80052b6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2220      	movs	r2, #32
 80052ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e062      	b.n	80053c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	2b04      	cmp	r3, #4
 8005306:	d149      	bne.n	800539c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005308:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005310:	2200      	movs	r2, #0
 8005312:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f856 	bl	80053c8 <UART_WaitOnFlagUntilTimeout>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d03c      	beq.n	800539c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532a:	e853 3f00 	ldrex	r3, [r3]
 800532e:	623b      	str	r3, [r7, #32]
   return(result);
 8005330:	6a3b      	ldr	r3, [r7, #32]
 8005332:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005336:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	461a      	mov	r2, r3
 800533e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005340:	633b      	str	r3, [r7, #48]	@ 0x30
 8005342:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005344:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005346:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005348:	e841 2300 	strex	r3, r2, [r1]
 800534c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800534e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1e6      	bne.n	8005322 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	3308      	adds	r3, #8
 800535a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	e853 3f00 	ldrex	r3, [r3]
 8005362:	60fb      	str	r3, [r7, #12]
   return(result);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f023 0301 	bic.w	r3, r3, #1
 800536a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	3308      	adds	r3, #8
 8005372:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005374:	61fa      	str	r2, [r7, #28]
 8005376:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005378:	69b9      	ldr	r1, [r7, #24]
 800537a:	69fa      	ldr	r2, [r7, #28]
 800537c:	e841 2300 	strex	r3, r2, [r1]
 8005380:	617b      	str	r3, [r7, #20]
   return(result);
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1e5      	bne.n	8005354 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2220      	movs	r2, #32
 800538c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e011      	b.n	80053c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2220      	movs	r2, #32
 80053a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2220      	movs	r2, #32
 80053a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3758      	adds	r7, #88	@ 0x58
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	603b      	str	r3, [r7, #0]
 80053d4:	4613      	mov	r3, r2
 80053d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053d8:	e04f      	b.n	800547a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053da:	69bb      	ldr	r3, [r7, #24]
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e0:	d04b      	beq.n	800547a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e2:	f7fc fb31 	bl	8001a48 <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	69ba      	ldr	r2, [r7, #24]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d302      	bcc.n	80053f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e04e      	b.n	800549a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0304 	and.w	r3, r3, #4
 8005406:	2b00      	cmp	r3, #0
 8005408:	d037      	beq.n	800547a <UART_WaitOnFlagUntilTimeout+0xb2>
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2b80      	cmp	r3, #128	@ 0x80
 800540e:	d034      	beq.n	800547a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	2b40      	cmp	r3, #64	@ 0x40
 8005414:	d031      	beq.n	800547a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	69db      	ldr	r3, [r3, #28]
 800541c:	f003 0308 	and.w	r3, r3, #8
 8005420:	2b08      	cmp	r3, #8
 8005422:	d110      	bne.n	8005446 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	2208      	movs	r2, #8
 800542a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f000 f838 	bl	80054a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2208      	movs	r2, #8
 8005436:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e029      	b.n	800549a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	69db      	ldr	r3, [r3, #28]
 800544c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005450:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005454:	d111      	bne.n	800547a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800545e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f000 f81e 	bl	80054a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2220      	movs	r2, #32
 800546a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e00f      	b.n	800549a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	69da      	ldr	r2, [r3, #28]
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	4013      	ands	r3, r2
 8005484:	68ba      	ldr	r2, [r7, #8]
 8005486:	429a      	cmp	r2, r3
 8005488:	bf0c      	ite	eq
 800548a:	2301      	moveq	r3, #1
 800548c:	2300      	movne	r3, #0
 800548e:	b2db      	uxtb	r3, r3
 8005490:	461a      	mov	r2, r3
 8005492:	79fb      	ldrb	r3, [r7, #7]
 8005494:	429a      	cmp	r2, r3
 8005496:	d0a0      	beq.n	80053da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b095      	sub	sp, #84	@ 0x54
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054b2:	e853 3f00 	ldrex	r3, [r3]
 80054b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	461a      	mov	r2, r3
 80054c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80054ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054d0:	e841 2300 	strex	r3, r2, [r1]
 80054d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1e6      	bne.n	80054aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	3308      	adds	r3, #8
 80054e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e4:	6a3b      	ldr	r3, [r7, #32]
 80054e6:	e853 3f00 	ldrex	r3, [r3]
 80054ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	f023 0301 	bic.w	r3, r3, #1
 80054f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	3308      	adds	r3, #8
 80054fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005500:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005502:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005504:	e841 2300 	strex	r3, r2, [r1]
 8005508:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800550a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1e5      	bne.n	80054dc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005514:	2b01      	cmp	r3, #1
 8005516:	d118      	bne.n	800554a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	e853 3f00 	ldrex	r3, [r3]
 8005524:	60bb      	str	r3, [r7, #8]
   return(result);
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	f023 0310 	bic.w	r3, r3, #16
 800552c:	647b      	str	r3, [r7, #68]	@ 0x44
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	461a      	mov	r2, r3
 8005534:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005536:	61bb      	str	r3, [r7, #24]
 8005538:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553a:	6979      	ldr	r1, [r7, #20]
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	e841 2300 	strex	r3, r2, [r1]
 8005542:	613b      	str	r3, [r7, #16]
   return(result);
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1e6      	bne.n	8005518 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2220      	movs	r2, #32
 800554e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800555e:	bf00      	nop
 8005560:	3754      	adds	r7, #84	@ 0x54
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr

0800556a <__cvt>:
 800556a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800556e:	ec57 6b10 	vmov	r6, r7, d0
 8005572:	2f00      	cmp	r7, #0
 8005574:	460c      	mov	r4, r1
 8005576:	4619      	mov	r1, r3
 8005578:	463b      	mov	r3, r7
 800557a:	bfbb      	ittet	lt
 800557c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005580:	461f      	movlt	r7, r3
 8005582:	2300      	movge	r3, #0
 8005584:	232d      	movlt	r3, #45	@ 0x2d
 8005586:	700b      	strb	r3, [r1, #0]
 8005588:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800558a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800558e:	4691      	mov	r9, r2
 8005590:	f023 0820 	bic.w	r8, r3, #32
 8005594:	bfbc      	itt	lt
 8005596:	4632      	movlt	r2, r6
 8005598:	4616      	movlt	r6, r2
 800559a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800559e:	d005      	beq.n	80055ac <__cvt+0x42>
 80055a0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80055a4:	d100      	bne.n	80055a8 <__cvt+0x3e>
 80055a6:	3401      	adds	r4, #1
 80055a8:	2102      	movs	r1, #2
 80055aa:	e000      	b.n	80055ae <__cvt+0x44>
 80055ac:	2103      	movs	r1, #3
 80055ae:	ab03      	add	r3, sp, #12
 80055b0:	9301      	str	r3, [sp, #4]
 80055b2:	ab02      	add	r3, sp, #8
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	ec47 6b10 	vmov	d0, r6, r7
 80055ba:	4653      	mov	r3, sl
 80055bc:	4622      	mov	r2, r4
 80055be:	f000 ff5f 	bl	8006480 <_dtoa_r>
 80055c2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80055c6:	4605      	mov	r5, r0
 80055c8:	d119      	bne.n	80055fe <__cvt+0x94>
 80055ca:	f019 0f01 	tst.w	r9, #1
 80055ce:	d00e      	beq.n	80055ee <__cvt+0x84>
 80055d0:	eb00 0904 	add.w	r9, r0, r4
 80055d4:	2200      	movs	r2, #0
 80055d6:	2300      	movs	r3, #0
 80055d8:	4630      	mov	r0, r6
 80055da:	4639      	mov	r1, r7
 80055dc:	f7fb fa84 	bl	8000ae8 <__aeabi_dcmpeq>
 80055e0:	b108      	cbz	r0, 80055e6 <__cvt+0x7c>
 80055e2:	f8cd 900c 	str.w	r9, [sp, #12]
 80055e6:	2230      	movs	r2, #48	@ 0x30
 80055e8:	9b03      	ldr	r3, [sp, #12]
 80055ea:	454b      	cmp	r3, r9
 80055ec:	d31e      	bcc.n	800562c <__cvt+0xc2>
 80055ee:	9b03      	ldr	r3, [sp, #12]
 80055f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80055f2:	1b5b      	subs	r3, r3, r5
 80055f4:	4628      	mov	r0, r5
 80055f6:	6013      	str	r3, [r2, #0]
 80055f8:	b004      	add	sp, #16
 80055fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055fe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005602:	eb00 0904 	add.w	r9, r0, r4
 8005606:	d1e5      	bne.n	80055d4 <__cvt+0x6a>
 8005608:	7803      	ldrb	r3, [r0, #0]
 800560a:	2b30      	cmp	r3, #48	@ 0x30
 800560c:	d10a      	bne.n	8005624 <__cvt+0xba>
 800560e:	2200      	movs	r2, #0
 8005610:	2300      	movs	r3, #0
 8005612:	4630      	mov	r0, r6
 8005614:	4639      	mov	r1, r7
 8005616:	f7fb fa67 	bl	8000ae8 <__aeabi_dcmpeq>
 800561a:	b918      	cbnz	r0, 8005624 <__cvt+0xba>
 800561c:	f1c4 0401 	rsb	r4, r4, #1
 8005620:	f8ca 4000 	str.w	r4, [sl]
 8005624:	f8da 3000 	ldr.w	r3, [sl]
 8005628:	4499      	add	r9, r3
 800562a:	e7d3      	b.n	80055d4 <__cvt+0x6a>
 800562c:	1c59      	adds	r1, r3, #1
 800562e:	9103      	str	r1, [sp, #12]
 8005630:	701a      	strb	r2, [r3, #0]
 8005632:	e7d9      	b.n	80055e8 <__cvt+0x7e>

08005634 <__exponent>:
 8005634:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005636:	2900      	cmp	r1, #0
 8005638:	bfba      	itte	lt
 800563a:	4249      	neglt	r1, r1
 800563c:	232d      	movlt	r3, #45	@ 0x2d
 800563e:	232b      	movge	r3, #43	@ 0x2b
 8005640:	2909      	cmp	r1, #9
 8005642:	7002      	strb	r2, [r0, #0]
 8005644:	7043      	strb	r3, [r0, #1]
 8005646:	dd29      	ble.n	800569c <__exponent+0x68>
 8005648:	f10d 0307 	add.w	r3, sp, #7
 800564c:	461d      	mov	r5, r3
 800564e:	270a      	movs	r7, #10
 8005650:	461a      	mov	r2, r3
 8005652:	fbb1 f6f7 	udiv	r6, r1, r7
 8005656:	fb07 1416 	mls	r4, r7, r6, r1
 800565a:	3430      	adds	r4, #48	@ 0x30
 800565c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005660:	460c      	mov	r4, r1
 8005662:	2c63      	cmp	r4, #99	@ 0x63
 8005664:	f103 33ff 	add.w	r3, r3, #4294967295
 8005668:	4631      	mov	r1, r6
 800566a:	dcf1      	bgt.n	8005650 <__exponent+0x1c>
 800566c:	3130      	adds	r1, #48	@ 0x30
 800566e:	1e94      	subs	r4, r2, #2
 8005670:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005674:	1c41      	adds	r1, r0, #1
 8005676:	4623      	mov	r3, r4
 8005678:	42ab      	cmp	r3, r5
 800567a:	d30a      	bcc.n	8005692 <__exponent+0x5e>
 800567c:	f10d 0309 	add.w	r3, sp, #9
 8005680:	1a9b      	subs	r3, r3, r2
 8005682:	42ac      	cmp	r4, r5
 8005684:	bf88      	it	hi
 8005686:	2300      	movhi	r3, #0
 8005688:	3302      	adds	r3, #2
 800568a:	4403      	add	r3, r0
 800568c:	1a18      	subs	r0, r3, r0
 800568e:	b003      	add	sp, #12
 8005690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005692:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005696:	f801 6f01 	strb.w	r6, [r1, #1]!
 800569a:	e7ed      	b.n	8005678 <__exponent+0x44>
 800569c:	2330      	movs	r3, #48	@ 0x30
 800569e:	3130      	adds	r1, #48	@ 0x30
 80056a0:	7083      	strb	r3, [r0, #2]
 80056a2:	70c1      	strb	r1, [r0, #3]
 80056a4:	1d03      	adds	r3, r0, #4
 80056a6:	e7f1      	b.n	800568c <__exponent+0x58>

080056a8 <_printf_float>:
 80056a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056ac:	b08d      	sub	sp, #52	@ 0x34
 80056ae:	460c      	mov	r4, r1
 80056b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80056b4:	4616      	mov	r6, r2
 80056b6:	461f      	mov	r7, r3
 80056b8:	4605      	mov	r5, r0
 80056ba:	f000 fddf 	bl	800627c <_localeconv_r>
 80056be:	6803      	ldr	r3, [r0, #0]
 80056c0:	9304      	str	r3, [sp, #16]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fa fde4 	bl	8000290 <strlen>
 80056c8:	2300      	movs	r3, #0
 80056ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80056cc:	f8d8 3000 	ldr.w	r3, [r8]
 80056d0:	9005      	str	r0, [sp, #20]
 80056d2:	3307      	adds	r3, #7
 80056d4:	f023 0307 	bic.w	r3, r3, #7
 80056d8:	f103 0208 	add.w	r2, r3, #8
 80056dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80056e0:	f8d4 b000 	ldr.w	fp, [r4]
 80056e4:	f8c8 2000 	str.w	r2, [r8]
 80056e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80056ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80056f0:	9307      	str	r3, [sp, #28]
 80056f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80056f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80056fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056fe:	4b9c      	ldr	r3, [pc, #624]	@ (8005970 <_printf_float+0x2c8>)
 8005700:	f04f 32ff 	mov.w	r2, #4294967295
 8005704:	f7fb fa22 	bl	8000b4c <__aeabi_dcmpun>
 8005708:	bb70      	cbnz	r0, 8005768 <_printf_float+0xc0>
 800570a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800570e:	4b98      	ldr	r3, [pc, #608]	@ (8005970 <_printf_float+0x2c8>)
 8005710:	f04f 32ff 	mov.w	r2, #4294967295
 8005714:	f7fb f9fc 	bl	8000b10 <__aeabi_dcmple>
 8005718:	bb30      	cbnz	r0, 8005768 <_printf_float+0xc0>
 800571a:	2200      	movs	r2, #0
 800571c:	2300      	movs	r3, #0
 800571e:	4640      	mov	r0, r8
 8005720:	4649      	mov	r1, r9
 8005722:	f7fb f9eb 	bl	8000afc <__aeabi_dcmplt>
 8005726:	b110      	cbz	r0, 800572e <_printf_float+0x86>
 8005728:	232d      	movs	r3, #45	@ 0x2d
 800572a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800572e:	4a91      	ldr	r2, [pc, #580]	@ (8005974 <_printf_float+0x2cc>)
 8005730:	4b91      	ldr	r3, [pc, #580]	@ (8005978 <_printf_float+0x2d0>)
 8005732:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005736:	bf8c      	ite	hi
 8005738:	4690      	movhi	r8, r2
 800573a:	4698      	movls	r8, r3
 800573c:	2303      	movs	r3, #3
 800573e:	6123      	str	r3, [r4, #16]
 8005740:	f02b 0304 	bic.w	r3, fp, #4
 8005744:	6023      	str	r3, [r4, #0]
 8005746:	f04f 0900 	mov.w	r9, #0
 800574a:	9700      	str	r7, [sp, #0]
 800574c:	4633      	mov	r3, r6
 800574e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005750:	4621      	mov	r1, r4
 8005752:	4628      	mov	r0, r5
 8005754:	f000 f9d2 	bl	8005afc <_printf_common>
 8005758:	3001      	adds	r0, #1
 800575a:	f040 808d 	bne.w	8005878 <_printf_float+0x1d0>
 800575e:	f04f 30ff 	mov.w	r0, #4294967295
 8005762:	b00d      	add	sp, #52	@ 0x34
 8005764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005768:	4642      	mov	r2, r8
 800576a:	464b      	mov	r3, r9
 800576c:	4640      	mov	r0, r8
 800576e:	4649      	mov	r1, r9
 8005770:	f7fb f9ec 	bl	8000b4c <__aeabi_dcmpun>
 8005774:	b140      	cbz	r0, 8005788 <_printf_float+0xe0>
 8005776:	464b      	mov	r3, r9
 8005778:	2b00      	cmp	r3, #0
 800577a:	bfbc      	itt	lt
 800577c:	232d      	movlt	r3, #45	@ 0x2d
 800577e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005782:	4a7e      	ldr	r2, [pc, #504]	@ (800597c <_printf_float+0x2d4>)
 8005784:	4b7e      	ldr	r3, [pc, #504]	@ (8005980 <_printf_float+0x2d8>)
 8005786:	e7d4      	b.n	8005732 <_printf_float+0x8a>
 8005788:	6863      	ldr	r3, [r4, #4]
 800578a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800578e:	9206      	str	r2, [sp, #24]
 8005790:	1c5a      	adds	r2, r3, #1
 8005792:	d13b      	bne.n	800580c <_printf_float+0x164>
 8005794:	2306      	movs	r3, #6
 8005796:	6063      	str	r3, [r4, #4]
 8005798:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800579c:	2300      	movs	r3, #0
 800579e:	6022      	str	r2, [r4, #0]
 80057a0:	9303      	str	r3, [sp, #12]
 80057a2:	ab0a      	add	r3, sp, #40	@ 0x28
 80057a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80057a8:	ab09      	add	r3, sp, #36	@ 0x24
 80057aa:	9300      	str	r3, [sp, #0]
 80057ac:	6861      	ldr	r1, [r4, #4]
 80057ae:	ec49 8b10 	vmov	d0, r8, r9
 80057b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80057b6:	4628      	mov	r0, r5
 80057b8:	f7ff fed7 	bl	800556a <__cvt>
 80057bc:	9b06      	ldr	r3, [sp, #24]
 80057be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80057c0:	2b47      	cmp	r3, #71	@ 0x47
 80057c2:	4680      	mov	r8, r0
 80057c4:	d129      	bne.n	800581a <_printf_float+0x172>
 80057c6:	1cc8      	adds	r0, r1, #3
 80057c8:	db02      	blt.n	80057d0 <_printf_float+0x128>
 80057ca:	6863      	ldr	r3, [r4, #4]
 80057cc:	4299      	cmp	r1, r3
 80057ce:	dd41      	ble.n	8005854 <_printf_float+0x1ac>
 80057d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80057d4:	fa5f fa8a 	uxtb.w	sl, sl
 80057d8:	3901      	subs	r1, #1
 80057da:	4652      	mov	r2, sl
 80057dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80057e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80057e2:	f7ff ff27 	bl	8005634 <__exponent>
 80057e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80057e8:	1813      	adds	r3, r2, r0
 80057ea:	2a01      	cmp	r2, #1
 80057ec:	4681      	mov	r9, r0
 80057ee:	6123      	str	r3, [r4, #16]
 80057f0:	dc02      	bgt.n	80057f8 <_printf_float+0x150>
 80057f2:	6822      	ldr	r2, [r4, #0]
 80057f4:	07d2      	lsls	r2, r2, #31
 80057f6:	d501      	bpl.n	80057fc <_printf_float+0x154>
 80057f8:	3301      	adds	r3, #1
 80057fa:	6123      	str	r3, [r4, #16]
 80057fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005800:	2b00      	cmp	r3, #0
 8005802:	d0a2      	beq.n	800574a <_printf_float+0xa2>
 8005804:	232d      	movs	r3, #45	@ 0x2d
 8005806:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800580a:	e79e      	b.n	800574a <_printf_float+0xa2>
 800580c:	9a06      	ldr	r2, [sp, #24]
 800580e:	2a47      	cmp	r2, #71	@ 0x47
 8005810:	d1c2      	bne.n	8005798 <_printf_float+0xf0>
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1c0      	bne.n	8005798 <_printf_float+0xf0>
 8005816:	2301      	movs	r3, #1
 8005818:	e7bd      	b.n	8005796 <_printf_float+0xee>
 800581a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800581e:	d9db      	bls.n	80057d8 <_printf_float+0x130>
 8005820:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005824:	d118      	bne.n	8005858 <_printf_float+0x1b0>
 8005826:	2900      	cmp	r1, #0
 8005828:	6863      	ldr	r3, [r4, #4]
 800582a:	dd0b      	ble.n	8005844 <_printf_float+0x19c>
 800582c:	6121      	str	r1, [r4, #16]
 800582e:	b913      	cbnz	r3, 8005836 <_printf_float+0x18e>
 8005830:	6822      	ldr	r2, [r4, #0]
 8005832:	07d0      	lsls	r0, r2, #31
 8005834:	d502      	bpl.n	800583c <_printf_float+0x194>
 8005836:	3301      	adds	r3, #1
 8005838:	440b      	add	r3, r1
 800583a:	6123      	str	r3, [r4, #16]
 800583c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800583e:	f04f 0900 	mov.w	r9, #0
 8005842:	e7db      	b.n	80057fc <_printf_float+0x154>
 8005844:	b913      	cbnz	r3, 800584c <_printf_float+0x1a4>
 8005846:	6822      	ldr	r2, [r4, #0]
 8005848:	07d2      	lsls	r2, r2, #31
 800584a:	d501      	bpl.n	8005850 <_printf_float+0x1a8>
 800584c:	3302      	adds	r3, #2
 800584e:	e7f4      	b.n	800583a <_printf_float+0x192>
 8005850:	2301      	movs	r3, #1
 8005852:	e7f2      	b.n	800583a <_printf_float+0x192>
 8005854:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005858:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800585a:	4299      	cmp	r1, r3
 800585c:	db05      	blt.n	800586a <_printf_float+0x1c2>
 800585e:	6823      	ldr	r3, [r4, #0]
 8005860:	6121      	str	r1, [r4, #16]
 8005862:	07d8      	lsls	r0, r3, #31
 8005864:	d5ea      	bpl.n	800583c <_printf_float+0x194>
 8005866:	1c4b      	adds	r3, r1, #1
 8005868:	e7e7      	b.n	800583a <_printf_float+0x192>
 800586a:	2900      	cmp	r1, #0
 800586c:	bfd4      	ite	le
 800586e:	f1c1 0202 	rsble	r2, r1, #2
 8005872:	2201      	movgt	r2, #1
 8005874:	4413      	add	r3, r2
 8005876:	e7e0      	b.n	800583a <_printf_float+0x192>
 8005878:	6823      	ldr	r3, [r4, #0]
 800587a:	055a      	lsls	r2, r3, #21
 800587c:	d407      	bmi.n	800588e <_printf_float+0x1e6>
 800587e:	6923      	ldr	r3, [r4, #16]
 8005880:	4642      	mov	r2, r8
 8005882:	4631      	mov	r1, r6
 8005884:	4628      	mov	r0, r5
 8005886:	47b8      	blx	r7
 8005888:	3001      	adds	r0, #1
 800588a:	d12b      	bne.n	80058e4 <_printf_float+0x23c>
 800588c:	e767      	b.n	800575e <_printf_float+0xb6>
 800588e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005892:	f240 80dd 	bls.w	8005a50 <_printf_float+0x3a8>
 8005896:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800589a:	2200      	movs	r2, #0
 800589c:	2300      	movs	r3, #0
 800589e:	f7fb f923 	bl	8000ae8 <__aeabi_dcmpeq>
 80058a2:	2800      	cmp	r0, #0
 80058a4:	d033      	beq.n	800590e <_printf_float+0x266>
 80058a6:	4a37      	ldr	r2, [pc, #220]	@ (8005984 <_printf_float+0x2dc>)
 80058a8:	2301      	movs	r3, #1
 80058aa:	4631      	mov	r1, r6
 80058ac:	4628      	mov	r0, r5
 80058ae:	47b8      	blx	r7
 80058b0:	3001      	adds	r0, #1
 80058b2:	f43f af54 	beq.w	800575e <_printf_float+0xb6>
 80058b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80058ba:	4543      	cmp	r3, r8
 80058bc:	db02      	blt.n	80058c4 <_printf_float+0x21c>
 80058be:	6823      	ldr	r3, [r4, #0]
 80058c0:	07d8      	lsls	r0, r3, #31
 80058c2:	d50f      	bpl.n	80058e4 <_printf_float+0x23c>
 80058c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058c8:	4631      	mov	r1, r6
 80058ca:	4628      	mov	r0, r5
 80058cc:	47b8      	blx	r7
 80058ce:	3001      	adds	r0, #1
 80058d0:	f43f af45 	beq.w	800575e <_printf_float+0xb6>
 80058d4:	f04f 0900 	mov.w	r9, #0
 80058d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80058dc:	f104 0a1a 	add.w	sl, r4, #26
 80058e0:	45c8      	cmp	r8, r9
 80058e2:	dc09      	bgt.n	80058f8 <_printf_float+0x250>
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	079b      	lsls	r3, r3, #30
 80058e8:	f100 8103 	bmi.w	8005af2 <_printf_float+0x44a>
 80058ec:	68e0      	ldr	r0, [r4, #12]
 80058ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80058f0:	4298      	cmp	r0, r3
 80058f2:	bfb8      	it	lt
 80058f4:	4618      	movlt	r0, r3
 80058f6:	e734      	b.n	8005762 <_printf_float+0xba>
 80058f8:	2301      	movs	r3, #1
 80058fa:	4652      	mov	r2, sl
 80058fc:	4631      	mov	r1, r6
 80058fe:	4628      	mov	r0, r5
 8005900:	47b8      	blx	r7
 8005902:	3001      	adds	r0, #1
 8005904:	f43f af2b 	beq.w	800575e <_printf_float+0xb6>
 8005908:	f109 0901 	add.w	r9, r9, #1
 800590c:	e7e8      	b.n	80058e0 <_printf_float+0x238>
 800590e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005910:	2b00      	cmp	r3, #0
 8005912:	dc39      	bgt.n	8005988 <_printf_float+0x2e0>
 8005914:	4a1b      	ldr	r2, [pc, #108]	@ (8005984 <_printf_float+0x2dc>)
 8005916:	2301      	movs	r3, #1
 8005918:	4631      	mov	r1, r6
 800591a:	4628      	mov	r0, r5
 800591c:	47b8      	blx	r7
 800591e:	3001      	adds	r0, #1
 8005920:	f43f af1d 	beq.w	800575e <_printf_float+0xb6>
 8005924:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005928:	ea59 0303 	orrs.w	r3, r9, r3
 800592c:	d102      	bne.n	8005934 <_printf_float+0x28c>
 800592e:	6823      	ldr	r3, [r4, #0]
 8005930:	07d9      	lsls	r1, r3, #31
 8005932:	d5d7      	bpl.n	80058e4 <_printf_float+0x23c>
 8005934:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005938:	4631      	mov	r1, r6
 800593a:	4628      	mov	r0, r5
 800593c:	47b8      	blx	r7
 800593e:	3001      	adds	r0, #1
 8005940:	f43f af0d 	beq.w	800575e <_printf_float+0xb6>
 8005944:	f04f 0a00 	mov.w	sl, #0
 8005948:	f104 0b1a 	add.w	fp, r4, #26
 800594c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800594e:	425b      	negs	r3, r3
 8005950:	4553      	cmp	r3, sl
 8005952:	dc01      	bgt.n	8005958 <_printf_float+0x2b0>
 8005954:	464b      	mov	r3, r9
 8005956:	e793      	b.n	8005880 <_printf_float+0x1d8>
 8005958:	2301      	movs	r3, #1
 800595a:	465a      	mov	r2, fp
 800595c:	4631      	mov	r1, r6
 800595e:	4628      	mov	r0, r5
 8005960:	47b8      	blx	r7
 8005962:	3001      	adds	r0, #1
 8005964:	f43f aefb 	beq.w	800575e <_printf_float+0xb6>
 8005968:	f10a 0a01 	add.w	sl, sl, #1
 800596c:	e7ee      	b.n	800594c <_printf_float+0x2a4>
 800596e:	bf00      	nop
 8005970:	7fefffff 	.word	0x7fefffff
 8005974:	08008518 	.word	0x08008518
 8005978:	08008514 	.word	0x08008514
 800597c:	08008520 	.word	0x08008520
 8005980:	0800851c 	.word	0x0800851c
 8005984:	08008524 	.word	0x08008524
 8005988:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800598a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800598e:	4553      	cmp	r3, sl
 8005990:	bfa8      	it	ge
 8005992:	4653      	movge	r3, sl
 8005994:	2b00      	cmp	r3, #0
 8005996:	4699      	mov	r9, r3
 8005998:	dc36      	bgt.n	8005a08 <_printf_float+0x360>
 800599a:	f04f 0b00 	mov.w	fp, #0
 800599e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059a2:	f104 021a 	add.w	r2, r4, #26
 80059a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80059a8:	9306      	str	r3, [sp, #24]
 80059aa:	eba3 0309 	sub.w	r3, r3, r9
 80059ae:	455b      	cmp	r3, fp
 80059b0:	dc31      	bgt.n	8005a16 <_printf_float+0x36e>
 80059b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059b4:	459a      	cmp	sl, r3
 80059b6:	dc3a      	bgt.n	8005a2e <_printf_float+0x386>
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	07da      	lsls	r2, r3, #31
 80059bc:	d437      	bmi.n	8005a2e <_printf_float+0x386>
 80059be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c0:	ebaa 0903 	sub.w	r9, sl, r3
 80059c4:	9b06      	ldr	r3, [sp, #24]
 80059c6:	ebaa 0303 	sub.w	r3, sl, r3
 80059ca:	4599      	cmp	r9, r3
 80059cc:	bfa8      	it	ge
 80059ce:	4699      	movge	r9, r3
 80059d0:	f1b9 0f00 	cmp.w	r9, #0
 80059d4:	dc33      	bgt.n	8005a3e <_printf_float+0x396>
 80059d6:	f04f 0800 	mov.w	r8, #0
 80059da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059de:	f104 0b1a 	add.w	fp, r4, #26
 80059e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059e4:	ebaa 0303 	sub.w	r3, sl, r3
 80059e8:	eba3 0309 	sub.w	r3, r3, r9
 80059ec:	4543      	cmp	r3, r8
 80059ee:	f77f af79 	ble.w	80058e4 <_printf_float+0x23c>
 80059f2:	2301      	movs	r3, #1
 80059f4:	465a      	mov	r2, fp
 80059f6:	4631      	mov	r1, r6
 80059f8:	4628      	mov	r0, r5
 80059fa:	47b8      	blx	r7
 80059fc:	3001      	adds	r0, #1
 80059fe:	f43f aeae 	beq.w	800575e <_printf_float+0xb6>
 8005a02:	f108 0801 	add.w	r8, r8, #1
 8005a06:	e7ec      	b.n	80059e2 <_printf_float+0x33a>
 8005a08:	4642      	mov	r2, r8
 8005a0a:	4631      	mov	r1, r6
 8005a0c:	4628      	mov	r0, r5
 8005a0e:	47b8      	blx	r7
 8005a10:	3001      	adds	r0, #1
 8005a12:	d1c2      	bne.n	800599a <_printf_float+0x2f2>
 8005a14:	e6a3      	b.n	800575e <_printf_float+0xb6>
 8005a16:	2301      	movs	r3, #1
 8005a18:	4631      	mov	r1, r6
 8005a1a:	4628      	mov	r0, r5
 8005a1c:	9206      	str	r2, [sp, #24]
 8005a1e:	47b8      	blx	r7
 8005a20:	3001      	adds	r0, #1
 8005a22:	f43f ae9c 	beq.w	800575e <_printf_float+0xb6>
 8005a26:	9a06      	ldr	r2, [sp, #24]
 8005a28:	f10b 0b01 	add.w	fp, fp, #1
 8005a2c:	e7bb      	b.n	80059a6 <_printf_float+0x2fe>
 8005a2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a32:	4631      	mov	r1, r6
 8005a34:	4628      	mov	r0, r5
 8005a36:	47b8      	blx	r7
 8005a38:	3001      	adds	r0, #1
 8005a3a:	d1c0      	bne.n	80059be <_printf_float+0x316>
 8005a3c:	e68f      	b.n	800575e <_printf_float+0xb6>
 8005a3e:	9a06      	ldr	r2, [sp, #24]
 8005a40:	464b      	mov	r3, r9
 8005a42:	4442      	add	r2, r8
 8005a44:	4631      	mov	r1, r6
 8005a46:	4628      	mov	r0, r5
 8005a48:	47b8      	blx	r7
 8005a4a:	3001      	adds	r0, #1
 8005a4c:	d1c3      	bne.n	80059d6 <_printf_float+0x32e>
 8005a4e:	e686      	b.n	800575e <_printf_float+0xb6>
 8005a50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005a54:	f1ba 0f01 	cmp.w	sl, #1
 8005a58:	dc01      	bgt.n	8005a5e <_printf_float+0x3b6>
 8005a5a:	07db      	lsls	r3, r3, #31
 8005a5c:	d536      	bpl.n	8005acc <_printf_float+0x424>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	4642      	mov	r2, r8
 8005a62:	4631      	mov	r1, r6
 8005a64:	4628      	mov	r0, r5
 8005a66:	47b8      	blx	r7
 8005a68:	3001      	adds	r0, #1
 8005a6a:	f43f ae78 	beq.w	800575e <_printf_float+0xb6>
 8005a6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a72:	4631      	mov	r1, r6
 8005a74:	4628      	mov	r0, r5
 8005a76:	47b8      	blx	r7
 8005a78:	3001      	adds	r0, #1
 8005a7a:	f43f ae70 	beq.w	800575e <_printf_float+0xb6>
 8005a7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005a82:	2200      	movs	r2, #0
 8005a84:	2300      	movs	r3, #0
 8005a86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a8a:	f7fb f82d 	bl	8000ae8 <__aeabi_dcmpeq>
 8005a8e:	b9c0      	cbnz	r0, 8005ac2 <_printf_float+0x41a>
 8005a90:	4653      	mov	r3, sl
 8005a92:	f108 0201 	add.w	r2, r8, #1
 8005a96:	4631      	mov	r1, r6
 8005a98:	4628      	mov	r0, r5
 8005a9a:	47b8      	blx	r7
 8005a9c:	3001      	adds	r0, #1
 8005a9e:	d10c      	bne.n	8005aba <_printf_float+0x412>
 8005aa0:	e65d      	b.n	800575e <_printf_float+0xb6>
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	465a      	mov	r2, fp
 8005aa6:	4631      	mov	r1, r6
 8005aa8:	4628      	mov	r0, r5
 8005aaa:	47b8      	blx	r7
 8005aac:	3001      	adds	r0, #1
 8005aae:	f43f ae56 	beq.w	800575e <_printf_float+0xb6>
 8005ab2:	f108 0801 	add.w	r8, r8, #1
 8005ab6:	45d0      	cmp	r8, sl
 8005ab8:	dbf3      	blt.n	8005aa2 <_printf_float+0x3fa>
 8005aba:	464b      	mov	r3, r9
 8005abc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ac0:	e6df      	b.n	8005882 <_printf_float+0x1da>
 8005ac2:	f04f 0800 	mov.w	r8, #0
 8005ac6:	f104 0b1a 	add.w	fp, r4, #26
 8005aca:	e7f4      	b.n	8005ab6 <_printf_float+0x40e>
 8005acc:	2301      	movs	r3, #1
 8005ace:	4642      	mov	r2, r8
 8005ad0:	e7e1      	b.n	8005a96 <_printf_float+0x3ee>
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	464a      	mov	r2, r9
 8005ad6:	4631      	mov	r1, r6
 8005ad8:	4628      	mov	r0, r5
 8005ada:	47b8      	blx	r7
 8005adc:	3001      	adds	r0, #1
 8005ade:	f43f ae3e 	beq.w	800575e <_printf_float+0xb6>
 8005ae2:	f108 0801 	add.w	r8, r8, #1
 8005ae6:	68e3      	ldr	r3, [r4, #12]
 8005ae8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005aea:	1a5b      	subs	r3, r3, r1
 8005aec:	4543      	cmp	r3, r8
 8005aee:	dcf0      	bgt.n	8005ad2 <_printf_float+0x42a>
 8005af0:	e6fc      	b.n	80058ec <_printf_float+0x244>
 8005af2:	f04f 0800 	mov.w	r8, #0
 8005af6:	f104 0919 	add.w	r9, r4, #25
 8005afa:	e7f4      	b.n	8005ae6 <_printf_float+0x43e>

08005afc <_printf_common>:
 8005afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b00:	4616      	mov	r6, r2
 8005b02:	4698      	mov	r8, r3
 8005b04:	688a      	ldr	r2, [r1, #8]
 8005b06:	690b      	ldr	r3, [r1, #16]
 8005b08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	bfb8      	it	lt
 8005b10:	4613      	movlt	r3, r2
 8005b12:	6033      	str	r3, [r6, #0]
 8005b14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b18:	4607      	mov	r7, r0
 8005b1a:	460c      	mov	r4, r1
 8005b1c:	b10a      	cbz	r2, 8005b22 <_printf_common+0x26>
 8005b1e:	3301      	adds	r3, #1
 8005b20:	6033      	str	r3, [r6, #0]
 8005b22:	6823      	ldr	r3, [r4, #0]
 8005b24:	0699      	lsls	r1, r3, #26
 8005b26:	bf42      	ittt	mi
 8005b28:	6833      	ldrmi	r3, [r6, #0]
 8005b2a:	3302      	addmi	r3, #2
 8005b2c:	6033      	strmi	r3, [r6, #0]
 8005b2e:	6825      	ldr	r5, [r4, #0]
 8005b30:	f015 0506 	ands.w	r5, r5, #6
 8005b34:	d106      	bne.n	8005b44 <_printf_common+0x48>
 8005b36:	f104 0a19 	add.w	sl, r4, #25
 8005b3a:	68e3      	ldr	r3, [r4, #12]
 8005b3c:	6832      	ldr	r2, [r6, #0]
 8005b3e:	1a9b      	subs	r3, r3, r2
 8005b40:	42ab      	cmp	r3, r5
 8005b42:	dc26      	bgt.n	8005b92 <_printf_common+0x96>
 8005b44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b48:	6822      	ldr	r2, [r4, #0]
 8005b4a:	3b00      	subs	r3, #0
 8005b4c:	bf18      	it	ne
 8005b4e:	2301      	movne	r3, #1
 8005b50:	0692      	lsls	r2, r2, #26
 8005b52:	d42b      	bmi.n	8005bac <_printf_common+0xb0>
 8005b54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b58:	4641      	mov	r1, r8
 8005b5a:	4638      	mov	r0, r7
 8005b5c:	47c8      	blx	r9
 8005b5e:	3001      	adds	r0, #1
 8005b60:	d01e      	beq.n	8005ba0 <_printf_common+0xa4>
 8005b62:	6823      	ldr	r3, [r4, #0]
 8005b64:	6922      	ldr	r2, [r4, #16]
 8005b66:	f003 0306 	and.w	r3, r3, #6
 8005b6a:	2b04      	cmp	r3, #4
 8005b6c:	bf02      	ittt	eq
 8005b6e:	68e5      	ldreq	r5, [r4, #12]
 8005b70:	6833      	ldreq	r3, [r6, #0]
 8005b72:	1aed      	subeq	r5, r5, r3
 8005b74:	68a3      	ldr	r3, [r4, #8]
 8005b76:	bf0c      	ite	eq
 8005b78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b7c:	2500      	movne	r5, #0
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	bfc4      	itt	gt
 8005b82:	1a9b      	subgt	r3, r3, r2
 8005b84:	18ed      	addgt	r5, r5, r3
 8005b86:	2600      	movs	r6, #0
 8005b88:	341a      	adds	r4, #26
 8005b8a:	42b5      	cmp	r5, r6
 8005b8c:	d11a      	bne.n	8005bc4 <_printf_common+0xc8>
 8005b8e:	2000      	movs	r0, #0
 8005b90:	e008      	b.n	8005ba4 <_printf_common+0xa8>
 8005b92:	2301      	movs	r3, #1
 8005b94:	4652      	mov	r2, sl
 8005b96:	4641      	mov	r1, r8
 8005b98:	4638      	mov	r0, r7
 8005b9a:	47c8      	blx	r9
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	d103      	bne.n	8005ba8 <_printf_common+0xac>
 8005ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ba8:	3501      	adds	r5, #1
 8005baa:	e7c6      	b.n	8005b3a <_printf_common+0x3e>
 8005bac:	18e1      	adds	r1, r4, r3
 8005bae:	1c5a      	adds	r2, r3, #1
 8005bb0:	2030      	movs	r0, #48	@ 0x30
 8005bb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005bb6:	4422      	add	r2, r4
 8005bb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005bbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005bc0:	3302      	adds	r3, #2
 8005bc2:	e7c7      	b.n	8005b54 <_printf_common+0x58>
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	4622      	mov	r2, r4
 8005bc8:	4641      	mov	r1, r8
 8005bca:	4638      	mov	r0, r7
 8005bcc:	47c8      	blx	r9
 8005bce:	3001      	adds	r0, #1
 8005bd0:	d0e6      	beq.n	8005ba0 <_printf_common+0xa4>
 8005bd2:	3601      	adds	r6, #1
 8005bd4:	e7d9      	b.n	8005b8a <_printf_common+0x8e>
	...

08005bd8 <_printf_i>:
 8005bd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bdc:	7e0f      	ldrb	r7, [r1, #24]
 8005bde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005be0:	2f78      	cmp	r7, #120	@ 0x78
 8005be2:	4691      	mov	r9, r2
 8005be4:	4680      	mov	r8, r0
 8005be6:	460c      	mov	r4, r1
 8005be8:	469a      	mov	sl, r3
 8005bea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005bee:	d807      	bhi.n	8005c00 <_printf_i+0x28>
 8005bf0:	2f62      	cmp	r7, #98	@ 0x62
 8005bf2:	d80a      	bhi.n	8005c0a <_printf_i+0x32>
 8005bf4:	2f00      	cmp	r7, #0
 8005bf6:	f000 80d1 	beq.w	8005d9c <_printf_i+0x1c4>
 8005bfa:	2f58      	cmp	r7, #88	@ 0x58
 8005bfc:	f000 80b8 	beq.w	8005d70 <_printf_i+0x198>
 8005c00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c08:	e03a      	b.n	8005c80 <_printf_i+0xa8>
 8005c0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c0e:	2b15      	cmp	r3, #21
 8005c10:	d8f6      	bhi.n	8005c00 <_printf_i+0x28>
 8005c12:	a101      	add	r1, pc, #4	@ (adr r1, 8005c18 <_printf_i+0x40>)
 8005c14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c18:	08005c71 	.word	0x08005c71
 8005c1c:	08005c85 	.word	0x08005c85
 8005c20:	08005c01 	.word	0x08005c01
 8005c24:	08005c01 	.word	0x08005c01
 8005c28:	08005c01 	.word	0x08005c01
 8005c2c:	08005c01 	.word	0x08005c01
 8005c30:	08005c85 	.word	0x08005c85
 8005c34:	08005c01 	.word	0x08005c01
 8005c38:	08005c01 	.word	0x08005c01
 8005c3c:	08005c01 	.word	0x08005c01
 8005c40:	08005c01 	.word	0x08005c01
 8005c44:	08005d83 	.word	0x08005d83
 8005c48:	08005caf 	.word	0x08005caf
 8005c4c:	08005d3d 	.word	0x08005d3d
 8005c50:	08005c01 	.word	0x08005c01
 8005c54:	08005c01 	.word	0x08005c01
 8005c58:	08005da5 	.word	0x08005da5
 8005c5c:	08005c01 	.word	0x08005c01
 8005c60:	08005caf 	.word	0x08005caf
 8005c64:	08005c01 	.word	0x08005c01
 8005c68:	08005c01 	.word	0x08005c01
 8005c6c:	08005d45 	.word	0x08005d45
 8005c70:	6833      	ldr	r3, [r6, #0]
 8005c72:	1d1a      	adds	r2, r3, #4
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	6032      	str	r2, [r6, #0]
 8005c78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c80:	2301      	movs	r3, #1
 8005c82:	e09c      	b.n	8005dbe <_printf_i+0x1e6>
 8005c84:	6833      	ldr	r3, [r6, #0]
 8005c86:	6820      	ldr	r0, [r4, #0]
 8005c88:	1d19      	adds	r1, r3, #4
 8005c8a:	6031      	str	r1, [r6, #0]
 8005c8c:	0606      	lsls	r6, r0, #24
 8005c8e:	d501      	bpl.n	8005c94 <_printf_i+0xbc>
 8005c90:	681d      	ldr	r5, [r3, #0]
 8005c92:	e003      	b.n	8005c9c <_printf_i+0xc4>
 8005c94:	0645      	lsls	r5, r0, #25
 8005c96:	d5fb      	bpl.n	8005c90 <_printf_i+0xb8>
 8005c98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c9c:	2d00      	cmp	r5, #0
 8005c9e:	da03      	bge.n	8005ca8 <_printf_i+0xd0>
 8005ca0:	232d      	movs	r3, #45	@ 0x2d
 8005ca2:	426d      	negs	r5, r5
 8005ca4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ca8:	4858      	ldr	r0, [pc, #352]	@ (8005e0c <_printf_i+0x234>)
 8005caa:	230a      	movs	r3, #10
 8005cac:	e011      	b.n	8005cd2 <_printf_i+0xfa>
 8005cae:	6821      	ldr	r1, [r4, #0]
 8005cb0:	6833      	ldr	r3, [r6, #0]
 8005cb2:	0608      	lsls	r0, r1, #24
 8005cb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005cb8:	d402      	bmi.n	8005cc0 <_printf_i+0xe8>
 8005cba:	0649      	lsls	r1, r1, #25
 8005cbc:	bf48      	it	mi
 8005cbe:	b2ad      	uxthmi	r5, r5
 8005cc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005cc2:	4852      	ldr	r0, [pc, #328]	@ (8005e0c <_printf_i+0x234>)
 8005cc4:	6033      	str	r3, [r6, #0]
 8005cc6:	bf14      	ite	ne
 8005cc8:	230a      	movne	r3, #10
 8005cca:	2308      	moveq	r3, #8
 8005ccc:	2100      	movs	r1, #0
 8005cce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005cd2:	6866      	ldr	r6, [r4, #4]
 8005cd4:	60a6      	str	r6, [r4, #8]
 8005cd6:	2e00      	cmp	r6, #0
 8005cd8:	db05      	blt.n	8005ce6 <_printf_i+0x10e>
 8005cda:	6821      	ldr	r1, [r4, #0]
 8005cdc:	432e      	orrs	r6, r5
 8005cde:	f021 0104 	bic.w	r1, r1, #4
 8005ce2:	6021      	str	r1, [r4, #0]
 8005ce4:	d04b      	beq.n	8005d7e <_printf_i+0x1a6>
 8005ce6:	4616      	mov	r6, r2
 8005ce8:	fbb5 f1f3 	udiv	r1, r5, r3
 8005cec:	fb03 5711 	mls	r7, r3, r1, r5
 8005cf0:	5dc7      	ldrb	r7, [r0, r7]
 8005cf2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005cf6:	462f      	mov	r7, r5
 8005cf8:	42bb      	cmp	r3, r7
 8005cfa:	460d      	mov	r5, r1
 8005cfc:	d9f4      	bls.n	8005ce8 <_printf_i+0x110>
 8005cfe:	2b08      	cmp	r3, #8
 8005d00:	d10b      	bne.n	8005d1a <_printf_i+0x142>
 8005d02:	6823      	ldr	r3, [r4, #0]
 8005d04:	07df      	lsls	r7, r3, #31
 8005d06:	d508      	bpl.n	8005d1a <_printf_i+0x142>
 8005d08:	6923      	ldr	r3, [r4, #16]
 8005d0a:	6861      	ldr	r1, [r4, #4]
 8005d0c:	4299      	cmp	r1, r3
 8005d0e:	bfde      	ittt	le
 8005d10:	2330      	movle	r3, #48	@ 0x30
 8005d12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d1a:	1b92      	subs	r2, r2, r6
 8005d1c:	6122      	str	r2, [r4, #16]
 8005d1e:	f8cd a000 	str.w	sl, [sp]
 8005d22:	464b      	mov	r3, r9
 8005d24:	aa03      	add	r2, sp, #12
 8005d26:	4621      	mov	r1, r4
 8005d28:	4640      	mov	r0, r8
 8005d2a:	f7ff fee7 	bl	8005afc <_printf_common>
 8005d2e:	3001      	adds	r0, #1
 8005d30:	d14a      	bne.n	8005dc8 <_printf_i+0x1f0>
 8005d32:	f04f 30ff 	mov.w	r0, #4294967295
 8005d36:	b004      	add	sp, #16
 8005d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d3c:	6823      	ldr	r3, [r4, #0]
 8005d3e:	f043 0320 	orr.w	r3, r3, #32
 8005d42:	6023      	str	r3, [r4, #0]
 8005d44:	4832      	ldr	r0, [pc, #200]	@ (8005e10 <_printf_i+0x238>)
 8005d46:	2778      	movs	r7, #120	@ 0x78
 8005d48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d4c:	6823      	ldr	r3, [r4, #0]
 8005d4e:	6831      	ldr	r1, [r6, #0]
 8005d50:	061f      	lsls	r7, r3, #24
 8005d52:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d56:	d402      	bmi.n	8005d5e <_printf_i+0x186>
 8005d58:	065f      	lsls	r7, r3, #25
 8005d5a:	bf48      	it	mi
 8005d5c:	b2ad      	uxthmi	r5, r5
 8005d5e:	6031      	str	r1, [r6, #0]
 8005d60:	07d9      	lsls	r1, r3, #31
 8005d62:	bf44      	itt	mi
 8005d64:	f043 0320 	orrmi.w	r3, r3, #32
 8005d68:	6023      	strmi	r3, [r4, #0]
 8005d6a:	b11d      	cbz	r5, 8005d74 <_printf_i+0x19c>
 8005d6c:	2310      	movs	r3, #16
 8005d6e:	e7ad      	b.n	8005ccc <_printf_i+0xf4>
 8005d70:	4826      	ldr	r0, [pc, #152]	@ (8005e0c <_printf_i+0x234>)
 8005d72:	e7e9      	b.n	8005d48 <_printf_i+0x170>
 8005d74:	6823      	ldr	r3, [r4, #0]
 8005d76:	f023 0320 	bic.w	r3, r3, #32
 8005d7a:	6023      	str	r3, [r4, #0]
 8005d7c:	e7f6      	b.n	8005d6c <_printf_i+0x194>
 8005d7e:	4616      	mov	r6, r2
 8005d80:	e7bd      	b.n	8005cfe <_printf_i+0x126>
 8005d82:	6833      	ldr	r3, [r6, #0]
 8005d84:	6825      	ldr	r5, [r4, #0]
 8005d86:	6961      	ldr	r1, [r4, #20]
 8005d88:	1d18      	adds	r0, r3, #4
 8005d8a:	6030      	str	r0, [r6, #0]
 8005d8c:	062e      	lsls	r6, r5, #24
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	d501      	bpl.n	8005d96 <_printf_i+0x1be>
 8005d92:	6019      	str	r1, [r3, #0]
 8005d94:	e002      	b.n	8005d9c <_printf_i+0x1c4>
 8005d96:	0668      	lsls	r0, r5, #25
 8005d98:	d5fb      	bpl.n	8005d92 <_printf_i+0x1ba>
 8005d9a:	8019      	strh	r1, [r3, #0]
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	6123      	str	r3, [r4, #16]
 8005da0:	4616      	mov	r6, r2
 8005da2:	e7bc      	b.n	8005d1e <_printf_i+0x146>
 8005da4:	6833      	ldr	r3, [r6, #0]
 8005da6:	1d1a      	adds	r2, r3, #4
 8005da8:	6032      	str	r2, [r6, #0]
 8005daa:	681e      	ldr	r6, [r3, #0]
 8005dac:	6862      	ldr	r2, [r4, #4]
 8005dae:	2100      	movs	r1, #0
 8005db0:	4630      	mov	r0, r6
 8005db2:	f7fa fa1d 	bl	80001f0 <memchr>
 8005db6:	b108      	cbz	r0, 8005dbc <_printf_i+0x1e4>
 8005db8:	1b80      	subs	r0, r0, r6
 8005dba:	6060      	str	r0, [r4, #4]
 8005dbc:	6863      	ldr	r3, [r4, #4]
 8005dbe:	6123      	str	r3, [r4, #16]
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dc6:	e7aa      	b.n	8005d1e <_printf_i+0x146>
 8005dc8:	6923      	ldr	r3, [r4, #16]
 8005dca:	4632      	mov	r2, r6
 8005dcc:	4649      	mov	r1, r9
 8005dce:	4640      	mov	r0, r8
 8005dd0:	47d0      	blx	sl
 8005dd2:	3001      	adds	r0, #1
 8005dd4:	d0ad      	beq.n	8005d32 <_printf_i+0x15a>
 8005dd6:	6823      	ldr	r3, [r4, #0]
 8005dd8:	079b      	lsls	r3, r3, #30
 8005dda:	d413      	bmi.n	8005e04 <_printf_i+0x22c>
 8005ddc:	68e0      	ldr	r0, [r4, #12]
 8005dde:	9b03      	ldr	r3, [sp, #12]
 8005de0:	4298      	cmp	r0, r3
 8005de2:	bfb8      	it	lt
 8005de4:	4618      	movlt	r0, r3
 8005de6:	e7a6      	b.n	8005d36 <_printf_i+0x15e>
 8005de8:	2301      	movs	r3, #1
 8005dea:	4632      	mov	r2, r6
 8005dec:	4649      	mov	r1, r9
 8005dee:	4640      	mov	r0, r8
 8005df0:	47d0      	blx	sl
 8005df2:	3001      	adds	r0, #1
 8005df4:	d09d      	beq.n	8005d32 <_printf_i+0x15a>
 8005df6:	3501      	adds	r5, #1
 8005df8:	68e3      	ldr	r3, [r4, #12]
 8005dfa:	9903      	ldr	r1, [sp, #12]
 8005dfc:	1a5b      	subs	r3, r3, r1
 8005dfe:	42ab      	cmp	r3, r5
 8005e00:	dcf2      	bgt.n	8005de8 <_printf_i+0x210>
 8005e02:	e7eb      	b.n	8005ddc <_printf_i+0x204>
 8005e04:	2500      	movs	r5, #0
 8005e06:	f104 0619 	add.w	r6, r4, #25
 8005e0a:	e7f5      	b.n	8005df8 <_printf_i+0x220>
 8005e0c:	08008526 	.word	0x08008526
 8005e10:	08008537 	.word	0x08008537

08005e14 <std>:
 8005e14:	2300      	movs	r3, #0
 8005e16:	b510      	push	{r4, lr}
 8005e18:	4604      	mov	r4, r0
 8005e1a:	e9c0 3300 	strd	r3, r3, [r0]
 8005e1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e22:	6083      	str	r3, [r0, #8]
 8005e24:	8181      	strh	r1, [r0, #12]
 8005e26:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e28:	81c2      	strh	r2, [r0, #14]
 8005e2a:	6183      	str	r3, [r0, #24]
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	2208      	movs	r2, #8
 8005e30:	305c      	adds	r0, #92	@ 0x5c
 8005e32:	f000 fa1b 	bl	800626c <memset>
 8005e36:	4b0d      	ldr	r3, [pc, #52]	@ (8005e6c <std+0x58>)
 8005e38:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e70 <std+0x5c>)
 8005e3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e74 <std+0x60>)
 8005e40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e42:	4b0d      	ldr	r3, [pc, #52]	@ (8005e78 <std+0x64>)
 8005e44:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e46:	4b0d      	ldr	r3, [pc, #52]	@ (8005e7c <std+0x68>)
 8005e48:	6224      	str	r4, [r4, #32]
 8005e4a:	429c      	cmp	r4, r3
 8005e4c:	d006      	beq.n	8005e5c <std+0x48>
 8005e4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e52:	4294      	cmp	r4, r2
 8005e54:	d002      	beq.n	8005e5c <std+0x48>
 8005e56:	33d0      	adds	r3, #208	@ 0xd0
 8005e58:	429c      	cmp	r4, r3
 8005e5a:	d105      	bne.n	8005e68 <std+0x54>
 8005e5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e64:	f000 ba7e 	b.w	8006364 <__retarget_lock_init_recursive>
 8005e68:	bd10      	pop	{r4, pc}
 8005e6a:	bf00      	nop
 8005e6c:	080060bd 	.word	0x080060bd
 8005e70:	080060df 	.word	0x080060df
 8005e74:	08006117 	.word	0x08006117
 8005e78:	0800613b 	.word	0x0800613b
 8005e7c:	200002d4 	.word	0x200002d4

08005e80 <stdio_exit_handler>:
 8005e80:	4a02      	ldr	r2, [pc, #8]	@ (8005e8c <stdio_exit_handler+0xc>)
 8005e82:	4903      	ldr	r1, [pc, #12]	@ (8005e90 <stdio_exit_handler+0x10>)
 8005e84:	4803      	ldr	r0, [pc, #12]	@ (8005e94 <stdio_exit_handler+0x14>)
 8005e86:	f000 b869 	b.w	8005f5c <_fwalk_sglue>
 8005e8a:	bf00      	nop
 8005e8c:	2000000c 	.word	0x2000000c
 8005e90:	08007f51 	.word	0x08007f51
 8005e94:	2000001c 	.word	0x2000001c

08005e98 <cleanup_stdio>:
 8005e98:	6841      	ldr	r1, [r0, #4]
 8005e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8005ecc <cleanup_stdio+0x34>)
 8005e9c:	4299      	cmp	r1, r3
 8005e9e:	b510      	push	{r4, lr}
 8005ea0:	4604      	mov	r4, r0
 8005ea2:	d001      	beq.n	8005ea8 <cleanup_stdio+0x10>
 8005ea4:	f002 f854 	bl	8007f50 <_fflush_r>
 8005ea8:	68a1      	ldr	r1, [r4, #8]
 8005eaa:	4b09      	ldr	r3, [pc, #36]	@ (8005ed0 <cleanup_stdio+0x38>)
 8005eac:	4299      	cmp	r1, r3
 8005eae:	d002      	beq.n	8005eb6 <cleanup_stdio+0x1e>
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	f002 f84d 	bl	8007f50 <_fflush_r>
 8005eb6:	68e1      	ldr	r1, [r4, #12]
 8005eb8:	4b06      	ldr	r3, [pc, #24]	@ (8005ed4 <cleanup_stdio+0x3c>)
 8005eba:	4299      	cmp	r1, r3
 8005ebc:	d004      	beq.n	8005ec8 <cleanup_stdio+0x30>
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ec4:	f002 b844 	b.w	8007f50 <_fflush_r>
 8005ec8:	bd10      	pop	{r4, pc}
 8005eca:	bf00      	nop
 8005ecc:	200002d4 	.word	0x200002d4
 8005ed0:	2000033c 	.word	0x2000033c
 8005ed4:	200003a4 	.word	0x200003a4

08005ed8 <global_stdio_init.part.0>:
 8005ed8:	b510      	push	{r4, lr}
 8005eda:	4b0b      	ldr	r3, [pc, #44]	@ (8005f08 <global_stdio_init.part.0+0x30>)
 8005edc:	4c0b      	ldr	r4, [pc, #44]	@ (8005f0c <global_stdio_init.part.0+0x34>)
 8005ede:	4a0c      	ldr	r2, [pc, #48]	@ (8005f10 <global_stdio_init.part.0+0x38>)
 8005ee0:	601a      	str	r2, [r3, #0]
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2104      	movs	r1, #4
 8005ee8:	f7ff ff94 	bl	8005e14 <std>
 8005eec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	2109      	movs	r1, #9
 8005ef4:	f7ff ff8e 	bl	8005e14 <std>
 8005ef8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005efc:	2202      	movs	r2, #2
 8005efe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f02:	2112      	movs	r1, #18
 8005f04:	f7ff bf86 	b.w	8005e14 <std>
 8005f08:	2000040c 	.word	0x2000040c
 8005f0c:	200002d4 	.word	0x200002d4
 8005f10:	08005e81 	.word	0x08005e81

08005f14 <__sfp_lock_acquire>:
 8005f14:	4801      	ldr	r0, [pc, #4]	@ (8005f1c <__sfp_lock_acquire+0x8>)
 8005f16:	f000 ba26 	b.w	8006366 <__retarget_lock_acquire_recursive>
 8005f1a:	bf00      	nop
 8005f1c:	20000415 	.word	0x20000415

08005f20 <__sfp_lock_release>:
 8005f20:	4801      	ldr	r0, [pc, #4]	@ (8005f28 <__sfp_lock_release+0x8>)
 8005f22:	f000 ba21 	b.w	8006368 <__retarget_lock_release_recursive>
 8005f26:	bf00      	nop
 8005f28:	20000415 	.word	0x20000415

08005f2c <__sinit>:
 8005f2c:	b510      	push	{r4, lr}
 8005f2e:	4604      	mov	r4, r0
 8005f30:	f7ff fff0 	bl	8005f14 <__sfp_lock_acquire>
 8005f34:	6a23      	ldr	r3, [r4, #32]
 8005f36:	b11b      	cbz	r3, 8005f40 <__sinit+0x14>
 8005f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f3c:	f7ff bff0 	b.w	8005f20 <__sfp_lock_release>
 8005f40:	4b04      	ldr	r3, [pc, #16]	@ (8005f54 <__sinit+0x28>)
 8005f42:	6223      	str	r3, [r4, #32]
 8005f44:	4b04      	ldr	r3, [pc, #16]	@ (8005f58 <__sinit+0x2c>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1f5      	bne.n	8005f38 <__sinit+0xc>
 8005f4c:	f7ff ffc4 	bl	8005ed8 <global_stdio_init.part.0>
 8005f50:	e7f2      	b.n	8005f38 <__sinit+0xc>
 8005f52:	bf00      	nop
 8005f54:	08005e99 	.word	0x08005e99
 8005f58:	2000040c 	.word	0x2000040c

08005f5c <_fwalk_sglue>:
 8005f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f60:	4607      	mov	r7, r0
 8005f62:	4688      	mov	r8, r1
 8005f64:	4614      	mov	r4, r2
 8005f66:	2600      	movs	r6, #0
 8005f68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f6c:	f1b9 0901 	subs.w	r9, r9, #1
 8005f70:	d505      	bpl.n	8005f7e <_fwalk_sglue+0x22>
 8005f72:	6824      	ldr	r4, [r4, #0]
 8005f74:	2c00      	cmp	r4, #0
 8005f76:	d1f7      	bne.n	8005f68 <_fwalk_sglue+0xc>
 8005f78:	4630      	mov	r0, r6
 8005f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f7e:	89ab      	ldrh	r3, [r5, #12]
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d907      	bls.n	8005f94 <_fwalk_sglue+0x38>
 8005f84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f88:	3301      	adds	r3, #1
 8005f8a:	d003      	beq.n	8005f94 <_fwalk_sglue+0x38>
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	4638      	mov	r0, r7
 8005f90:	47c0      	blx	r8
 8005f92:	4306      	orrs	r6, r0
 8005f94:	3568      	adds	r5, #104	@ 0x68
 8005f96:	e7e9      	b.n	8005f6c <_fwalk_sglue+0x10>

08005f98 <iprintf>:
 8005f98:	b40f      	push	{r0, r1, r2, r3}
 8005f9a:	b507      	push	{r0, r1, r2, lr}
 8005f9c:	4906      	ldr	r1, [pc, #24]	@ (8005fb8 <iprintf+0x20>)
 8005f9e:	ab04      	add	r3, sp, #16
 8005fa0:	6808      	ldr	r0, [r1, #0]
 8005fa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fa6:	6881      	ldr	r1, [r0, #8]
 8005fa8:	9301      	str	r3, [sp, #4]
 8005faa:	f001 fe35 	bl	8007c18 <_vfiprintf_r>
 8005fae:	b003      	add	sp, #12
 8005fb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fb4:	b004      	add	sp, #16
 8005fb6:	4770      	bx	lr
 8005fb8:	20000018 	.word	0x20000018

08005fbc <_puts_r>:
 8005fbc:	6a03      	ldr	r3, [r0, #32]
 8005fbe:	b570      	push	{r4, r5, r6, lr}
 8005fc0:	6884      	ldr	r4, [r0, #8]
 8005fc2:	4605      	mov	r5, r0
 8005fc4:	460e      	mov	r6, r1
 8005fc6:	b90b      	cbnz	r3, 8005fcc <_puts_r+0x10>
 8005fc8:	f7ff ffb0 	bl	8005f2c <__sinit>
 8005fcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fce:	07db      	lsls	r3, r3, #31
 8005fd0:	d405      	bmi.n	8005fde <_puts_r+0x22>
 8005fd2:	89a3      	ldrh	r3, [r4, #12]
 8005fd4:	0598      	lsls	r0, r3, #22
 8005fd6:	d402      	bmi.n	8005fde <_puts_r+0x22>
 8005fd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fda:	f000 f9c4 	bl	8006366 <__retarget_lock_acquire_recursive>
 8005fde:	89a3      	ldrh	r3, [r4, #12]
 8005fe0:	0719      	lsls	r1, r3, #28
 8005fe2:	d502      	bpl.n	8005fea <_puts_r+0x2e>
 8005fe4:	6923      	ldr	r3, [r4, #16]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d135      	bne.n	8006056 <_puts_r+0x9a>
 8005fea:	4621      	mov	r1, r4
 8005fec:	4628      	mov	r0, r5
 8005fee:	f000 f8e7 	bl	80061c0 <__swsetup_r>
 8005ff2:	b380      	cbz	r0, 8006056 <_puts_r+0x9a>
 8005ff4:	f04f 35ff 	mov.w	r5, #4294967295
 8005ff8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ffa:	07da      	lsls	r2, r3, #31
 8005ffc:	d405      	bmi.n	800600a <_puts_r+0x4e>
 8005ffe:	89a3      	ldrh	r3, [r4, #12]
 8006000:	059b      	lsls	r3, r3, #22
 8006002:	d402      	bmi.n	800600a <_puts_r+0x4e>
 8006004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006006:	f000 f9af 	bl	8006368 <__retarget_lock_release_recursive>
 800600a:	4628      	mov	r0, r5
 800600c:	bd70      	pop	{r4, r5, r6, pc}
 800600e:	2b00      	cmp	r3, #0
 8006010:	da04      	bge.n	800601c <_puts_r+0x60>
 8006012:	69a2      	ldr	r2, [r4, #24]
 8006014:	429a      	cmp	r2, r3
 8006016:	dc17      	bgt.n	8006048 <_puts_r+0x8c>
 8006018:	290a      	cmp	r1, #10
 800601a:	d015      	beq.n	8006048 <_puts_r+0x8c>
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	1c5a      	adds	r2, r3, #1
 8006020:	6022      	str	r2, [r4, #0]
 8006022:	7019      	strb	r1, [r3, #0]
 8006024:	68a3      	ldr	r3, [r4, #8]
 8006026:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800602a:	3b01      	subs	r3, #1
 800602c:	60a3      	str	r3, [r4, #8]
 800602e:	2900      	cmp	r1, #0
 8006030:	d1ed      	bne.n	800600e <_puts_r+0x52>
 8006032:	2b00      	cmp	r3, #0
 8006034:	da11      	bge.n	800605a <_puts_r+0x9e>
 8006036:	4622      	mov	r2, r4
 8006038:	210a      	movs	r1, #10
 800603a:	4628      	mov	r0, r5
 800603c:	f000 f881 	bl	8006142 <__swbuf_r>
 8006040:	3001      	adds	r0, #1
 8006042:	d0d7      	beq.n	8005ff4 <_puts_r+0x38>
 8006044:	250a      	movs	r5, #10
 8006046:	e7d7      	b.n	8005ff8 <_puts_r+0x3c>
 8006048:	4622      	mov	r2, r4
 800604a:	4628      	mov	r0, r5
 800604c:	f000 f879 	bl	8006142 <__swbuf_r>
 8006050:	3001      	adds	r0, #1
 8006052:	d1e7      	bne.n	8006024 <_puts_r+0x68>
 8006054:	e7ce      	b.n	8005ff4 <_puts_r+0x38>
 8006056:	3e01      	subs	r6, #1
 8006058:	e7e4      	b.n	8006024 <_puts_r+0x68>
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	1c5a      	adds	r2, r3, #1
 800605e:	6022      	str	r2, [r4, #0]
 8006060:	220a      	movs	r2, #10
 8006062:	701a      	strb	r2, [r3, #0]
 8006064:	e7ee      	b.n	8006044 <_puts_r+0x88>
	...

08006068 <puts>:
 8006068:	4b02      	ldr	r3, [pc, #8]	@ (8006074 <puts+0xc>)
 800606a:	4601      	mov	r1, r0
 800606c:	6818      	ldr	r0, [r3, #0]
 800606e:	f7ff bfa5 	b.w	8005fbc <_puts_r>
 8006072:	bf00      	nop
 8006074:	20000018 	.word	0x20000018

08006078 <siprintf>:
 8006078:	b40e      	push	{r1, r2, r3}
 800607a:	b510      	push	{r4, lr}
 800607c:	b09d      	sub	sp, #116	@ 0x74
 800607e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006080:	9002      	str	r0, [sp, #8]
 8006082:	9006      	str	r0, [sp, #24]
 8006084:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006088:	480a      	ldr	r0, [pc, #40]	@ (80060b4 <siprintf+0x3c>)
 800608a:	9107      	str	r1, [sp, #28]
 800608c:	9104      	str	r1, [sp, #16]
 800608e:	490a      	ldr	r1, [pc, #40]	@ (80060b8 <siprintf+0x40>)
 8006090:	f853 2b04 	ldr.w	r2, [r3], #4
 8006094:	9105      	str	r1, [sp, #20]
 8006096:	2400      	movs	r4, #0
 8006098:	a902      	add	r1, sp, #8
 800609a:	6800      	ldr	r0, [r0, #0]
 800609c:	9301      	str	r3, [sp, #4]
 800609e:	941b      	str	r4, [sp, #108]	@ 0x6c
 80060a0:	f001 fc94 	bl	80079cc <_svfiprintf_r>
 80060a4:	9b02      	ldr	r3, [sp, #8]
 80060a6:	701c      	strb	r4, [r3, #0]
 80060a8:	b01d      	add	sp, #116	@ 0x74
 80060aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060ae:	b003      	add	sp, #12
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	20000018 	.word	0x20000018
 80060b8:	ffff0208 	.word	0xffff0208

080060bc <__sread>:
 80060bc:	b510      	push	{r4, lr}
 80060be:	460c      	mov	r4, r1
 80060c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060c4:	f000 f900 	bl	80062c8 <_read_r>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	bfab      	itete	ge
 80060cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80060ce:	89a3      	ldrhlt	r3, [r4, #12]
 80060d0:	181b      	addge	r3, r3, r0
 80060d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80060d6:	bfac      	ite	ge
 80060d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80060da:	81a3      	strhlt	r3, [r4, #12]
 80060dc:	bd10      	pop	{r4, pc}

080060de <__swrite>:
 80060de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060e2:	461f      	mov	r7, r3
 80060e4:	898b      	ldrh	r3, [r1, #12]
 80060e6:	05db      	lsls	r3, r3, #23
 80060e8:	4605      	mov	r5, r0
 80060ea:	460c      	mov	r4, r1
 80060ec:	4616      	mov	r6, r2
 80060ee:	d505      	bpl.n	80060fc <__swrite+0x1e>
 80060f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060f4:	2302      	movs	r3, #2
 80060f6:	2200      	movs	r2, #0
 80060f8:	f000 f8d4 	bl	80062a4 <_lseek_r>
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006102:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006106:	81a3      	strh	r3, [r4, #12]
 8006108:	4632      	mov	r2, r6
 800610a:	463b      	mov	r3, r7
 800610c:	4628      	mov	r0, r5
 800610e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006112:	f000 b8eb 	b.w	80062ec <_write_r>

08006116 <__sseek>:
 8006116:	b510      	push	{r4, lr}
 8006118:	460c      	mov	r4, r1
 800611a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800611e:	f000 f8c1 	bl	80062a4 <_lseek_r>
 8006122:	1c43      	adds	r3, r0, #1
 8006124:	89a3      	ldrh	r3, [r4, #12]
 8006126:	bf15      	itete	ne
 8006128:	6560      	strne	r0, [r4, #84]	@ 0x54
 800612a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800612e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006132:	81a3      	strheq	r3, [r4, #12]
 8006134:	bf18      	it	ne
 8006136:	81a3      	strhne	r3, [r4, #12]
 8006138:	bd10      	pop	{r4, pc}

0800613a <__sclose>:
 800613a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800613e:	f000 b8a1 	b.w	8006284 <_close_r>

08006142 <__swbuf_r>:
 8006142:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006144:	460e      	mov	r6, r1
 8006146:	4614      	mov	r4, r2
 8006148:	4605      	mov	r5, r0
 800614a:	b118      	cbz	r0, 8006154 <__swbuf_r+0x12>
 800614c:	6a03      	ldr	r3, [r0, #32]
 800614e:	b90b      	cbnz	r3, 8006154 <__swbuf_r+0x12>
 8006150:	f7ff feec 	bl	8005f2c <__sinit>
 8006154:	69a3      	ldr	r3, [r4, #24]
 8006156:	60a3      	str	r3, [r4, #8]
 8006158:	89a3      	ldrh	r3, [r4, #12]
 800615a:	071a      	lsls	r2, r3, #28
 800615c:	d501      	bpl.n	8006162 <__swbuf_r+0x20>
 800615e:	6923      	ldr	r3, [r4, #16]
 8006160:	b943      	cbnz	r3, 8006174 <__swbuf_r+0x32>
 8006162:	4621      	mov	r1, r4
 8006164:	4628      	mov	r0, r5
 8006166:	f000 f82b 	bl	80061c0 <__swsetup_r>
 800616a:	b118      	cbz	r0, 8006174 <__swbuf_r+0x32>
 800616c:	f04f 37ff 	mov.w	r7, #4294967295
 8006170:	4638      	mov	r0, r7
 8006172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006174:	6823      	ldr	r3, [r4, #0]
 8006176:	6922      	ldr	r2, [r4, #16]
 8006178:	1a98      	subs	r0, r3, r2
 800617a:	6963      	ldr	r3, [r4, #20]
 800617c:	b2f6      	uxtb	r6, r6
 800617e:	4283      	cmp	r3, r0
 8006180:	4637      	mov	r7, r6
 8006182:	dc05      	bgt.n	8006190 <__swbuf_r+0x4e>
 8006184:	4621      	mov	r1, r4
 8006186:	4628      	mov	r0, r5
 8006188:	f001 fee2 	bl	8007f50 <_fflush_r>
 800618c:	2800      	cmp	r0, #0
 800618e:	d1ed      	bne.n	800616c <__swbuf_r+0x2a>
 8006190:	68a3      	ldr	r3, [r4, #8]
 8006192:	3b01      	subs	r3, #1
 8006194:	60a3      	str	r3, [r4, #8]
 8006196:	6823      	ldr	r3, [r4, #0]
 8006198:	1c5a      	adds	r2, r3, #1
 800619a:	6022      	str	r2, [r4, #0]
 800619c:	701e      	strb	r6, [r3, #0]
 800619e:	6962      	ldr	r2, [r4, #20]
 80061a0:	1c43      	adds	r3, r0, #1
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d004      	beq.n	80061b0 <__swbuf_r+0x6e>
 80061a6:	89a3      	ldrh	r3, [r4, #12]
 80061a8:	07db      	lsls	r3, r3, #31
 80061aa:	d5e1      	bpl.n	8006170 <__swbuf_r+0x2e>
 80061ac:	2e0a      	cmp	r6, #10
 80061ae:	d1df      	bne.n	8006170 <__swbuf_r+0x2e>
 80061b0:	4621      	mov	r1, r4
 80061b2:	4628      	mov	r0, r5
 80061b4:	f001 fecc 	bl	8007f50 <_fflush_r>
 80061b8:	2800      	cmp	r0, #0
 80061ba:	d0d9      	beq.n	8006170 <__swbuf_r+0x2e>
 80061bc:	e7d6      	b.n	800616c <__swbuf_r+0x2a>
	...

080061c0 <__swsetup_r>:
 80061c0:	b538      	push	{r3, r4, r5, lr}
 80061c2:	4b29      	ldr	r3, [pc, #164]	@ (8006268 <__swsetup_r+0xa8>)
 80061c4:	4605      	mov	r5, r0
 80061c6:	6818      	ldr	r0, [r3, #0]
 80061c8:	460c      	mov	r4, r1
 80061ca:	b118      	cbz	r0, 80061d4 <__swsetup_r+0x14>
 80061cc:	6a03      	ldr	r3, [r0, #32]
 80061ce:	b90b      	cbnz	r3, 80061d4 <__swsetup_r+0x14>
 80061d0:	f7ff feac 	bl	8005f2c <__sinit>
 80061d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061d8:	0719      	lsls	r1, r3, #28
 80061da:	d422      	bmi.n	8006222 <__swsetup_r+0x62>
 80061dc:	06da      	lsls	r2, r3, #27
 80061de:	d407      	bmi.n	80061f0 <__swsetup_r+0x30>
 80061e0:	2209      	movs	r2, #9
 80061e2:	602a      	str	r2, [r5, #0]
 80061e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061e8:	81a3      	strh	r3, [r4, #12]
 80061ea:	f04f 30ff 	mov.w	r0, #4294967295
 80061ee:	e033      	b.n	8006258 <__swsetup_r+0x98>
 80061f0:	0758      	lsls	r0, r3, #29
 80061f2:	d512      	bpl.n	800621a <__swsetup_r+0x5a>
 80061f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061f6:	b141      	cbz	r1, 800620a <__swsetup_r+0x4a>
 80061f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061fc:	4299      	cmp	r1, r3
 80061fe:	d002      	beq.n	8006206 <__swsetup_r+0x46>
 8006200:	4628      	mov	r0, r5
 8006202:	f000 ff0d 	bl	8007020 <_free_r>
 8006206:	2300      	movs	r3, #0
 8006208:	6363      	str	r3, [r4, #52]	@ 0x34
 800620a:	89a3      	ldrh	r3, [r4, #12]
 800620c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006210:	81a3      	strh	r3, [r4, #12]
 8006212:	2300      	movs	r3, #0
 8006214:	6063      	str	r3, [r4, #4]
 8006216:	6923      	ldr	r3, [r4, #16]
 8006218:	6023      	str	r3, [r4, #0]
 800621a:	89a3      	ldrh	r3, [r4, #12]
 800621c:	f043 0308 	orr.w	r3, r3, #8
 8006220:	81a3      	strh	r3, [r4, #12]
 8006222:	6923      	ldr	r3, [r4, #16]
 8006224:	b94b      	cbnz	r3, 800623a <__swsetup_r+0x7a>
 8006226:	89a3      	ldrh	r3, [r4, #12]
 8006228:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800622c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006230:	d003      	beq.n	800623a <__swsetup_r+0x7a>
 8006232:	4621      	mov	r1, r4
 8006234:	4628      	mov	r0, r5
 8006236:	f001 fed9 	bl	8007fec <__smakebuf_r>
 800623a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800623e:	f013 0201 	ands.w	r2, r3, #1
 8006242:	d00a      	beq.n	800625a <__swsetup_r+0x9a>
 8006244:	2200      	movs	r2, #0
 8006246:	60a2      	str	r2, [r4, #8]
 8006248:	6962      	ldr	r2, [r4, #20]
 800624a:	4252      	negs	r2, r2
 800624c:	61a2      	str	r2, [r4, #24]
 800624e:	6922      	ldr	r2, [r4, #16]
 8006250:	b942      	cbnz	r2, 8006264 <__swsetup_r+0xa4>
 8006252:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006256:	d1c5      	bne.n	80061e4 <__swsetup_r+0x24>
 8006258:	bd38      	pop	{r3, r4, r5, pc}
 800625a:	0799      	lsls	r1, r3, #30
 800625c:	bf58      	it	pl
 800625e:	6962      	ldrpl	r2, [r4, #20]
 8006260:	60a2      	str	r2, [r4, #8]
 8006262:	e7f4      	b.n	800624e <__swsetup_r+0x8e>
 8006264:	2000      	movs	r0, #0
 8006266:	e7f7      	b.n	8006258 <__swsetup_r+0x98>
 8006268:	20000018 	.word	0x20000018

0800626c <memset>:
 800626c:	4402      	add	r2, r0
 800626e:	4603      	mov	r3, r0
 8006270:	4293      	cmp	r3, r2
 8006272:	d100      	bne.n	8006276 <memset+0xa>
 8006274:	4770      	bx	lr
 8006276:	f803 1b01 	strb.w	r1, [r3], #1
 800627a:	e7f9      	b.n	8006270 <memset+0x4>

0800627c <_localeconv_r>:
 800627c:	4800      	ldr	r0, [pc, #0]	@ (8006280 <_localeconv_r+0x4>)
 800627e:	4770      	bx	lr
 8006280:	20000158 	.word	0x20000158

08006284 <_close_r>:
 8006284:	b538      	push	{r3, r4, r5, lr}
 8006286:	4d06      	ldr	r5, [pc, #24]	@ (80062a0 <_close_r+0x1c>)
 8006288:	2300      	movs	r3, #0
 800628a:	4604      	mov	r4, r0
 800628c:	4608      	mov	r0, r1
 800628e:	602b      	str	r3, [r5, #0]
 8006290:	f7fb facb 	bl	800182a <_close>
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	d102      	bne.n	800629e <_close_r+0x1a>
 8006298:	682b      	ldr	r3, [r5, #0]
 800629a:	b103      	cbz	r3, 800629e <_close_r+0x1a>
 800629c:	6023      	str	r3, [r4, #0]
 800629e:	bd38      	pop	{r3, r4, r5, pc}
 80062a0:	20000410 	.word	0x20000410

080062a4 <_lseek_r>:
 80062a4:	b538      	push	{r3, r4, r5, lr}
 80062a6:	4d07      	ldr	r5, [pc, #28]	@ (80062c4 <_lseek_r+0x20>)
 80062a8:	4604      	mov	r4, r0
 80062aa:	4608      	mov	r0, r1
 80062ac:	4611      	mov	r1, r2
 80062ae:	2200      	movs	r2, #0
 80062b0:	602a      	str	r2, [r5, #0]
 80062b2:	461a      	mov	r2, r3
 80062b4:	f7fb fae0 	bl	8001878 <_lseek>
 80062b8:	1c43      	adds	r3, r0, #1
 80062ba:	d102      	bne.n	80062c2 <_lseek_r+0x1e>
 80062bc:	682b      	ldr	r3, [r5, #0]
 80062be:	b103      	cbz	r3, 80062c2 <_lseek_r+0x1e>
 80062c0:	6023      	str	r3, [r4, #0]
 80062c2:	bd38      	pop	{r3, r4, r5, pc}
 80062c4:	20000410 	.word	0x20000410

080062c8 <_read_r>:
 80062c8:	b538      	push	{r3, r4, r5, lr}
 80062ca:	4d07      	ldr	r5, [pc, #28]	@ (80062e8 <_read_r+0x20>)
 80062cc:	4604      	mov	r4, r0
 80062ce:	4608      	mov	r0, r1
 80062d0:	4611      	mov	r1, r2
 80062d2:	2200      	movs	r2, #0
 80062d4:	602a      	str	r2, [r5, #0]
 80062d6:	461a      	mov	r2, r3
 80062d8:	f7fb fa6e 	bl	80017b8 <_read>
 80062dc:	1c43      	adds	r3, r0, #1
 80062de:	d102      	bne.n	80062e6 <_read_r+0x1e>
 80062e0:	682b      	ldr	r3, [r5, #0]
 80062e2:	b103      	cbz	r3, 80062e6 <_read_r+0x1e>
 80062e4:	6023      	str	r3, [r4, #0]
 80062e6:	bd38      	pop	{r3, r4, r5, pc}
 80062e8:	20000410 	.word	0x20000410

080062ec <_write_r>:
 80062ec:	b538      	push	{r3, r4, r5, lr}
 80062ee:	4d07      	ldr	r5, [pc, #28]	@ (800630c <_write_r+0x20>)
 80062f0:	4604      	mov	r4, r0
 80062f2:	4608      	mov	r0, r1
 80062f4:	4611      	mov	r1, r2
 80062f6:	2200      	movs	r2, #0
 80062f8:	602a      	str	r2, [r5, #0]
 80062fa:	461a      	mov	r2, r3
 80062fc:	f7fb fa79 	bl	80017f2 <_write>
 8006300:	1c43      	adds	r3, r0, #1
 8006302:	d102      	bne.n	800630a <_write_r+0x1e>
 8006304:	682b      	ldr	r3, [r5, #0]
 8006306:	b103      	cbz	r3, 800630a <_write_r+0x1e>
 8006308:	6023      	str	r3, [r4, #0]
 800630a:	bd38      	pop	{r3, r4, r5, pc}
 800630c:	20000410 	.word	0x20000410

08006310 <__errno>:
 8006310:	4b01      	ldr	r3, [pc, #4]	@ (8006318 <__errno+0x8>)
 8006312:	6818      	ldr	r0, [r3, #0]
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	20000018 	.word	0x20000018

0800631c <__libc_init_array>:
 800631c:	b570      	push	{r4, r5, r6, lr}
 800631e:	4d0d      	ldr	r5, [pc, #52]	@ (8006354 <__libc_init_array+0x38>)
 8006320:	4c0d      	ldr	r4, [pc, #52]	@ (8006358 <__libc_init_array+0x3c>)
 8006322:	1b64      	subs	r4, r4, r5
 8006324:	10a4      	asrs	r4, r4, #2
 8006326:	2600      	movs	r6, #0
 8006328:	42a6      	cmp	r6, r4
 800632a:	d109      	bne.n	8006340 <__libc_init_array+0x24>
 800632c:	4d0b      	ldr	r5, [pc, #44]	@ (800635c <__libc_init_array+0x40>)
 800632e:	4c0c      	ldr	r4, [pc, #48]	@ (8006360 <__libc_init_array+0x44>)
 8006330:	f001 ffd8 	bl	80082e4 <_init>
 8006334:	1b64      	subs	r4, r4, r5
 8006336:	10a4      	asrs	r4, r4, #2
 8006338:	2600      	movs	r6, #0
 800633a:	42a6      	cmp	r6, r4
 800633c:	d105      	bne.n	800634a <__libc_init_array+0x2e>
 800633e:	bd70      	pop	{r4, r5, r6, pc}
 8006340:	f855 3b04 	ldr.w	r3, [r5], #4
 8006344:	4798      	blx	r3
 8006346:	3601      	adds	r6, #1
 8006348:	e7ee      	b.n	8006328 <__libc_init_array+0xc>
 800634a:	f855 3b04 	ldr.w	r3, [r5], #4
 800634e:	4798      	blx	r3
 8006350:	3601      	adds	r6, #1
 8006352:	e7f2      	b.n	800633a <__libc_init_array+0x1e>
 8006354:	08008894 	.word	0x08008894
 8006358:	08008894 	.word	0x08008894
 800635c:	08008894 	.word	0x08008894
 8006360:	08008898 	.word	0x08008898

08006364 <__retarget_lock_init_recursive>:
 8006364:	4770      	bx	lr

08006366 <__retarget_lock_acquire_recursive>:
 8006366:	4770      	bx	lr

08006368 <__retarget_lock_release_recursive>:
 8006368:	4770      	bx	lr

0800636a <quorem>:
 800636a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800636e:	6903      	ldr	r3, [r0, #16]
 8006370:	690c      	ldr	r4, [r1, #16]
 8006372:	42a3      	cmp	r3, r4
 8006374:	4607      	mov	r7, r0
 8006376:	db7e      	blt.n	8006476 <quorem+0x10c>
 8006378:	3c01      	subs	r4, #1
 800637a:	f101 0814 	add.w	r8, r1, #20
 800637e:	00a3      	lsls	r3, r4, #2
 8006380:	f100 0514 	add.w	r5, r0, #20
 8006384:	9300      	str	r3, [sp, #0]
 8006386:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800638a:	9301      	str	r3, [sp, #4]
 800638c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006390:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006394:	3301      	adds	r3, #1
 8006396:	429a      	cmp	r2, r3
 8006398:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800639c:	fbb2 f6f3 	udiv	r6, r2, r3
 80063a0:	d32e      	bcc.n	8006400 <quorem+0x96>
 80063a2:	f04f 0a00 	mov.w	sl, #0
 80063a6:	46c4      	mov	ip, r8
 80063a8:	46ae      	mov	lr, r5
 80063aa:	46d3      	mov	fp, sl
 80063ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80063b0:	b298      	uxth	r0, r3
 80063b2:	fb06 a000 	mla	r0, r6, r0, sl
 80063b6:	0c02      	lsrs	r2, r0, #16
 80063b8:	0c1b      	lsrs	r3, r3, #16
 80063ba:	fb06 2303 	mla	r3, r6, r3, r2
 80063be:	f8de 2000 	ldr.w	r2, [lr]
 80063c2:	b280      	uxth	r0, r0
 80063c4:	b292      	uxth	r2, r2
 80063c6:	1a12      	subs	r2, r2, r0
 80063c8:	445a      	add	r2, fp
 80063ca:	f8de 0000 	ldr.w	r0, [lr]
 80063ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80063d8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80063dc:	b292      	uxth	r2, r2
 80063de:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063e2:	45e1      	cmp	r9, ip
 80063e4:	f84e 2b04 	str.w	r2, [lr], #4
 80063e8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80063ec:	d2de      	bcs.n	80063ac <quorem+0x42>
 80063ee:	9b00      	ldr	r3, [sp, #0]
 80063f0:	58eb      	ldr	r3, [r5, r3]
 80063f2:	b92b      	cbnz	r3, 8006400 <quorem+0x96>
 80063f4:	9b01      	ldr	r3, [sp, #4]
 80063f6:	3b04      	subs	r3, #4
 80063f8:	429d      	cmp	r5, r3
 80063fa:	461a      	mov	r2, r3
 80063fc:	d32f      	bcc.n	800645e <quorem+0xf4>
 80063fe:	613c      	str	r4, [r7, #16]
 8006400:	4638      	mov	r0, r7
 8006402:	f001 f97f 	bl	8007704 <__mcmp>
 8006406:	2800      	cmp	r0, #0
 8006408:	db25      	blt.n	8006456 <quorem+0xec>
 800640a:	4629      	mov	r1, r5
 800640c:	2000      	movs	r0, #0
 800640e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006412:	f8d1 c000 	ldr.w	ip, [r1]
 8006416:	fa1f fe82 	uxth.w	lr, r2
 800641a:	fa1f f38c 	uxth.w	r3, ip
 800641e:	eba3 030e 	sub.w	r3, r3, lr
 8006422:	4403      	add	r3, r0
 8006424:	0c12      	lsrs	r2, r2, #16
 8006426:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800642a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800642e:	b29b      	uxth	r3, r3
 8006430:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006434:	45c1      	cmp	r9, r8
 8006436:	f841 3b04 	str.w	r3, [r1], #4
 800643a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800643e:	d2e6      	bcs.n	800640e <quorem+0xa4>
 8006440:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006444:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006448:	b922      	cbnz	r2, 8006454 <quorem+0xea>
 800644a:	3b04      	subs	r3, #4
 800644c:	429d      	cmp	r5, r3
 800644e:	461a      	mov	r2, r3
 8006450:	d30b      	bcc.n	800646a <quorem+0x100>
 8006452:	613c      	str	r4, [r7, #16]
 8006454:	3601      	adds	r6, #1
 8006456:	4630      	mov	r0, r6
 8006458:	b003      	add	sp, #12
 800645a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800645e:	6812      	ldr	r2, [r2, #0]
 8006460:	3b04      	subs	r3, #4
 8006462:	2a00      	cmp	r2, #0
 8006464:	d1cb      	bne.n	80063fe <quorem+0x94>
 8006466:	3c01      	subs	r4, #1
 8006468:	e7c6      	b.n	80063f8 <quorem+0x8e>
 800646a:	6812      	ldr	r2, [r2, #0]
 800646c:	3b04      	subs	r3, #4
 800646e:	2a00      	cmp	r2, #0
 8006470:	d1ef      	bne.n	8006452 <quorem+0xe8>
 8006472:	3c01      	subs	r4, #1
 8006474:	e7ea      	b.n	800644c <quorem+0xe2>
 8006476:	2000      	movs	r0, #0
 8006478:	e7ee      	b.n	8006458 <quorem+0xee>
 800647a:	0000      	movs	r0, r0
 800647c:	0000      	movs	r0, r0
	...

08006480 <_dtoa_r>:
 8006480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006484:	69c7      	ldr	r7, [r0, #28]
 8006486:	b097      	sub	sp, #92	@ 0x5c
 8006488:	ed8d 0b04 	vstr	d0, [sp, #16]
 800648c:	ec55 4b10 	vmov	r4, r5, d0
 8006490:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006492:	9107      	str	r1, [sp, #28]
 8006494:	4681      	mov	r9, r0
 8006496:	920c      	str	r2, [sp, #48]	@ 0x30
 8006498:	9311      	str	r3, [sp, #68]	@ 0x44
 800649a:	b97f      	cbnz	r7, 80064bc <_dtoa_r+0x3c>
 800649c:	2010      	movs	r0, #16
 800649e:	f000 fe09 	bl	80070b4 <malloc>
 80064a2:	4602      	mov	r2, r0
 80064a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80064a8:	b920      	cbnz	r0, 80064b4 <_dtoa_r+0x34>
 80064aa:	4ba9      	ldr	r3, [pc, #676]	@ (8006750 <_dtoa_r+0x2d0>)
 80064ac:	21ef      	movs	r1, #239	@ 0xef
 80064ae:	48a9      	ldr	r0, [pc, #676]	@ (8006754 <_dtoa_r+0x2d4>)
 80064b0:	f001 fe32 	bl	8008118 <__assert_func>
 80064b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80064b8:	6007      	str	r7, [r0, #0]
 80064ba:	60c7      	str	r7, [r0, #12]
 80064bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064c0:	6819      	ldr	r1, [r3, #0]
 80064c2:	b159      	cbz	r1, 80064dc <_dtoa_r+0x5c>
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	604a      	str	r2, [r1, #4]
 80064c8:	2301      	movs	r3, #1
 80064ca:	4093      	lsls	r3, r2
 80064cc:	608b      	str	r3, [r1, #8]
 80064ce:	4648      	mov	r0, r9
 80064d0:	f000 fee6 	bl	80072a0 <_Bfree>
 80064d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064d8:	2200      	movs	r2, #0
 80064da:	601a      	str	r2, [r3, #0]
 80064dc:	1e2b      	subs	r3, r5, #0
 80064de:	bfb9      	ittee	lt
 80064e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80064e4:	9305      	strlt	r3, [sp, #20]
 80064e6:	2300      	movge	r3, #0
 80064e8:	6033      	strge	r3, [r6, #0]
 80064ea:	9f05      	ldr	r7, [sp, #20]
 80064ec:	4b9a      	ldr	r3, [pc, #616]	@ (8006758 <_dtoa_r+0x2d8>)
 80064ee:	bfbc      	itt	lt
 80064f0:	2201      	movlt	r2, #1
 80064f2:	6032      	strlt	r2, [r6, #0]
 80064f4:	43bb      	bics	r3, r7
 80064f6:	d112      	bne.n	800651e <_dtoa_r+0x9e>
 80064f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80064fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80064fe:	6013      	str	r3, [r2, #0]
 8006500:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006504:	4323      	orrs	r3, r4
 8006506:	f000 855a 	beq.w	8006fbe <_dtoa_r+0xb3e>
 800650a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800650c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800676c <_dtoa_r+0x2ec>
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 855c 	beq.w	8006fce <_dtoa_r+0xb4e>
 8006516:	f10a 0303 	add.w	r3, sl, #3
 800651a:	f000 bd56 	b.w	8006fca <_dtoa_r+0xb4a>
 800651e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006522:	2200      	movs	r2, #0
 8006524:	ec51 0b17 	vmov	r0, r1, d7
 8006528:	2300      	movs	r3, #0
 800652a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800652e:	f7fa fadb 	bl	8000ae8 <__aeabi_dcmpeq>
 8006532:	4680      	mov	r8, r0
 8006534:	b158      	cbz	r0, 800654e <_dtoa_r+0xce>
 8006536:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006538:	2301      	movs	r3, #1
 800653a:	6013      	str	r3, [r2, #0]
 800653c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800653e:	b113      	cbz	r3, 8006546 <_dtoa_r+0xc6>
 8006540:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006542:	4b86      	ldr	r3, [pc, #536]	@ (800675c <_dtoa_r+0x2dc>)
 8006544:	6013      	str	r3, [r2, #0]
 8006546:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006770 <_dtoa_r+0x2f0>
 800654a:	f000 bd40 	b.w	8006fce <_dtoa_r+0xb4e>
 800654e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006552:	aa14      	add	r2, sp, #80	@ 0x50
 8006554:	a915      	add	r1, sp, #84	@ 0x54
 8006556:	4648      	mov	r0, r9
 8006558:	f001 f984 	bl	8007864 <__d2b>
 800655c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006560:	9002      	str	r0, [sp, #8]
 8006562:	2e00      	cmp	r6, #0
 8006564:	d078      	beq.n	8006658 <_dtoa_r+0x1d8>
 8006566:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006568:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800656c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006570:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006574:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006578:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800657c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006580:	4619      	mov	r1, r3
 8006582:	2200      	movs	r2, #0
 8006584:	4b76      	ldr	r3, [pc, #472]	@ (8006760 <_dtoa_r+0x2e0>)
 8006586:	f7f9 fe8f 	bl	80002a8 <__aeabi_dsub>
 800658a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006738 <_dtoa_r+0x2b8>)
 800658c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006590:	f7fa f842 	bl	8000618 <__aeabi_dmul>
 8006594:	a36a      	add	r3, pc, #424	@ (adr r3, 8006740 <_dtoa_r+0x2c0>)
 8006596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659a:	f7f9 fe87 	bl	80002ac <__adddf3>
 800659e:	4604      	mov	r4, r0
 80065a0:	4630      	mov	r0, r6
 80065a2:	460d      	mov	r5, r1
 80065a4:	f7f9 ffce 	bl	8000544 <__aeabi_i2d>
 80065a8:	a367      	add	r3, pc, #412	@ (adr r3, 8006748 <_dtoa_r+0x2c8>)
 80065aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ae:	f7fa f833 	bl	8000618 <__aeabi_dmul>
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	4620      	mov	r0, r4
 80065b8:	4629      	mov	r1, r5
 80065ba:	f7f9 fe77 	bl	80002ac <__adddf3>
 80065be:	4604      	mov	r4, r0
 80065c0:	460d      	mov	r5, r1
 80065c2:	f7fa fad9 	bl	8000b78 <__aeabi_d2iz>
 80065c6:	2200      	movs	r2, #0
 80065c8:	4607      	mov	r7, r0
 80065ca:	2300      	movs	r3, #0
 80065cc:	4620      	mov	r0, r4
 80065ce:	4629      	mov	r1, r5
 80065d0:	f7fa fa94 	bl	8000afc <__aeabi_dcmplt>
 80065d4:	b140      	cbz	r0, 80065e8 <_dtoa_r+0x168>
 80065d6:	4638      	mov	r0, r7
 80065d8:	f7f9 ffb4 	bl	8000544 <__aeabi_i2d>
 80065dc:	4622      	mov	r2, r4
 80065de:	462b      	mov	r3, r5
 80065e0:	f7fa fa82 	bl	8000ae8 <__aeabi_dcmpeq>
 80065e4:	b900      	cbnz	r0, 80065e8 <_dtoa_r+0x168>
 80065e6:	3f01      	subs	r7, #1
 80065e8:	2f16      	cmp	r7, #22
 80065ea:	d852      	bhi.n	8006692 <_dtoa_r+0x212>
 80065ec:	4b5d      	ldr	r3, [pc, #372]	@ (8006764 <_dtoa_r+0x2e4>)
 80065ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80065f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065fa:	f7fa fa7f 	bl	8000afc <__aeabi_dcmplt>
 80065fe:	2800      	cmp	r0, #0
 8006600:	d049      	beq.n	8006696 <_dtoa_r+0x216>
 8006602:	3f01      	subs	r7, #1
 8006604:	2300      	movs	r3, #0
 8006606:	9310      	str	r3, [sp, #64]	@ 0x40
 8006608:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800660a:	1b9b      	subs	r3, r3, r6
 800660c:	1e5a      	subs	r2, r3, #1
 800660e:	bf45      	ittet	mi
 8006610:	f1c3 0301 	rsbmi	r3, r3, #1
 8006614:	9300      	strmi	r3, [sp, #0]
 8006616:	2300      	movpl	r3, #0
 8006618:	2300      	movmi	r3, #0
 800661a:	9206      	str	r2, [sp, #24]
 800661c:	bf54      	ite	pl
 800661e:	9300      	strpl	r3, [sp, #0]
 8006620:	9306      	strmi	r3, [sp, #24]
 8006622:	2f00      	cmp	r7, #0
 8006624:	db39      	blt.n	800669a <_dtoa_r+0x21a>
 8006626:	9b06      	ldr	r3, [sp, #24]
 8006628:	970d      	str	r7, [sp, #52]	@ 0x34
 800662a:	443b      	add	r3, r7
 800662c:	9306      	str	r3, [sp, #24]
 800662e:	2300      	movs	r3, #0
 8006630:	9308      	str	r3, [sp, #32]
 8006632:	9b07      	ldr	r3, [sp, #28]
 8006634:	2b09      	cmp	r3, #9
 8006636:	d863      	bhi.n	8006700 <_dtoa_r+0x280>
 8006638:	2b05      	cmp	r3, #5
 800663a:	bfc4      	itt	gt
 800663c:	3b04      	subgt	r3, #4
 800663e:	9307      	strgt	r3, [sp, #28]
 8006640:	9b07      	ldr	r3, [sp, #28]
 8006642:	f1a3 0302 	sub.w	r3, r3, #2
 8006646:	bfcc      	ite	gt
 8006648:	2400      	movgt	r4, #0
 800664a:	2401      	movle	r4, #1
 800664c:	2b03      	cmp	r3, #3
 800664e:	d863      	bhi.n	8006718 <_dtoa_r+0x298>
 8006650:	e8df f003 	tbb	[pc, r3]
 8006654:	2b375452 	.word	0x2b375452
 8006658:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800665c:	441e      	add	r6, r3
 800665e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006662:	2b20      	cmp	r3, #32
 8006664:	bfc1      	itttt	gt
 8006666:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800666a:	409f      	lslgt	r7, r3
 800666c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006670:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006674:	bfd6      	itet	le
 8006676:	f1c3 0320 	rsble	r3, r3, #32
 800667a:	ea47 0003 	orrgt.w	r0, r7, r3
 800667e:	fa04 f003 	lslle.w	r0, r4, r3
 8006682:	f7f9 ff4f 	bl	8000524 <__aeabi_ui2d>
 8006686:	2201      	movs	r2, #1
 8006688:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800668c:	3e01      	subs	r6, #1
 800668e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006690:	e776      	b.n	8006580 <_dtoa_r+0x100>
 8006692:	2301      	movs	r3, #1
 8006694:	e7b7      	b.n	8006606 <_dtoa_r+0x186>
 8006696:	9010      	str	r0, [sp, #64]	@ 0x40
 8006698:	e7b6      	b.n	8006608 <_dtoa_r+0x188>
 800669a:	9b00      	ldr	r3, [sp, #0]
 800669c:	1bdb      	subs	r3, r3, r7
 800669e:	9300      	str	r3, [sp, #0]
 80066a0:	427b      	negs	r3, r7
 80066a2:	9308      	str	r3, [sp, #32]
 80066a4:	2300      	movs	r3, #0
 80066a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80066a8:	e7c3      	b.n	8006632 <_dtoa_r+0x1b2>
 80066aa:	2301      	movs	r3, #1
 80066ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80066ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80066b0:	eb07 0b03 	add.w	fp, r7, r3
 80066b4:	f10b 0301 	add.w	r3, fp, #1
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	9303      	str	r3, [sp, #12]
 80066bc:	bfb8      	it	lt
 80066be:	2301      	movlt	r3, #1
 80066c0:	e006      	b.n	80066d0 <_dtoa_r+0x250>
 80066c2:	2301      	movs	r3, #1
 80066c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80066c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	dd28      	ble.n	800671e <_dtoa_r+0x29e>
 80066cc:	469b      	mov	fp, r3
 80066ce:	9303      	str	r3, [sp, #12]
 80066d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80066d4:	2100      	movs	r1, #0
 80066d6:	2204      	movs	r2, #4
 80066d8:	f102 0514 	add.w	r5, r2, #20
 80066dc:	429d      	cmp	r5, r3
 80066de:	d926      	bls.n	800672e <_dtoa_r+0x2ae>
 80066e0:	6041      	str	r1, [r0, #4]
 80066e2:	4648      	mov	r0, r9
 80066e4:	f000 fd9c 	bl	8007220 <_Balloc>
 80066e8:	4682      	mov	sl, r0
 80066ea:	2800      	cmp	r0, #0
 80066ec:	d142      	bne.n	8006774 <_dtoa_r+0x2f4>
 80066ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006768 <_dtoa_r+0x2e8>)
 80066f0:	4602      	mov	r2, r0
 80066f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80066f6:	e6da      	b.n	80064ae <_dtoa_r+0x2e>
 80066f8:	2300      	movs	r3, #0
 80066fa:	e7e3      	b.n	80066c4 <_dtoa_r+0x244>
 80066fc:	2300      	movs	r3, #0
 80066fe:	e7d5      	b.n	80066ac <_dtoa_r+0x22c>
 8006700:	2401      	movs	r4, #1
 8006702:	2300      	movs	r3, #0
 8006704:	9307      	str	r3, [sp, #28]
 8006706:	9409      	str	r4, [sp, #36]	@ 0x24
 8006708:	f04f 3bff 	mov.w	fp, #4294967295
 800670c:	2200      	movs	r2, #0
 800670e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006712:	2312      	movs	r3, #18
 8006714:	920c      	str	r2, [sp, #48]	@ 0x30
 8006716:	e7db      	b.n	80066d0 <_dtoa_r+0x250>
 8006718:	2301      	movs	r3, #1
 800671a:	9309      	str	r3, [sp, #36]	@ 0x24
 800671c:	e7f4      	b.n	8006708 <_dtoa_r+0x288>
 800671e:	f04f 0b01 	mov.w	fp, #1
 8006722:	f8cd b00c 	str.w	fp, [sp, #12]
 8006726:	465b      	mov	r3, fp
 8006728:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800672c:	e7d0      	b.n	80066d0 <_dtoa_r+0x250>
 800672e:	3101      	adds	r1, #1
 8006730:	0052      	lsls	r2, r2, #1
 8006732:	e7d1      	b.n	80066d8 <_dtoa_r+0x258>
 8006734:	f3af 8000 	nop.w
 8006738:	636f4361 	.word	0x636f4361
 800673c:	3fd287a7 	.word	0x3fd287a7
 8006740:	8b60c8b3 	.word	0x8b60c8b3
 8006744:	3fc68a28 	.word	0x3fc68a28
 8006748:	509f79fb 	.word	0x509f79fb
 800674c:	3fd34413 	.word	0x3fd34413
 8006750:	08008555 	.word	0x08008555
 8006754:	0800856c 	.word	0x0800856c
 8006758:	7ff00000 	.word	0x7ff00000
 800675c:	08008525 	.word	0x08008525
 8006760:	3ff80000 	.word	0x3ff80000
 8006764:	080086c0 	.word	0x080086c0
 8006768:	080085c4 	.word	0x080085c4
 800676c:	08008551 	.word	0x08008551
 8006770:	08008524 	.word	0x08008524
 8006774:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006778:	6018      	str	r0, [r3, #0]
 800677a:	9b03      	ldr	r3, [sp, #12]
 800677c:	2b0e      	cmp	r3, #14
 800677e:	f200 80a1 	bhi.w	80068c4 <_dtoa_r+0x444>
 8006782:	2c00      	cmp	r4, #0
 8006784:	f000 809e 	beq.w	80068c4 <_dtoa_r+0x444>
 8006788:	2f00      	cmp	r7, #0
 800678a:	dd33      	ble.n	80067f4 <_dtoa_r+0x374>
 800678c:	4b9c      	ldr	r3, [pc, #624]	@ (8006a00 <_dtoa_r+0x580>)
 800678e:	f007 020f 	and.w	r2, r7, #15
 8006792:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006796:	ed93 7b00 	vldr	d7, [r3]
 800679a:	05f8      	lsls	r0, r7, #23
 800679c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80067a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80067a4:	d516      	bpl.n	80067d4 <_dtoa_r+0x354>
 80067a6:	4b97      	ldr	r3, [pc, #604]	@ (8006a04 <_dtoa_r+0x584>)
 80067a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80067b0:	f7fa f85c 	bl	800086c <__aeabi_ddiv>
 80067b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067b8:	f004 040f 	and.w	r4, r4, #15
 80067bc:	2603      	movs	r6, #3
 80067be:	4d91      	ldr	r5, [pc, #580]	@ (8006a04 <_dtoa_r+0x584>)
 80067c0:	b954      	cbnz	r4, 80067d8 <_dtoa_r+0x358>
 80067c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80067c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067ca:	f7fa f84f 	bl	800086c <__aeabi_ddiv>
 80067ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067d2:	e028      	b.n	8006826 <_dtoa_r+0x3a6>
 80067d4:	2602      	movs	r6, #2
 80067d6:	e7f2      	b.n	80067be <_dtoa_r+0x33e>
 80067d8:	07e1      	lsls	r1, r4, #31
 80067da:	d508      	bpl.n	80067ee <_dtoa_r+0x36e>
 80067dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80067e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067e4:	f7f9 ff18 	bl	8000618 <__aeabi_dmul>
 80067e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80067ec:	3601      	adds	r6, #1
 80067ee:	1064      	asrs	r4, r4, #1
 80067f0:	3508      	adds	r5, #8
 80067f2:	e7e5      	b.n	80067c0 <_dtoa_r+0x340>
 80067f4:	f000 80af 	beq.w	8006956 <_dtoa_r+0x4d6>
 80067f8:	427c      	negs	r4, r7
 80067fa:	4b81      	ldr	r3, [pc, #516]	@ (8006a00 <_dtoa_r+0x580>)
 80067fc:	4d81      	ldr	r5, [pc, #516]	@ (8006a04 <_dtoa_r+0x584>)
 80067fe:	f004 020f 	and.w	r2, r4, #15
 8006802:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800680e:	f7f9 ff03 	bl	8000618 <__aeabi_dmul>
 8006812:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006816:	1124      	asrs	r4, r4, #4
 8006818:	2300      	movs	r3, #0
 800681a:	2602      	movs	r6, #2
 800681c:	2c00      	cmp	r4, #0
 800681e:	f040 808f 	bne.w	8006940 <_dtoa_r+0x4c0>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1d3      	bne.n	80067ce <_dtoa_r+0x34e>
 8006826:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006828:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 8094 	beq.w	800695a <_dtoa_r+0x4da>
 8006832:	4b75      	ldr	r3, [pc, #468]	@ (8006a08 <_dtoa_r+0x588>)
 8006834:	2200      	movs	r2, #0
 8006836:	4620      	mov	r0, r4
 8006838:	4629      	mov	r1, r5
 800683a:	f7fa f95f 	bl	8000afc <__aeabi_dcmplt>
 800683e:	2800      	cmp	r0, #0
 8006840:	f000 808b 	beq.w	800695a <_dtoa_r+0x4da>
 8006844:	9b03      	ldr	r3, [sp, #12]
 8006846:	2b00      	cmp	r3, #0
 8006848:	f000 8087 	beq.w	800695a <_dtoa_r+0x4da>
 800684c:	f1bb 0f00 	cmp.w	fp, #0
 8006850:	dd34      	ble.n	80068bc <_dtoa_r+0x43c>
 8006852:	4620      	mov	r0, r4
 8006854:	4b6d      	ldr	r3, [pc, #436]	@ (8006a0c <_dtoa_r+0x58c>)
 8006856:	2200      	movs	r2, #0
 8006858:	4629      	mov	r1, r5
 800685a:	f7f9 fedd 	bl	8000618 <__aeabi_dmul>
 800685e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006862:	f107 38ff 	add.w	r8, r7, #4294967295
 8006866:	3601      	adds	r6, #1
 8006868:	465c      	mov	r4, fp
 800686a:	4630      	mov	r0, r6
 800686c:	f7f9 fe6a 	bl	8000544 <__aeabi_i2d>
 8006870:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006874:	f7f9 fed0 	bl	8000618 <__aeabi_dmul>
 8006878:	4b65      	ldr	r3, [pc, #404]	@ (8006a10 <_dtoa_r+0x590>)
 800687a:	2200      	movs	r2, #0
 800687c:	f7f9 fd16 	bl	80002ac <__adddf3>
 8006880:	4605      	mov	r5, r0
 8006882:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006886:	2c00      	cmp	r4, #0
 8006888:	d16a      	bne.n	8006960 <_dtoa_r+0x4e0>
 800688a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800688e:	4b61      	ldr	r3, [pc, #388]	@ (8006a14 <_dtoa_r+0x594>)
 8006890:	2200      	movs	r2, #0
 8006892:	f7f9 fd09 	bl	80002a8 <__aeabi_dsub>
 8006896:	4602      	mov	r2, r0
 8006898:	460b      	mov	r3, r1
 800689a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800689e:	462a      	mov	r2, r5
 80068a0:	4633      	mov	r3, r6
 80068a2:	f7fa f949 	bl	8000b38 <__aeabi_dcmpgt>
 80068a6:	2800      	cmp	r0, #0
 80068a8:	f040 8298 	bne.w	8006ddc <_dtoa_r+0x95c>
 80068ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068b0:	462a      	mov	r2, r5
 80068b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80068b6:	f7fa f921 	bl	8000afc <__aeabi_dcmplt>
 80068ba:	bb38      	cbnz	r0, 800690c <_dtoa_r+0x48c>
 80068bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80068c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80068c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f2c0 8157 	blt.w	8006b7a <_dtoa_r+0x6fa>
 80068cc:	2f0e      	cmp	r7, #14
 80068ce:	f300 8154 	bgt.w	8006b7a <_dtoa_r+0x6fa>
 80068d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006a00 <_dtoa_r+0x580>)
 80068d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068d8:	ed93 7b00 	vldr	d7, [r3]
 80068dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068de:	2b00      	cmp	r3, #0
 80068e0:	ed8d 7b00 	vstr	d7, [sp]
 80068e4:	f280 80e5 	bge.w	8006ab2 <_dtoa_r+0x632>
 80068e8:	9b03      	ldr	r3, [sp, #12]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f300 80e1 	bgt.w	8006ab2 <_dtoa_r+0x632>
 80068f0:	d10c      	bne.n	800690c <_dtoa_r+0x48c>
 80068f2:	4b48      	ldr	r3, [pc, #288]	@ (8006a14 <_dtoa_r+0x594>)
 80068f4:	2200      	movs	r2, #0
 80068f6:	ec51 0b17 	vmov	r0, r1, d7
 80068fa:	f7f9 fe8d 	bl	8000618 <__aeabi_dmul>
 80068fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006902:	f7fa f90f 	bl	8000b24 <__aeabi_dcmpge>
 8006906:	2800      	cmp	r0, #0
 8006908:	f000 8266 	beq.w	8006dd8 <_dtoa_r+0x958>
 800690c:	2400      	movs	r4, #0
 800690e:	4625      	mov	r5, r4
 8006910:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006912:	4656      	mov	r6, sl
 8006914:	ea6f 0803 	mvn.w	r8, r3
 8006918:	2700      	movs	r7, #0
 800691a:	4621      	mov	r1, r4
 800691c:	4648      	mov	r0, r9
 800691e:	f000 fcbf 	bl	80072a0 <_Bfree>
 8006922:	2d00      	cmp	r5, #0
 8006924:	f000 80bd 	beq.w	8006aa2 <_dtoa_r+0x622>
 8006928:	b12f      	cbz	r7, 8006936 <_dtoa_r+0x4b6>
 800692a:	42af      	cmp	r7, r5
 800692c:	d003      	beq.n	8006936 <_dtoa_r+0x4b6>
 800692e:	4639      	mov	r1, r7
 8006930:	4648      	mov	r0, r9
 8006932:	f000 fcb5 	bl	80072a0 <_Bfree>
 8006936:	4629      	mov	r1, r5
 8006938:	4648      	mov	r0, r9
 800693a:	f000 fcb1 	bl	80072a0 <_Bfree>
 800693e:	e0b0      	b.n	8006aa2 <_dtoa_r+0x622>
 8006940:	07e2      	lsls	r2, r4, #31
 8006942:	d505      	bpl.n	8006950 <_dtoa_r+0x4d0>
 8006944:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006948:	f7f9 fe66 	bl	8000618 <__aeabi_dmul>
 800694c:	3601      	adds	r6, #1
 800694e:	2301      	movs	r3, #1
 8006950:	1064      	asrs	r4, r4, #1
 8006952:	3508      	adds	r5, #8
 8006954:	e762      	b.n	800681c <_dtoa_r+0x39c>
 8006956:	2602      	movs	r6, #2
 8006958:	e765      	b.n	8006826 <_dtoa_r+0x3a6>
 800695a:	9c03      	ldr	r4, [sp, #12]
 800695c:	46b8      	mov	r8, r7
 800695e:	e784      	b.n	800686a <_dtoa_r+0x3ea>
 8006960:	4b27      	ldr	r3, [pc, #156]	@ (8006a00 <_dtoa_r+0x580>)
 8006962:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006964:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006968:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800696c:	4454      	add	r4, sl
 800696e:	2900      	cmp	r1, #0
 8006970:	d054      	beq.n	8006a1c <_dtoa_r+0x59c>
 8006972:	4929      	ldr	r1, [pc, #164]	@ (8006a18 <_dtoa_r+0x598>)
 8006974:	2000      	movs	r0, #0
 8006976:	f7f9 ff79 	bl	800086c <__aeabi_ddiv>
 800697a:	4633      	mov	r3, r6
 800697c:	462a      	mov	r2, r5
 800697e:	f7f9 fc93 	bl	80002a8 <__aeabi_dsub>
 8006982:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006986:	4656      	mov	r6, sl
 8006988:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800698c:	f7fa f8f4 	bl	8000b78 <__aeabi_d2iz>
 8006990:	4605      	mov	r5, r0
 8006992:	f7f9 fdd7 	bl	8000544 <__aeabi_i2d>
 8006996:	4602      	mov	r2, r0
 8006998:	460b      	mov	r3, r1
 800699a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800699e:	f7f9 fc83 	bl	80002a8 <__aeabi_dsub>
 80069a2:	3530      	adds	r5, #48	@ 0x30
 80069a4:	4602      	mov	r2, r0
 80069a6:	460b      	mov	r3, r1
 80069a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80069ac:	f806 5b01 	strb.w	r5, [r6], #1
 80069b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80069b4:	f7fa f8a2 	bl	8000afc <__aeabi_dcmplt>
 80069b8:	2800      	cmp	r0, #0
 80069ba:	d172      	bne.n	8006aa2 <_dtoa_r+0x622>
 80069bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069c0:	4911      	ldr	r1, [pc, #68]	@ (8006a08 <_dtoa_r+0x588>)
 80069c2:	2000      	movs	r0, #0
 80069c4:	f7f9 fc70 	bl	80002a8 <__aeabi_dsub>
 80069c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80069cc:	f7fa f896 	bl	8000afc <__aeabi_dcmplt>
 80069d0:	2800      	cmp	r0, #0
 80069d2:	f040 80b4 	bne.w	8006b3e <_dtoa_r+0x6be>
 80069d6:	42a6      	cmp	r6, r4
 80069d8:	f43f af70 	beq.w	80068bc <_dtoa_r+0x43c>
 80069dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80069e0:	4b0a      	ldr	r3, [pc, #40]	@ (8006a0c <_dtoa_r+0x58c>)
 80069e2:	2200      	movs	r2, #0
 80069e4:	f7f9 fe18 	bl	8000618 <__aeabi_dmul>
 80069e8:	4b08      	ldr	r3, [pc, #32]	@ (8006a0c <_dtoa_r+0x58c>)
 80069ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80069ee:	2200      	movs	r2, #0
 80069f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069f4:	f7f9 fe10 	bl	8000618 <__aeabi_dmul>
 80069f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069fc:	e7c4      	b.n	8006988 <_dtoa_r+0x508>
 80069fe:	bf00      	nop
 8006a00:	080086c0 	.word	0x080086c0
 8006a04:	08008698 	.word	0x08008698
 8006a08:	3ff00000 	.word	0x3ff00000
 8006a0c:	40240000 	.word	0x40240000
 8006a10:	401c0000 	.word	0x401c0000
 8006a14:	40140000 	.word	0x40140000
 8006a18:	3fe00000 	.word	0x3fe00000
 8006a1c:	4631      	mov	r1, r6
 8006a1e:	4628      	mov	r0, r5
 8006a20:	f7f9 fdfa 	bl	8000618 <__aeabi_dmul>
 8006a24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006a28:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006a2a:	4656      	mov	r6, sl
 8006a2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a30:	f7fa f8a2 	bl	8000b78 <__aeabi_d2iz>
 8006a34:	4605      	mov	r5, r0
 8006a36:	f7f9 fd85 	bl	8000544 <__aeabi_i2d>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a42:	f7f9 fc31 	bl	80002a8 <__aeabi_dsub>
 8006a46:	3530      	adds	r5, #48	@ 0x30
 8006a48:	f806 5b01 	strb.w	r5, [r6], #1
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	460b      	mov	r3, r1
 8006a50:	42a6      	cmp	r6, r4
 8006a52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a56:	f04f 0200 	mov.w	r2, #0
 8006a5a:	d124      	bne.n	8006aa6 <_dtoa_r+0x626>
 8006a5c:	4baf      	ldr	r3, [pc, #700]	@ (8006d1c <_dtoa_r+0x89c>)
 8006a5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006a62:	f7f9 fc23 	bl	80002ac <__adddf3>
 8006a66:	4602      	mov	r2, r0
 8006a68:	460b      	mov	r3, r1
 8006a6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a6e:	f7fa f863 	bl	8000b38 <__aeabi_dcmpgt>
 8006a72:	2800      	cmp	r0, #0
 8006a74:	d163      	bne.n	8006b3e <_dtoa_r+0x6be>
 8006a76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006a7a:	49a8      	ldr	r1, [pc, #672]	@ (8006d1c <_dtoa_r+0x89c>)
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	f7f9 fc13 	bl	80002a8 <__aeabi_dsub>
 8006a82:	4602      	mov	r2, r0
 8006a84:	460b      	mov	r3, r1
 8006a86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a8a:	f7fa f837 	bl	8000afc <__aeabi_dcmplt>
 8006a8e:	2800      	cmp	r0, #0
 8006a90:	f43f af14 	beq.w	80068bc <_dtoa_r+0x43c>
 8006a94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006a96:	1e73      	subs	r3, r6, #1
 8006a98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006a9e:	2b30      	cmp	r3, #48	@ 0x30
 8006aa0:	d0f8      	beq.n	8006a94 <_dtoa_r+0x614>
 8006aa2:	4647      	mov	r7, r8
 8006aa4:	e03b      	b.n	8006b1e <_dtoa_r+0x69e>
 8006aa6:	4b9e      	ldr	r3, [pc, #632]	@ (8006d20 <_dtoa_r+0x8a0>)
 8006aa8:	f7f9 fdb6 	bl	8000618 <__aeabi_dmul>
 8006aac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ab0:	e7bc      	b.n	8006a2c <_dtoa_r+0x5ac>
 8006ab2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006ab6:	4656      	mov	r6, sl
 8006ab8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006abc:	4620      	mov	r0, r4
 8006abe:	4629      	mov	r1, r5
 8006ac0:	f7f9 fed4 	bl	800086c <__aeabi_ddiv>
 8006ac4:	f7fa f858 	bl	8000b78 <__aeabi_d2iz>
 8006ac8:	4680      	mov	r8, r0
 8006aca:	f7f9 fd3b 	bl	8000544 <__aeabi_i2d>
 8006ace:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ad2:	f7f9 fda1 	bl	8000618 <__aeabi_dmul>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4620      	mov	r0, r4
 8006adc:	4629      	mov	r1, r5
 8006ade:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006ae2:	f7f9 fbe1 	bl	80002a8 <__aeabi_dsub>
 8006ae6:	f806 4b01 	strb.w	r4, [r6], #1
 8006aea:	9d03      	ldr	r5, [sp, #12]
 8006aec:	eba6 040a 	sub.w	r4, r6, sl
 8006af0:	42a5      	cmp	r5, r4
 8006af2:	4602      	mov	r2, r0
 8006af4:	460b      	mov	r3, r1
 8006af6:	d133      	bne.n	8006b60 <_dtoa_r+0x6e0>
 8006af8:	f7f9 fbd8 	bl	80002ac <__adddf3>
 8006afc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b00:	4604      	mov	r4, r0
 8006b02:	460d      	mov	r5, r1
 8006b04:	f7fa f818 	bl	8000b38 <__aeabi_dcmpgt>
 8006b08:	b9c0      	cbnz	r0, 8006b3c <_dtoa_r+0x6bc>
 8006b0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b0e:	4620      	mov	r0, r4
 8006b10:	4629      	mov	r1, r5
 8006b12:	f7f9 ffe9 	bl	8000ae8 <__aeabi_dcmpeq>
 8006b16:	b110      	cbz	r0, 8006b1e <_dtoa_r+0x69e>
 8006b18:	f018 0f01 	tst.w	r8, #1
 8006b1c:	d10e      	bne.n	8006b3c <_dtoa_r+0x6bc>
 8006b1e:	9902      	ldr	r1, [sp, #8]
 8006b20:	4648      	mov	r0, r9
 8006b22:	f000 fbbd 	bl	80072a0 <_Bfree>
 8006b26:	2300      	movs	r3, #0
 8006b28:	7033      	strb	r3, [r6, #0]
 8006b2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006b2c:	3701      	adds	r7, #1
 8006b2e:	601f      	str	r7, [r3, #0]
 8006b30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f000 824b 	beq.w	8006fce <_dtoa_r+0xb4e>
 8006b38:	601e      	str	r6, [r3, #0]
 8006b3a:	e248      	b.n	8006fce <_dtoa_r+0xb4e>
 8006b3c:	46b8      	mov	r8, r7
 8006b3e:	4633      	mov	r3, r6
 8006b40:	461e      	mov	r6, r3
 8006b42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b46:	2a39      	cmp	r2, #57	@ 0x39
 8006b48:	d106      	bne.n	8006b58 <_dtoa_r+0x6d8>
 8006b4a:	459a      	cmp	sl, r3
 8006b4c:	d1f8      	bne.n	8006b40 <_dtoa_r+0x6c0>
 8006b4e:	2230      	movs	r2, #48	@ 0x30
 8006b50:	f108 0801 	add.w	r8, r8, #1
 8006b54:	f88a 2000 	strb.w	r2, [sl]
 8006b58:	781a      	ldrb	r2, [r3, #0]
 8006b5a:	3201      	adds	r2, #1
 8006b5c:	701a      	strb	r2, [r3, #0]
 8006b5e:	e7a0      	b.n	8006aa2 <_dtoa_r+0x622>
 8006b60:	4b6f      	ldr	r3, [pc, #444]	@ (8006d20 <_dtoa_r+0x8a0>)
 8006b62:	2200      	movs	r2, #0
 8006b64:	f7f9 fd58 	bl	8000618 <__aeabi_dmul>
 8006b68:	2200      	movs	r2, #0
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	4604      	mov	r4, r0
 8006b6e:	460d      	mov	r5, r1
 8006b70:	f7f9 ffba 	bl	8000ae8 <__aeabi_dcmpeq>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	d09f      	beq.n	8006ab8 <_dtoa_r+0x638>
 8006b78:	e7d1      	b.n	8006b1e <_dtoa_r+0x69e>
 8006b7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b7c:	2a00      	cmp	r2, #0
 8006b7e:	f000 80ea 	beq.w	8006d56 <_dtoa_r+0x8d6>
 8006b82:	9a07      	ldr	r2, [sp, #28]
 8006b84:	2a01      	cmp	r2, #1
 8006b86:	f300 80cd 	bgt.w	8006d24 <_dtoa_r+0x8a4>
 8006b8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006b8c:	2a00      	cmp	r2, #0
 8006b8e:	f000 80c1 	beq.w	8006d14 <_dtoa_r+0x894>
 8006b92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006b96:	9c08      	ldr	r4, [sp, #32]
 8006b98:	9e00      	ldr	r6, [sp, #0]
 8006b9a:	9a00      	ldr	r2, [sp, #0]
 8006b9c:	441a      	add	r2, r3
 8006b9e:	9200      	str	r2, [sp, #0]
 8006ba0:	9a06      	ldr	r2, [sp, #24]
 8006ba2:	2101      	movs	r1, #1
 8006ba4:	441a      	add	r2, r3
 8006ba6:	4648      	mov	r0, r9
 8006ba8:	9206      	str	r2, [sp, #24]
 8006baa:	f000 fc2d 	bl	8007408 <__i2b>
 8006bae:	4605      	mov	r5, r0
 8006bb0:	b166      	cbz	r6, 8006bcc <_dtoa_r+0x74c>
 8006bb2:	9b06      	ldr	r3, [sp, #24]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	dd09      	ble.n	8006bcc <_dtoa_r+0x74c>
 8006bb8:	42b3      	cmp	r3, r6
 8006bba:	9a00      	ldr	r2, [sp, #0]
 8006bbc:	bfa8      	it	ge
 8006bbe:	4633      	movge	r3, r6
 8006bc0:	1ad2      	subs	r2, r2, r3
 8006bc2:	9200      	str	r2, [sp, #0]
 8006bc4:	9a06      	ldr	r2, [sp, #24]
 8006bc6:	1af6      	subs	r6, r6, r3
 8006bc8:	1ad3      	subs	r3, r2, r3
 8006bca:	9306      	str	r3, [sp, #24]
 8006bcc:	9b08      	ldr	r3, [sp, #32]
 8006bce:	b30b      	cbz	r3, 8006c14 <_dtoa_r+0x794>
 8006bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	f000 80c6 	beq.w	8006d64 <_dtoa_r+0x8e4>
 8006bd8:	2c00      	cmp	r4, #0
 8006bda:	f000 80c0 	beq.w	8006d5e <_dtoa_r+0x8de>
 8006bde:	4629      	mov	r1, r5
 8006be0:	4622      	mov	r2, r4
 8006be2:	4648      	mov	r0, r9
 8006be4:	f000 fcc8 	bl	8007578 <__pow5mult>
 8006be8:	9a02      	ldr	r2, [sp, #8]
 8006bea:	4601      	mov	r1, r0
 8006bec:	4605      	mov	r5, r0
 8006bee:	4648      	mov	r0, r9
 8006bf0:	f000 fc20 	bl	8007434 <__multiply>
 8006bf4:	9902      	ldr	r1, [sp, #8]
 8006bf6:	4680      	mov	r8, r0
 8006bf8:	4648      	mov	r0, r9
 8006bfa:	f000 fb51 	bl	80072a0 <_Bfree>
 8006bfe:	9b08      	ldr	r3, [sp, #32]
 8006c00:	1b1b      	subs	r3, r3, r4
 8006c02:	9308      	str	r3, [sp, #32]
 8006c04:	f000 80b1 	beq.w	8006d6a <_dtoa_r+0x8ea>
 8006c08:	9a08      	ldr	r2, [sp, #32]
 8006c0a:	4641      	mov	r1, r8
 8006c0c:	4648      	mov	r0, r9
 8006c0e:	f000 fcb3 	bl	8007578 <__pow5mult>
 8006c12:	9002      	str	r0, [sp, #8]
 8006c14:	2101      	movs	r1, #1
 8006c16:	4648      	mov	r0, r9
 8006c18:	f000 fbf6 	bl	8007408 <__i2b>
 8006c1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c1e:	4604      	mov	r4, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 81d8 	beq.w	8006fd6 <_dtoa_r+0xb56>
 8006c26:	461a      	mov	r2, r3
 8006c28:	4601      	mov	r1, r0
 8006c2a:	4648      	mov	r0, r9
 8006c2c:	f000 fca4 	bl	8007578 <__pow5mult>
 8006c30:	9b07      	ldr	r3, [sp, #28]
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	4604      	mov	r4, r0
 8006c36:	f300 809f 	bgt.w	8006d78 <_dtoa_r+0x8f8>
 8006c3a:	9b04      	ldr	r3, [sp, #16]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	f040 8097 	bne.w	8006d70 <_dtoa_r+0x8f0>
 8006c42:	9b05      	ldr	r3, [sp, #20]
 8006c44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f040 8093 	bne.w	8006d74 <_dtoa_r+0x8f4>
 8006c4e:	9b05      	ldr	r3, [sp, #20]
 8006c50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c54:	0d1b      	lsrs	r3, r3, #20
 8006c56:	051b      	lsls	r3, r3, #20
 8006c58:	b133      	cbz	r3, 8006c68 <_dtoa_r+0x7e8>
 8006c5a:	9b00      	ldr	r3, [sp, #0]
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	9b06      	ldr	r3, [sp, #24]
 8006c62:	3301      	adds	r3, #1
 8006c64:	9306      	str	r3, [sp, #24]
 8006c66:	2301      	movs	r3, #1
 8006c68:	9308      	str	r3, [sp, #32]
 8006c6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f000 81b8 	beq.w	8006fe2 <_dtoa_r+0xb62>
 8006c72:	6923      	ldr	r3, [r4, #16]
 8006c74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c78:	6918      	ldr	r0, [r3, #16]
 8006c7a:	f000 fb79 	bl	8007370 <__hi0bits>
 8006c7e:	f1c0 0020 	rsb	r0, r0, #32
 8006c82:	9b06      	ldr	r3, [sp, #24]
 8006c84:	4418      	add	r0, r3
 8006c86:	f010 001f 	ands.w	r0, r0, #31
 8006c8a:	f000 8082 	beq.w	8006d92 <_dtoa_r+0x912>
 8006c8e:	f1c0 0320 	rsb	r3, r0, #32
 8006c92:	2b04      	cmp	r3, #4
 8006c94:	dd73      	ble.n	8006d7e <_dtoa_r+0x8fe>
 8006c96:	9b00      	ldr	r3, [sp, #0]
 8006c98:	f1c0 001c 	rsb	r0, r0, #28
 8006c9c:	4403      	add	r3, r0
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	9b06      	ldr	r3, [sp, #24]
 8006ca2:	4403      	add	r3, r0
 8006ca4:	4406      	add	r6, r0
 8006ca6:	9306      	str	r3, [sp, #24]
 8006ca8:	9b00      	ldr	r3, [sp, #0]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	dd05      	ble.n	8006cba <_dtoa_r+0x83a>
 8006cae:	9902      	ldr	r1, [sp, #8]
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	4648      	mov	r0, r9
 8006cb4:	f000 fcba 	bl	800762c <__lshift>
 8006cb8:	9002      	str	r0, [sp, #8]
 8006cba:	9b06      	ldr	r3, [sp, #24]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	dd05      	ble.n	8006ccc <_dtoa_r+0x84c>
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	4648      	mov	r0, r9
 8006cc6:	f000 fcb1 	bl	800762c <__lshift>
 8006cca:	4604      	mov	r4, r0
 8006ccc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d061      	beq.n	8006d96 <_dtoa_r+0x916>
 8006cd2:	9802      	ldr	r0, [sp, #8]
 8006cd4:	4621      	mov	r1, r4
 8006cd6:	f000 fd15 	bl	8007704 <__mcmp>
 8006cda:	2800      	cmp	r0, #0
 8006cdc:	da5b      	bge.n	8006d96 <_dtoa_r+0x916>
 8006cde:	2300      	movs	r3, #0
 8006ce0:	9902      	ldr	r1, [sp, #8]
 8006ce2:	220a      	movs	r2, #10
 8006ce4:	4648      	mov	r0, r9
 8006ce6:	f000 fafd 	bl	80072e4 <__multadd>
 8006cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cec:	9002      	str	r0, [sp, #8]
 8006cee:	f107 38ff 	add.w	r8, r7, #4294967295
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	f000 8177 	beq.w	8006fe6 <_dtoa_r+0xb66>
 8006cf8:	4629      	mov	r1, r5
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	220a      	movs	r2, #10
 8006cfe:	4648      	mov	r0, r9
 8006d00:	f000 faf0 	bl	80072e4 <__multadd>
 8006d04:	f1bb 0f00 	cmp.w	fp, #0
 8006d08:	4605      	mov	r5, r0
 8006d0a:	dc6f      	bgt.n	8006dec <_dtoa_r+0x96c>
 8006d0c:	9b07      	ldr	r3, [sp, #28]
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	dc49      	bgt.n	8006da6 <_dtoa_r+0x926>
 8006d12:	e06b      	b.n	8006dec <_dtoa_r+0x96c>
 8006d14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006d1a:	e73c      	b.n	8006b96 <_dtoa_r+0x716>
 8006d1c:	3fe00000 	.word	0x3fe00000
 8006d20:	40240000 	.word	0x40240000
 8006d24:	9b03      	ldr	r3, [sp, #12]
 8006d26:	1e5c      	subs	r4, r3, #1
 8006d28:	9b08      	ldr	r3, [sp, #32]
 8006d2a:	42a3      	cmp	r3, r4
 8006d2c:	db09      	blt.n	8006d42 <_dtoa_r+0x8c2>
 8006d2e:	1b1c      	subs	r4, r3, r4
 8006d30:	9b03      	ldr	r3, [sp, #12]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	f6bf af30 	bge.w	8006b98 <_dtoa_r+0x718>
 8006d38:	9b00      	ldr	r3, [sp, #0]
 8006d3a:	9a03      	ldr	r2, [sp, #12]
 8006d3c:	1a9e      	subs	r6, r3, r2
 8006d3e:	2300      	movs	r3, #0
 8006d40:	e72b      	b.n	8006b9a <_dtoa_r+0x71a>
 8006d42:	9b08      	ldr	r3, [sp, #32]
 8006d44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d46:	9408      	str	r4, [sp, #32]
 8006d48:	1ae3      	subs	r3, r4, r3
 8006d4a:	441a      	add	r2, r3
 8006d4c:	9e00      	ldr	r6, [sp, #0]
 8006d4e:	9b03      	ldr	r3, [sp, #12]
 8006d50:	920d      	str	r2, [sp, #52]	@ 0x34
 8006d52:	2400      	movs	r4, #0
 8006d54:	e721      	b.n	8006b9a <_dtoa_r+0x71a>
 8006d56:	9c08      	ldr	r4, [sp, #32]
 8006d58:	9e00      	ldr	r6, [sp, #0]
 8006d5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006d5c:	e728      	b.n	8006bb0 <_dtoa_r+0x730>
 8006d5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006d62:	e751      	b.n	8006c08 <_dtoa_r+0x788>
 8006d64:	9a08      	ldr	r2, [sp, #32]
 8006d66:	9902      	ldr	r1, [sp, #8]
 8006d68:	e750      	b.n	8006c0c <_dtoa_r+0x78c>
 8006d6a:	f8cd 8008 	str.w	r8, [sp, #8]
 8006d6e:	e751      	b.n	8006c14 <_dtoa_r+0x794>
 8006d70:	2300      	movs	r3, #0
 8006d72:	e779      	b.n	8006c68 <_dtoa_r+0x7e8>
 8006d74:	9b04      	ldr	r3, [sp, #16]
 8006d76:	e777      	b.n	8006c68 <_dtoa_r+0x7e8>
 8006d78:	2300      	movs	r3, #0
 8006d7a:	9308      	str	r3, [sp, #32]
 8006d7c:	e779      	b.n	8006c72 <_dtoa_r+0x7f2>
 8006d7e:	d093      	beq.n	8006ca8 <_dtoa_r+0x828>
 8006d80:	9a00      	ldr	r2, [sp, #0]
 8006d82:	331c      	adds	r3, #28
 8006d84:	441a      	add	r2, r3
 8006d86:	9200      	str	r2, [sp, #0]
 8006d88:	9a06      	ldr	r2, [sp, #24]
 8006d8a:	441a      	add	r2, r3
 8006d8c:	441e      	add	r6, r3
 8006d8e:	9206      	str	r2, [sp, #24]
 8006d90:	e78a      	b.n	8006ca8 <_dtoa_r+0x828>
 8006d92:	4603      	mov	r3, r0
 8006d94:	e7f4      	b.n	8006d80 <_dtoa_r+0x900>
 8006d96:	9b03      	ldr	r3, [sp, #12]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	46b8      	mov	r8, r7
 8006d9c:	dc20      	bgt.n	8006de0 <_dtoa_r+0x960>
 8006d9e:	469b      	mov	fp, r3
 8006da0:	9b07      	ldr	r3, [sp, #28]
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	dd1e      	ble.n	8006de4 <_dtoa_r+0x964>
 8006da6:	f1bb 0f00 	cmp.w	fp, #0
 8006daa:	f47f adb1 	bne.w	8006910 <_dtoa_r+0x490>
 8006dae:	4621      	mov	r1, r4
 8006db0:	465b      	mov	r3, fp
 8006db2:	2205      	movs	r2, #5
 8006db4:	4648      	mov	r0, r9
 8006db6:	f000 fa95 	bl	80072e4 <__multadd>
 8006dba:	4601      	mov	r1, r0
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	9802      	ldr	r0, [sp, #8]
 8006dc0:	f000 fca0 	bl	8007704 <__mcmp>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	f77f ada3 	ble.w	8006910 <_dtoa_r+0x490>
 8006dca:	4656      	mov	r6, sl
 8006dcc:	2331      	movs	r3, #49	@ 0x31
 8006dce:	f806 3b01 	strb.w	r3, [r6], #1
 8006dd2:	f108 0801 	add.w	r8, r8, #1
 8006dd6:	e59f      	b.n	8006918 <_dtoa_r+0x498>
 8006dd8:	9c03      	ldr	r4, [sp, #12]
 8006dda:	46b8      	mov	r8, r7
 8006ddc:	4625      	mov	r5, r4
 8006dde:	e7f4      	b.n	8006dca <_dtoa_r+0x94a>
 8006de0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006de4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f000 8101 	beq.w	8006fee <_dtoa_r+0xb6e>
 8006dec:	2e00      	cmp	r6, #0
 8006dee:	dd05      	ble.n	8006dfc <_dtoa_r+0x97c>
 8006df0:	4629      	mov	r1, r5
 8006df2:	4632      	mov	r2, r6
 8006df4:	4648      	mov	r0, r9
 8006df6:	f000 fc19 	bl	800762c <__lshift>
 8006dfa:	4605      	mov	r5, r0
 8006dfc:	9b08      	ldr	r3, [sp, #32]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d05c      	beq.n	8006ebc <_dtoa_r+0xa3c>
 8006e02:	6869      	ldr	r1, [r5, #4]
 8006e04:	4648      	mov	r0, r9
 8006e06:	f000 fa0b 	bl	8007220 <_Balloc>
 8006e0a:	4606      	mov	r6, r0
 8006e0c:	b928      	cbnz	r0, 8006e1a <_dtoa_r+0x99a>
 8006e0e:	4b82      	ldr	r3, [pc, #520]	@ (8007018 <_dtoa_r+0xb98>)
 8006e10:	4602      	mov	r2, r0
 8006e12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006e16:	f7ff bb4a 	b.w	80064ae <_dtoa_r+0x2e>
 8006e1a:	692a      	ldr	r2, [r5, #16]
 8006e1c:	3202      	adds	r2, #2
 8006e1e:	0092      	lsls	r2, r2, #2
 8006e20:	f105 010c 	add.w	r1, r5, #12
 8006e24:	300c      	adds	r0, #12
 8006e26:	f001 f969 	bl	80080fc <memcpy>
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	4631      	mov	r1, r6
 8006e2e:	4648      	mov	r0, r9
 8006e30:	f000 fbfc 	bl	800762c <__lshift>
 8006e34:	f10a 0301 	add.w	r3, sl, #1
 8006e38:	9300      	str	r3, [sp, #0]
 8006e3a:	eb0a 030b 	add.w	r3, sl, fp
 8006e3e:	9308      	str	r3, [sp, #32]
 8006e40:	9b04      	ldr	r3, [sp, #16]
 8006e42:	f003 0301 	and.w	r3, r3, #1
 8006e46:	462f      	mov	r7, r5
 8006e48:	9306      	str	r3, [sp, #24]
 8006e4a:	4605      	mov	r5, r0
 8006e4c:	9b00      	ldr	r3, [sp, #0]
 8006e4e:	9802      	ldr	r0, [sp, #8]
 8006e50:	4621      	mov	r1, r4
 8006e52:	f103 3bff 	add.w	fp, r3, #4294967295
 8006e56:	f7ff fa88 	bl	800636a <quorem>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	3330      	adds	r3, #48	@ 0x30
 8006e5e:	9003      	str	r0, [sp, #12]
 8006e60:	4639      	mov	r1, r7
 8006e62:	9802      	ldr	r0, [sp, #8]
 8006e64:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e66:	f000 fc4d 	bl	8007704 <__mcmp>
 8006e6a:	462a      	mov	r2, r5
 8006e6c:	9004      	str	r0, [sp, #16]
 8006e6e:	4621      	mov	r1, r4
 8006e70:	4648      	mov	r0, r9
 8006e72:	f000 fc63 	bl	800773c <__mdiff>
 8006e76:	68c2      	ldr	r2, [r0, #12]
 8006e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e7a:	4606      	mov	r6, r0
 8006e7c:	bb02      	cbnz	r2, 8006ec0 <_dtoa_r+0xa40>
 8006e7e:	4601      	mov	r1, r0
 8006e80:	9802      	ldr	r0, [sp, #8]
 8006e82:	f000 fc3f 	bl	8007704 <__mcmp>
 8006e86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e88:	4602      	mov	r2, r0
 8006e8a:	4631      	mov	r1, r6
 8006e8c:	4648      	mov	r0, r9
 8006e8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006e90:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e92:	f000 fa05 	bl	80072a0 <_Bfree>
 8006e96:	9b07      	ldr	r3, [sp, #28]
 8006e98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e9a:	9e00      	ldr	r6, [sp, #0]
 8006e9c:	ea42 0103 	orr.w	r1, r2, r3
 8006ea0:	9b06      	ldr	r3, [sp, #24]
 8006ea2:	4319      	orrs	r1, r3
 8006ea4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea6:	d10d      	bne.n	8006ec4 <_dtoa_r+0xa44>
 8006ea8:	2b39      	cmp	r3, #57	@ 0x39
 8006eaa:	d027      	beq.n	8006efc <_dtoa_r+0xa7c>
 8006eac:	9a04      	ldr	r2, [sp, #16]
 8006eae:	2a00      	cmp	r2, #0
 8006eb0:	dd01      	ble.n	8006eb6 <_dtoa_r+0xa36>
 8006eb2:	9b03      	ldr	r3, [sp, #12]
 8006eb4:	3331      	adds	r3, #49	@ 0x31
 8006eb6:	f88b 3000 	strb.w	r3, [fp]
 8006eba:	e52e      	b.n	800691a <_dtoa_r+0x49a>
 8006ebc:	4628      	mov	r0, r5
 8006ebe:	e7b9      	b.n	8006e34 <_dtoa_r+0x9b4>
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	e7e2      	b.n	8006e8a <_dtoa_r+0xa0a>
 8006ec4:	9904      	ldr	r1, [sp, #16]
 8006ec6:	2900      	cmp	r1, #0
 8006ec8:	db04      	blt.n	8006ed4 <_dtoa_r+0xa54>
 8006eca:	9807      	ldr	r0, [sp, #28]
 8006ecc:	4301      	orrs	r1, r0
 8006ece:	9806      	ldr	r0, [sp, #24]
 8006ed0:	4301      	orrs	r1, r0
 8006ed2:	d120      	bne.n	8006f16 <_dtoa_r+0xa96>
 8006ed4:	2a00      	cmp	r2, #0
 8006ed6:	ddee      	ble.n	8006eb6 <_dtoa_r+0xa36>
 8006ed8:	9902      	ldr	r1, [sp, #8]
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	2201      	movs	r2, #1
 8006ede:	4648      	mov	r0, r9
 8006ee0:	f000 fba4 	bl	800762c <__lshift>
 8006ee4:	4621      	mov	r1, r4
 8006ee6:	9002      	str	r0, [sp, #8]
 8006ee8:	f000 fc0c 	bl	8007704 <__mcmp>
 8006eec:	2800      	cmp	r0, #0
 8006eee:	9b00      	ldr	r3, [sp, #0]
 8006ef0:	dc02      	bgt.n	8006ef8 <_dtoa_r+0xa78>
 8006ef2:	d1e0      	bne.n	8006eb6 <_dtoa_r+0xa36>
 8006ef4:	07da      	lsls	r2, r3, #31
 8006ef6:	d5de      	bpl.n	8006eb6 <_dtoa_r+0xa36>
 8006ef8:	2b39      	cmp	r3, #57	@ 0x39
 8006efa:	d1da      	bne.n	8006eb2 <_dtoa_r+0xa32>
 8006efc:	2339      	movs	r3, #57	@ 0x39
 8006efe:	f88b 3000 	strb.w	r3, [fp]
 8006f02:	4633      	mov	r3, r6
 8006f04:	461e      	mov	r6, r3
 8006f06:	3b01      	subs	r3, #1
 8006f08:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006f0c:	2a39      	cmp	r2, #57	@ 0x39
 8006f0e:	d04e      	beq.n	8006fae <_dtoa_r+0xb2e>
 8006f10:	3201      	adds	r2, #1
 8006f12:	701a      	strb	r2, [r3, #0]
 8006f14:	e501      	b.n	800691a <_dtoa_r+0x49a>
 8006f16:	2a00      	cmp	r2, #0
 8006f18:	dd03      	ble.n	8006f22 <_dtoa_r+0xaa2>
 8006f1a:	2b39      	cmp	r3, #57	@ 0x39
 8006f1c:	d0ee      	beq.n	8006efc <_dtoa_r+0xa7c>
 8006f1e:	3301      	adds	r3, #1
 8006f20:	e7c9      	b.n	8006eb6 <_dtoa_r+0xa36>
 8006f22:	9a00      	ldr	r2, [sp, #0]
 8006f24:	9908      	ldr	r1, [sp, #32]
 8006f26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f2a:	428a      	cmp	r2, r1
 8006f2c:	d028      	beq.n	8006f80 <_dtoa_r+0xb00>
 8006f2e:	9902      	ldr	r1, [sp, #8]
 8006f30:	2300      	movs	r3, #0
 8006f32:	220a      	movs	r2, #10
 8006f34:	4648      	mov	r0, r9
 8006f36:	f000 f9d5 	bl	80072e4 <__multadd>
 8006f3a:	42af      	cmp	r7, r5
 8006f3c:	9002      	str	r0, [sp, #8]
 8006f3e:	f04f 0300 	mov.w	r3, #0
 8006f42:	f04f 020a 	mov.w	r2, #10
 8006f46:	4639      	mov	r1, r7
 8006f48:	4648      	mov	r0, r9
 8006f4a:	d107      	bne.n	8006f5c <_dtoa_r+0xadc>
 8006f4c:	f000 f9ca 	bl	80072e4 <__multadd>
 8006f50:	4607      	mov	r7, r0
 8006f52:	4605      	mov	r5, r0
 8006f54:	9b00      	ldr	r3, [sp, #0]
 8006f56:	3301      	adds	r3, #1
 8006f58:	9300      	str	r3, [sp, #0]
 8006f5a:	e777      	b.n	8006e4c <_dtoa_r+0x9cc>
 8006f5c:	f000 f9c2 	bl	80072e4 <__multadd>
 8006f60:	4629      	mov	r1, r5
 8006f62:	4607      	mov	r7, r0
 8006f64:	2300      	movs	r3, #0
 8006f66:	220a      	movs	r2, #10
 8006f68:	4648      	mov	r0, r9
 8006f6a:	f000 f9bb 	bl	80072e4 <__multadd>
 8006f6e:	4605      	mov	r5, r0
 8006f70:	e7f0      	b.n	8006f54 <_dtoa_r+0xad4>
 8006f72:	f1bb 0f00 	cmp.w	fp, #0
 8006f76:	bfcc      	ite	gt
 8006f78:	465e      	movgt	r6, fp
 8006f7a:	2601      	movle	r6, #1
 8006f7c:	4456      	add	r6, sl
 8006f7e:	2700      	movs	r7, #0
 8006f80:	9902      	ldr	r1, [sp, #8]
 8006f82:	9300      	str	r3, [sp, #0]
 8006f84:	2201      	movs	r2, #1
 8006f86:	4648      	mov	r0, r9
 8006f88:	f000 fb50 	bl	800762c <__lshift>
 8006f8c:	4621      	mov	r1, r4
 8006f8e:	9002      	str	r0, [sp, #8]
 8006f90:	f000 fbb8 	bl	8007704 <__mcmp>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	dcb4      	bgt.n	8006f02 <_dtoa_r+0xa82>
 8006f98:	d102      	bne.n	8006fa0 <_dtoa_r+0xb20>
 8006f9a:	9b00      	ldr	r3, [sp, #0]
 8006f9c:	07db      	lsls	r3, r3, #31
 8006f9e:	d4b0      	bmi.n	8006f02 <_dtoa_r+0xa82>
 8006fa0:	4633      	mov	r3, r6
 8006fa2:	461e      	mov	r6, r3
 8006fa4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fa8:	2a30      	cmp	r2, #48	@ 0x30
 8006faa:	d0fa      	beq.n	8006fa2 <_dtoa_r+0xb22>
 8006fac:	e4b5      	b.n	800691a <_dtoa_r+0x49a>
 8006fae:	459a      	cmp	sl, r3
 8006fb0:	d1a8      	bne.n	8006f04 <_dtoa_r+0xa84>
 8006fb2:	2331      	movs	r3, #49	@ 0x31
 8006fb4:	f108 0801 	add.w	r8, r8, #1
 8006fb8:	f88a 3000 	strb.w	r3, [sl]
 8006fbc:	e4ad      	b.n	800691a <_dtoa_r+0x49a>
 8006fbe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006fc0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800701c <_dtoa_r+0xb9c>
 8006fc4:	b11b      	cbz	r3, 8006fce <_dtoa_r+0xb4e>
 8006fc6:	f10a 0308 	add.w	r3, sl, #8
 8006fca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006fcc:	6013      	str	r3, [r2, #0]
 8006fce:	4650      	mov	r0, sl
 8006fd0:	b017      	add	sp, #92	@ 0x5c
 8006fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fd6:	9b07      	ldr	r3, [sp, #28]
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	f77f ae2e 	ble.w	8006c3a <_dtoa_r+0x7ba>
 8006fde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fe0:	9308      	str	r3, [sp, #32]
 8006fe2:	2001      	movs	r0, #1
 8006fe4:	e64d      	b.n	8006c82 <_dtoa_r+0x802>
 8006fe6:	f1bb 0f00 	cmp.w	fp, #0
 8006fea:	f77f aed9 	ble.w	8006da0 <_dtoa_r+0x920>
 8006fee:	4656      	mov	r6, sl
 8006ff0:	9802      	ldr	r0, [sp, #8]
 8006ff2:	4621      	mov	r1, r4
 8006ff4:	f7ff f9b9 	bl	800636a <quorem>
 8006ff8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006ffc:	f806 3b01 	strb.w	r3, [r6], #1
 8007000:	eba6 020a 	sub.w	r2, r6, sl
 8007004:	4593      	cmp	fp, r2
 8007006:	ddb4      	ble.n	8006f72 <_dtoa_r+0xaf2>
 8007008:	9902      	ldr	r1, [sp, #8]
 800700a:	2300      	movs	r3, #0
 800700c:	220a      	movs	r2, #10
 800700e:	4648      	mov	r0, r9
 8007010:	f000 f968 	bl	80072e4 <__multadd>
 8007014:	9002      	str	r0, [sp, #8]
 8007016:	e7eb      	b.n	8006ff0 <_dtoa_r+0xb70>
 8007018:	080085c4 	.word	0x080085c4
 800701c:	08008548 	.word	0x08008548

08007020 <_free_r>:
 8007020:	b538      	push	{r3, r4, r5, lr}
 8007022:	4605      	mov	r5, r0
 8007024:	2900      	cmp	r1, #0
 8007026:	d041      	beq.n	80070ac <_free_r+0x8c>
 8007028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800702c:	1f0c      	subs	r4, r1, #4
 800702e:	2b00      	cmp	r3, #0
 8007030:	bfb8      	it	lt
 8007032:	18e4      	addlt	r4, r4, r3
 8007034:	f000 f8e8 	bl	8007208 <__malloc_lock>
 8007038:	4a1d      	ldr	r2, [pc, #116]	@ (80070b0 <_free_r+0x90>)
 800703a:	6813      	ldr	r3, [r2, #0]
 800703c:	b933      	cbnz	r3, 800704c <_free_r+0x2c>
 800703e:	6063      	str	r3, [r4, #4]
 8007040:	6014      	str	r4, [r2, #0]
 8007042:	4628      	mov	r0, r5
 8007044:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007048:	f000 b8e4 	b.w	8007214 <__malloc_unlock>
 800704c:	42a3      	cmp	r3, r4
 800704e:	d908      	bls.n	8007062 <_free_r+0x42>
 8007050:	6820      	ldr	r0, [r4, #0]
 8007052:	1821      	adds	r1, r4, r0
 8007054:	428b      	cmp	r3, r1
 8007056:	bf01      	itttt	eq
 8007058:	6819      	ldreq	r1, [r3, #0]
 800705a:	685b      	ldreq	r3, [r3, #4]
 800705c:	1809      	addeq	r1, r1, r0
 800705e:	6021      	streq	r1, [r4, #0]
 8007060:	e7ed      	b.n	800703e <_free_r+0x1e>
 8007062:	461a      	mov	r2, r3
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	b10b      	cbz	r3, 800706c <_free_r+0x4c>
 8007068:	42a3      	cmp	r3, r4
 800706a:	d9fa      	bls.n	8007062 <_free_r+0x42>
 800706c:	6811      	ldr	r1, [r2, #0]
 800706e:	1850      	adds	r0, r2, r1
 8007070:	42a0      	cmp	r0, r4
 8007072:	d10b      	bne.n	800708c <_free_r+0x6c>
 8007074:	6820      	ldr	r0, [r4, #0]
 8007076:	4401      	add	r1, r0
 8007078:	1850      	adds	r0, r2, r1
 800707a:	4283      	cmp	r3, r0
 800707c:	6011      	str	r1, [r2, #0]
 800707e:	d1e0      	bne.n	8007042 <_free_r+0x22>
 8007080:	6818      	ldr	r0, [r3, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	6053      	str	r3, [r2, #4]
 8007086:	4408      	add	r0, r1
 8007088:	6010      	str	r0, [r2, #0]
 800708a:	e7da      	b.n	8007042 <_free_r+0x22>
 800708c:	d902      	bls.n	8007094 <_free_r+0x74>
 800708e:	230c      	movs	r3, #12
 8007090:	602b      	str	r3, [r5, #0]
 8007092:	e7d6      	b.n	8007042 <_free_r+0x22>
 8007094:	6820      	ldr	r0, [r4, #0]
 8007096:	1821      	adds	r1, r4, r0
 8007098:	428b      	cmp	r3, r1
 800709a:	bf04      	itt	eq
 800709c:	6819      	ldreq	r1, [r3, #0]
 800709e:	685b      	ldreq	r3, [r3, #4]
 80070a0:	6063      	str	r3, [r4, #4]
 80070a2:	bf04      	itt	eq
 80070a4:	1809      	addeq	r1, r1, r0
 80070a6:	6021      	streq	r1, [r4, #0]
 80070a8:	6054      	str	r4, [r2, #4]
 80070aa:	e7ca      	b.n	8007042 <_free_r+0x22>
 80070ac:	bd38      	pop	{r3, r4, r5, pc}
 80070ae:	bf00      	nop
 80070b0:	2000041c 	.word	0x2000041c

080070b4 <malloc>:
 80070b4:	4b02      	ldr	r3, [pc, #8]	@ (80070c0 <malloc+0xc>)
 80070b6:	4601      	mov	r1, r0
 80070b8:	6818      	ldr	r0, [r3, #0]
 80070ba:	f000 b825 	b.w	8007108 <_malloc_r>
 80070be:	bf00      	nop
 80070c0:	20000018 	.word	0x20000018

080070c4 <sbrk_aligned>:
 80070c4:	b570      	push	{r4, r5, r6, lr}
 80070c6:	4e0f      	ldr	r6, [pc, #60]	@ (8007104 <sbrk_aligned+0x40>)
 80070c8:	460c      	mov	r4, r1
 80070ca:	6831      	ldr	r1, [r6, #0]
 80070cc:	4605      	mov	r5, r0
 80070ce:	b911      	cbnz	r1, 80070d6 <sbrk_aligned+0x12>
 80070d0:	f001 f804 	bl	80080dc <_sbrk_r>
 80070d4:	6030      	str	r0, [r6, #0]
 80070d6:	4621      	mov	r1, r4
 80070d8:	4628      	mov	r0, r5
 80070da:	f000 ffff 	bl	80080dc <_sbrk_r>
 80070de:	1c43      	adds	r3, r0, #1
 80070e0:	d103      	bne.n	80070ea <sbrk_aligned+0x26>
 80070e2:	f04f 34ff 	mov.w	r4, #4294967295
 80070e6:	4620      	mov	r0, r4
 80070e8:	bd70      	pop	{r4, r5, r6, pc}
 80070ea:	1cc4      	adds	r4, r0, #3
 80070ec:	f024 0403 	bic.w	r4, r4, #3
 80070f0:	42a0      	cmp	r0, r4
 80070f2:	d0f8      	beq.n	80070e6 <sbrk_aligned+0x22>
 80070f4:	1a21      	subs	r1, r4, r0
 80070f6:	4628      	mov	r0, r5
 80070f8:	f000 fff0 	bl	80080dc <_sbrk_r>
 80070fc:	3001      	adds	r0, #1
 80070fe:	d1f2      	bne.n	80070e6 <sbrk_aligned+0x22>
 8007100:	e7ef      	b.n	80070e2 <sbrk_aligned+0x1e>
 8007102:	bf00      	nop
 8007104:	20000418 	.word	0x20000418

08007108 <_malloc_r>:
 8007108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800710c:	1ccd      	adds	r5, r1, #3
 800710e:	f025 0503 	bic.w	r5, r5, #3
 8007112:	3508      	adds	r5, #8
 8007114:	2d0c      	cmp	r5, #12
 8007116:	bf38      	it	cc
 8007118:	250c      	movcc	r5, #12
 800711a:	2d00      	cmp	r5, #0
 800711c:	4606      	mov	r6, r0
 800711e:	db01      	blt.n	8007124 <_malloc_r+0x1c>
 8007120:	42a9      	cmp	r1, r5
 8007122:	d904      	bls.n	800712e <_malloc_r+0x26>
 8007124:	230c      	movs	r3, #12
 8007126:	6033      	str	r3, [r6, #0]
 8007128:	2000      	movs	r0, #0
 800712a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800712e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007204 <_malloc_r+0xfc>
 8007132:	f000 f869 	bl	8007208 <__malloc_lock>
 8007136:	f8d8 3000 	ldr.w	r3, [r8]
 800713a:	461c      	mov	r4, r3
 800713c:	bb44      	cbnz	r4, 8007190 <_malloc_r+0x88>
 800713e:	4629      	mov	r1, r5
 8007140:	4630      	mov	r0, r6
 8007142:	f7ff ffbf 	bl	80070c4 <sbrk_aligned>
 8007146:	1c43      	adds	r3, r0, #1
 8007148:	4604      	mov	r4, r0
 800714a:	d158      	bne.n	80071fe <_malloc_r+0xf6>
 800714c:	f8d8 4000 	ldr.w	r4, [r8]
 8007150:	4627      	mov	r7, r4
 8007152:	2f00      	cmp	r7, #0
 8007154:	d143      	bne.n	80071de <_malloc_r+0xd6>
 8007156:	2c00      	cmp	r4, #0
 8007158:	d04b      	beq.n	80071f2 <_malloc_r+0xea>
 800715a:	6823      	ldr	r3, [r4, #0]
 800715c:	4639      	mov	r1, r7
 800715e:	4630      	mov	r0, r6
 8007160:	eb04 0903 	add.w	r9, r4, r3
 8007164:	f000 ffba 	bl	80080dc <_sbrk_r>
 8007168:	4581      	cmp	r9, r0
 800716a:	d142      	bne.n	80071f2 <_malloc_r+0xea>
 800716c:	6821      	ldr	r1, [r4, #0]
 800716e:	1a6d      	subs	r5, r5, r1
 8007170:	4629      	mov	r1, r5
 8007172:	4630      	mov	r0, r6
 8007174:	f7ff ffa6 	bl	80070c4 <sbrk_aligned>
 8007178:	3001      	adds	r0, #1
 800717a:	d03a      	beq.n	80071f2 <_malloc_r+0xea>
 800717c:	6823      	ldr	r3, [r4, #0]
 800717e:	442b      	add	r3, r5
 8007180:	6023      	str	r3, [r4, #0]
 8007182:	f8d8 3000 	ldr.w	r3, [r8]
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	bb62      	cbnz	r2, 80071e4 <_malloc_r+0xdc>
 800718a:	f8c8 7000 	str.w	r7, [r8]
 800718e:	e00f      	b.n	80071b0 <_malloc_r+0xa8>
 8007190:	6822      	ldr	r2, [r4, #0]
 8007192:	1b52      	subs	r2, r2, r5
 8007194:	d420      	bmi.n	80071d8 <_malloc_r+0xd0>
 8007196:	2a0b      	cmp	r2, #11
 8007198:	d917      	bls.n	80071ca <_malloc_r+0xc2>
 800719a:	1961      	adds	r1, r4, r5
 800719c:	42a3      	cmp	r3, r4
 800719e:	6025      	str	r5, [r4, #0]
 80071a0:	bf18      	it	ne
 80071a2:	6059      	strne	r1, [r3, #4]
 80071a4:	6863      	ldr	r3, [r4, #4]
 80071a6:	bf08      	it	eq
 80071a8:	f8c8 1000 	streq.w	r1, [r8]
 80071ac:	5162      	str	r2, [r4, r5]
 80071ae:	604b      	str	r3, [r1, #4]
 80071b0:	4630      	mov	r0, r6
 80071b2:	f000 f82f 	bl	8007214 <__malloc_unlock>
 80071b6:	f104 000b 	add.w	r0, r4, #11
 80071ba:	1d23      	adds	r3, r4, #4
 80071bc:	f020 0007 	bic.w	r0, r0, #7
 80071c0:	1ac2      	subs	r2, r0, r3
 80071c2:	bf1c      	itt	ne
 80071c4:	1a1b      	subne	r3, r3, r0
 80071c6:	50a3      	strne	r3, [r4, r2]
 80071c8:	e7af      	b.n	800712a <_malloc_r+0x22>
 80071ca:	6862      	ldr	r2, [r4, #4]
 80071cc:	42a3      	cmp	r3, r4
 80071ce:	bf0c      	ite	eq
 80071d0:	f8c8 2000 	streq.w	r2, [r8]
 80071d4:	605a      	strne	r2, [r3, #4]
 80071d6:	e7eb      	b.n	80071b0 <_malloc_r+0xa8>
 80071d8:	4623      	mov	r3, r4
 80071da:	6864      	ldr	r4, [r4, #4]
 80071dc:	e7ae      	b.n	800713c <_malloc_r+0x34>
 80071de:	463c      	mov	r4, r7
 80071e0:	687f      	ldr	r7, [r7, #4]
 80071e2:	e7b6      	b.n	8007152 <_malloc_r+0x4a>
 80071e4:	461a      	mov	r2, r3
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	42a3      	cmp	r3, r4
 80071ea:	d1fb      	bne.n	80071e4 <_malloc_r+0xdc>
 80071ec:	2300      	movs	r3, #0
 80071ee:	6053      	str	r3, [r2, #4]
 80071f0:	e7de      	b.n	80071b0 <_malloc_r+0xa8>
 80071f2:	230c      	movs	r3, #12
 80071f4:	6033      	str	r3, [r6, #0]
 80071f6:	4630      	mov	r0, r6
 80071f8:	f000 f80c 	bl	8007214 <__malloc_unlock>
 80071fc:	e794      	b.n	8007128 <_malloc_r+0x20>
 80071fe:	6005      	str	r5, [r0, #0]
 8007200:	e7d6      	b.n	80071b0 <_malloc_r+0xa8>
 8007202:	bf00      	nop
 8007204:	2000041c 	.word	0x2000041c

08007208 <__malloc_lock>:
 8007208:	4801      	ldr	r0, [pc, #4]	@ (8007210 <__malloc_lock+0x8>)
 800720a:	f7ff b8ac 	b.w	8006366 <__retarget_lock_acquire_recursive>
 800720e:	bf00      	nop
 8007210:	20000414 	.word	0x20000414

08007214 <__malloc_unlock>:
 8007214:	4801      	ldr	r0, [pc, #4]	@ (800721c <__malloc_unlock+0x8>)
 8007216:	f7ff b8a7 	b.w	8006368 <__retarget_lock_release_recursive>
 800721a:	bf00      	nop
 800721c:	20000414 	.word	0x20000414

08007220 <_Balloc>:
 8007220:	b570      	push	{r4, r5, r6, lr}
 8007222:	69c6      	ldr	r6, [r0, #28]
 8007224:	4604      	mov	r4, r0
 8007226:	460d      	mov	r5, r1
 8007228:	b976      	cbnz	r6, 8007248 <_Balloc+0x28>
 800722a:	2010      	movs	r0, #16
 800722c:	f7ff ff42 	bl	80070b4 <malloc>
 8007230:	4602      	mov	r2, r0
 8007232:	61e0      	str	r0, [r4, #28]
 8007234:	b920      	cbnz	r0, 8007240 <_Balloc+0x20>
 8007236:	4b18      	ldr	r3, [pc, #96]	@ (8007298 <_Balloc+0x78>)
 8007238:	4818      	ldr	r0, [pc, #96]	@ (800729c <_Balloc+0x7c>)
 800723a:	216b      	movs	r1, #107	@ 0x6b
 800723c:	f000 ff6c 	bl	8008118 <__assert_func>
 8007240:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007244:	6006      	str	r6, [r0, #0]
 8007246:	60c6      	str	r6, [r0, #12]
 8007248:	69e6      	ldr	r6, [r4, #28]
 800724a:	68f3      	ldr	r3, [r6, #12]
 800724c:	b183      	cbz	r3, 8007270 <_Balloc+0x50>
 800724e:	69e3      	ldr	r3, [r4, #28]
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007256:	b9b8      	cbnz	r0, 8007288 <_Balloc+0x68>
 8007258:	2101      	movs	r1, #1
 800725a:	fa01 f605 	lsl.w	r6, r1, r5
 800725e:	1d72      	adds	r2, r6, #5
 8007260:	0092      	lsls	r2, r2, #2
 8007262:	4620      	mov	r0, r4
 8007264:	f000 ff76 	bl	8008154 <_calloc_r>
 8007268:	b160      	cbz	r0, 8007284 <_Balloc+0x64>
 800726a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800726e:	e00e      	b.n	800728e <_Balloc+0x6e>
 8007270:	2221      	movs	r2, #33	@ 0x21
 8007272:	2104      	movs	r1, #4
 8007274:	4620      	mov	r0, r4
 8007276:	f000 ff6d 	bl	8008154 <_calloc_r>
 800727a:	69e3      	ldr	r3, [r4, #28]
 800727c:	60f0      	str	r0, [r6, #12]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d1e4      	bne.n	800724e <_Balloc+0x2e>
 8007284:	2000      	movs	r0, #0
 8007286:	bd70      	pop	{r4, r5, r6, pc}
 8007288:	6802      	ldr	r2, [r0, #0]
 800728a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800728e:	2300      	movs	r3, #0
 8007290:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007294:	e7f7      	b.n	8007286 <_Balloc+0x66>
 8007296:	bf00      	nop
 8007298:	08008555 	.word	0x08008555
 800729c:	080085d5 	.word	0x080085d5

080072a0 <_Bfree>:
 80072a0:	b570      	push	{r4, r5, r6, lr}
 80072a2:	69c6      	ldr	r6, [r0, #28]
 80072a4:	4605      	mov	r5, r0
 80072a6:	460c      	mov	r4, r1
 80072a8:	b976      	cbnz	r6, 80072c8 <_Bfree+0x28>
 80072aa:	2010      	movs	r0, #16
 80072ac:	f7ff ff02 	bl	80070b4 <malloc>
 80072b0:	4602      	mov	r2, r0
 80072b2:	61e8      	str	r0, [r5, #28]
 80072b4:	b920      	cbnz	r0, 80072c0 <_Bfree+0x20>
 80072b6:	4b09      	ldr	r3, [pc, #36]	@ (80072dc <_Bfree+0x3c>)
 80072b8:	4809      	ldr	r0, [pc, #36]	@ (80072e0 <_Bfree+0x40>)
 80072ba:	218f      	movs	r1, #143	@ 0x8f
 80072bc:	f000 ff2c 	bl	8008118 <__assert_func>
 80072c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072c4:	6006      	str	r6, [r0, #0]
 80072c6:	60c6      	str	r6, [r0, #12]
 80072c8:	b13c      	cbz	r4, 80072da <_Bfree+0x3a>
 80072ca:	69eb      	ldr	r3, [r5, #28]
 80072cc:	6862      	ldr	r2, [r4, #4]
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072d4:	6021      	str	r1, [r4, #0]
 80072d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80072da:	bd70      	pop	{r4, r5, r6, pc}
 80072dc:	08008555 	.word	0x08008555
 80072e0:	080085d5 	.word	0x080085d5

080072e4 <__multadd>:
 80072e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072e8:	690d      	ldr	r5, [r1, #16]
 80072ea:	4607      	mov	r7, r0
 80072ec:	460c      	mov	r4, r1
 80072ee:	461e      	mov	r6, r3
 80072f0:	f101 0c14 	add.w	ip, r1, #20
 80072f4:	2000      	movs	r0, #0
 80072f6:	f8dc 3000 	ldr.w	r3, [ip]
 80072fa:	b299      	uxth	r1, r3
 80072fc:	fb02 6101 	mla	r1, r2, r1, r6
 8007300:	0c1e      	lsrs	r6, r3, #16
 8007302:	0c0b      	lsrs	r3, r1, #16
 8007304:	fb02 3306 	mla	r3, r2, r6, r3
 8007308:	b289      	uxth	r1, r1
 800730a:	3001      	adds	r0, #1
 800730c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007310:	4285      	cmp	r5, r0
 8007312:	f84c 1b04 	str.w	r1, [ip], #4
 8007316:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800731a:	dcec      	bgt.n	80072f6 <__multadd+0x12>
 800731c:	b30e      	cbz	r6, 8007362 <__multadd+0x7e>
 800731e:	68a3      	ldr	r3, [r4, #8]
 8007320:	42ab      	cmp	r3, r5
 8007322:	dc19      	bgt.n	8007358 <__multadd+0x74>
 8007324:	6861      	ldr	r1, [r4, #4]
 8007326:	4638      	mov	r0, r7
 8007328:	3101      	adds	r1, #1
 800732a:	f7ff ff79 	bl	8007220 <_Balloc>
 800732e:	4680      	mov	r8, r0
 8007330:	b928      	cbnz	r0, 800733e <__multadd+0x5a>
 8007332:	4602      	mov	r2, r0
 8007334:	4b0c      	ldr	r3, [pc, #48]	@ (8007368 <__multadd+0x84>)
 8007336:	480d      	ldr	r0, [pc, #52]	@ (800736c <__multadd+0x88>)
 8007338:	21ba      	movs	r1, #186	@ 0xba
 800733a:	f000 feed 	bl	8008118 <__assert_func>
 800733e:	6922      	ldr	r2, [r4, #16]
 8007340:	3202      	adds	r2, #2
 8007342:	f104 010c 	add.w	r1, r4, #12
 8007346:	0092      	lsls	r2, r2, #2
 8007348:	300c      	adds	r0, #12
 800734a:	f000 fed7 	bl	80080fc <memcpy>
 800734e:	4621      	mov	r1, r4
 8007350:	4638      	mov	r0, r7
 8007352:	f7ff ffa5 	bl	80072a0 <_Bfree>
 8007356:	4644      	mov	r4, r8
 8007358:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800735c:	3501      	adds	r5, #1
 800735e:	615e      	str	r6, [r3, #20]
 8007360:	6125      	str	r5, [r4, #16]
 8007362:	4620      	mov	r0, r4
 8007364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007368:	080085c4 	.word	0x080085c4
 800736c:	080085d5 	.word	0x080085d5

08007370 <__hi0bits>:
 8007370:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007374:	4603      	mov	r3, r0
 8007376:	bf36      	itet	cc
 8007378:	0403      	lslcc	r3, r0, #16
 800737a:	2000      	movcs	r0, #0
 800737c:	2010      	movcc	r0, #16
 800737e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007382:	bf3c      	itt	cc
 8007384:	021b      	lslcc	r3, r3, #8
 8007386:	3008      	addcc	r0, #8
 8007388:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800738c:	bf3c      	itt	cc
 800738e:	011b      	lslcc	r3, r3, #4
 8007390:	3004      	addcc	r0, #4
 8007392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007396:	bf3c      	itt	cc
 8007398:	009b      	lslcc	r3, r3, #2
 800739a:	3002      	addcc	r0, #2
 800739c:	2b00      	cmp	r3, #0
 800739e:	db05      	blt.n	80073ac <__hi0bits+0x3c>
 80073a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80073a4:	f100 0001 	add.w	r0, r0, #1
 80073a8:	bf08      	it	eq
 80073aa:	2020      	moveq	r0, #32
 80073ac:	4770      	bx	lr

080073ae <__lo0bits>:
 80073ae:	6803      	ldr	r3, [r0, #0]
 80073b0:	4602      	mov	r2, r0
 80073b2:	f013 0007 	ands.w	r0, r3, #7
 80073b6:	d00b      	beq.n	80073d0 <__lo0bits+0x22>
 80073b8:	07d9      	lsls	r1, r3, #31
 80073ba:	d421      	bmi.n	8007400 <__lo0bits+0x52>
 80073bc:	0798      	lsls	r0, r3, #30
 80073be:	bf49      	itett	mi
 80073c0:	085b      	lsrmi	r3, r3, #1
 80073c2:	089b      	lsrpl	r3, r3, #2
 80073c4:	2001      	movmi	r0, #1
 80073c6:	6013      	strmi	r3, [r2, #0]
 80073c8:	bf5c      	itt	pl
 80073ca:	6013      	strpl	r3, [r2, #0]
 80073cc:	2002      	movpl	r0, #2
 80073ce:	4770      	bx	lr
 80073d0:	b299      	uxth	r1, r3
 80073d2:	b909      	cbnz	r1, 80073d8 <__lo0bits+0x2a>
 80073d4:	0c1b      	lsrs	r3, r3, #16
 80073d6:	2010      	movs	r0, #16
 80073d8:	b2d9      	uxtb	r1, r3
 80073da:	b909      	cbnz	r1, 80073e0 <__lo0bits+0x32>
 80073dc:	3008      	adds	r0, #8
 80073de:	0a1b      	lsrs	r3, r3, #8
 80073e0:	0719      	lsls	r1, r3, #28
 80073e2:	bf04      	itt	eq
 80073e4:	091b      	lsreq	r3, r3, #4
 80073e6:	3004      	addeq	r0, #4
 80073e8:	0799      	lsls	r1, r3, #30
 80073ea:	bf04      	itt	eq
 80073ec:	089b      	lsreq	r3, r3, #2
 80073ee:	3002      	addeq	r0, #2
 80073f0:	07d9      	lsls	r1, r3, #31
 80073f2:	d403      	bmi.n	80073fc <__lo0bits+0x4e>
 80073f4:	085b      	lsrs	r3, r3, #1
 80073f6:	f100 0001 	add.w	r0, r0, #1
 80073fa:	d003      	beq.n	8007404 <__lo0bits+0x56>
 80073fc:	6013      	str	r3, [r2, #0]
 80073fe:	4770      	bx	lr
 8007400:	2000      	movs	r0, #0
 8007402:	4770      	bx	lr
 8007404:	2020      	movs	r0, #32
 8007406:	4770      	bx	lr

08007408 <__i2b>:
 8007408:	b510      	push	{r4, lr}
 800740a:	460c      	mov	r4, r1
 800740c:	2101      	movs	r1, #1
 800740e:	f7ff ff07 	bl	8007220 <_Balloc>
 8007412:	4602      	mov	r2, r0
 8007414:	b928      	cbnz	r0, 8007422 <__i2b+0x1a>
 8007416:	4b05      	ldr	r3, [pc, #20]	@ (800742c <__i2b+0x24>)
 8007418:	4805      	ldr	r0, [pc, #20]	@ (8007430 <__i2b+0x28>)
 800741a:	f240 1145 	movw	r1, #325	@ 0x145
 800741e:	f000 fe7b 	bl	8008118 <__assert_func>
 8007422:	2301      	movs	r3, #1
 8007424:	6144      	str	r4, [r0, #20]
 8007426:	6103      	str	r3, [r0, #16]
 8007428:	bd10      	pop	{r4, pc}
 800742a:	bf00      	nop
 800742c:	080085c4 	.word	0x080085c4
 8007430:	080085d5 	.word	0x080085d5

08007434 <__multiply>:
 8007434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007438:	4617      	mov	r7, r2
 800743a:	690a      	ldr	r2, [r1, #16]
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	429a      	cmp	r2, r3
 8007440:	bfa8      	it	ge
 8007442:	463b      	movge	r3, r7
 8007444:	4689      	mov	r9, r1
 8007446:	bfa4      	itt	ge
 8007448:	460f      	movge	r7, r1
 800744a:	4699      	movge	r9, r3
 800744c:	693d      	ldr	r5, [r7, #16]
 800744e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	6879      	ldr	r1, [r7, #4]
 8007456:	eb05 060a 	add.w	r6, r5, sl
 800745a:	42b3      	cmp	r3, r6
 800745c:	b085      	sub	sp, #20
 800745e:	bfb8      	it	lt
 8007460:	3101      	addlt	r1, #1
 8007462:	f7ff fedd 	bl	8007220 <_Balloc>
 8007466:	b930      	cbnz	r0, 8007476 <__multiply+0x42>
 8007468:	4602      	mov	r2, r0
 800746a:	4b41      	ldr	r3, [pc, #260]	@ (8007570 <__multiply+0x13c>)
 800746c:	4841      	ldr	r0, [pc, #260]	@ (8007574 <__multiply+0x140>)
 800746e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007472:	f000 fe51 	bl	8008118 <__assert_func>
 8007476:	f100 0414 	add.w	r4, r0, #20
 800747a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800747e:	4623      	mov	r3, r4
 8007480:	2200      	movs	r2, #0
 8007482:	4573      	cmp	r3, lr
 8007484:	d320      	bcc.n	80074c8 <__multiply+0x94>
 8007486:	f107 0814 	add.w	r8, r7, #20
 800748a:	f109 0114 	add.w	r1, r9, #20
 800748e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007492:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007496:	9302      	str	r3, [sp, #8]
 8007498:	1beb      	subs	r3, r5, r7
 800749a:	3b15      	subs	r3, #21
 800749c:	f023 0303 	bic.w	r3, r3, #3
 80074a0:	3304      	adds	r3, #4
 80074a2:	3715      	adds	r7, #21
 80074a4:	42bd      	cmp	r5, r7
 80074a6:	bf38      	it	cc
 80074a8:	2304      	movcc	r3, #4
 80074aa:	9301      	str	r3, [sp, #4]
 80074ac:	9b02      	ldr	r3, [sp, #8]
 80074ae:	9103      	str	r1, [sp, #12]
 80074b0:	428b      	cmp	r3, r1
 80074b2:	d80c      	bhi.n	80074ce <__multiply+0x9a>
 80074b4:	2e00      	cmp	r6, #0
 80074b6:	dd03      	ble.n	80074c0 <__multiply+0x8c>
 80074b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d055      	beq.n	800756c <__multiply+0x138>
 80074c0:	6106      	str	r6, [r0, #16]
 80074c2:	b005      	add	sp, #20
 80074c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c8:	f843 2b04 	str.w	r2, [r3], #4
 80074cc:	e7d9      	b.n	8007482 <__multiply+0x4e>
 80074ce:	f8b1 a000 	ldrh.w	sl, [r1]
 80074d2:	f1ba 0f00 	cmp.w	sl, #0
 80074d6:	d01f      	beq.n	8007518 <__multiply+0xe4>
 80074d8:	46c4      	mov	ip, r8
 80074da:	46a1      	mov	r9, r4
 80074dc:	2700      	movs	r7, #0
 80074de:	f85c 2b04 	ldr.w	r2, [ip], #4
 80074e2:	f8d9 3000 	ldr.w	r3, [r9]
 80074e6:	fa1f fb82 	uxth.w	fp, r2
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	fb0a 330b 	mla	r3, sl, fp, r3
 80074f0:	443b      	add	r3, r7
 80074f2:	f8d9 7000 	ldr.w	r7, [r9]
 80074f6:	0c12      	lsrs	r2, r2, #16
 80074f8:	0c3f      	lsrs	r7, r7, #16
 80074fa:	fb0a 7202 	mla	r2, sl, r2, r7
 80074fe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007502:	b29b      	uxth	r3, r3
 8007504:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007508:	4565      	cmp	r5, ip
 800750a:	f849 3b04 	str.w	r3, [r9], #4
 800750e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007512:	d8e4      	bhi.n	80074de <__multiply+0xaa>
 8007514:	9b01      	ldr	r3, [sp, #4]
 8007516:	50e7      	str	r7, [r4, r3]
 8007518:	9b03      	ldr	r3, [sp, #12]
 800751a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800751e:	3104      	adds	r1, #4
 8007520:	f1b9 0f00 	cmp.w	r9, #0
 8007524:	d020      	beq.n	8007568 <__multiply+0x134>
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	4647      	mov	r7, r8
 800752a:	46a4      	mov	ip, r4
 800752c:	f04f 0a00 	mov.w	sl, #0
 8007530:	f8b7 b000 	ldrh.w	fp, [r7]
 8007534:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007538:	fb09 220b 	mla	r2, r9, fp, r2
 800753c:	4452      	add	r2, sl
 800753e:	b29b      	uxth	r3, r3
 8007540:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007544:	f84c 3b04 	str.w	r3, [ip], #4
 8007548:	f857 3b04 	ldr.w	r3, [r7], #4
 800754c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007550:	f8bc 3000 	ldrh.w	r3, [ip]
 8007554:	fb09 330a 	mla	r3, r9, sl, r3
 8007558:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800755c:	42bd      	cmp	r5, r7
 800755e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007562:	d8e5      	bhi.n	8007530 <__multiply+0xfc>
 8007564:	9a01      	ldr	r2, [sp, #4]
 8007566:	50a3      	str	r3, [r4, r2]
 8007568:	3404      	adds	r4, #4
 800756a:	e79f      	b.n	80074ac <__multiply+0x78>
 800756c:	3e01      	subs	r6, #1
 800756e:	e7a1      	b.n	80074b4 <__multiply+0x80>
 8007570:	080085c4 	.word	0x080085c4
 8007574:	080085d5 	.word	0x080085d5

08007578 <__pow5mult>:
 8007578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800757c:	4615      	mov	r5, r2
 800757e:	f012 0203 	ands.w	r2, r2, #3
 8007582:	4607      	mov	r7, r0
 8007584:	460e      	mov	r6, r1
 8007586:	d007      	beq.n	8007598 <__pow5mult+0x20>
 8007588:	4c25      	ldr	r4, [pc, #148]	@ (8007620 <__pow5mult+0xa8>)
 800758a:	3a01      	subs	r2, #1
 800758c:	2300      	movs	r3, #0
 800758e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007592:	f7ff fea7 	bl	80072e4 <__multadd>
 8007596:	4606      	mov	r6, r0
 8007598:	10ad      	asrs	r5, r5, #2
 800759a:	d03d      	beq.n	8007618 <__pow5mult+0xa0>
 800759c:	69fc      	ldr	r4, [r7, #28]
 800759e:	b97c      	cbnz	r4, 80075c0 <__pow5mult+0x48>
 80075a0:	2010      	movs	r0, #16
 80075a2:	f7ff fd87 	bl	80070b4 <malloc>
 80075a6:	4602      	mov	r2, r0
 80075a8:	61f8      	str	r0, [r7, #28]
 80075aa:	b928      	cbnz	r0, 80075b8 <__pow5mult+0x40>
 80075ac:	4b1d      	ldr	r3, [pc, #116]	@ (8007624 <__pow5mult+0xac>)
 80075ae:	481e      	ldr	r0, [pc, #120]	@ (8007628 <__pow5mult+0xb0>)
 80075b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80075b4:	f000 fdb0 	bl	8008118 <__assert_func>
 80075b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075bc:	6004      	str	r4, [r0, #0]
 80075be:	60c4      	str	r4, [r0, #12]
 80075c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80075c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075c8:	b94c      	cbnz	r4, 80075de <__pow5mult+0x66>
 80075ca:	f240 2171 	movw	r1, #625	@ 0x271
 80075ce:	4638      	mov	r0, r7
 80075d0:	f7ff ff1a 	bl	8007408 <__i2b>
 80075d4:	2300      	movs	r3, #0
 80075d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80075da:	4604      	mov	r4, r0
 80075dc:	6003      	str	r3, [r0, #0]
 80075de:	f04f 0900 	mov.w	r9, #0
 80075e2:	07eb      	lsls	r3, r5, #31
 80075e4:	d50a      	bpl.n	80075fc <__pow5mult+0x84>
 80075e6:	4631      	mov	r1, r6
 80075e8:	4622      	mov	r2, r4
 80075ea:	4638      	mov	r0, r7
 80075ec:	f7ff ff22 	bl	8007434 <__multiply>
 80075f0:	4631      	mov	r1, r6
 80075f2:	4680      	mov	r8, r0
 80075f4:	4638      	mov	r0, r7
 80075f6:	f7ff fe53 	bl	80072a0 <_Bfree>
 80075fa:	4646      	mov	r6, r8
 80075fc:	106d      	asrs	r5, r5, #1
 80075fe:	d00b      	beq.n	8007618 <__pow5mult+0xa0>
 8007600:	6820      	ldr	r0, [r4, #0]
 8007602:	b938      	cbnz	r0, 8007614 <__pow5mult+0x9c>
 8007604:	4622      	mov	r2, r4
 8007606:	4621      	mov	r1, r4
 8007608:	4638      	mov	r0, r7
 800760a:	f7ff ff13 	bl	8007434 <__multiply>
 800760e:	6020      	str	r0, [r4, #0]
 8007610:	f8c0 9000 	str.w	r9, [r0]
 8007614:	4604      	mov	r4, r0
 8007616:	e7e4      	b.n	80075e2 <__pow5mult+0x6a>
 8007618:	4630      	mov	r0, r6
 800761a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800761e:	bf00      	nop
 8007620:	08008688 	.word	0x08008688
 8007624:	08008555 	.word	0x08008555
 8007628:	080085d5 	.word	0x080085d5

0800762c <__lshift>:
 800762c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007630:	460c      	mov	r4, r1
 8007632:	6849      	ldr	r1, [r1, #4]
 8007634:	6923      	ldr	r3, [r4, #16]
 8007636:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800763a:	68a3      	ldr	r3, [r4, #8]
 800763c:	4607      	mov	r7, r0
 800763e:	4691      	mov	r9, r2
 8007640:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007644:	f108 0601 	add.w	r6, r8, #1
 8007648:	42b3      	cmp	r3, r6
 800764a:	db0b      	blt.n	8007664 <__lshift+0x38>
 800764c:	4638      	mov	r0, r7
 800764e:	f7ff fde7 	bl	8007220 <_Balloc>
 8007652:	4605      	mov	r5, r0
 8007654:	b948      	cbnz	r0, 800766a <__lshift+0x3e>
 8007656:	4602      	mov	r2, r0
 8007658:	4b28      	ldr	r3, [pc, #160]	@ (80076fc <__lshift+0xd0>)
 800765a:	4829      	ldr	r0, [pc, #164]	@ (8007700 <__lshift+0xd4>)
 800765c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007660:	f000 fd5a 	bl	8008118 <__assert_func>
 8007664:	3101      	adds	r1, #1
 8007666:	005b      	lsls	r3, r3, #1
 8007668:	e7ee      	b.n	8007648 <__lshift+0x1c>
 800766a:	2300      	movs	r3, #0
 800766c:	f100 0114 	add.w	r1, r0, #20
 8007670:	f100 0210 	add.w	r2, r0, #16
 8007674:	4618      	mov	r0, r3
 8007676:	4553      	cmp	r3, sl
 8007678:	db33      	blt.n	80076e2 <__lshift+0xb6>
 800767a:	6920      	ldr	r0, [r4, #16]
 800767c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007680:	f104 0314 	add.w	r3, r4, #20
 8007684:	f019 091f 	ands.w	r9, r9, #31
 8007688:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800768c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007690:	d02b      	beq.n	80076ea <__lshift+0xbe>
 8007692:	f1c9 0e20 	rsb	lr, r9, #32
 8007696:	468a      	mov	sl, r1
 8007698:	2200      	movs	r2, #0
 800769a:	6818      	ldr	r0, [r3, #0]
 800769c:	fa00 f009 	lsl.w	r0, r0, r9
 80076a0:	4310      	orrs	r0, r2
 80076a2:	f84a 0b04 	str.w	r0, [sl], #4
 80076a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80076aa:	459c      	cmp	ip, r3
 80076ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80076b0:	d8f3      	bhi.n	800769a <__lshift+0x6e>
 80076b2:	ebac 0304 	sub.w	r3, ip, r4
 80076b6:	3b15      	subs	r3, #21
 80076b8:	f023 0303 	bic.w	r3, r3, #3
 80076bc:	3304      	adds	r3, #4
 80076be:	f104 0015 	add.w	r0, r4, #21
 80076c2:	4560      	cmp	r0, ip
 80076c4:	bf88      	it	hi
 80076c6:	2304      	movhi	r3, #4
 80076c8:	50ca      	str	r2, [r1, r3]
 80076ca:	b10a      	cbz	r2, 80076d0 <__lshift+0xa4>
 80076cc:	f108 0602 	add.w	r6, r8, #2
 80076d0:	3e01      	subs	r6, #1
 80076d2:	4638      	mov	r0, r7
 80076d4:	612e      	str	r6, [r5, #16]
 80076d6:	4621      	mov	r1, r4
 80076d8:	f7ff fde2 	bl	80072a0 <_Bfree>
 80076dc:	4628      	mov	r0, r5
 80076de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80076e6:	3301      	adds	r3, #1
 80076e8:	e7c5      	b.n	8007676 <__lshift+0x4a>
 80076ea:	3904      	subs	r1, #4
 80076ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80076f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80076f4:	459c      	cmp	ip, r3
 80076f6:	d8f9      	bhi.n	80076ec <__lshift+0xc0>
 80076f8:	e7ea      	b.n	80076d0 <__lshift+0xa4>
 80076fa:	bf00      	nop
 80076fc:	080085c4 	.word	0x080085c4
 8007700:	080085d5 	.word	0x080085d5

08007704 <__mcmp>:
 8007704:	690a      	ldr	r2, [r1, #16]
 8007706:	4603      	mov	r3, r0
 8007708:	6900      	ldr	r0, [r0, #16]
 800770a:	1a80      	subs	r0, r0, r2
 800770c:	b530      	push	{r4, r5, lr}
 800770e:	d10e      	bne.n	800772e <__mcmp+0x2a>
 8007710:	3314      	adds	r3, #20
 8007712:	3114      	adds	r1, #20
 8007714:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007718:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800771c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007720:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007724:	4295      	cmp	r5, r2
 8007726:	d003      	beq.n	8007730 <__mcmp+0x2c>
 8007728:	d205      	bcs.n	8007736 <__mcmp+0x32>
 800772a:	f04f 30ff 	mov.w	r0, #4294967295
 800772e:	bd30      	pop	{r4, r5, pc}
 8007730:	42a3      	cmp	r3, r4
 8007732:	d3f3      	bcc.n	800771c <__mcmp+0x18>
 8007734:	e7fb      	b.n	800772e <__mcmp+0x2a>
 8007736:	2001      	movs	r0, #1
 8007738:	e7f9      	b.n	800772e <__mcmp+0x2a>
	...

0800773c <__mdiff>:
 800773c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007740:	4689      	mov	r9, r1
 8007742:	4606      	mov	r6, r0
 8007744:	4611      	mov	r1, r2
 8007746:	4648      	mov	r0, r9
 8007748:	4614      	mov	r4, r2
 800774a:	f7ff ffdb 	bl	8007704 <__mcmp>
 800774e:	1e05      	subs	r5, r0, #0
 8007750:	d112      	bne.n	8007778 <__mdiff+0x3c>
 8007752:	4629      	mov	r1, r5
 8007754:	4630      	mov	r0, r6
 8007756:	f7ff fd63 	bl	8007220 <_Balloc>
 800775a:	4602      	mov	r2, r0
 800775c:	b928      	cbnz	r0, 800776a <__mdiff+0x2e>
 800775e:	4b3f      	ldr	r3, [pc, #252]	@ (800785c <__mdiff+0x120>)
 8007760:	f240 2137 	movw	r1, #567	@ 0x237
 8007764:	483e      	ldr	r0, [pc, #248]	@ (8007860 <__mdiff+0x124>)
 8007766:	f000 fcd7 	bl	8008118 <__assert_func>
 800776a:	2301      	movs	r3, #1
 800776c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007770:	4610      	mov	r0, r2
 8007772:	b003      	add	sp, #12
 8007774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007778:	bfbc      	itt	lt
 800777a:	464b      	movlt	r3, r9
 800777c:	46a1      	movlt	r9, r4
 800777e:	4630      	mov	r0, r6
 8007780:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007784:	bfba      	itte	lt
 8007786:	461c      	movlt	r4, r3
 8007788:	2501      	movlt	r5, #1
 800778a:	2500      	movge	r5, #0
 800778c:	f7ff fd48 	bl	8007220 <_Balloc>
 8007790:	4602      	mov	r2, r0
 8007792:	b918      	cbnz	r0, 800779c <__mdiff+0x60>
 8007794:	4b31      	ldr	r3, [pc, #196]	@ (800785c <__mdiff+0x120>)
 8007796:	f240 2145 	movw	r1, #581	@ 0x245
 800779a:	e7e3      	b.n	8007764 <__mdiff+0x28>
 800779c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80077a0:	6926      	ldr	r6, [r4, #16]
 80077a2:	60c5      	str	r5, [r0, #12]
 80077a4:	f109 0310 	add.w	r3, r9, #16
 80077a8:	f109 0514 	add.w	r5, r9, #20
 80077ac:	f104 0e14 	add.w	lr, r4, #20
 80077b0:	f100 0b14 	add.w	fp, r0, #20
 80077b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80077b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80077bc:	9301      	str	r3, [sp, #4]
 80077be:	46d9      	mov	r9, fp
 80077c0:	f04f 0c00 	mov.w	ip, #0
 80077c4:	9b01      	ldr	r3, [sp, #4]
 80077c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80077ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 80077ce:	9301      	str	r3, [sp, #4]
 80077d0:	fa1f f38a 	uxth.w	r3, sl
 80077d4:	4619      	mov	r1, r3
 80077d6:	b283      	uxth	r3, r0
 80077d8:	1acb      	subs	r3, r1, r3
 80077da:	0c00      	lsrs	r0, r0, #16
 80077dc:	4463      	add	r3, ip
 80077de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80077e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80077ec:	4576      	cmp	r6, lr
 80077ee:	f849 3b04 	str.w	r3, [r9], #4
 80077f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80077f6:	d8e5      	bhi.n	80077c4 <__mdiff+0x88>
 80077f8:	1b33      	subs	r3, r6, r4
 80077fa:	3b15      	subs	r3, #21
 80077fc:	f023 0303 	bic.w	r3, r3, #3
 8007800:	3415      	adds	r4, #21
 8007802:	3304      	adds	r3, #4
 8007804:	42a6      	cmp	r6, r4
 8007806:	bf38      	it	cc
 8007808:	2304      	movcc	r3, #4
 800780a:	441d      	add	r5, r3
 800780c:	445b      	add	r3, fp
 800780e:	461e      	mov	r6, r3
 8007810:	462c      	mov	r4, r5
 8007812:	4544      	cmp	r4, r8
 8007814:	d30e      	bcc.n	8007834 <__mdiff+0xf8>
 8007816:	f108 0103 	add.w	r1, r8, #3
 800781a:	1b49      	subs	r1, r1, r5
 800781c:	f021 0103 	bic.w	r1, r1, #3
 8007820:	3d03      	subs	r5, #3
 8007822:	45a8      	cmp	r8, r5
 8007824:	bf38      	it	cc
 8007826:	2100      	movcc	r1, #0
 8007828:	440b      	add	r3, r1
 800782a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800782e:	b191      	cbz	r1, 8007856 <__mdiff+0x11a>
 8007830:	6117      	str	r7, [r2, #16]
 8007832:	e79d      	b.n	8007770 <__mdiff+0x34>
 8007834:	f854 1b04 	ldr.w	r1, [r4], #4
 8007838:	46e6      	mov	lr, ip
 800783a:	0c08      	lsrs	r0, r1, #16
 800783c:	fa1c fc81 	uxtah	ip, ip, r1
 8007840:	4471      	add	r1, lr
 8007842:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007846:	b289      	uxth	r1, r1
 8007848:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800784c:	f846 1b04 	str.w	r1, [r6], #4
 8007850:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007854:	e7dd      	b.n	8007812 <__mdiff+0xd6>
 8007856:	3f01      	subs	r7, #1
 8007858:	e7e7      	b.n	800782a <__mdiff+0xee>
 800785a:	bf00      	nop
 800785c:	080085c4 	.word	0x080085c4
 8007860:	080085d5 	.word	0x080085d5

08007864 <__d2b>:
 8007864:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007868:	460f      	mov	r7, r1
 800786a:	2101      	movs	r1, #1
 800786c:	ec59 8b10 	vmov	r8, r9, d0
 8007870:	4616      	mov	r6, r2
 8007872:	f7ff fcd5 	bl	8007220 <_Balloc>
 8007876:	4604      	mov	r4, r0
 8007878:	b930      	cbnz	r0, 8007888 <__d2b+0x24>
 800787a:	4602      	mov	r2, r0
 800787c:	4b23      	ldr	r3, [pc, #140]	@ (800790c <__d2b+0xa8>)
 800787e:	4824      	ldr	r0, [pc, #144]	@ (8007910 <__d2b+0xac>)
 8007880:	f240 310f 	movw	r1, #783	@ 0x30f
 8007884:	f000 fc48 	bl	8008118 <__assert_func>
 8007888:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800788c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007890:	b10d      	cbz	r5, 8007896 <__d2b+0x32>
 8007892:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007896:	9301      	str	r3, [sp, #4]
 8007898:	f1b8 0300 	subs.w	r3, r8, #0
 800789c:	d023      	beq.n	80078e6 <__d2b+0x82>
 800789e:	4668      	mov	r0, sp
 80078a0:	9300      	str	r3, [sp, #0]
 80078a2:	f7ff fd84 	bl	80073ae <__lo0bits>
 80078a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80078aa:	b1d0      	cbz	r0, 80078e2 <__d2b+0x7e>
 80078ac:	f1c0 0320 	rsb	r3, r0, #32
 80078b0:	fa02 f303 	lsl.w	r3, r2, r3
 80078b4:	430b      	orrs	r3, r1
 80078b6:	40c2      	lsrs	r2, r0
 80078b8:	6163      	str	r3, [r4, #20]
 80078ba:	9201      	str	r2, [sp, #4]
 80078bc:	9b01      	ldr	r3, [sp, #4]
 80078be:	61a3      	str	r3, [r4, #24]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	bf0c      	ite	eq
 80078c4:	2201      	moveq	r2, #1
 80078c6:	2202      	movne	r2, #2
 80078c8:	6122      	str	r2, [r4, #16]
 80078ca:	b1a5      	cbz	r5, 80078f6 <__d2b+0x92>
 80078cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80078d0:	4405      	add	r5, r0
 80078d2:	603d      	str	r5, [r7, #0]
 80078d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80078d8:	6030      	str	r0, [r6, #0]
 80078da:	4620      	mov	r0, r4
 80078dc:	b003      	add	sp, #12
 80078de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078e2:	6161      	str	r1, [r4, #20]
 80078e4:	e7ea      	b.n	80078bc <__d2b+0x58>
 80078e6:	a801      	add	r0, sp, #4
 80078e8:	f7ff fd61 	bl	80073ae <__lo0bits>
 80078ec:	9b01      	ldr	r3, [sp, #4]
 80078ee:	6163      	str	r3, [r4, #20]
 80078f0:	3020      	adds	r0, #32
 80078f2:	2201      	movs	r2, #1
 80078f4:	e7e8      	b.n	80078c8 <__d2b+0x64>
 80078f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80078fe:	6038      	str	r0, [r7, #0]
 8007900:	6918      	ldr	r0, [r3, #16]
 8007902:	f7ff fd35 	bl	8007370 <__hi0bits>
 8007906:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800790a:	e7e5      	b.n	80078d8 <__d2b+0x74>
 800790c:	080085c4 	.word	0x080085c4
 8007910:	080085d5 	.word	0x080085d5

08007914 <__ssputs_r>:
 8007914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007918:	688e      	ldr	r6, [r1, #8]
 800791a:	461f      	mov	r7, r3
 800791c:	42be      	cmp	r6, r7
 800791e:	680b      	ldr	r3, [r1, #0]
 8007920:	4682      	mov	sl, r0
 8007922:	460c      	mov	r4, r1
 8007924:	4690      	mov	r8, r2
 8007926:	d82d      	bhi.n	8007984 <__ssputs_r+0x70>
 8007928:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800792c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007930:	d026      	beq.n	8007980 <__ssputs_r+0x6c>
 8007932:	6965      	ldr	r5, [r4, #20]
 8007934:	6909      	ldr	r1, [r1, #16]
 8007936:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800793a:	eba3 0901 	sub.w	r9, r3, r1
 800793e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007942:	1c7b      	adds	r3, r7, #1
 8007944:	444b      	add	r3, r9
 8007946:	106d      	asrs	r5, r5, #1
 8007948:	429d      	cmp	r5, r3
 800794a:	bf38      	it	cc
 800794c:	461d      	movcc	r5, r3
 800794e:	0553      	lsls	r3, r2, #21
 8007950:	d527      	bpl.n	80079a2 <__ssputs_r+0x8e>
 8007952:	4629      	mov	r1, r5
 8007954:	f7ff fbd8 	bl	8007108 <_malloc_r>
 8007958:	4606      	mov	r6, r0
 800795a:	b360      	cbz	r0, 80079b6 <__ssputs_r+0xa2>
 800795c:	6921      	ldr	r1, [r4, #16]
 800795e:	464a      	mov	r2, r9
 8007960:	f000 fbcc 	bl	80080fc <memcpy>
 8007964:	89a3      	ldrh	r3, [r4, #12]
 8007966:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800796a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800796e:	81a3      	strh	r3, [r4, #12]
 8007970:	6126      	str	r6, [r4, #16]
 8007972:	6165      	str	r5, [r4, #20]
 8007974:	444e      	add	r6, r9
 8007976:	eba5 0509 	sub.w	r5, r5, r9
 800797a:	6026      	str	r6, [r4, #0]
 800797c:	60a5      	str	r5, [r4, #8]
 800797e:	463e      	mov	r6, r7
 8007980:	42be      	cmp	r6, r7
 8007982:	d900      	bls.n	8007986 <__ssputs_r+0x72>
 8007984:	463e      	mov	r6, r7
 8007986:	6820      	ldr	r0, [r4, #0]
 8007988:	4632      	mov	r2, r6
 800798a:	4641      	mov	r1, r8
 800798c:	f000 fb6a 	bl	8008064 <memmove>
 8007990:	68a3      	ldr	r3, [r4, #8]
 8007992:	1b9b      	subs	r3, r3, r6
 8007994:	60a3      	str	r3, [r4, #8]
 8007996:	6823      	ldr	r3, [r4, #0]
 8007998:	4433      	add	r3, r6
 800799a:	6023      	str	r3, [r4, #0]
 800799c:	2000      	movs	r0, #0
 800799e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079a2:	462a      	mov	r2, r5
 80079a4:	f000 fbfc 	bl	80081a0 <_realloc_r>
 80079a8:	4606      	mov	r6, r0
 80079aa:	2800      	cmp	r0, #0
 80079ac:	d1e0      	bne.n	8007970 <__ssputs_r+0x5c>
 80079ae:	6921      	ldr	r1, [r4, #16]
 80079b0:	4650      	mov	r0, sl
 80079b2:	f7ff fb35 	bl	8007020 <_free_r>
 80079b6:	230c      	movs	r3, #12
 80079b8:	f8ca 3000 	str.w	r3, [sl]
 80079bc:	89a3      	ldrh	r3, [r4, #12]
 80079be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079c2:	81a3      	strh	r3, [r4, #12]
 80079c4:	f04f 30ff 	mov.w	r0, #4294967295
 80079c8:	e7e9      	b.n	800799e <__ssputs_r+0x8a>
	...

080079cc <_svfiprintf_r>:
 80079cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d0:	4698      	mov	r8, r3
 80079d2:	898b      	ldrh	r3, [r1, #12]
 80079d4:	061b      	lsls	r3, r3, #24
 80079d6:	b09d      	sub	sp, #116	@ 0x74
 80079d8:	4607      	mov	r7, r0
 80079da:	460d      	mov	r5, r1
 80079dc:	4614      	mov	r4, r2
 80079de:	d510      	bpl.n	8007a02 <_svfiprintf_r+0x36>
 80079e0:	690b      	ldr	r3, [r1, #16]
 80079e2:	b973      	cbnz	r3, 8007a02 <_svfiprintf_r+0x36>
 80079e4:	2140      	movs	r1, #64	@ 0x40
 80079e6:	f7ff fb8f 	bl	8007108 <_malloc_r>
 80079ea:	6028      	str	r0, [r5, #0]
 80079ec:	6128      	str	r0, [r5, #16]
 80079ee:	b930      	cbnz	r0, 80079fe <_svfiprintf_r+0x32>
 80079f0:	230c      	movs	r3, #12
 80079f2:	603b      	str	r3, [r7, #0]
 80079f4:	f04f 30ff 	mov.w	r0, #4294967295
 80079f8:	b01d      	add	sp, #116	@ 0x74
 80079fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079fe:	2340      	movs	r3, #64	@ 0x40
 8007a00:	616b      	str	r3, [r5, #20]
 8007a02:	2300      	movs	r3, #0
 8007a04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a06:	2320      	movs	r3, #32
 8007a08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a10:	2330      	movs	r3, #48	@ 0x30
 8007a12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007bb0 <_svfiprintf_r+0x1e4>
 8007a16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a1a:	f04f 0901 	mov.w	r9, #1
 8007a1e:	4623      	mov	r3, r4
 8007a20:	469a      	mov	sl, r3
 8007a22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a26:	b10a      	cbz	r2, 8007a2c <_svfiprintf_r+0x60>
 8007a28:	2a25      	cmp	r2, #37	@ 0x25
 8007a2a:	d1f9      	bne.n	8007a20 <_svfiprintf_r+0x54>
 8007a2c:	ebba 0b04 	subs.w	fp, sl, r4
 8007a30:	d00b      	beq.n	8007a4a <_svfiprintf_r+0x7e>
 8007a32:	465b      	mov	r3, fp
 8007a34:	4622      	mov	r2, r4
 8007a36:	4629      	mov	r1, r5
 8007a38:	4638      	mov	r0, r7
 8007a3a:	f7ff ff6b 	bl	8007914 <__ssputs_r>
 8007a3e:	3001      	adds	r0, #1
 8007a40:	f000 80a7 	beq.w	8007b92 <_svfiprintf_r+0x1c6>
 8007a44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a46:	445a      	add	r2, fp
 8007a48:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a4a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f000 809f 	beq.w	8007b92 <_svfiprintf_r+0x1c6>
 8007a54:	2300      	movs	r3, #0
 8007a56:	f04f 32ff 	mov.w	r2, #4294967295
 8007a5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a5e:	f10a 0a01 	add.w	sl, sl, #1
 8007a62:	9304      	str	r3, [sp, #16]
 8007a64:	9307      	str	r3, [sp, #28]
 8007a66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a6c:	4654      	mov	r4, sl
 8007a6e:	2205      	movs	r2, #5
 8007a70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a74:	484e      	ldr	r0, [pc, #312]	@ (8007bb0 <_svfiprintf_r+0x1e4>)
 8007a76:	f7f8 fbbb 	bl	80001f0 <memchr>
 8007a7a:	9a04      	ldr	r2, [sp, #16]
 8007a7c:	b9d8      	cbnz	r0, 8007ab6 <_svfiprintf_r+0xea>
 8007a7e:	06d0      	lsls	r0, r2, #27
 8007a80:	bf44      	itt	mi
 8007a82:	2320      	movmi	r3, #32
 8007a84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a88:	0711      	lsls	r1, r2, #28
 8007a8a:	bf44      	itt	mi
 8007a8c:	232b      	movmi	r3, #43	@ 0x2b
 8007a8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a92:	f89a 3000 	ldrb.w	r3, [sl]
 8007a96:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a98:	d015      	beq.n	8007ac6 <_svfiprintf_r+0xfa>
 8007a9a:	9a07      	ldr	r2, [sp, #28]
 8007a9c:	4654      	mov	r4, sl
 8007a9e:	2000      	movs	r0, #0
 8007aa0:	f04f 0c0a 	mov.w	ip, #10
 8007aa4:	4621      	mov	r1, r4
 8007aa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007aaa:	3b30      	subs	r3, #48	@ 0x30
 8007aac:	2b09      	cmp	r3, #9
 8007aae:	d94b      	bls.n	8007b48 <_svfiprintf_r+0x17c>
 8007ab0:	b1b0      	cbz	r0, 8007ae0 <_svfiprintf_r+0x114>
 8007ab2:	9207      	str	r2, [sp, #28]
 8007ab4:	e014      	b.n	8007ae0 <_svfiprintf_r+0x114>
 8007ab6:	eba0 0308 	sub.w	r3, r0, r8
 8007aba:	fa09 f303 	lsl.w	r3, r9, r3
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	9304      	str	r3, [sp, #16]
 8007ac2:	46a2      	mov	sl, r4
 8007ac4:	e7d2      	b.n	8007a6c <_svfiprintf_r+0xa0>
 8007ac6:	9b03      	ldr	r3, [sp, #12]
 8007ac8:	1d19      	adds	r1, r3, #4
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	9103      	str	r1, [sp, #12]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	bfbb      	ittet	lt
 8007ad2:	425b      	neglt	r3, r3
 8007ad4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ad8:	9307      	strge	r3, [sp, #28]
 8007ada:	9307      	strlt	r3, [sp, #28]
 8007adc:	bfb8      	it	lt
 8007ade:	9204      	strlt	r2, [sp, #16]
 8007ae0:	7823      	ldrb	r3, [r4, #0]
 8007ae2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ae4:	d10a      	bne.n	8007afc <_svfiprintf_r+0x130>
 8007ae6:	7863      	ldrb	r3, [r4, #1]
 8007ae8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007aea:	d132      	bne.n	8007b52 <_svfiprintf_r+0x186>
 8007aec:	9b03      	ldr	r3, [sp, #12]
 8007aee:	1d1a      	adds	r2, r3, #4
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	9203      	str	r2, [sp, #12]
 8007af4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007af8:	3402      	adds	r4, #2
 8007afa:	9305      	str	r3, [sp, #20]
 8007afc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007bc0 <_svfiprintf_r+0x1f4>
 8007b00:	7821      	ldrb	r1, [r4, #0]
 8007b02:	2203      	movs	r2, #3
 8007b04:	4650      	mov	r0, sl
 8007b06:	f7f8 fb73 	bl	80001f0 <memchr>
 8007b0a:	b138      	cbz	r0, 8007b1c <_svfiprintf_r+0x150>
 8007b0c:	9b04      	ldr	r3, [sp, #16]
 8007b0e:	eba0 000a 	sub.w	r0, r0, sl
 8007b12:	2240      	movs	r2, #64	@ 0x40
 8007b14:	4082      	lsls	r2, r0
 8007b16:	4313      	orrs	r3, r2
 8007b18:	3401      	adds	r4, #1
 8007b1a:	9304      	str	r3, [sp, #16]
 8007b1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b20:	4824      	ldr	r0, [pc, #144]	@ (8007bb4 <_svfiprintf_r+0x1e8>)
 8007b22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b26:	2206      	movs	r2, #6
 8007b28:	f7f8 fb62 	bl	80001f0 <memchr>
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	d036      	beq.n	8007b9e <_svfiprintf_r+0x1d2>
 8007b30:	4b21      	ldr	r3, [pc, #132]	@ (8007bb8 <_svfiprintf_r+0x1ec>)
 8007b32:	bb1b      	cbnz	r3, 8007b7c <_svfiprintf_r+0x1b0>
 8007b34:	9b03      	ldr	r3, [sp, #12]
 8007b36:	3307      	adds	r3, #7
 8007b38:	f023 0307 	bic.w	r3, r3, #7
 8007b3c:	3308      	adds	r3, #8
 8007b3e:	9303      	str	r3, [sp, #12]
 8007b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b42:	4433      	add	r3, r6
 8007b44:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b46:	e76a      	b.n	8007a1e <_svfiprintf_r+0x52>
 8007b48:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b4c:	460c      	mov	r4, r1
 8007b4e:	2001      	movs	r0, #1
 8007b50:	e7a8      	b.n	8007aa4 <_svfiprintf_r+0xd8>
 8007b52:	2300      	movs	r3, #0
 8007b54:	3401      	adds	r4, #1
 8007b56:	9305      	str	r3, [sp, #20]
 8007b58:	4619      	mov	r1, r3
 8007b5a:	f04f 0c0a 	mov.w	ip, #10
 8007b5e:	4620      	mov	r0, r4
 8007b60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b64:	3a30      	subs	r2, #48	@ 0x30
 8007b66:	2a09      	cmp	r2, #9
 8007b68:	d903      	bls.n	8007b72 <_svfiprintf_r+0x1a6>
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d0c6      	beq.n	8007afc <_svfiprintf_r+0x130>
 8007b6e:	9105      	str	r1, [sp, #20]
 8007b70:	e7c4      	b.n	8007afc <_svfiprintf_r+0x130>
 8007b72:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b76:	4604      	mov	r4, r0
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e7f0      	b.n	8007b5e <_svfiprintf_r+0x192>
 8007b7c:	ab03      	add	r3, sp, #12
 8007b7e:	9300      	str	r3, [sp, #0]
 8007b80:	462a      	mov	r2, r5
 8007b82:	4b0e      	ldr	r3, [pc, #56]	@ (8007bbc <_svfiprintf_r+0x1f0>)
 8007b84:	a904      	add	r1, sp, #16
 8007b86:	4638      	mov	r0, r7
 8007b88:	f7fd fd8e 	bl	80056a8 <_printf_float>
 8007b8c:	1c42      	adds	r2, r0, #1
 8007b8e:	4606      	mov	r6, r0
 8007b90:	d1d6      	bne.n	8007b40 <_svfiprintf_r+0x174>
 8007b92:	89ab      	ldrh	r3, [r5, #12]
 8007b94:	065b      	lsls	r3, r3, #25
 8007b96:	f53f af2d 	bmi.w	80079f4 <_svfiprintf_r+0x28>
 8007b9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b9c:	e72c      	b.n	80079f8 <_svfiprintf_r+0x2c>
 8007b9e:	ab03      	add	r3, sp, #12
 8007ba0:	9300      	str	r3, [sp, #0]
 8007ba2:	462a      	mov	r2, r5
 8007ba4:	4b05      	ldr	r3, [pc, #20]	@ (8007bbc <_svfiprintf_r+0x1f0>)
 8007ba6:	a904      	add	r1, sp, #16
 8007ba8:	4638      	mov	r0, r7
 8007baa:	f7fe f815 	bl	8005bd8 <_printf_i>
 8007bae:	e7ed      	b.n	8007b8c <_svfiprintf_r+0x1c0>
 8007bb0:	0800862e 	.word	0x0800862e
 8007bb4:	08008638 	.word	0x08008638
 8007bb8:	080056a9 	.word	0x080056a9
 8007bbc:	08007915 	.word	0x08007915
 8007bc0:	08008634 	.word	0x08008634

08007bc4 <__sfputc_r>:
 8007bc4:	6893      	ldr	r3, [r2, #8]
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	b410      	push	{r4}
 8007bcc:	6093      	str	r3, [r2, #8]
 8007bce:	da08      	bge.n	8007be2 <__sfputc_r+0x1e>
 8007bd0:	6994      	ldr	r4, [r2, #24]
 8007bd2:	42a3      	cmp	r3, r4
 8007bd4:	db01      	blt.n	8007bda <__sfputc_r+0x16>
 8007bd6:	290a      	cmp	r1, #10
 8007bd8:	d103      	bne.n	8007be2 <__sfputc_r+0x1e>
 8007bda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bde:	f7fe bab0 	b.w	8006142 <__swbuf_r>
 8007be2:	6813      	ldr	r3, [r2, #0]
 8007be4:	1c58      	adds	r0, r3, #1
 8007be6:	6010      	str	r0, [r2, #0]
 8007be8:	7019      	strb	r1, [r3, #0]
 8007bea:	4608      	mov	r0, r1
 8007bec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bf0:	4770      	bx	lr

08007bf2 <__sfputs_r>:
 8007bf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bf4:	4606      	mov	r6, r0
 8007bf6:	460f      	mov	r7, r1
 8007bf8:	4614      	mov	r4, r2
 8007bfa:	18d5      	adds	r5, r2, r3
 8007bfc:	42ac      	cmp	r4, r5
 8007bfe:	d101      	bne.n	8007c04 <__sfputs_r+0x12>
 8007c00:	2000      	movs	r0, #0
 8007c02:	e007      	b.n	8007c14 <__sfputs_r+0x22>
 8007c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c08:	463a      	mov	r2, r7
 8007c0a:	4630      	mov	r0, r6
 8007c0c:	f7ff ffda 	bl	8007bc4 <__sfputc_r>
 8007c10:	1c43      	adds	r3, r0, #1
 8007c12:	d1f3      	bne.n	8007bfc <__sfputs_r+0xa>
 8007c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c18 <_vfiprintf_r>:
 8007c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	460d      	mov	r5, r1
 8007c1e:	b09d      	sub	sp, #116	@ 0x74
 8007c20:	4614      	mov	r4, r2
 8007c22:	4698      	mov	r8, r3
 8007c24:	4606      	mov	r6, r0
 8007c26:	b118      	cbz	r0, 8007c30 <_vfiprintf_r+0x18>
 8007c28:	6a03      	ldr	r3, [r0, #32]
 8007c2a:	b90b      	cbnz	r3, 8007c30 <_vfiprintf_r+0x18>
 8007c2c:	f7fe f97e 	bl	8005f2c <__sinit>
 8007c30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c32:	07d9      	lsls	r1, r3, #31
 8007c34:	d405      	bmi.n	8007c42 <_vfiprintf_r+0x2a>
 8007c36:	89ab      	ldrh	r3, [r5, #12]
 8007c38:	059a      	lsls	r2, r3, #22
 8007c3a:	d402      	bmi.n	8007c42 <_vfiprintf_r+0x2a>
 8007c3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c3e:	f7fe fb92 	bl	8006366 <__retarget_lock_acquire_recursive>
 8007c42:	89ab      	ldrh	r3, [r5, #12]
 8007c44:	071b      	lsls	r3, r3, #28
 8007c46:	d501      	bpl.n	8007c4c <_vfiprintf_r+0x34>
 8007c48:	692b      	ldr	r3, [r5, #16]
 8007c4a:	b99b      	cbnz	r3, 8007c74 <_vfiprintf_r+0x5c>
 8007c4c:	4629      	mov	r1, r5
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f7fe fab6 	bl	80061c0 <__swsetup_r>
 8007c54:	b170      	cbz	r0, 8007c74 <_vfiprintf_r+0x5c>
 8007c56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c58:	07dc      	lsls	r4, r3, #31
 8007c5a:	d504      	bpl.n	8007c66 <_vfiprintf_r+0x4e>
 8007c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c60:	b01d      	add	sp, #116	@ 0x74
 8007c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c66:	89ab      	ldrh	r3, [r5, #12]
 8007c68:	0598      	lsls	r0, r3, #22
 8007c6a:	d4f7      	bmi.n	8007c5c <_vfiprintf_r+0x44>
 8007c6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c6e:	f7fe fb7b 	bl	8006368 <__retarget_lock_release_recursive>
 8007c72:	e7f3      	b.n	8007c5c <_vfiprintf_r+0x44>
 8007c74:	2300      	movs	r3, #0
 8007c76:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c78:	2320      	movs	r3, #32
 8007c7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c82:	2330      	movs	r3, #48	@ 0x30
 8007c84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007e34 <_vfiprintf_r+0x21c>
 8007c88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c8c:	f04f 0901 	mov.w	r9, #1
 8007c90:	4623      	mov	r3, r4
 8007c92:	469a      	mov	sl, r3
 8007c94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c98:	b10a      	cbz	r2, 8007c9e <_vfiprintf_r+0x86>
 8007c9a:	2a25      	cmp	r2, #37	@ 0x25
 8007c9c:	d1f9      	bne.n	8007c92 <_vfiprintf_r+0x7a>
 8007c9e:	ebba 0b04 	subs.w	fp, sl, r4
 8007ca2:	d00b      	beq.n	8007cbc <_vfiprintf_r+0xa4>
 8007ca4:	465b      	mov	r3, fp
 8007ca6:	4622      	mov	r2, r4
 8007ca8:	4629      	mov	r1, r5
 8007caa:	4630      	mov	r0, r6
 8007cac:	f7ff ffa1 	bl	8007bf2 <__sfputs_r>
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	f000 80a7 	beq.w	8007e04 <_vfiprintf_r+0x1ec>
 8007cb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cb8:	445a      	add	r2, fp
 8007cba:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f000 809f 	beq.w	8007e04 <_vfiprintf_r+0x1ec>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8007ccc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cd0:	f10a 0a01 	add.w	sl, sl, #1
 8007cd4:	9304      	str	r3, [sp, #16]
 8007cd6:	9307      	str	r3, [sp, #28]
 8007cd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cdc:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cde:	4654      	mov	r4, sl
 8007ce0:	2205      	movs	r2, #5
 8007ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ce6:	4853      	ldr	r0, [pc, #332]	@ (8007e34 <_vfiprintf_r+0x21c>)
 8007ce8:	f7f8 fa82 	bl	80001f0 <memchr>
 8007cec:	9a04      	ldr	r2, [sp, #16]
 8007cee:	b9d8      	cbnz	r0, 8007d28 <_vfiprintf_r+0x110>
 8007cf0:	06d1      	lsls	r1, r2, #27
 8007cf2:	bf44      	itt	mi
 8007cf4:	2320      	movmi	r3, #32
 8007cf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cfa:	0713      	lsls	r3, r2, #28
 8007cfc:	bf44      	itt	mi
 8007cfe:	232b      	movmi	r3, #43	@ 0x2b
 8007d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d04:	f89a 3000 	ldrb.w	r3, [sl]
 8007d08:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d0a:	d015      	beq.n	8007d38 <_vfiprintf_r+0x120>
 8007d0c:	9a07      	ldr	r2, [sp, #28]
 8007d0e:	4654      	mov	r4, sl
 8007d10:	2000      	movs	r0, #0
 8007d12:	f04f 0c0a 	mov.w	ip, #10
 8007d16:	4621      	mov	r1, r4
 8007d18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d1c:	3b30      	subs	r3, #48	@ 0x30
 8007d1e:	2b09      	cmp	r3, #9
 8007d20:	d94b      	bls.n	8007dba <_vfiprintf_r+0x1a2>
 8007d22:	b1b0      	cbz	r0, 8007d52 <_vfiprintf_r+0x13a>
 8007d24:	9207      	str	r2, [sp, #28]
 8007d26:	e014      	b.n	8007d52 <_vfiprintf_r+0x13a>
 8007d28:	eba0 0308 	sub.w	r3, r0, r8
 8007d2c:	fa09 f303 	lsl.w	r3, r9, r3
 8007d30:	4313      	orrs	r3, r2
 8007d32:	9304      	str	r3, [sp, #16]
 8007d34:	46a2      	mov	sl, r4
 8007d36:	e7d2      	b.n	8007cde <_vfiprintf_r+0xc6>
 8007d38:	9b03      	ldr	r3, [sp, #12]
 8007d3a:	1d19      	adds	r1, r3, #4
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	9103      	str	r1, [sp, #12]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	bfbb      	ittet	lt
 8007d44:	425b      	neglt	r3, r3
 8007d46:	f042 0202 	orrlt.w	r2, r2, #2
 8007d4a:	9307      	strge	r3, [sp, #28]
 8007d4c:	9307      	strlt	r3, [sp, #28]
 8007d4e:	bfb8      	it	lt
 8007d50:	9204      	strlt	r2, [sp, #16]
 8007d52:	7823      	ldrb	r3, [r4, #0]
 8007d54:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d56:	d10a      	bne.n	8007d6e <_vfiprintf_r+0x156>
 8007d58:	7863      	ldrb	r3, [r4, #1]
 8007d5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d5c:	d132      	bne.n	8007dc4 <_vfiprintf_r+0x1ac>
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	1d1a      	adds	r2, r3, #4
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	9203      	str	r2, [sp, #12]
 8007d66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d6a:	3402      	adds	r4, #2
 8007d6c:	9305      	str	r3, [sp, #20]
 8007d6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007e44 <_vfiprintf_r+0x22c>
 8007d72:	7821      	ldrb	r1, [r4, #0]
 8007d74:	2203      	movs	r2, #3
 8007d76:	4650      	mov	r0, sl
 8007d78:	f7f8 fa3a 	bl	80001f0 <memchr>
 8007d7c:	b138      	cbz	r0, 8007d8e <_vfiprintf_r+0x176>
 8007d7e:	9b04      	ldr	r3, [sp, #16]
 8007d80:	eba0 000a 	sub.w	r0, r0, sl
 8007d84:	2240      	movs	r2, #64	@ 0x40
 8007d86:	4082      	lsls	r2, r0
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	3401      	adds	r4, #1
 8007d8c:	9304      	str	r3, [sp, #16]
 8007d8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d92:	4829      	ldr	r0, [pc, #164]	@ (8007e38 <_vfiprintf_r+0x220>)
 8007d94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d98:	2206      	movs	r2, #6
 8007d9a:	f7f8 fa29 	bl	80001f0 <memchr>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	d03f      	beq.n	8007e22 <_vfiprintf_r+0x20a>
 8007da2:	4b26      	ldr	r3, [pc, #152]	@ (8007e3c <_vfiprintf_r+0x224>)
 8007da4:	bb1b      	cbnz	r3, 8007dee <_vfiprintf_r+0x1d6>
 8007da6:	9b03      	ldr	r3, [sp, #12]
 8007da8:	3307      	adds	r3, #7
 8007daa:	f023 0307 	bic.w	r3, r3, #7
 8007dae:	3308      	adds	r3, #8
 8007db0:	9303      	str	r3, [sp, #12]
 8007db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007db4:	443b      	add	r3, r7
 8007db6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007db8:	e76a      	b.n	8007c90 <_vfiprintf_r+0x78>
 8007dba:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	2001      	movs	r0, #1
 8007dc2:	e7a8      	b.n	8007d16 <_vfiprintf_r+0xfe>
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	3401      	adds	r4, #1
 8007dc8:	9305      	str	r3, [sp, #20]
 8007dca:	4619      	mov	r1, r3
 8007dcc:	f04f 0c0a 	mov.w	ip, #10
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dd6:	3a30      	subs	r2, #48	@ 0x30
 8007dd8:	2a09      	cmp	r2, #9
 8007dda:	d903      	bls.n	8007de4 <_vfiprintf_r+0x1cc>
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d0c6      	beq.n	8007d6e <_vfiprintf_r+0x156>
 8007de0:	9105      	str	r1, [sp, #20]
 8007de2:	e7c4      	b.n	8007d6e <_vfiprintf_r+0x156>
 8007de4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007de8:	4604      	mov	r4, r0
 8007dea:	2301      	movs	r3, #1
 8007dec:	e7f0      	b.n	8007dd0 <_vfiprintf_r+0x1b8>
 8007dee:	ab03      	add	r3, sp, #12
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	462a      	mov	r2, r5
 8007df4:	4b12      	ldr	r3, [pc, #72]	@ (8007e40 <_vfiprintf_r+0x228>)
 8007df6:	a904      	add	r1, sp, #16
 8007df8:	4630      	mov	r0, r6
 8007dfa:	f7fd fc55 	bl	80056a8 <_printf_float>
 8007dfe:	4607      	mov	r7, r0
 8007e00:	1c78      	adds	r0, r7, #1
 8007e02:	d1d6      	bne.n	8007db2 <_vfiprintf_r+0x19a>
 8007e04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e06:	07d9      	lsls	r1, r3, #31
 8007e08:	d405      	bmi.n	8007e16 <_vfiprintf_r+0x1fe>
 8007e0a:	89ab      	ldrh	r3, [r5, #12]
 8007e0c:	059a      	lsls	r2, r3, #22
 8007e0e:	d402      	bmi.n	8007e16 <_vfiprintf_r+0x1fe>
 8007e10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e12:	f7fe faa9 	bl	8006368 <__retarget_lock_release_recursive>
 8007e16:	89ab      	ldrh	r3, [r5, #12]
 8007e18:	065b      	lsls	r3, r3, #25
 8007e1a:	f53f af1f 	bmi.w	8007c5c <_vfiprintf_r+0x44>
 8007e1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e20:	e71e      	b.n	8007c60 <_vfiprintf_r+0x48>
 8007e22:	ab03      	add	r3, sp, #12
 8007e24:	9300      	str	r3, [sp, #0]
 8007e26:	462a      	mov	r2, r5
 8007e28:	4b05      	ldr	r3, [pc, #20]	@ (8007e40 <_vfiprintf_r+0x228>)
 8007e2a:	a904      	add	r1, sp, #16
 8007e2c:	4630      	mov	r0, r6
 8007e2e:	f7fd fed3 	bl	8005bd8 <_printf_i>
 8007e32:	e7e4      	b.n	8007dfe <_vfiprintf_r+0x1e6>
 8007e34:	0800862e 	.word	0x0800862e
 8007e38:	08008638 	.word	0x08008638
 8007e3c:	080056a9 	.word	0x080056a9
 8007e40:	08007bf3 	.word	0x08007bf3
 8007e44:	08008634 	.word	0x08008634

08007e48 <__sflush_r>:
 8007e48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e50:	0716      	lsls	r6, r2, #28
 8007e52:	4605      	mov	r5, r0
 8007e54:	460c      	mov	r4, r1
 8007e56:	d454      	bmi.n	8007f02 <__sflush_r+0xba>
 8007e58:	684b      	ldr	r3, [r1, #4]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	dc02      	bgt.n	8007e64 <__sflush_r+0x1c>
 8007e5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	dd48      	ble.n	8007ef6 <__sflush_r+0xae>
 8007e64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e66:	2e00      	cmp	r6, #0
 8007e68:	d045      	beq.n	8007ef6 <__sflush_r+0xae>
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e70:	682f      	ldr	r7, [r5, #0]
 8007e72:	6a21      	ldr	r1, [r4, #32]
 8007e74:	602b      	str	r3, [r5, #0]
 8007e76:	d030      	beq.n	8007eda <__sflush_r+0x92>
 8007e78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e7a:	89a3      	ldrh	r3, [r4, #12]
 8007e7c:	0759      	lsls	r1, r3, #29
 8007e7e:	d505      	bpl.n	8007e8c <__sflush_r+0x44>
 8007e80:	6863      	ldr	r3, [r4, #4]
 8007e82:	1ad2      	subs	r2, r2, r3
 8007e84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e86:	b10b      	cbz	r3, 8007e8c <__sflush_r+0x44>
 8007e88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e8a:	1ad2      	subs	r2, r2, r3
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e90:	6a21      	ldr	r1, [r4, #32]
 8007e92:	4628      	mov	r0, r5
 8007e94:	47b0      	blx	r6
 8007e96:	1c43      	adds	r3, r0, #1
 8007e98:	89a3      	ldrh	r3, [r4, #12]
 8007e9a:	d106      	bne.n	8007eaa <__sflush_r+0x62>
 8007e9c:	6829      	ldr	r1, [r5, #0]
 8007e9e:	291d      	cmp	r1, #29
 8007ea0:	d82b      	bhi.n	8007efa <__sflush_r+0xb2>
 8007ea2:	4a2a      	ldr	r2, [pc, #168]	@ (8007f4c <__sflush_r+0x104>)
 8007ea4:	40ca      	lsrs	r2, r1
 8007ea6:	07d6      	lsls	r6, r2, #31
 8007ea8:	d527      	bpl.n	8007efa <__sflush_r+0xb2>
 8007eaa:	2200      	movs	r2, #0
 8007eac:	6062      	str	r2, [r4, #4]
 8007eae:	04d9      	lsls	r1, r3, #19
 8007eb0:	6922      	ldr	r2, [r4, #16]
 8007eb2:	6022      	str	r2, [r4, #0]
 8007eb4:	d504      	bpl.n	8007ec0 <__sflush_r+0x78>
 8007eb6:	1c42      	adds	r2, r0, #1
 8007eb8:	d101      	bne.n	8007ebe <__sflush_r+0x76>
 8007eba:	682b      	ldr	r3, [r5, #0]
 8007ebc:	b903      	cbnz	r3, 8007ec0 <__sflush_r+0x78>
 8007ebe:	6560      	str	r0, [r4, #84]	@ 0x54
 8007ec0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ec2:	602f      	str	r7, [r5, #0]
 8007ec4:	b1b9      	cbz	r1, 8007ef6 <__sflush_r+0xae>
 8007ec6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007eca:	4299      	cmp	r1, r3
 8007ecc:	d002      	beq.n	8007ed4 <__sflush_r+0x8c>
 8007ece:	4628      	mov	r0, r5
 8007ed0:	f7ff f8a6 	bl	8007020 <_free_r>
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ed8:	e00d      	b.n	8007ef6 <__sflush_r+0xae>
 8007eda:	2301      	movs	r3, #1
 8007edc:	4628      	mov	r0, r5
 8007ede:	47b0      	blx	r6
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	1c50      	adds	r0, r2, #1
 8007ee4:	d1c9      	bne.n	8007e7a <__sflush_r+0x32>
 8007ee6:	682b      	ldr	r3, [r5, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d0c6      	beq.n	8007e7a <__sflush_r+0x32>
 8007eec:	2b1d      	cmp	r3, #29
 8007eee:	d001      	beq.n	8007ef4 <__sflush_r+0xac>
 8007ef0:	2b16      	cmp	r3, #22
 8007ef2:	d11e      	bne.n	8007f32 <__sflush_r+0xea>
 8007ef4:	602f      	str	r7, [r5, #0]
 8007ef6:	2000      	movs	r0, #0
 8007ef8:	e022      	b.n	8007f40 <__sflush_r+0xf8>
 8007efa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007efe:	b21b      	sxth	r3, r3
 8007f00:	e01b      	b.n	8007f3a <__sflush_r+0xf2>
 8007f02:	690f      	ldr	r7, [r1, #16]
 8007f04:	2f00      	cmp	r7, #0
 8007f06:	d0f6      	beq.n	8007ef6 <__sflush_r+0xae>
 8007f08:	0793      	lsls	r3, r2, #30
 8007f0a:	680e      	ldr	r6, [r1, #0]
 8007f0c:	bf08      	it	eq
 8007f0e:	694b      	ldreq	r3, [r1, #20]
 8007f10:	600f      	str	r7, [r1, #0]
 8007f12:	bf18      	it	ne
 8007f14:	2300      	movne	r3, #0
 8007f16:	eba6 0807 	sub.w	r8, r6, r7
 8007f1a:	608b      	str	r3, [r1, #8]
 8007f1c:	f1b8 0f00 	cmp.w	r8, #0
 8007f20:	dde9      	ble.n	8007ef6 <__sflush_r+0xae>
 8007f22:	6a21      	ldr	r1, [r4, #32]
 8007f24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007f26:	4643      	mov	r3, r8
 8007f28:	463a      	mov	r2, r7
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	47b0      	blx	r6
 8007f2e:	2800      	cmp	r0, #0
 8007f30:	dc08      	bgt.n	8007f44 <__sflush_r+0xfc>
 8007f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f3a:	81a3      	strh	r3, [r4, #12]
 8007f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f44:	4407      	add	r7, r0
 8007f46:	eba8 0800 	sub.w	r8, r8, r0
 8007f4a:	e7e7      	b.n	8007f1c <__sflush_r+0xd4>
 8007f4c:	20400001 	.word	0x20400001

08007f50 <_fflush_r>:
 8007f50:	b538      	push	{r3, r4, r5, lr}
 8007f52:	690b      	ldr	r3, [r1, #16]
 8007f54:	4605      	mov	r5, r0
 8007f56:	460c      	mov	r4, r1
 8007f58:	b913      	cbnz	r3, 8007f60 <_fflush_r+0x10>
 8007f5a:	2500      	movs	r5, #0
 8007f5c:	4628      	mov	r0, r5
 8007f5e:	bd38      	pop	{r3, r4, r5, pc}
 8007f60:	b118      	cbz	r0, 8007f6a <_fflush_r+0x1a>
 8007f62:	6a03      	ldr	r3, [r0, #32]
 8007f64:	b90b      	cbnz	r3, 8007f6a <_fflush_r+0x1a>
 8007f66:	f7fd ffe1 	bl	8005f2c <__sinit>
 8007f6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d0f3      	beq.n	8007f5a <_fflush_r+0xa>
 8007f72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f74:	07d0      	lsls	r0, r2, #31
 8007f76:	d404      	bmi.n	8007f82 <_fflush_r+0x32>
 8007f78:	0599      	lsls	r1, r3, #22
 8007f7a:	d402      	bmi.n	8007f82 <_fflush_r+0x32>
 8007f7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f7e:	f7fe f9f2 	bl	8006366 <__retarget_lock_acquire_recursive>
 8007f82:	4628      	mov	r0, r5
 8007f84:	4621      	mov	r1, r4
 8007f86:	f7ff ff5f 	bl	8007e48 <__sflush_r>
 8007f8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f8c:	07da      	lsls	r2, r3, #31
 8007f8e:	4605      	mov	r5, r0
 8007f90:	d4e4      	bmi.n	8007f5c <_fflush_r+0xc>
 8007f92:	89a3      	ldrh	r3, [r4, #12]
 8007f94:	059b      	lsls	r3, r3, #22
 8007f96:	d4e1      	bmi.n	8007f5c <_fflush_r+0xc>
 8007f98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f9a:	f7fe f9e5 	bl	8006368 <__retarget_lock_release_recursive>
 8007f9e:	e7dd      	b.n	8007f5c <_fflush_r+0xc>

08007fa0 <__swhatbuf_r>:
 8007fa0:	b570      	push	{r4, r5, r6, lr}
 8007fa2:	460c      	mov	r4, r1
 8007fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fa8:	2900      	cmp	r1, #0
 8007faa:	b096      	sub	sp, #88	@ 0x58
 8007fac:	4615      	mov	r5, r2
 8007fae:	461e      	mov	r6, r3
 8007fb0:	da0d      	bge.n	8007fce <__swhatbuf_r+0x2e>
 8007fb2:	89a3      	ldrh	r3, [r4, #12]
 8007fb4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007fb8:	f04f 0100 	mov.w	r1, #0
 8007fbc:	bf14      	ite	ne
 8007fbe:	2340      	movne	r3, #64	@ 0x40
 8007fc0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	6031      	str	r1, [r6, #0]
 8007fc8:	602b      	str	r3, [r5, #0]
 8007fca:	b016      	add	sp, #88	@ 0x58
 8007fcc:	bd70      	pop	{r4, r5, r6, pc}
 8007fce:	466a      	mov	r2, sp
 8007fd0:	f000 f862 	bl	8008098 <_fstat_r>
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	dbec      	blt.n	8007fb2 <__swhatbuf_r+0x12>
 8007fd8:	9901      	ldr	r1, [sp, #4]
 8007fda:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007fde:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007fe2:	4259      	negs	r1, r3
 8007fe4:	4159      	adcs	r1, r3
 8007fe6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fea:	e7eb      	b.n	8007fc4 <__swhatbuf_r+0x24>

08007fec <__smakebuf_r>:
 8007fec:	898b      	ldrh	r3, [r1, #12]
 8007fee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ff0:	079d      	lsls	r5, r3, #30
 8007ff2:	4606      	mov	r6, r0
 8007ff4:	460c      	mov	r4, r1
 8007ff6:	d507      	bpl.n	8008008 <__smakebuf_r+0x1c>
 8007ff8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ffc:	6023      	str	r3, [r4, #0]
 8007ffe:	6123      	str	r3, [r4, #16]
 8008000:	2301      	movs	r3, #1
 8008002:	6163      	str	r3, [r4, #20]
 8008004:	b003      	add	sp, #12
 8008006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008008:	ab01      	add	r3, sp, #4
 800800a:	466a      	mov	r2, sp
 800800c:	f7ff ffc8 	bl	8007fa0 <__swhatbuf_r>
 8008010:	9f00      	ldr	r7, [sp, #0]
 8008012:	4605      	mov	r5, r0
 8008014:	4639      	mov	r1, r7
 8008016:	4630      	mov	r0, r6
 8008018:	f7ff f876 	bl	8007108 <_malloc_r>
 800801c:	b948      	cbnz	r0, 8008032 <__smakebuf_r+0x46>
 800801e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008022:	059a      	lsls	r2, r3, #22
 8008024:	d4ee      	bmi.n	8008004 <__smakebuf_r+0x18>
 8008026:	f023 0303 	bic.w	r3, r3, #3
 800802a:	f043 0302 	orr.w	r3, r3, #2
 800802e:	81a3      	strh	r3, [r4, #12]
 8008030:	e7e2      	b.n	8007ff8 <__smakebuf_r+0xc>
 8008032:	89a3      	ldrh	r3, [r4, #12]
 8008034:	6020      	str	r0, [r4, #0]
 8008036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800803a:	81a3      	strh	r3, [r4, #12]
 800803c:	9b01      	ldr	r3, [sp, #4]
 800803e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008042:	b15b      	cbz	r3, 800805c <__smakebuf_r+0x70>
 8008044:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008048:	4630      	mov	r0, r6
 800804a:	f000 f837 	bl	80080bc <_isatty_r>
 800804e:	b128      	cbz	r0, 800805c <__smakebuf_r+0x70>
 8008050:	89a3      	ldrh	r3, [r4, #12]
 8008052:	f023 0303 	bic.w	r3, r3, #3
 8008056:	f043 0301 	orr.w	r3, r3, #1
 800805a:	81a3      	strh	r3, [r4, #12]
 800805c:	89a3      	ldrh	r3, [r4, #12]
 800805e:	431d      	orrs	r5, r3
 8008060:	81a5      	strh	r5, [r4, #12]
 8008062:	e7cf      	b.n	8008004 <__smakebuf_r+0x18>

08008064 <memmove>:
 8008064:	4288      	cmp	r0, r1
 8008066:	b510      	push	{r4, lr}
 8008068:	eb01 0402 	add.w	r4, r1, r2
 800806c:	d902      	bls.n	8008074 <memmove+0x10>
 800806e:	4284      	cmp	r4, r0
 8008070:	4623      	mov	r3, r4
 8008072:	d807      	bhi.n	8008084 <memmove+0x20>
 8008074:	1e43      	subs	r3, r0, #1
 8008076:	42a1      	cmp	r1, r4
 8008078:	d008      	beq.n	800808c <memmove+0x28>
 800807a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800807e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008082:	e7f8      	b.n	8008076 <memmove+0x12>
 8008084:	4402      	add	r2, r0
 8008086:	4601      	mov	r1, r0
 8008088:	428a      	cmp	r2, r1
 800808a:	d100      	bne.n	800808e <memmove+0x2a>
 800808c:	bd10      	pop	{r4, pc}
 800808e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008092:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008096:	e7f7      	b.n	8008088 <memmove+0x24>

08008098 <_fstat_r>:
 8008098:	b538      	push	{r3, r4, r5, lr}
 800809a:	4d07      	ldr	r5, [pc, #28]	@ (80080b8 <_fstat_r+0x20>)
 800809c:	2300      	movs	r3, #0
 800809e:	4604      	mov	r4, r0
 80080a0:	4608      	mov	r0, r1
 80080a2:	4611      	mov	r1, r2
 80080a4:	602b      	str	r3, [r5, #0]
 80080a6:	f7f9 fbcc 	bl	8001842 <_fstat>
 80080aa:	1c43      	adds	r3, r0, #1
 80080ac:	d102      	bne.n	80080b4 <_fstat_r+0x1c>
 80080ae:	682b      	ldr	r3, [r5, #0]
 80080b0:	b103      	cbz	r3, 80080b4 <_fstat_r+0x1c>
 80080b2:	6023      	str	r3, [r4, #0]
 80080b4:	bd38      	pop	{r3, r4, r5, pc}
 80080b6:	bf00      	nop
 80080b8:	20000410 	.word	0x20000410

080080bc <_isatty_r>:
 80080bc:	b538      	push	{r3, r4, r5, lr}
 80080be:	4d06      	ldr	r5, [pc, #24]	@ (80080d8 <_isatty_r+0x1c>)
 80080c0:	2300      	movs	r3, #0
 80080c2:	4604      	mov	r4, r0
 80080c4:	4608      	mov	r0, r1
 80080c6:	602b      	str	r3, [r5, #0]
 80080c8:	f7f9 fbcb 	bl	8001862 <_isatty>
 80080cc:	1c43      	adds	r3, r0, #1
 80080ce:	d102      	bne.n	80080d6 <_isatty_r+0x1a>
 80080d0:	682b      	ldr	r3, [r5, #0]
 80080d2:	b103      	cbz	r3, 80080d6 <_isatty_r+0x1a>
 80080d4:	6023      	str	r3, [r4, #0]
 80080d6:	bd38      	pop	{r3, r4, r5, pc}
 80080d8:	20000410 	.word	0x20000410

080080dc <_sbrk_r>:
 80080dc:	b538      	push	{r3, r4, r5, lr}
 80080de:	4d06      	ldr	r5, [pc, #24]	@ (80080f8 <_sbrk_r+0x1c>)
 80080e0:	2300      	movs	r3, #0
 80080e2:	4604      	mov	r4, r0
 80080e4:	4608      	mov	r0, r1
 80080e6:	602b      	str	r3, [r5, #0]
 80080e8:	f7f9 fbd4 	bl	8001894 <_sbrk>
 80080ec:	1c43      	adds	r3, r0, #1
 80080ee:	d102      	bne.n	80080f6 <_sbrk_r+0x1a>
 80080f0:	682b      	ldr	r3, [r5, #0]
 80080f2:	b103      	cbz	r3, 80080f6 <_sbrk_r+0x1a>
 80080f4:	6023      	str	r3, [r4, #0]
 80080f6:	bd38      	pop	{r3, r4, r5, pc}
 80080f8:	20000410 	.word	0x20000410

080080fc <memcpy>:
 80080fc:	440a      	add	r2, r1
 80080fe:	4291      	cmp	r1, r2
 8008100:	f100 33ff 	add.w	r3, r0, #4294967295
 8008104:	d100      	bne.n	8008108 <memcpy+0xc>
 8008106:	4770      	bx	lr
 8008108:	b510      	push	{r4, lr}
 800810a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800810e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008112:	4291      	cmp	r1, r2
 8008114:	d1f9      	bne.n	800810a <memcpy+0xe>
 8008116:	bd10      	pop	{r4, pc}

08008118 <__assert_func>:
 8008118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800811a:	4614      	mov	r4, r2
 800811c:	461a      	mov	r2, r3
 800811e:	4b09      	ldr	r3, [pc, #36]	@ (8008144 <__assert_func+0x2c>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4605      	mov	r5, r0
 8008124:	68d8      	ldr	r0, [r3, #12]
 8008126:	b14c      	cbz	r4, 800813c <__assert_func+0x24>
 8008128:	4b07      	ldr	r3, [pc, #28]	@ (8008148 <__assert_func+0x30>)
 800812a:	9100      	str	r1, [sp, #0]
 800812c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008130:	4906      	ldr	r1, [pc, #24]	@ (800814c <__assert_func+0x34>)
 8008132:	462b      	mov	r3, r5
 8008134:	f000 f870 	bl	8008218 <fiprintf>
 8008138:	f000 f880 	bl	800823c <abort>
 800813c:	4b04      	ldr	r3, [pc, #16]	@ (8008150 <__assert_func+0x38>)
 800813e:	461c      	mov	r4, r3
 8008140:	e7f3      	b.n	800812a <__assert_func+0x12>
 8008142:	bf00      	nop
 8008144:	20000018 	.word	0x20000018
 8008148:	08008649 	.word	0x08008649
 800814c:	08008656 	.word	0x08008656
 8008150:	08008684 	.word	0x08008684

08008154 <_calloc_r>:
 8008154:	b570      	push	{r4, r5, r6, lr}
 8008156:	fba1 5402 	umull	r5, r4, r1, r2
 800815a:	b934      	cbnz	r4, 800816a <_calloc_r+0x16>
 800815c:	4629      	mov	r1, r5
 800815e:	f7fe ffd3 	bl	8007108 <_malloc_r>
 8008162:	4606      	mov	r6, r0
 8008164:	b928      	cbnz	r0, 8008172 <_calloc_r+0x1e>
 8008166:	4630      	mov	r0, r6
 8008168:	bd70      	pop	{r4, r5, r6, pc}
 800816a:	220c      	movs	r2, #12
 800816c:	6002      	str	r2, [r0, #0]
 800816e:	2600      	movs	r6, #0
 8008170:	e7f9      	b.n	8008166 <_calloc_r+0x12>
 8008172:	462a      	mov	r2, r5
 8008174:	4621      	mov	r1, r4
 8008176:	f7fe f879 	bl	800626c <memset>
 800817a:	e7f4      	b.n	8008166 <_calloc_r+0x12>

0800817c <__ascii_mbtowc>:
 800817c:	b082      	sub	sp, #8
 800817e:	b901      	cbnz	r1, 8008182 <__ascii_mbtowc+0x6>
 8008180:	a901      	add	r1, sp, #4
 8008182:	b142      	cbz	r2, 8008196 <__ascii_mbtowc+0x1a>
 8008184:	b14b      	cbz	r3, 800819a <__ascii_mbtowc+0x1e>
 8008186:	7813      	ldrb	r3, [r2, #0]
 8008188:	600b      	str	r3, [r1, #0]
 800818a:	7812      	ldrb	r2, [r2, #0]
 800818c:	1e10      	subs	r0, r2, #0
 800818e:	bf18      	it	ne
 8008190:	2001      	movne	r0, #1
 8008192:	b002      	add	sp, #8
 8008194:	4770      	bx	lr
 8008196:	4610      	mov	r0, r2
 8008198:	e7fb      	b.n	8008192 <__ascii_mbtowc+0x16>
 800819a:	f06f 0001 	mvn.w	r0, #1
 800819e:	e7f8      	b.n	8008192 <__ascii_mbtowc+0x16>

080081a0 <_realloc_r>:
 80081a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081a4:	4607      	mov	r7, r0
 80081a6:	4614      	mov	r4, r2
 80081a8:	460d      	mov	r5, r1
 80081aa:	b921      	cbnz	r1, 80081b6 <_realloc_r+0x16>
 80081ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081b0:	4611      	mov	r1, r2
 80081b2:	f7fe bfa9 	b.w	8007108 <_malloc_r>
 80081b6:	b92a      	cbnz	r2, 80081c4 <_realloc_r+0x24>
 80081b8:	f7fe ff32 	bl	8007020 <_free_r>
 80081bc:	4625      	mov	r5, r4
 80081be:	4628      	mov	r0, r5
 80081c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081c4:	f000 f841 	bl	800824a <_malloc_usable_size_r>
 80081c8:	4284      	cmp	r4, r0
 80081ca:	4606      	mov	r6, r0
 80081cc:	d802      	bhi.n	80081d4 <_realloc_r+0x34>
 80081ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80081d2:	d8f4      	bhi.n	80081be <_realloc_r+0x1e>
 80081d4:	4621      	mov	r1, r4
 80081d6:	4638      	mov	r0, r7
 80081d8:	f7fe ff96 	bl	8007108 <_malloc_r>
 80081dc:	4680      	mov	r8, r0
 80081de:	b908      	cbnz	r0, 80081e4 <_realloc_r+0x44>
 80081e0:	4645      	mov	r5, r8
 80081e2:	e7ec      	b.n	80081be <_realloc_r+0x1e>
 80081e4:	42b4      	cmp	r4, r6
 80081e6:	4622      	mov	r2, r4
 80081e8:	4629      	mov	r1, r5
 80081ea:	bf28      	it	cs
 80081ec:	4632      	movcs	r2, r6
 80081ee:	f7ff ff85 	bl	80080fc <memcpy>
 80081f2:	4629      	mov	r1, r5
 80081f4:	4638      	mov	r0, r7
 80081f6:	f7fe ff13 	bl	8007020 <_free_r>
 80081fa:	e7f1      	b.n	80081e0 <_realloc_r+0x40>

080081fc <__ascii_wctomb>:
 80081fc:	4603      	mov	r3, r0
 80081fe:	4608      	mov	r0, r1
 8008200:	b141      	cbz	r1, 8008214 <__ascii_wctomb+0x18>
 8008202:	2aff      	cmp	r2, #255	@ 0xff
 8008204:	d904      	bls.n	8008210 <__ascii_wctomb+0x14>
 8008206:	228a      	movs	r2, #138	@ 0x8a
 8008208:	601a      	str	r2, [r3, #0]
 800820a:	f04f 30ff 	mov.w	r0, #4294967295
 800820e:	4770      	bx	lr
 8008210:	700a      	strb	r2, [r1, #0]
 8008212:	2001      	movs	r0, #1
 8008214:	4770      	bx	lr
	...

08008218 <fiprintf>:
 8008218:	b40e      	push	{r1, r2, r3}
 800821a:	b503      	push	{r0, r1, lr}
 800821c:	4601      	mov	r1, r0
 800821e:	ab03      	add	r3, sp, #12
 8008220:	4805      	ldr	r0, [pc, #20]	@ (8008238 <fiprintf+0x20>)
 8008222:	f853 2b04 	ldr.w	r2, [r3], #4
 8008226:	6800      	ldr	r0, [r0, #0]
 8008228:	9301      	str	r3, [sp, #4]
 800822a:	f7ff fcf5 	bl	8007c18 <_vfiprintf_r>
 800822e:	b002      	add	sp, #8
 8008230:	f85d eb04 	ldr.w	lr, [sp], #4
 8008234:	b003      	add	sp, #12
 8008236:	4770      	bx	lr
 8008238:	20000018 	.word	0x20000018

0800823c <abort>:
 800823c:	b508      	push	{r3, lr}
 800823e:	2006      	movs	r0, #6
 8008240:	f000 f834 	bl	80082ac <raise>
 8008244:	2001      	movs	r0, #1
 8008246:	f7f9 faac 	bl	80017a2 <_exit>

0800824a <_malloc_usable_size_r>:
 800824a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800824e:	1f18      	subs	r0, r3, #4
 8008250:	2b00      	cmp	r3, #0
 8008252:	bfbc      	itt	lt
 8008254:	580b      	ldrlt	r3, [r1, r0]
 8008256:	18c0      	addlt	r0, r0, r3
 8008258:	4770      	bx	lr

0800825a <_raise_r>:
 800825a:	291f      	cmp	r1, #31
 800825c:	b538      	push	{r3, r4, r5, lr}
 800825e:	4605      	mov	r5, r0
 8008260:	460c      	mov	r4, r1
 8008262:	d904      	bls.n	800826e <_raise_r+0x14>
 8008264:	2316      	movs	r3, #22
 8008266:	6003      	str	r3, [r0, #0]
 8008268:	f04f 30ff 	mov.w	r0, #4294967295
 800826c:	bd38      	pop	{r3, r4, r5, pc}
 800826e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008270:	b112      	cbz	r2, 8008278 <_raise_r+0x1e>
 8008272:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008276:	b94b      	cbnz	r3, 800828c <_raise_r+0x32>
 8008278:	4628      	mov	r0, r5
 800827a:	f000 f831 	bl	80082e0 <_getpid_r>
 800827e:	4622      	mov	r2, r4
 8008280:	4601      	mov	r1, r0
 8008282:	4628      	mov	r0, r5
 8008284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008288:	f000 b818 	b.w	80082bc <_kill_r>
 800828c:	2b01      	cmp	r3, #1
 800828e:	d00a      	beq.n	80082a6 <_raise_r+0x4c>
 8008290:	1c59      	adds	r1, r3, #1
 8008292:	d103      	bne.n	800829c <_raise_r+0x42>
 8008294:	2316      	movs	r3, #22
 8008296:	6003      	str	r3, [r0, #0]
 8008298:	2001      	movs	r0, #1
 800829a:	e7e7      	b.n	800826c <_raise_r+0x12>
 800829c:	2100      	movs	r1, #0
 800829e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80082a2:	4620      	mov	r0, r4
 80082a4:	4798      	blx	r3
 80082a6:	2000      	movs	r0, #0
 80082a8:	e7e0      	b.n	800826c <_raise_r+0x12>
	...

080082ac <raise>:
 80082ac:	4b02      	ldr	r3, [pc, #8]	@ (80082b8 <raise+0xc>)
 80082ae:	4601      	mov	r1, r0
 80082b0:	6818      	ldr	r0, [r3, #0]
 80082b2:	f7ff bfd2 	b.w	800825a <_raise_r>
 80082b6:	bf00      	nop
 80082b8:	20000018 	.word	0x20000018

080082bc <_kill_r>:
 80082bc:	b538      	push	{r3, r4, r5, lr}
 80082be:	4d07      	ldr	r5, [pc, #28]	@ (80082dc <_kill_r+0x20>)
 80082c0:	2300      	movs	r3, #0
 80082c2:	4604      	mov	r4, r0
 80082c4:	4608      	mov	r0, r1
 80082c6:	4611      	mov	r1, r2
 80082c8:	602b      	str	r3, [r5, #0]
 80082ca:	f7f9 fa5a 	bl	8001782 <_kill>
 80082ce:	1c43      	adds	r3, r0, #1
 80082d0:	d102      	bne.n	80082d8 <_kill_r+0x1c>
 80082d2:	682b      	ldr	r3, [r5, #0]
 80082d4:	b103      	cbz	r3, 80082d8 <_kill_r+0x1c>
 80082d6:	6023      	str	r3, [r4, #0]
 80082d8:	bd38      	pop	{r3, r4, r5, pc}
 80082da:	bf00      	nop
 80082dc:	20000410 	.word	0x20000410

080082e0 <_getpid_r>:
 80082e0:	f7f9 ba47 	b.w	8001772 <_getpid>

080082e4 <_init>:
 80082e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082e6:	bf00      	nop
 80082e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ea:	bc08      	pop	{r3}
 80082ec:	469e      	mov	lr, r3
 80082ee:	4770      	bx	lr

080082f0 <_fini>:
 80082f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082f2:	bf00      	nop
 80082f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082f6:	bc08      	pop	{r3}
 80082f8:	469e      	mov	lr, r3
 80082fa:	4770      	bx	lr
