// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module zhang_cnn_dataflow_in_loop_to_loop (
        curr_layer_in_in_ch,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        weights3,
        image1,
        curr_layer_in_in_w,
        curr_layer_in_in_h,
        curr_layer_in_out_w,
        curr_layer_in_out_h,
        curr_layer_in_out_ch,
        curr_layer_in_ker_w,
        curr_layer_in_ker_h,
        curr_layer_in_str_w,
        curr_layer_in_str_h,
        to_r,
        row,
        col,
        out5,
        outputfm_V_0_address0,
        outputfm_V_0_ce0,
        outputfm_V_0_d0,
        outputfm_V_0_q0,
        outputfm_V_0_we0,
        outputfm_V_0_address1,
        outputfm_V_0_ce1,
        outputfm_V_0_d1,
        outputfm_V_0_q1,
        outputfm_V_0_we1,
        outputfm_V_1_address0,
        outputfm_V_1_ce0,
        outputfm_V_1_d0,
        outputfm_V_1_q0,
        outputfm_V_1_we0,
        outputfm_V_1_address1,
        outputfm_V_1_ce1,
        outputfm_V_1_d1,
        outputfm_V_1_q1,
        outputfm_V_1_we1,
        outputfm_V_2_address0,
        outputfm_V_2_ce0,
        outputfm_V_2_d0,
        outputfm_V_2_q0,
        outputfm_V_2_we0,
        outputfm_V_2_address1,
        outputfm_V_2_ce1,
        outputfm_V_2_d1,
        outputfm_V_2_q1,
        outputfm_V_2_we1,
        outputfm_V_3_address0,
        outputfm_V_3_ce0,
        outputfm_V_3_d0,
        outputfm_V_3_q0,
        outputfm_V_3_we0,
        outputfm_V_3_address1,
        outputfm_V_3_ce1,
        outputfm_V_3_d1,
        outputfm_V_3_q1,
        outputfm_V_3_we1,
        outputfm_V_4_address0,
        outputfm_V_4_ce0,
        outputfm_V_4_d0,
        outputfm_V_4_q0,
        outputfm_V_4_we0,
        outputfm_V_4_address1,
        outputfm_V_4_ce1,
        outputfm_V_4_d1,
        outputfm_V_4_q1,
        outputfm_V_4_we1,
        outputfm_V_5_address0,
        outputfm_V_5_ce0,
        outputfm_V_5_d0,
        outputfm_V_5_q0,
        outputfm_V_5_we0,
        outputfm_V_5_address1,
        outputfm_V_5_ce1,
        outputfm_V_5_d1,
        outputfm_V_5_q1,
        outputfm_V_5_we1,
        outputfm_V_6_address0,
        outputfm_V_6_ce0,
        outputfm_V_6_d0,
        outputfm_V_6_q0,
        outputfm_V_6_we0,
        outputfm_V_6_address1,
        outputfm_V_6_ce1,
        outputfm_V_6_d1,
        outputfm_V_6_q1,
        outputfm_V_6_we1,
        outputfm_V_7_address0,
        outputfm_V_7_ce0,
        outputfm_V_7_d0,
        outputfm_V_7_q0,
        outputfm_V_7_we0,
        outputfm_V_7_address1,
        outputfm_V_7_ce1,
        outputfm_V_7_d1,
        outputfm_V_7_q1,
        outputfm_V_7_we1,
        outputfm_V_8_address0,
        outputfm_V_8_ce0,
        outputfm_V_8_d0,
        outputfm_V_8_q0,
        outputfm_V_8_we0,
        outputfm_V_8_address1,
        outputfm_V_8_ce1,
        outputfm_V_8_d1,
        outputfm_V_8_q1,
        outputfm_V_8_we1,
        outputfm_V_9_address0,
        outputfm_V_9_ce0,
        outputfm_V_9_d0,
        outputfm_V_9_q0,
        outputfm_V_9_we0,
        outputfm_V_9_address1,
        outputfm_V_9_ce1,
        outputfm_V_9_d1,
        outputfm_V_9_q1,
        outputfm_V_9_we1,
        outputfm_V_10_address0,
        outputfm_V_10_ce0,
        outputfm_V_10_d0,
        outputfm_V_10_q0,
        outputfm_V_10_we0,
        outputfm_V_10_address1,
        outputfm_V_10_ce1,
        outputfm_V_10_d1,
        outputfm_V_10_q1,
        outputfm_V_10_we1,
        outputfm_V_11_address0,
        outputfm_V_11_ce0,
        outputfm_V_11_d0,
        outputfm_V_11_q0,
        outputfm_V_11_we0,
        outputfm_V_11_address1,
        outputfm_V_11_ce1,
        outputfm_V_11_d1,
        outputfm_V_11_q1,
        outputfm_V_11_we1,
        outputfm_V_12_address0,
        outputfm_V_12_ce0,
        outputfm_V_12_d0,
        outputfm_V_12_q0,
        outputfm_V_12_we0,
        outputfm_V_12_address1,
        outputfm_V_12_ce1,
        outputfm_V_12_d1,
        outputfm_V_12_q1,
        outputfm_V_12_we1,
        outputfm_V_13_address0,
        outputfm_V_13_ce0,
        outputfm_V_13_d0,
        outputfm_V_13_q0,
        outputfm_V_13_we0,
        outputfm_V_13_address1,
        outputfm_V_13_ce1,
        outputfm_V_13_d1,
        outputfm_V_13_q1,
        outputfm_V_13_we1,
        outputfm_V_14_address0,
        outputfm_V_14_ce0,
        outputfm_V_14_d0,
        outputfm_V_14_q0,
        outputfm_V_14_we0,
        outputfm_V_14_address1,
        outputfm_V_14_ce1,
        outputfm_V_14_d1,
        outputfm_V_14_q1,
        outputfm_V_14_we1,
        outputfm_V_15_address0,
        outputfm_V_15_ce0,
        outputfm_V_15_d0,
        outputfm_V_15_q0,
        outputfm_V_15_we0,
        outputfm_V_15_address1,
        outputfm_V_15_ce1,
        outputfm_V_15_d1,
        outputfm_V_15_q1,
        outputfm_V_15_we1,
        biasbuf_V_address0,
        biasbuf_V_ce0,
        biasbuf_V_d0,
        biasbuf_V_q0,
        biasbuf_V_we0,
        biasbuf_V_address1,
        biasbuf_V_ce1,
        biasbuf_V_d1,
        biasbuf_V_q1,
        biasbuf_V_we1,
        ap_clk,
        ap_rst,
        ap_start,
        ap_continue,
        ap_done,
        outputfm_V_0_i_address0,
        outputfm_V_0_i_ce0,
        outputfm_V_0_i_we0,
        outputfm_V_0_i_d0,
        outputfm_V_0_i_q0,
        outputfm_V_0_t_address0,
        outputfm_V_0_t_ce0,
        outputfm_V_0_t_we0,
        outputfm_V_0_t_d0,
        outputfm_V_0_t_q0,
        outputfm_V_1_i_address0,
        outputfm_V_1_i_ce0,
        outputfm_V_1_i_we0,
        outputfm_V_1_i_d0,
        outputfm_V_1_i_q0,
        outputfm_V_1_t_address0,
        outputfm_V_1_t_ce0,
        outputfm_V_1_t_we0,
        outputfm_V_1_t_d0,
        outputfm_V_1_t_q0,
        outputfm_V_2_i_address0,
        outputfm_V_2_i_ce0,
        outputfm_V_2_i_we0,
        outputfm_V_2_i_d0,
        outputfm_V_2_i_q0,
        outputfm_V_2_t_address0,
        outputfm_V_2_t_ce0,
        outputfm_V_2_t_we0,
        outputfm_V_2_t_d0,
        outputfm_V_2_t_q0,
        outputfm_V_3_i_address0,
        outputfm_V_3_i_ce0,
        outputfm_V_3_i_we0,
        outputfm_V_3_i_d0,
        outputfm_V_3_i_q0,
        outputfm_V_3_t_address0,
        outputfm_V_3_t_ce0,
        outputfm_V_3_t_we0,
        outputfm_V_3_t_d0,
        outputfm_V_3_t_q0,
        outputfm_V_4_i_address0,
        outputfm_V_4_i_ce0,
        outputfm_V_4_i_we0,
        outputfm_V_4_i_d0,
        outputfm_V_4_i_q0,
        outputfm_V_4_t_address0,
        outputfm_V_4_t_ce0,
        outputfm_V_4_t_we0,
        outputfm_V_4_t_d0,
        outputfm_V_4_t_q0,
        outputfm_V_5_i_address0,
        outputfm_V_5_i_ce0,
        outputfm_V_5_i_we0,
        outputfm_V_5_i_d0,
        outputfm_V_5_i_q0,
        outputfm_V_5_t_address0,
        outputfm_V_5_t_ce0,
        outputfm_V_5_t_we0,
        outputfm_V_5_t_d0,
        outputfm_V_5_t_q0,
        outputfm_V_6_i_address0,
        outputfm_V_6_i_ce0,
        outputfm_V_6_i_we0,
        outputfm_V_6_i_d0,
        outputfm_V_6_i_q0,
        outputfm_V_6_t_address0,
        outputfm_V_6_t_ce0,
        outputfm_V_6_t_we0,
        outputfm_V_6_t_d0,
        outputfm_V_6_t_q0,
        outputfm_V_7_i_address0,
        outputfm_V_7_i_ce0,
        outputfm_V_7_i_we0,
        outputfm_V_7_i_d0,
        outputfm_V_7_i_q0,
        outputfm_V_7_t_address0,
        outputfm_V_7_t_ce0,
        outputfm_V_7_t_we0,
        outputfm_V_7_t_d0,
        outputfm_V_7_t_q0,
        outputfm_V_8_i_address0,
        outputfm_V_8_i_ce0,
        outputfm_V_8_i_we0,
        outputfm_V_8_i_d0,
        outputfm_V_8_i_q0,
        outputfm_V_8_t_address0,
        outputfm_V_8_t_ce0,
        outputfm_V_8_t_we0,
        outputfm_V_8_t_d0,
        outputfm_V_8_t_q0,
        outputfm_V_9_i_address0,
        outputfm_V_9_i_ce0,
        outputfm_V_9_i_we0,
        outputfm_V_9_i_d0,
        outputfm_V_9_i_q0,
        outputfm_V_9_t_address0,
        outputfm_V_9_t_ce0,
        outputfm_V_9_t_we0,
        outputfm_V_9_t_d0,
        outputfm_V_9_t_q0,
        outputfm_V_10_i_address0,
        outputfm_V_10_i_ce0,
        outputfm_V_10_i_we0,
        outputfm_V_10_i_d0,
        outputfm_V_10_i_q0,
        outputfm_V_10_t_address0,
        outputfm_V_10_t_ce0,
        outputfm_V_10_t_we0,
        outputfm_V_10_t_d0,
        outputfm_V_10_t_q0,
        outputfm_V_11_i_address0,
        outputfm_V_11_i_ce0,
        outputfm_V_11_i_we0,
        outputfm_V_11_i_d0,
        outputfm_V_11_i_q0,
        outputfm_V_11_t_address0,
        outputfm_V_11_t_ce0,
        outputfm_V_11_t_we0,
        outputfm_V_11_t_d0,
        outputfm_V_11_t_q0,
        outputfm_V_12_i_address0,
        outputfm_V_12_i_ce0,
        outputfm_V_12_i_we0,
        outputfm_V_12_i_d0,
        outputfm_V_12_i_q0,
        outputfm_V_12_t_address0,
        outputfm_V_12_t_ce0,
        outputfm_V_12_t_we0,
        outputfm_V_12_t_d0,
        outputfm_V_12_t_q0,
        outputfm_V_13_i_address0,
        outputfm_V_13_i_ce0,
        outputfm_V_13_i_we0,
        outputfm_V_13_i_d0,
        outputfm_V_13_i_q0,
        outputfm_V_13_t_address0,
        outputfm_V_13_t_ce0,
        outputfm_V_13_t_we0,
        outputfm_V_13_t_d0,
        outputfm_V_13_t_q0,
        outputfm_V_14_i_address0,
        outputfm_V_14_i_ce0,
        outputfm_V_14_i_we0,
        outputfm_V_14_i_d0,
        outputfm_V_14_i_q0,
        outputfm_V_14_t_address0,
        outputfm_V_14_t_ce0,
        outputfm_V_14_t_we0,
        outputfm_V_14_t_d0,
        outputfm_V_14_t_q0,
        outputfm_V_15_i_address0,
        outputfm_V_15_i_ce0,
        outputfm_V_15_i_we0,
        outputfm_V_15_i_d0,
        outputfm_V_15_i_q0,
        outputfm_V_15_t_address0,
        outputfm_V_15_t_ce0,
        outputfm_V_15_t_we0,
        outputfm_V_15_t_d0,
        outputfm_V_15_t_q0,
        ap_ready,
        ap_idle
);

parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv48_0 = 48'b000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv48_1 = 48'b1;

input  [15:0] curr_layer_in_in_ch;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [31:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [31:0] m_axi_weights_WDATA;
output  [3:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [31:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [31:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [29:0] weights3;
input  [29:0] image1;
input  [15:0] curr_layer_in_in_w;
input  [15:0] curr_layer_in_in_h;
input  [15:0] curr_layer_in_out_w;
input  [15:0] curr_layer_in_out_h;
input  [15:0] curr_layer_in_out_ch;
input  [15:0] curr_layer_in_ker_w;
input  [15:0] curr_layer_in_ker_h;
input  [15:0] curr_layer_in_str_w;
input  [15:0] curr_layer_in_str_h;
input  [31:0] to_r;
input  [31:0] row;
input  [31:0] col;
input  [29:0] out5;
output  [8:0] outputfm_V_0_address0;
output   outputfm_V_0_ce0;
output  [47:0] outputfm_V_0_d0;
input  [47:0] outputfm_V_0_q0;
output   outputfm_V_0_we0;
output  [8:0] outputfm_V_0_address1;
output   outputfm_V_0_ce1;
output  [47:0] outputfm_V_0_d1;
input  [47:0] outputfm_V_0_q1;
output   outputfm_V_0_we1;
output  [8:0] outputfm_V_1_address0;
output   outputfm_V_1_ce0;
output  [47:0] outputfm_V_1_d0;
input  [47:0] outputfm_V_1_q0;
output   outputfm_V_1_we0;
output  [8:0] outputfm_V_1_address1;
output   outputfm_V_1_ce1;
output  [47:0] outputfm_V_1_d1;
input  [47:0] outputfm_V_1_q1;
output   outputfm_V_1_we1;
output  [8:0] outputfm_V_2_address0;
output   outputfm_V_2_ce0;
output  [47:0] outputfm_V_2_d0;
input  [47:0] outputfm_V_2_q0;
output   outputfm_V_2_we0;
output  [8:0] outputfm_V_2_address1;
output   outputfm_V_2_ce1;
output  [47:0] outputfm_V_2_d1;
input  [47:0] outputfm_V_2_q1;
output   outputfm_V_2_we1;
output  [8:0] outputfm_V_3_address0;
output   outputfm_V_3_ce0;
output  [47:0] outputfm_V_3_d0;
input  [47:0] outputfm_V_3_q0;
output   outputfm_V_3_we0;
output  [8:0] outputfm_V_3_address1;
output   outputfm_V_3_ce1;
output  [47:0] outputfm_V_3_d1;
input  [47:0] outputfm_V_3_q1;
output   outputfm_V_3_we1;
output  [8:0] outputfm_V_4_address0;
output   outputfm_V_4_ce0;
output  [47:0] outputfm_V_4_d0;
input  [47:0] outputfm_V_4_q0;
output   outputfm_V_4_we0;
output  [8:0] outputfm_V_4_address1;
output   outputfm_V_4_ce1;
output  [47:0] outputfm_V_4_d1;
input  [47:0] outputfm_V_4_q1;
output   outputfm_V_4_we1;
output  [8:0] outputfm_V_5_address0;
output   outputfm_V_5_ce0;
output  [47:0] outputfm_V_5_d0;
input  [47:0] outputfm_V_5_q0;
output   outputfm_V_5_we0;
output  [8:0] outputfm_V_5_address1;
output   outputfm_V_5_ce1;
output  [47:0] outputfm_V_5_d1;
input  [47:0] outputfm_V_5_q1;
output   outputfm_V_5_we1;
output  [8:0] outputfm_V_6_address0;
output   outputfm_V_6_ce0;
output  [47:0] outputfm_V_6_d0;
input  [47:0] outputfm_V_6_q0;
output   outputfm_V_6_we0;
output  [8:0] outputfm_V_6_address1;
output   outputfm_V_6_ce1;
output  [47:0] outputfm_V_6_d1;
input  [47:0] outputfm_V_6_q1;
output   outputfm_V_6_we1;
output  [8:0] outputfm_V_7_address0;
output   outputfm_V_7_ce0;
output  [47:0] outputfm_V_7_d0;
input  [47:0] outputfm_V_7_q0;
output   outputfm_V_7_we0;
output  [8:0] outputfm_V_7_address1;
output   outputfm_V_7_ce1;
output  [47:0] outputfm_V_7_d1;
input  [47:0] outputfm_V_7_q1;
output   outputfm_V_7_we1;
output  [8:0] outputfm_V_8_address0;
output   outputfm_V_8_ce0;
output  [47:0] outputfm_V_8_d0;
input  [47:0] outputfm_V_8_q0;
output   outputfm_V_8_we0;
output  [8:0] outputfm_V_8_address1;
output   outputfm_V_8_ce1;
output  [47:0] outputfm_V_8_d1;
input  [47:0] outputfm_V_8_q1;
output   outputfm_V_8_we1;
output  [8:0] outputfm_V_9_address0;
output   outputfm_V_9_ce0;
output  [47:0] outputfm_V_9_d0;
input  [47:0] outputfm_V_9_q0;
output   outputfm_V_9_we0;
output  [8:0] outputfm_V_9_address1;
output   outputfm_V_9_ce1;
output  [47:0] outputfm_V_9_d1;
input  [47:0] outputfm_V_9_q1;
output   outputfm_V_9_we1;
output  [8:0] outputfm_V_10_address0;
output   outputfm_V_10_ce0;
output  [47:0] outputfm_V_10_d0;
input  [47:0] outputfm_V_10_q0;
output   outputfm_V_10_we0;
output  [8:0] outputfm_V_10_address1;
output   outputfm_V_10_ce1;
output  [47:0] outputfm_V_10_d1;
input  [47:0] outputfm_V_10_q1;
output   outputfm_V_10_we1;
output  [8:0] outputfm_V_11_address0;
output   outputfm_V_11_ce0;
output  [47:0] outputfm_V_11_d0;
input  [47:0] outputfm_V_11_q0;
output   outputfm_V_11_we0;
output  [8:0] outputfm_V_11_address1;
output   outputfm_V_11_ce1;
output  [47:0] outputfm_V_11_d1;
input  [47:0] outputfm_V_11_q1;
output   outputfm_V_11_we1;
output  [8:0] outputfm_V_12_address0;
output   outputfm_V_12_ce0;
output  [47:0] outputfm_V_12_d0;
input  [47:0] outputfm_V_12_q0;
output   outputfm_V_12_we0;
output  [8:0] outputfm_V_12_address1;
output   outputfm_V_12_ce1;
output  [47:0] outputfm_V_12_d1;
input  [47:0] outputfm_V_12_q1;
output   outputfm_V_12_we1;
output  [8:0] outputfm_V_13_address0;
output   outputfm_V_13_ce0;
output  [47:0] outputfm_V_13_d0;
input  [47:0] outputfm_V_13_q0;
output   outputfm_V_13_we0;
output  [8:0] outputfm_V_13_address1;
output   outputfm_V_13_ce1;
output  [47:0] outputfm_V_13_d1;
input  [47:0] outputfm_V_13_q1;
output   outputfm_V_13_we1;
output  [8:0] outputfm_V_14_address0;
output   outputfm_V_14_ce0;
output  [47:0] outputfm_V_14_d0;
input  [47:0] outputfm_V_14_q0;
output   outputfm_V_14_we0;
output  [8:0] outputfm_V_14_address1;
output   outputfm_V_14_ce1;
output  [47:0] outputfm_V_14_d1;
input  [47:0] outputfm_V_14_q1;
output   outputfm_V_14_we1;
output  [8:0] outputfm_V_15_address0;
output   outputfm_V_15_ce0;
output  [47:0] outputfm_V_15_d0;
input  [47:0] outputfm_V_15_q0;
output   outputfm_V_15_we0;
output  [8:0] outputfm_V_15_address1;
output   outputfm_V_15_ce1;
output  [47:0] outputfm_V_15_d1;
input  [47:0] outputfm_V_15_q1;
output   outputfm_V_15_we1;
output  [6:0] biasbuf_V_address0;
output   biasbuf_V_ce0;
output  [47:0] biasbuf_V_d0;
input  [47:0] biasbuf_V_q0;
output   biasbuf_V_we0;
output  [6:0] biasbuf_V_address1;
output   biasbuf_V_ce1;
output  [47:0] biasbuf_V_d1;
input  [47:0] biasbuf_V_q1;
output   biasbuf_V_we1;
input   ap_clk;
input   ap_rst;
input   ap_start;
input   ap_continue;
output   ap_done;
input  [8:0] outputfm_V_0_i_address0;
input   outputfm_V_0_i_ce0;
input   outputfm_V_0_i_we0;
input  [47:0] outputfm_V_0_i_d0;
output  [47:0] outputfm_V_0_i_q0;
input  [8:0] outputfm_V_0_t_address0;
input   outputfm_V_0_t_ce0;
input   outputfm_V_0_t_we0;
input  [47:0] outputfm_V_0_t_d0;
output  [47:0] outputfm_V_0_t_q0;
input  [8:0] outputfm_V_1_i_address0;
input   outputfm_V_1_i_ce0;
input   outputfm_V_1_i_we0;
input  [47:0] outputfm_V_1_i_d0;
output  [47:0] outputfm_V_1_i_q0;
input  [8:0] outputfm_V_1_t_address0;
input   outputfm_V_1_t_ce0;
input   outputfm_V_1_t_we0;
input  [47:0] outputfm_V_1_t_d0;
output  [47:0] outputfm_V_1_t_q0;
input  [8:0] outputfm_V_2_i_address0;
input   outputfm_V_2_i_ce0;
input   outputfm_V_2_i_we0;
input  [47:0] outputfm_V_2_i_d0;
output  [47:0] outputfm_V_2_i_q0;
input  [8:0] outputfm_V_2_t_address0;
input   outputfm_V_2_t_ce0;
input   outputfm_V_2_t_we0;
input  [47:0] outputfm_V_2_t_d0;
output  [47:0] outputfm_V_2_t_q0;
input  [8:0] outputfm_V_3_i_address0;
input   outputfm_V_3_i_ce0;
input   outputfm_V_3_i_we0;
input  [47:0] outputfm_V_3_i_d0;
output  [47:0] outputfm_V_3_i_q0;
input  [8:0] outputfm_V_3_t_address0;
input   outputfm_V_3_t_ce0;
input   outputfm_V_3_t_we0;
input  [47:0] outputfm_V_3_t_d0;
output  [47:0] outputfm_V_3_t_q0;
input  [8:0] outputfm_V_4_i_address0;
input   outputfm_V_4_i_ce0;
input   outputfm_V_4_i_we0;
input  [47:0] outputfm_V_4_i_d0;
output  [47:0] outputfm_V_4_i_q0;
input  [8:0] outputfm_V_4_t_address0;
input   outputfm_V_4_t_ce0;
input   outputfm_V_4_t_we0;
input  [47:0] outputfm_V_4_t_d0;
output  [47:0] outputfm_V_4_t_q0;
input  [8:0] outputfm_V_5_i_address0;
input   outputfm_V_5_i_ce0;
input   outputfm_V_5_i_we0;
input  [47:0] outputfm_V_5_i_d0;
output  [47:0] outputfm_V_5_i_q0;
input  [8:0] outputfm_V_5_t_address0;
input   outputfm_V_5_t_ce0;
input   outputfm_V_5_t_we0;
input  [47:0] outputfm_V_5_t_d0;
output  [47:0] outputfm_V_5_t_q0;
input  [8:0] outputfm_V_6_i_address0;
input   outputfm_V_6_i_ce0;
input   outputfm_V_6_i_we0;
input  [47:0] outputfm_V_6_i_d0;
output  [47:0] outputfm_V_6_i_q0;
input  [8:0] outputfm_V_6_t_address0;
input   outputfm_V_6_t_ce0;
input   outputfm_V_6_t_we0;
input  [47:0] outputfm_V_6_t_d0;
output  [47:0] outputfm_V_6_t_q0;
input  [8:0] outputfm_V_7_i_address0;
input   outputfm_V_7_i_ce0;
input   outputfm_V_7_i_we0;
input  [47:0] outputfm_V_7_i_d0;
output  [47:0] outputfm_V_7_i_q0;
input  [8:0] outputfm_V_7_t_address0;
input   outputfm_V_7_t_ce0;
input   outputfm_V_7_t_we0;
input  [47:0] outputfm_V_7_t_d0;
output  [47:0] outputfm_V_7_t_q0;
input  [8:0] outputfm_V_8_i_address0;
input   outputfm_V_8_i_ce0;
input   outputfm_V_8_i_we0;
input  [47:0] outputfm_V_8_i_d0;
output  [47:0] outputfm_V_8_i_q0;
input  [8:0] outputfm_V_8_t_address0;
input   outputfm_V_8_t_ce0;
input   outputfm_V_8_t_we0;
input  [47:0] outputfm_V_8_t_d0;
output  [47:0] outputfm_V_8_t_q0;
input  [8:0] outputfm_V_9_i_address0;
input   outputfm_V_9_i_ce0;
input   outputfm_V_9_i_we0;
input  [47:0] outputfm_V_9_i_d0;
output  [47:0] outputfm_V_9_i_q0;
input  [8:0] outputfm_V_9_t_address0;
input   outputfm_V_9_t_ce0;
input   outputfm_V_9_t_we0;
input  [47:0] outputfm_V_9_t_d0;
output  [47:0] outputfm_V_9_t_q0;
input  [8:0] outputfm_V_10_i_address0;
input   outputfm_V_10_i_ce0;
input   outputfm_V_10_i_we0;
input  [47:0] outputfm_V_10_i_d0;
output  [47:0] outputfm_V_10_i_q0;
input  [8:0] outputfm_V_10_t_address0;
input   outputfm_V_10_t_ce0;
input   outputfm_V_10_t_we0;
input  [47:0] outputfm_V_10_t_d0;
output  [47:0] outputfm_V_10_t_q0;
input  [8:0] outputfm_V_11_i_address0;
input   outputfm_V_11_i_ce0;
input   outputfm_V_11_i_we0;
input  [47:0] outputfm_V_11_i_d0;
output  [47:0] outputfm_V_11_i_q0;
input  [8:0] outputfm_V_11_t_address0;
input   outputfm_V_11_t_ce0;
input   outputfm_V_11_t_we0;
input  [47:0] outputfm_V_11_t_d0;
output  [47:0] outputfm_V_11_t_q0;
input  [8:0] outputfm_V_12_i_address0;
input   outputfm_V_12_i_ce0;
input   outputfm_V_12_i_we0;
input  [47:0] outputfm_V_12_i_d0;
output  [47:0] outputfm_V_12_i_q0;
input  [8:0] outputfm_V_12_t_address0;
input   outputfm_V_12_t_ce0;
input   outputfm_V_12_t_we0;
input  [47:0] outputfm_V_12_t_d0;
output  [47:0] outputfm_V_12_t_q0;
input  [8:0] outputfm_V_13_i_address0;
input   outputfm_V_13_i_ce0;
input   outputfm_V_13_i_we0;
input  [47:0] outputfm_V_13_i_d0;
output  [47:0] outputfm_V_13_i_q0;
input  [8:0] outputfm_V_13_t_address0;
input   outputfm_V_13_t_ce0;
input   outputfm_V_13_t_we0;
input  [47:0] outputfm_V_13_t_d0;
output  [47:0] outputfm_V_13_t_q0;
input  [8:0] outputfm_V_14_i_address0;
input   outputfm_V_14_i_ce0;
input   outputfm_V_14_i_we0;
input  [47:0] outputfm_V_14_i_d0;
output  [47:0] outputfm_V_14_i_q0;
input  [8:0] outputfm_V_14_t_address0;
input   outputfm_V_14_t_ce0;
input   outputfm_V_14_t_we0;
input  [47:0] outputfm_V_14_t_d0;
output  [47:0] outputfm_V_14_t_q0;
input  [8:0] outputfm_V_15_i_address0;
input   outputfm_V_15_i_ce0;
input   outputfm_V_15_i_we0;
input  [47:0] outputfm_V_15_i_d0;
output  [47:0] outputfm_V_15_i_q0;
input  [8:0] outputfm_V_15_t_address0;
input   outputfm_V_15_t_ce0;
input   outputfm_V_15_t_we0;
input  [47:0] outputfm_V_15_t_d0;
output  [47:0] outputfm_V_15_t_q0;
output   ap_ready;
output   ap_idle;

reg ap_idle;

wire    zhang_cnn_ti_loop_proc10_U0_ap_start;
wire    zhang_cnn_ti_loop_proc10_U0_ap_done;
reg    zhang_cnn_ti_loop_proc10_U0_ap_continue;
wire    zhang_cnn_ti_loop_proc10_U0_ap_idle;
wire    zhang_cnn_ti_loop_proc10_U0_ap_ready;
wire    zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWVALID;
wire   [31:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWADDR;
wire   [0:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWID;
wire   [31:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWLEN;
wire   [2:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWSIZE;
wire   [1:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWBURST;
wire   [1:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWLOCK;
wire   [3:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWCACHE;
wire   [2:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWPROT;
wire   [3:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWQOS;
wire   [3:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWREGION;
wire   [0:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWUSER;
wire    zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WVALID;
wire   [31:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WDATA;
wire   [3:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WSTRB;
wire    zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WLAST;
wire   [0:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WID;
wire   [0:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WUSER;
wire    zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARVALID;
wire   [31:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARADDR;
wire   [0:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARID;
wire   [31:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARLEN;
wire   [2:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARSIZE;
wire   [1:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARBURST;
wire   [1:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARLOCK;
wire   [3:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARCACHE;
wire   [2:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARPROT;
wire   [3:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARQOS;
wire   [3:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARREGION;
wire   [0:0] zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARUSER;
wire    zhang_cnn_ti_loop_proc10_U0_m_axi_weights_RREADY;
wire    zhang_cnn_ti_loop_proc10_U0_m_axi_weights_BREADY;
wire   [15:0] zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_w_out_din;
wire    zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_w_out_write;
wire   [15:0] zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_h_out_din;
wire    zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_h_out_write;
wire   [15:0] zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_ch_out_din;
wire    zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_ch_out_write;
wire   [31:0] zhang_cnn_ti_loop_proc10_U0_to_out_din;
wire    zhang_cnn_ti_loop_proc10_U0_to_out_write;
wire   [31:0] zhang_cnn_ti_loop_proc10_U0_row_out_din;
wire    zhang_cnn_ti_loop_proc10_U0_row_out_write;
wire   [31:0] zhang_cnn_ti_loop_proc10_U0_col_out_din;
wire    zhang_cnn_ti_loop_proc10_U0_col_out_write;
wire   [29:0] zhang_cnn_ti_loop_proc10_U0_out5_cast_out_din;
wire    zhang_cnn_ti_loop_proc10_U0_out5_cast_out_write;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_d0;
wire   [8:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_address0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_ce0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_we0;
wire   [47:0] zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_d0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14;
wire    zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status;
reg    ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15;
wire    zhang_cnn_write_output_U0_ap_start;
wire    zhang_cnn_write_output_U0_ap_done;
wire    zhang_cnn_write_output_U0_ap_continue;
wire    zhang_cnn_write_output_U0_ap_idle;
wire    zhang_cnn_write_output_U0_ap_ready;
wire    zhang_cnn_write_output_U0_curr_layer_out_w_read;
wire    zhang_cnn_write_output_U0_curr_layer_out_h_read;
wire    zhang_cnn_write_output_U0_curr_layer_out_ch_read;
wire    zhang_cnn_write_output_U0_m_axi_out_r_AWVALID;
wire   [31:0] zhang_cnn_write_output_U0_m_axi_out_r_AWADDR;
wire   [0:0] zhang_cnn_write_output_U0_m_axi_out_r_AWID;
wire   [31:0] zhang_cnn_write_output_U0_m_axi_out_r_AWLEN;
wire   [2:0] zhang_cnn_write_output_U0_m_axi_out_r_AWSIZE;
wire   [1:0] zhang_cnn_write_output_U0_m_axi_out_r_AWBURST;
wire   [1:0] zhang_cnn_write_output_U0_m_axi_out_r_AWLOCK;
wire   [3:0] zhang_cnn_write_output_U0_m_axi_out_r_AWCACHE;
wire   [2:0] zhang_cnn_write_output_U0_m_axi_out_r_AWPROT;
wire   [3:0] zhang_cnn_write_output_U0_m_axi_out_r_AWQOS;
wire   [3:0] zhang_cnn_write_output_U0_m_axi_out_r_AWREGION;
wire   [0:0] zhang_cnn_write_output_U0_m_axi_out_r_AWUSER;
wire    zhang_cnn_write_output_U0_m_axi_out_r_WVALID;
wire   [31:0] zhang_cnn_write_output_U0_m_axi_out_r_WDATA;
wire   [3:0] zhang_cnn_write_output_U0_m_axi_out_r_WSTRB;
wire    zhang_cnn_write_output_U0_m_axi_out_r_WLAST;
wire   [0:0] zhang_cnn_write_output_U0_m_axi_out_r_WID;
wire   [0:0] zhang_cnn_write_output_U0_m_axi_out_r_WUSER;
wire    zhang_cnn_write_output_U0_m_axi_out_r_ARVALID;
wire   [31:0] zhang_cnn_write_output_U0_m_axi_out_r_ARADDR;
wire   [0:0] zhang_cnn_write_output_U0_m_axi_out_r_ARID;
wire   [31:0] zhang_cnn_write_output_U0_m_axi_out_r_ARLEN;
wire   [2:0] zhang_cnn_write_output_U0_m_axi_out_r_ARSIZE;
wire   [1:0] zhang_cnn_write_output_U0_m_axi_out_r_ARBURST;
wire   [1:0] zhang_cnn_write_output_U0_m_axi_out_r_ARLOCK;
wire   [3:0] zhang_cnn_write_output_U0_m_axi_out_r_ARCACHE;
wire   [2:0] zhang_cnn_write_output_U0_m_axi_out_r_ARPROT;
wire   [3:0] zhang_cnn_write_output_U0_m_axi_out_r_ARQOS;
wire   [3:0] zhang_cnn_write_output_U0_m_axi_out_r_ARREGION;
wire   [0:0] zhang_cnn_write_output_U0_m_axi_out_r_ARUSER;
wire    zhang_cnn_write_output_U0_m_axi_out_r_RREADY;
wire    zhang_cnn_write_output_U0_m_axi_out_r_BREADY;
wire    zhang_cnn_write_output_U0_out5_read;
wire    zhang_cnn_write_output_U0_to_r_read;
wire    zhang_cnn_write_output_U0_row_read;
wire    zhang_cnn_write_output_U0_col_read;
wire   [6:0] zhang_cnn_write_output_U0_biasbuf_V_address0;
wire    zhang_cnn_write_output_U0_biasbuf_V_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_15_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_15_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_0_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_0_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_3_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_3_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_7_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_7_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_14_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_14_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_13_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_13_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_10_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_10_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_2_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_2_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_4_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_4_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_5_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_5_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_11_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_11_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_6_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_6_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_8_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_8_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_12_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_12_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_1_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_1_ce0;
wire   [8:0] zhang_cnn_write_output_U0_outputfm_V_9_address0;
wire    zhang_cnn_write_output_U0_outputfm_V_9_ce0;
wire    ap_sig_hs_continue;
wire    curr_layer_in_out_w_channel_full_n;
wire   [15:0] curr_layer_in_out_w_channel_dout;
wire    curr_layer_in_out_w_channel_empty_n;
wire    curr_layer_in_out_h_channel_full_n;
wire   [15:0] curr_layer_in_out_h_channel_dout;
wire    curr_layer_in_out_h_channel_empty_n;
wire    curr_layer_in_out_ch_channel_full_n;
wire   [15:0] curr_layer_in_out_ch_channel_dout;
wire    curr_layer_in_out_ch_channel_empty_n;
wire    to_channel_full_n;
wire   [31:0] to_channel_dout;
wire    to_channel_empty_n;
wire    row_channel_full_n;
wire   [31:0] row_channel_dout;
wire    row_channel_empty_n;
wire    col_channel_full_n;
wire   [31:0] col_channel_dout;
wire    col_channel_empty_n;
wire    out5_cast_channel_full_n;
wire   [29:0] out5_cast_channel_dout;
wire    out5_cast_channel_empty_n;
wire    outputfm_V_0_i_full_n;
wire    outputfm_V_0_t_empty_n;
wire   [8:0] outputfm_V_0_i_address0_x;
wire    outputfm_V_0_i_ce0_x;
wire   [47:0] outputfm_V_0_i_d0_x;
wire    outputfm_V_0_i_we0_x;
wire   [8:0] outputfm_V_0_t_address0_x;
wire    outputfm_V_0_t_ce0_x;
wire   [47:0] outputfm_V_0_t_d0_x;
wire   [47:0] outputfm_V_0_t_q0_x;
wire    outputfm_V_0_t_we0_x;
wire    outputfm_V_1_i_full_n;
wire    outputfm_V_1_t_empty_n;
wire   [8:0] outputfm_V_1_i_address0_x;
wire    outputfm_V_1_i_ce0_x;
wire   [47:0] outputfm_V_1_i_d0_x;
wire    outputfm_V_1_i_we0_x;
wire   [8:0] outputfm_V_1_t_address0_x;
wire    outputfm_V_1_t_ce0_x;
wire   [47:0] outputfm_V_1_t_d0_x;
wire   [47:0] outputfm_V_1_t_q0_x;
wire    outputfm_V_1_t_we0_x;
wire    outputfm_V_2_i_full_n;
wire    outputfm_V_2_t_empty_n;
wire   [8:0] outputfm_V_2_i_address0_x;
wire    outputfm_V_2_i_ce0_x;
wire   [47:0] outputfm_V_2_i_d0_x;
wire    outputfm_V_2_i_we0_x;
wire   [8:0] outputfm_V_2_t_address0_x;
wire    outputfm_V_2_t_ce0_x;
wire   [47:0] outputfm_V_2_t_d0_x;
wire   [47:0] outputfm_V_2_t_q0_x;
wire    outputfm_V_2_t_we0_x;
wire    outputfm_V_3_i_full_n;
wire    outputfm_V_3_t_empty_n;
wire   [8:0] outputfm_V_3_i_address0_x;
wire    outputfm_V_3_i_ce0_x;
wire   [47:0] outputfm_V_3_i_d0_x;
wire    outputfm_V_3_i_we0_x;
wire   [8:0] outputfm_V_3_t_address0_x;
wire    outputfm_V_3_t_ce0_x;
wire   [47:0] outputfm_V_3_t_d0_x;
wire   [47:0] outputfm_V_3_t_q0_x;
wire    outputfm_V_3_t_we0_x;
wire    outputfm_V_4_i_full_n;
wire    outputfm_V_4_t_empty_n;
wire   [8:0] outputfm_V_4_i_address0_x;
wire    outputfm_V_4_i_ce0_x;
wire   [47:0] outputfm_V_4_i_d0_x;
wire    outputfm_V_4_i_we0_x;
wire   [8:0] outputfm_V_4_t_address0_x;
wire    outputfm_V_4_t_ce0_x;
wire   [47:0] outputfm_V_4_t_d0_x;
wire   [47:0] outputfm_V_4_t_q0_x;
wire    outputfm_V_4_t_we0_x;
wire    outputfm_V_5_i_full_n;
wire    outputfm_V_5_t_empty_n;
wire   [8:0] outputfm_V_5_i_address0_x;
wire    outputfm_V_5_i_ce0_x;
wire   [47:0] outputfm_V_5_i_d0_x;
wire    outputfm_V_5_i_we0_x;
wire   [8:0] outputfm_V_5_t_address0_x;
wire    outputfm_V_5_t_ce0_x;
wire   [47:0] outputfm_V_5_t_d0_x;
wire   [47:0] outputfm_V_5_t_q0_x;
wire    outputfm_V_5_t_we0_x;
wire    outputfm_V_6_i_full_n;
wire    outputfm_V_6_t_empty_n;
wire   [8:0] outputfm_V_6_i_address0_x;
wire    outputfm_V_6_i_ce0_x;
wire   [47:0] outputfm_V_6_i_d0_x;
wire    outputfm_V_6_i_we0_x;
wire   [8:0] outputfm_V_6_t_address0_x;
wire    outputfm_V_6_t_ce0_x;
wire   [47:0] outputfm_V_6_t_d0_x;
wire   [47:0] outputfm_V_6_t_q0_x;
wire    outputfm_V_6_t_we0_x;
wire    outputfm_V_7_i_full_n;
wire    outputfm_V_7_t_empty_n;
wire   [8:0] outputfm_V_7_i_address0_x;
wire    outputfm_V_7_i_ce0_x;
wire   [47:0] outputfm_V_7_i_d0_x;
wire    outputfm_V_7_i_we0_x;
wire   [8:0] outputfm_V_7_t_address0_x;
wire    outputfm_V_7_t_ce0_x;
wire   [47:0] outputfm_V_7_t_d0_x;
wire   [47:0] outputfm_V_7_t_q0_x;
wire    outputfm_V_7_t_we0_x;
wire    outputfm_V_8_i_full_n;
wire    outputfm_V_8_t_empty_n;
wire   [8:0] outputfm_V_8_i_address0_x;
wire    outputfm_V_8_i_ce0_x;
wire   [47:0] outputfm_V_8_i_d0_x;
wire    outputfm_V_8_i_we0_x;
wire   [8:0] outputfm_V_8_t_address0_x;
wire    outputfm_V_8_t_ce0_x;
wire   [47:0] outputfm_V_8_t_d0_x;
wire   [47:0] outputfm_V_8_t_q0_x;
wire    outputfm_V_8_t_we0_x;
wire    outputfm_V_9_i_full_n;
wire    outputfm_V_9_t_empty_n;
wire   [8:0] outputfm_V_9_i_address0_x;
wire    outputfm_V_9_i_ce0_x;
wire   [47:0] outputfm_V_9_i_d0_x;
wire    outputfm_V_9_i_we0_x;
wire   [8:0] outputfm_V_9_t_address0_x;
wire    outputfm_V_9_t_ce0_x;
wire   [47:0] outputfm_V_9_t_d0_x;
wire   [47:0] outputfm_V_9_t_q0_x;
wire    outputfm_V_9_t_we0_x;
wire    outputfm_V_10_i_full_n;
wire    outputfm_V_10_t_empty_n;
wire   [8:0] outputfm_V_10_i_address0_x;
wire    outputfm_V_10_i_ce0_x;
wire   [47:0] outputfm_V_10_i_d0_x;
wire    outputfm_V_10_i_we0_x;
wire   [8:0] outputfm_V_10_t_address0_x;
wire    outputfm_V_10_t_ce0_x;
wire   [47:0] outputfm_V_10_t_d0_x;
wire   [47:0] outputfm_V_10_t_q0_x;
wire    outputfm_V_10_t_we0_x;
wire    outputfm_V_11_i_full_n;
wire    outputfm_V_11_t_empty_n;
wire   [8:0] outputfm_V_11_i_address0_x;
wire    outputfm_V_11_i_ce0_x;
wire   [47:0] outputfm_V_11_i_d0_x;
wire    outputfm_V_11_i_we0_x;
wire   [8:0] outputfm_V_11_t_address0_x;
wire    outputfm_V_11_t_ce0_x;
wire   [47:0] outputfm_V_11_t_d0_x;
wire   [47:0] outputfm_V_11_t_q0_x;
wire    outputfm_V_11_t_we0_x;
wire    outputfm_V_12_i_full_n;
wire    outputfm_V_12_t_empty_n;
wire   [8:0] outputfm_V_12_i_address0_x;
wire    outputfm_V_12_i_ce0_x;
wire   [47:0] outputfm_V_12_i_d0_x;
wire    outputfm_V_12_i_we0_x;
wire   [8:0] outputfm_V_12_t_address0_x;
wire    outputfm_V_12_t_ce0_x;
wire   [47:0] outputfm_V_12_t_d0_x;
wire   [47:0] outputfm_V_12_t_q0_x;
wire    outputfm_V_12_t_we0_x;
wire    outputfm_V_13_i_full_n;
wire    outputfm_V_13_t_empty_n;
wire   [8:0] outputfm_V_13_i_address0_x;
wire    outputfm_V_13_i_ce0_x;
wire   [47:0] outputfm_V_13_i_d0_x;
wire    outputfm_V_13_i_we0_x;
wire   [8:0] outputfm_V_13_t_address0_x;
wire    outputfm_V_13_t_ce0_x;
wire   [47:0] outputfm_V_13_t_d0_x;
wire   [47:0] outputfm_V_13_t_q0_x;
wire    outputfm_V_13_t_we0_x;
wire    outputfm_V_14_i_full_n;
wire    outputfm_V_14_t_empty_n;
wire   [8:0] outputfm_V_14_i_address0_x;
wire    outputfm_V_14_i_ce0_x;
wire   [47:0] outputfm_V_14_i_d0_x;
wire    outputfm_V_14_i_we0_x;
wire   [8:0] outputfm_V_14_t_address0_x;
wire    outputfm_V_14_t_ce0_x;
wire   [47:0] outputfm_V_14_t_d0_x;
wire   [47:0] outputfm_V_14_t_q0_x;
wire    outputfm_V_14_t_we0_x;
wire    outputfm_V_15_i_full_n;
wire    outputfm_V_15_t_empty_n;
wire   [8:0] outputfm_V_15_i_address0_x;
wire    outputfm_V_15_i_ce0_x;
wire   [47:0] outputfm_V_15_i_d0_x;
wire    outputfm_V_15_i_we0_x;
wire   [8:0] outputfm_V_15_t_address0_x;
wire    outputfm_V_15_t_ce0_x;
wire   [47:0] outputfm_V_15_t_d0_x;
wire   [47:0] outputfm_V_15_t_q0_x;
wire    outputfm_V_15_t_we0_x;
reg    ap_sig_hs_done;
reg    ap_sig_hs_ready;
reg    ap_reg_zhang_cnn_ti_loop_proc10_U0_ap_ready;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_ap_ready;
reg    ap_reg_zhang_cnn_write_output_U0_ap_ready;
reg    ap_sig_zhang_cnn_write_output_U0_ap_ready;
reg    ap_sig_zhang_cnn_ti_loop_proc10_U0_ap_start;
reg    ap_sig_zhang_cnn_write_output_U0_ap_start;

// power-on initialization
initial begin
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status = 1'b0;
#0 ap_reg_zhang_cnn_ti_loop_proc10_U0_ap_ready = 1'b0;
#0 ap_reg_zhang_cnn_write_output_U0_ap_ready = 1'b0;
end

zhang_cnn_ti_loop_proc10 zhang_cnn_ti_loop_proc10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zhang_cnn_ti_loop_proc10_U0_ap_start),
    .ap_done(zhang_cnn_ti_loop_proc10_U0_ap_done),
    .ap_continue(zhang_cnn_ti_loop_proc10_U0_ap_continue),
    .ap_idle(zhang_cnn_ti_loop_proc10_U0_ap_idle),
    .ap_ready(zhang_cnn_ti_loop_proc10_U0_ap_ready),
    .curr_layer_in_in_ch(curr_layer_in_in_ch),
    .m_axi_weights_AWVALID(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WLAST),
    .m_axi_weights_WID(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WID),
    .m_axi_weights_WUSER(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(zhang_cnn_ti_loop_proc10_U0_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(ap_const_lv2_0),
    .m_axi_weights_BID(1'b0),
    .m_axi_weights_BUSER(1'b0),
    .weights3(weights3),
    .image1(image1),
    .curr_layer_in_in_w(curr_layer_in_in_w),
    .curr_layer_in_in_h(curr_layer_in_in_h),
    .curr_layer_in_out_w(curr_layer_in_out_w),
    .curr_layer_in_out_h(curr_layer_in_out_h),
    .curr_layer_in_out_ch(curr_layer_in_out_ch),
    .curr_layer_in_ker_w(curr_layer_in_ker_w),
    .curr_layer_in_ker_h(curr_layer_in_ker_h),
    .curr_layer_in_str_w(curr_layer_in_str_w),
    .curr_layer_in_str_h(curr_layer_in_str_h),
    .to_r(to_r),
    .row(row),
    .col(col),
    .curr_layer_in_out_w_out_din(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_w_out_din),
    .curr_layer_in_out_w_out_full_n(curr_layer_in_out_w_channel_full_n),
    .curr_layer_in_out_w_out_write(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_w_out_write),
    .curr_layer_in_out_h_out_din(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_h_out_din),
    .curr_layer_in_out_h_out_full_n(curr_layer_in_out_h_channel_full_n),
    .curr_layer_in_out_h_out_write(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_h_out_write),
    .curr_layer_in_out_ch_out_din(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_ch_out_din),
    .curr_layer_in_out_ch_out_full_n(curr_layer_in_out_ch_channel_full_n),
    .curr_layer_in_out_ch_out_write(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_ch_out_write),
    .to_out_din(zhang_cnn_ti_loop_proc10_U0_to_out_din),
    .to_out_full_n(to_channel_full_n),
    .to_out_write(zhang_cnn_ti_loop_proc10_U0_to_out_write),
    .row_out_din(zhang_cnn_ti_loop_proc10_U0_row_out_din),
    .row_out_full_n(row_channel_full_n),
    .row_out_write(zhang_cnn_ti_loop_proc10_U0_row_out_write),
    .col_out_din(zhang_cnn_ti_loop_proc10_U0_col_out_din),
    .col_out_full_n(col_channel_full_n),
    .col_out_write(zhang_cnn_ti_loop_proc10_U0_col_out_write),
    .out5_cast(out5),
    .out5_cast_out_din(zhang_cnn_ti_loop_proc10_U0_out5_cast_out_din),
    .out5_cast_out_full_n(out5_cast_channel_full_n),
    .out5_cast_out_write(zhang_cnn_ti_loop_proc10_U0_out5_cast_out_write),
    .outputfm_V_0_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_address0),
    .outputfm_V_0_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_ce0),
    .outputfm_V_0_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_we0),
    .outputfm_V_0_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_d0),
    .outputfm_V_1_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_address0),
    .outputfm_V_1_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_ce0),
    .outputfm_V_1_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_we0),
    .outputfm_V_1_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_d0),
    .outputfm_V_2_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_address0),
    .outputfm_V_2_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_ce0),
    .outputfm_V_2_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_we0),
    .outputfm_V_2_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_d0),
    .outputfm_V_3_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_address0),
    .outputfm_V_3_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_ce0),
    .outputfm_V_3_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_we0),
    .outputfm_V_3_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_d0),
    .outputfm_V_4_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_address0),
    .outputfm_V_4_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_ce0),
    .outputfm_V_4_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_we0),
    .outputfm_V_4_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_d0),
    .outputfm_V_5_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_address0),
    .outputfm_V_5_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_ce0),
    .outputfm_V_5_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_we0),
    .outputfm_V_5_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_d0),
    .outputfm_V_6_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_address0),
    .outputfm_V_6_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_ce0),
    .outputfm_V_6_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_we0),
    .outputfm_V_6_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_d0),
    .outputfm_V_7_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_address0),
    .outputfm_V_7_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_ce0),
    .outputfm_V_7_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_we0),
    .outputfm_V_7_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_d0),
    .outputfm_V_8_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_address0),
    .outputfm_V_8_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_ce0),
    .outputfm_V_8_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_we0),
    .outputfm_V_8_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_d0),
    .outputfm_V_9_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_address0),
    .outputfm_V_9_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_ce0),
    .outputfm_V_9_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_we0),
    .outputfm_V_9_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_d0),
    .outputfm_V_10_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_address0),
    .outputfm_V_10_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_ce0),
    .outputfm_V_10_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_we0),
    .outputfm_V_10_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_d0),
    .outputfm_V_11_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_address0),
    .outputfm_V_11_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_ce0),
    .outputfm_V_11_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_we0),
    .outputfm_V_11_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_d0),
    .outputfm_V_12_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_address0),
    .outputfm_V_12_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_ce0),
    .outputfm_V_12_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_we0),
    .outputfm_V_12_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_d0),
    .outputfm_V_13_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_address0),
    .outputfm_V_13_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_ce0),
    .outputfm_V_13_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_we0),
    .outputfm_V_13_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_d0),
    .outputfm_V_14_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_address0),
    .outputfm_V_14_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_ce0),
    .outputfm_V_14_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_we0),
    .outputfm_V_14_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_d0),
    .outputfm_V_15_address0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_address0),
    .outputfm_V_15_ce0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_ce0),
    .outputfm_V_15_we0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_we0),
    .outputfm_V_15_d0(zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_d0)
);

zhang_cnn_write_output zhang_cnn_write_output_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zhang_cnn_write_output_U0_ap_start),
    .ap_done(zhang_cnn_write_output_U0_ap_done),
    .ap_continue(zhang_cnn_write_output_U0_ap_continue),
    .ap_idle(zhang_cnn_write_output_U0_ap_idle),
    .ap_ready(zhang_cnn_write_output_U0_ap_ready),
    .curr_layer_out_w_dout(curr_layer_in_out_w_channel_dout),
    .curr_layer_out_w_empty_n(curr_layer_in_out_w_channel_empty_n),
    .curr_layer_out_w_read(zhang_cnn_write_output_U0_curr_layer_out_w_read),
    .curr_layer_out_h_dout(curr_layer_in_out_h_channel_dout),
    .curr_layer_out_h_empty_n(curr_layer_in_out_h_channel_empty_n),
    .curr_layer_out_h_read(zhang_cnn_write_output_U0_curr_layer_out_h_read),
    .curr_layer_out_ch_dout(curr_layer_in_out_ch_channel_dout),
    .curr_layer_out_ch_empty_n(curr_layer_in_out_ch_channel_empty_n),
    .curr_layer_out_ch_read(zhang_cnn_write_output_U0_curr_layer_out_ch_read),
    .m_axi_out_r_AWVALID(zhang_cnn_write_output_U0_m_axi_out_r_AWVALID),
    .m_axi_out_r_AWREADY(m_axi_weights_AWREADY),
    .m_axi_out_r_AWADDR(zhang_cnn_write_output_U0_m_axi_out_r_AWADDR),
    .m_axi_out_r_AWID(zhang_cnn_write_output_U0_m_axi_out_r_AWID),
    .m_axi_out_r_AWLEN(zhang_cnn_write_output_U0_m_axi_out_r_AWLEN),
    .m_axi_out_r_AWSIZE(zhang_cnn_write_output_U0_m_axi_out_r_AWSIZE),
    .m_axi_out_r_AWBURST(zhang_cnn_write_output_U0_m_axi_out_r_AWBURST),
    .m_axi_out_r_AWLOCK(zhang_cnn_write_output_U0_m_axi_out_r_AWLOCK),
    .m_axi_out_r_AWCACHE(zhang_cnn_write_output_U0_m_axi_out_r_AWCACHE),
    .m_axi_out_r_AWPROT(zhang_cnn_write_output_U0_m_axi_out_r_AWPROT),
    .m_axi_out_r_AWQOS(zhang_cnn_write_output_U0_m_axi_out_r_AWQOS),
    .m_axi_out_r_AWREGION(zhang_cnn_write_output_U0_m_axi_out_r_AWREGION),
    .m_axi_out_r_AWUSER(zhang_cnn_write_output_U0_m_axi_out_r_AWUSER),
    .m_axi_out_r_WVALID(zhang_cnn_write_output_U0_m_axi_out_r_WVALID),
    .m_axi_out_r_WREADY(m_axi_weights_WREADY),
    .m_axi_out_r_WDATA(zhang_cnn_write_output_U0_m_axi_out_r_WDATA),
    .m_axi_out_r_WSTRB(zhang_cnn_write_output_U0_m_axi_out_r_WSTRB),
    .m_axi_out_r_WLAST(zhang_cnn_write_output_U0_m_axi_out_r_WLAST),
    .m_axi_out_r_WID(zhang_cnn_write_output_U0_m_axi_out_r_WID),
    .m_axi_out_r_WUSER(zhang_cnn_write_output_U0_m_axi_out_r_WUSER),
    .m_axi_out_r_ARVALID(zhang_cnn_write_output_U0_m_axi_out_r_ARVALID),
    .m_axi_out_r_ARREADY(1'b0),
    .m_axi_out_r_ARADDR(zhang_cnn_write_output_U0_m_axi_out_r_ARADDR),
    .m_axi_out_r_ARID(zhang_cnn_write_output_U0_m_axi_out_r_ARID),
    .m_axi_out_r_ARLEN(zhang_cnn_write_output_U0_m_axi_out_r_ARLEN),
    .m_axi_out_r_ARSIZE(zhang_cnn_write_output_U0_m_axi_out_r_ARSIZE),
    .m_axi_out_r_ARBURST(zhang_cnn_write_output_U0_m_axi_out_r_ARBURST),
    .m_axi_out_r_ARLOCK(zhang_cnn_write_output_U0_m_axi_out_r_ARLOCK),
    .m_axi_out_r_ARCACHE(zhang_cnn_write_output_U0_m_axi_out_r_ARCACHE),
    .m_axi_out_r_ARPROT(zhang_cnn_write_output_U0_m_axi_out_r_ARPROT),
    .m_axi_out_r_ARQOS(zhang_cnn_write_output_U0_m_axi_out_r_ARQOS),
    .m_axi_out_r_ARREGION(zhang_cnn_write_output_U0_m_axi_out_r_ARREGION),
    .m_axi_out_r_ARUSER(zhang_cnn_write_output_U0_m_axi_out_r_ARUSER),
    .m_axi_out_r_RVALID(1'b0),
    .m_axi_out_r_RREADY(zhang_cnn_write_output_U0_m_axi_out_r_RREADY),
    .m_axi_out_r_RDATA(ap_const_lv32_0),
    .m_axi_out_r_RLAST(1'b0),
    .m_axi_out_r_RID(1'b0),
    .m_axi_out_r_RUSER(1'b0),
    .m_axi_out_r_RRESP(ap_const_lv2_0),
    .m_axi_out_r_BVALID(m_axi_weights_BVALID),
    .m_axi_out_r_BREADY(zhang_cnn_write_output_U0_m_axi_out_r_BREADY),
    .m_axi_out_r_BRESP(m_axi_weights_BRESP),
    .m_axi_out_r_BID(m_axi_weights_BID),
    .m_axi_out_r_BUSER(m_axi_weights_BUSER),
    .out5_dout(out5_cast_channel_dout),
    .out5_empty_n(out5_cast_channel_empty_n),
    .out5_read(zhang_cnn_write_output_U0_out5_read),
    .to_r_dout(to_channel_dout),
    .to_r_empty_n(to_channel_empty_n),
    .to_r_read(zhang_cnn_write_output_U0_to_r_read),
    .row_dout(row_channel_dout),
    .row_empty_n(row_channel_empty_n),
    .row_read(zhang_cnn_write_output_U0_row_read),
    .col_dout(col_channel_dout),
    .col_empty_n(col_channel_empty_n),
    .col_read(zhang_cnn_write_output_U0_col_read),
    .biasbuf_V_address0(zhang_cnn_write_output_U0_biasbuf_V_address0),
    .biasbuf_V_ce0(zhang_cnn_write_output_U0_biasbuf_V_ce0),
    .biasbuf_V_q0(biasbuf_V_q0),
    .outputfm_V_15_address0(zhang_cnn_write_output_U0_outputfm_V_15_address0),
    .outputfm_V_15_ce0(zhang_cnn_write_output_U0_outputfm_V_15_ce0),
    .outputfm_V_15_q0(outputfm_V_15_t_q0_x),
    .outputfm_V_0_address0(zhang_cnn_write_output_U0_outputfm_V_0_address0),
    .outputfm_V_0_ce0(zhang_cnn_write_output_U0_outputfm_V_0_ce0),
    .outputfm_V_0_q0(outputfm_V_0_t_q0_x),
    .outputfm_V_3_address0(zhang_cnn_write_output_U0_outputfm_V_3_address0),
    .outputfm_V_3_ce0(zhang_cnn_write_output_U0_outputfm_V_3_ce0),
    .outputfm_V_3_q0(outputfm_V_3_t_q0_x),
    .outputfm_V_7_address0(zhang_cnn_write_output_U0_outputfm_V_7_address0),
    .outputfm_V_7_ce0(zhang_cnn_write_output_U0_outputfm_V_7_ce0),
    .outputfm_V_7_q0(outputfm_V_7_t_q0_x),
    .outputfm_V_14_address0(zhang_cnn_write_output_U0_outputfm_V_14_address0),
    .outputfm_V_14_ce0(zhang_cnn_write_output_U0_outputfm_V_14_ce0),
    .outputfm_V_14_q0(outputfm_V_14_t_q0_x),
    .outputfm_V_13_address0(zhang_cnn_write_output_U0_outputfm_V_13_address0),
    .outputfm_V_13_ce0(zhang_cnn_write_output_U0_outputfm_V_13_ce0),
    .outputfm_V_13_q0(outputfm_V_13_t_q0_x),
    .outputfm_V_10_address0(zhang_cnn_write_output_U0_outputfm_V_10_address0),
    .outputfm_V_10_ce0(zhang_cnn_write_output_U0_outputfm_V_10_ce0),
    .outputfm_V_10_q0(outputfm_V_10_t_q0_x),
    .outputfm_V_2_address0(zhang_cnn_write_output_U0_outputfm_V_2_address0),
    .outputfm_V_2_ce0(zhang_cnn_write_output_U0_outputfm_V_2_ce0),
    .outputfm_V_2_q0(outputfm_V_2_t_q0_x),
    .outputfm_V_4_address0(zhang_cnn_write_output_U0_outputfm_V_4_address0),
    .outputfm_V_4_ce0(zhang_cnn_write_output_U0_outputfm_V_4_ce0),
    .outputfm_V_4_q0(outputfm_V_4_t_q0_x),
    .outputfm_V_5_address0(zhang_cnn_write_output_U0_outputfm_V_5_address0),
    .outputfm_V_5_ce0(zhang_cnn_write_output_U0_outputfm_V_5_ce0),
    .outputfm_V_5_q0(outputfm_V_5_t_q0_x),
    .outputfm_V_11_address0(zhang_cnn_write_output_U0_outputfm_V_11_address0),
    .outputfm_V_11_ce0(zhang_cnn_write_output_U0_outputfm_V_11_ce0),
    .outputfm_V_11_q0(outputfm_V_11_t_q0_x),
    .outputfm_V_6_address0(zhang_cnn_write_output_U0_outputfm_V_6_address0),
    .outputfm_V_6_ce0(zhang_cnn_write_output_U0_outputfm_V_6_ce0),
    .outputfm_V_6_q0(outputfm_V_6_t_q0_x),
    .outputfm_V_8_address0(zhang_cnn_write_output_U0_outputfm_V_8_address0),
    .outputfm_V_8_ce0(zhang_cnn_write_output_U0_outputfm_V_8_ce0),
    .outputfm_V_8_q0(outputfm_V_8_t_q0_x),
    .outputfm_V_12_address0(zhang_cnn_write_output_U0_outputfm_V_12_address0),
    .outputfm_V_12_ce0(zhang_cnn_write_output_U0_outputfm_V_12_ce0),
    .outputfm_V_12_q0(outputfm_V_12_t_q0_x),
    .outputfm_V_1_address0(zhang_cnn_write_output_U0_outputfm_V_1_address0),
    .outputfm_V_1_ce0(zhang_cnn_write_output_U0_outputfm_V_1_ce0),
    .outputfm_V_1_q0(outputfm_V_1_t_q0_x),
    .outputfm_V_9_address0(zhang_cnn_write_output_U0_outputfm_V_9_address0),
    .outputfm_V_9_ce0(zhang_cnn_write_output_U0_outputfm_V_9_ce0),
    .outputfm_V_9_q0(outputfm_V_9_t_q0_x)
);

FIFO_zhang_cnn_dataflow_in_loop_to_loop_curr_layer_in_out_w_channel curr_layer_in_out_w_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_w_out_din),
    .if_full_n(curr_layer_in_out_w_channel_full_n),
    .if_write(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_w_out_write),
    .if_dout(curr_layer_in_out_w_channel_dout),
    .if_empty_n(curr_layer_in_out_w_channel_empty_n),
    .if_read(zhang_cnn_write_output_U0_curr_layer_out_w_read)
);

FIFO_zhang_cnn_dataflow_in_loop_to_loop_curr_layer_in_out_h_channel curr_layer_in_out_h_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_h_out_din),
    .if_full_n(curr_layer_in_out_h_channel_full_n),
    .if_write(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_h_out_write),
    .if_dout(curr_layer_in_out_h_channel_dout),
    .if_empty_n(curr_layer_in_out_h_channel_empty_n),
    .if_read(zhang_cnn_write_output_U0_curr_layer_out_h_read)
);

FIFO_zhang_cnn_dataflow_in_loop_to_loop_curr_layer_in_out_ch_channel curr_layer_in_out_ch_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_ch_out_din),
    .if_full_n(curr_layer_in_out_ch_channel_full_n),
    .if_write(zhang_cnn_ti_loop_proc10_U0_curr_layer_in_out_ch_out_write),
    .if_dout(curr_layer_in_out_ch_channel_dout),
    .if_empty_n(curr_layer_in_out_ch_channel_empty_n),
    .if_read(zhang_cnn_write_output_U0_curr_layer_out_ch_read)
);

FIFO_zhang_cnn_dataflow_in_loop_to_loop_to_channel to_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zhang_cnn_ti_loop_proc10_U0_to_out_din),
    .if_full_n(to_channel_full_n),
    .if_write(zhang_cnn_ti_loop_proc10_U0_to_out_write),
    .if_dout(to_channel_dout),
    .if_empty_n(to_channel_empty_n),
    .if_read(zhang_cnn_write_output_U0_to_r_read)
);

FIFO_zhang_cnn_dataflow_in_loop_to_loop_row_channel row_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zhang_cnn_ti_loop_proc10_U0_row_out_din),
    .if_full_n(row_channel_full_n),
    .if_write(zhang_cnn_ti_loop_proc10_U0_row_out_write),
    .if_dout(row_channel_dout),
    .if_empty_n(row_channel_empty_n),
    .if_read(zhang_cnn_write_output_U0_row_read)
);

FIFO_zhang_cnn_dataflow_in_loop_to_loop_col_channel col_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zhang_cnn_ti_loop_proc10_U0_col_out_din),
    .if_full_n(col_channel_full_n),
    .if_write(zhang_cnn_ti_loop_proc10_U0_col_out_write),
    .if_dout(col_channel_dout),
    .if_empty_n(col_channel_empty_n),
    .if_read(zhang_cnn_write_output_U0_col_read)
);

FIFO_zhang_cnn_dataflow_in_loop_to_loop_out5_cast_channel out5_cast_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zhang_cnn_ti_loop_proc10_U0_out5_cast_out_din),
    .if_full_n(out5_cast_channel_full_n),
    .if_write(zhang_cnn_ti_loop_proc10_U0_out5_cast_out_write),
    .if_dout(out5_cast_channel_dout),
    .if_empty_n(out5_cast_channel_empty_n),
    .if_read(zhang_cnn_write_output_U0_out5_read)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_0_i_address0),
    .i_ce0(outputfm_V_0_i_ce0),
    .i_we0(outputfm_V_0_i_we0),
    .i_d0(outputfm_V_0_i_d0),
    .i_q0(outputfm_V_0_i_q0),
    .t_address0(outputfm_V_0_t_address0),
    .t_ce0(outputfm_V_0_t_ce0),
    .t_we0(outputfm_V_0_t_we0),
    .t_d0(outputfm_V_0_t_d0),
    .t_q0(outputfm_V_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_0_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0),
    .t_empty_n(outputfm_V_0_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_1_i_address0),
    .i_ce0(outputfm_V_1_i_ce0),
    .i_we0(outputfm_V_1_i_we0),
    .i_d0(outputfm_V_1_i_d0),
    .i_q0(outputfm_V_1_i_q0),
    .t_address0(outputfm_V_1_t_address0),
    .t_ce0(outputfm_V_1_t_ce0),
    .t_we0(outputfm_V_1_t_we0),
    .t_d0(outputfm_V_1_t_d0),
    .t_q0(outputfm_V_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_1_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1),
    .t_empty_n(outputfm_V_1_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_2_i_address0),
    .i_ce0(outputfm_V_2_i_ce0),
    .i_we0(outputfm_V_2_i_we0),
    .i_d0(outputfm_V_2_i_d0),
    .i_q0(outputfm_V_2_i_q0),
    .t_address0(outputfm_V_2_t_address0),
    .t_ce0(outputfm_V_2_t_ce0),
    .t_we0(outputfm_V_2_t_we0),
    .t_d0(outputfm_V_2_t_d0),
    .t_q0(outputfm_V_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_2_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2),
    .t_empty_n(outputfm_V_2_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_3_i_address0),
    .i_ce0(outputfm_V_3_i_ce0),
    .i_we0(outputfm_V_3_i_we0),
    .i_d0(outputfm_V_3_i_d0),
    .i_q0(outputfm_V_3_i_q0),
    .t_address0(outputfm_V_3_t_address0),
    .t_ce0(outputfm_V_3_t_ce0),
    .t_we0(outputfm_V_3_t_we0),
    .t_d0(outputfm_V_3_t_d0),
    .t_q0(outputfm_V_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_3_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3),
    .t_empty_n(outputfm_V_3_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_4_i_address0),
    .i_ce0(outputfm_V_4_i_ce0),
    .i_we0(outputfm_V_4_i_we0),
    .i_d0(outputfm_V_4_i_d0),
    .i_q0(outputfm_V_4_i_q0),
    .t_address0(outputfm_V_4_t_address0),
    .t_ce0(outputfm_V_4_t_ce0),
    .t_we0(outputfm_V_4_t_we0),
    .t_d0(outputfm_V_4_t_d0),
    .t_q0(outputfm_V_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_4_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4),
    .t_empty_n(outputfm_V_4_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_5_i_address0),
    .i_ce0(outputfm_V_5_i_ce0),
    .i_we0(outputfm_V_5_i_we0),
    .i_d0(outputfm_V_5_i_d0),
    .i_q0(outputfm_V_5_i_q0),
    .t_address0(outputfm_V_5_t_address0),
    .t_ce0(outputfm_V_5_t_ce0),
    .t_we0(outputfm_V_5_t_we0),
    .t_d0(outputfm_V_5_t_d0),
    .t_q0(outputfm_V_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_5_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5),
    .t_empty_n(outputfm_V_5_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_6_i_address0),
    .i_ce0(outputfm_V_6_i_ce0),
    .i_we0(outputfm_V_6_i_we0),
    .i_d0(outputfm_V_6_i_d0),
    .i_q0(outputfm_V_6_i_q0),
    .t_address0(outputfm_V_6_t_address0),
    .t_ce0(outputfm_V_6_t_ce0),
    .t_we0(outputfm_V_6_t_we0),
    .t_d0(outputfm_V_6_t_d0),
    .t_q0(outputfm_V_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_6_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6),
    .t_empty_n(outputfm_V_6_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_7_i_address0),
    .i_ce0(outputfm_V_7_i_ce0),
    .i_we0(outputfm_V_7_i_we0),
    .i_d0(outputfm_V_7_i_d0),
    .i_q0(outputfm_V_7_i_q0),
    .t_address0(outputfm_V_7_t_address0),
    .t_ce0(outputfm_V_7_t_ce0),
    .t_we0(outputfm_V_7_t_we0),
    .t_d0(outputfm_V_7_t_d0),
    .t_q0(outputfm_V_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_7_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7),
    .t_empty_n(outputfm_V_7_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_8_i_address0),
    .i_ce0(outputfm_V_8_i_ce0),
    .i_we0(outputfm_V_8_i_we0),
    .i_d0(outputfm_V_8_i_d0),
    .i_q0(outputfm_V_8_i_q0),
    .t_address0(outputfm_V_8_t_address0),
    .t_ce0(outputfm_V_8_t_ce0),
    .t_we0(outputfm_V_8_t_we0),
    .t_d0(outputfm_V_8_t_d0),
    .t_q0(outputfm_V_8_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_8_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8),
    .t_empty_n(outputfm_V_8_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_9_i_address0),
    .i_ce0(outputfm_V_9_i_ce0),
    .i_we0(outputfm_V_9_i_we0),
    .i_d0(outputfm_V_9_i_d0),
    .i_q0(outputfm_V_9_i_q0),
    .t_address0(outputfm_V_9_t_address0),
    .t_ce0(outputfm_V_9_t_ce0),
    .t_we0(outputfm_V_9_t_we0),
    .t_d0(outputfm_V_9_t_d0),
    .t_q0(outputfm_V_9_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_9_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9),
    .t_empty_n(outputfm_V_9_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_10_i_address0),
    .i_ce0(outputfm_V_10_i_ce0),
    .i_we0(outputfm_V_10_i_we0),
    .i_d0(outputfm_V_10_i_d0),
    .i_q0(outputfm_V_10_i_q0),
    .t_address0(outputfm_V_10_t_address0),
    .t_ce0(outputfm_V_10_t_ce0),
    .t_we0(outputfm_V_10_t_we0),
    .t_d0(outputfm_V_10_t_d0),
    .t_q0(outputfm_V_10_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_10_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10),
    .t_empty_n(outputfm_V_10_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_11_i_address0),
    .i_ce0(outputfm_V_11_i_ce0),
    .i_we0(outputfm_V_11_i_we0),
    .i_d0(outputfm_V_11_i_d0),
    .i_q0(outputfm_V_11_i_q0),
    .t_address0(outputfm_V_11_t_address0),
    .t_ce0(outputfm_V_11_t_ce0),
    .t_we0(outputfm_V_11_t_we0),
    .t_d0(outputfm_V_11_t_d0),
    .t_q0(outputfm_V_11_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_11_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11),
    .t_empty_n(outputfm_V_11_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_12_i_address0),
    .i_ce0(outputfm_V_12_i_ce0),
    .i_we0(outputfm_V_12_i_we0),
    .i_d0(outputfm_V_12_i_d0),
    .i_q0(outputfm_V_12_i_q0),
    .t_address0(outputfm_V_12_t_address0),
    .t_ce0(outputfm_V_12_t_ce0),
    .t_we0(outputfm_V_12_t_we0),
    .t_d0(outputfm_V_12_t_d0),
    .t_q0(outputfm_V_12_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_12_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12),
    .t_empty_n(outputfm_V_12_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_13_i_address0),
    .i_ce0(outputfm_V_13_i_ce0),
    .i_we0(outputfm_V_13_i_we0),
    .i_d0(outputfm_V_13_i_d0),
    .i_q0(outputfm_V_13_i_q0),
    .t_address0(outputfm_V_13_t_address0),
    .t_ce0(outputfm_V_13_t_ce0),
    .t_we0(outputfm_V_13_t_we0),
    .t_d0(outputfm_V_13_t_d0),
    .t_q0(outputfm_V_13_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_13_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13),
    .t_empty_n(outputfm_V_13_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_14_i_address0),
    .i_ce0(outputfm_V_14_i_ce0),
    .i_we0(outputfm_V_14_i_we0),
    .i_d0(outputfm_V_14_i_d0),
    .i_q0(outputfm_V_14_i_q0),
    .t_address0(outputfm_V_14_t_address0),
    .t_ce0(outputfm_V_14_t_ce0),
    .t_we0(outputfm_V_14_t_we0),
    .t_d0(outputfm_V_14_t_d0),
    .t_q0(outputfm_V_14_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_14_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14),
    .t_empty_n(outputfm_V_14_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

zhang_cnn_dataflow_in_loop_to_loop_outputfm_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
outputfm_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(outputfm_V_15_i_address0),
    .i_ce0(outputfm_V_15_i_ce0),
    .i_we0(outputfm_V_15_i_we0),
    .i_d0(outputfm_V_15_i_d0),
    .i_q0(outputfm_V_15_i_q0),
    .t_address0(outputfm_V_15_t_address0),
    .t_ce0(outputfm_V_15_t_ce0),
    .t_we0(outputfm_V_15_t_we0),
    .t_d0(outputfm_V_15_t_d0),
    .t_q0(outputfm_V_15_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_15_i_full_n),
    .i_write(ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15),
    .t_empty_n(outputfm_V_15_t_empty_n),
    .t_read(zhang_cnn_write_output_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_sig_hs_ready))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_ap_ready <= 1'b0;
        end else if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_ap_ready)) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_ap_ready <= zhang_cnn_ti_loop_proc10_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status <= 1'b0;
    end else begin
        if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (zhang_cnn_ti_loop_proc10_U0_ap_continue == 1'b1))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status <= 1'b0;
        end else if (((zhang_cnn_ti_loop_proc10_U0_ap_done == 1'b1) & (1'b1 == zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status))) begin
            ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_zhang_cnn_write_output_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_sig_hs_ready))) begin
            ap_reg_zhang_cnn_write_output_U0_ap_ready <= 1'b0;
        end else if ((1'b0 == ap_reg_zhang_cnn_write_output_U0_ap_ready)) begin
            ap_reg_zhang_cnn_write_output_U0_ap_ready <= zhang_cnn_write_output_U0_ap_ready;
        end
    end
end

always @ (*) begin
    if ((ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status == 1'b1)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status)) begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9 = 1'b0;
    end else begin
        ap_chn_write_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9 = zhang_cnn_ti_loop_proc10_U0_ap_done;
    end
end

always @ (*) begin
    if (((zhang_cnn_ti_loop_proc10_U0_ap_idle == 1'b1) & (1'b1 == zhang_cnn_write_output_U0_ap_idle) & (1'b0 == outputfm_V_0_t_empty_n) & (1'b0 == outputfm_V_1_t_empty_n) & (1'b0 == outputfm_V_2_t_empty_n) & (1'b0 == outputfm_V_3_t_empty_n) & (1'b0 == outputfm_V_4_t_empty_n) & (1'b0 == outputfm_V_5_t_empty_n) & (1'b0 == outputfm_V_6_t_empty_n) & (1'b0 == outputfm_V_7_t_empty_n) & (1'b0 == outputfm_V_8_t_empty_n) & (1'b0 == outputfm_V_9_t_empty_n) & (1'b0 == outputfm_V_10_t_empty_n) & (1'b0 == outputfm_V_11_t_empty_n) & (1'b0 == outputfm_V_12_t_empty_n) & (1'b0 == outputfm_V_13_t_empty_n) & (1'b0 == outputfm_V_14_t_empty_n) & (1'b0 == outputfm_V_15_t_empty_n))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == zhang_cnn_write_output_U0_ap_done)) begin
        ap_sig_hs_done = 1'b1;
    end else begin
        ap_sig_hs_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_ap_ready) & (1'b1 == ap_sig_zhang_cnn_write_output_U0_ap_ready))) begin
        ap_sig_hs_ready = 1'b1;
    end else begin
        ap_sig_hs_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_ti_loop_proc10_U0_ap_ready)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_ap_ready = 1'b1;
    end else if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_ap_ready)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_ap_ready = zhang_cnn_ti_loop_proc10_U0_ap_ready;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_ap_ready)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_ap_start = ap_start;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status = outputfm_V_0_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status = outputfm_V_10_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status = outputfm_V_11_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status = outputfm_V_12_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status = outputfm_V_13_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status = outputfm_V_14_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status = outputfm_V_15_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status = outputfm_V_1_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status = outputfm_V_2_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status = outputfm_V_3_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status = outputfm_V_4_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status = outputfm_V_5_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status = outputfm_V_6_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status = outputfm_V_7_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status = outputfm_V_8_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status)) begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status = outputfm_V_9_i_full_n;
    end else begin
        ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_zhang_cnn_write_output_U0_ap_ready)) begin
        ap_sig_zhang_cnn_write_output_U0_ap_ready = 1'b1;
    end else if ((1'b0 == ap_reg_zhang_cnn_write_output_U0_ap_ready)) begin
        ap_sig_zhang_cnn_write_output_U0_ap_ready = zhang_cnn_write_output_U0_ap_ready;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_zhang_cnn_write_output_U0_ap_ready)) begin
        ap_sig_zhang_cnn_write_output_U0_ap_start = ap_start;
    end else begin
        ap_sig_zhang_cnn_write_output_U0_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status == 1'b1) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status) & (1'b1 == ap_sig_zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status))) begin
        zhang_cnn_ti_loop_proc10_U0_ap_continue = 1'b1;
    end else begin
        zhang_cnn_ti_loop_proc10_U0_ap_continue = 1'b0;
    end
end

assign ap_done = ap_sig_hs_done;

assign ap_ready = ap_sig_hs_ready;

assign ap_sig_hs_continue = ap_continue;

assign biasbuf_V_address0 = zhang_cnn_write_output_U0_biasbuf_V_address0;

assign biasbuf_V_address1 = ap_const_lv7_0;

assign biasbuf_V_ce0 = zhang_cnn_write_output_U0_biasbuf_V_ce0;

assign biasbuf_V_ce1 = 1'b0;

assign biasbuf_V_d0 = ap_const_lv48_0;

assign biasbuf_V_d1 = ap_const_lv48_0;

assign biasbuf_V_we0 = 1'b0;

assign biasbuf_V_we1 = 1'b0;

assign m_axi_weights_ARADDR = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARADDR;

assign m_axi_weights_ARBURST = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARBURST;

assign m_axi_weights_ARCACHE = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARCACHE;

assign m_axi_weights_ARID = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARID;

assign m_axi_weights_ARLEN = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARLEN;

assign m_axi_weights_ARLOCK = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARLOCK;

assign m_axi_weights_ARPROT = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARPROT;

assign m_axi_weights_ARQOS = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARQOS;

assign m_axi_weights_ARREGION = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARREGION;

assign m_axi_weights_ARSIZE = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARSIZE;

assign m_axi_weights_ARUSER = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARUSER;

assign m_axi_weights_ARVALID = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_ARVALID;

assign m_axi_weights_AWADDR = zhang_cnn_write_output_U0_m_axi_out_r_AWADDR;

assign m_axi_weights_AWBURST = zhang_cnn_write_output_U0_m_axi_out_r_AWBURST;

assign m_axi_weights_AWCACHE = zhang_cnn_write_output_U0_m_axi_out_r_AWCACHE;

assign m_axi_weights_AWID = zhang_cnn_write_output_U0_m_axi_out_r_AWID;

assign m_axi_weights_AWLEN = zhang_cnn_write_output_U0_m_axi_out_r_AWLEN;

assign m_axi_weights_AWLOCK = zhang_cnn_write_output_U0_m_axi_out_r_AWLOCK;

assign m_axi_weights_AWPROT = zhang_cnn_write_output_U0_m_axi_out_r_AWPROT;

assign m_axi_weights_AWQOS = zhang_cnn_write_output_U0_m_axi_out_r_AWQOS;

assign m_axi_weights_AWREGION = zhang_cnn_write_output_U0_m_axi_out_r_AWREGION;

assign m_axi_weights_AWSIZE = zhang_cnn_write_output_U0_m_axi_out_r_AWSIZE;

assign m_axi_weights_AWUSER = zhang_cnn_write_output_U0_m_axi_out_r_AWUSER;

assign m_axi_weights_AWVALID = zhang_cnn_write_output_U0_m_axi_out_r_AWVALID;

assign m_axi_weights_BREADY = zhang_cnn_write_output_U0_m_axi_out_r_BREADY;

assign m_axi_weights_RREADY = zhang_cnn_ti_loop_proc10_U0_m_axi_weights_RREADY;

assign m_axi_weights_WDATA = zhang_cnn_write_output_U0_m_axi_out_r_WDATA;

assign m_axi_weights_WID = zhang_cnn_write_output_U0_m_axi_out_r_WID;

assign m_axi_weights_WLAST = zhang_cnn_write_output_U0_m_axi_out_r_WLAST;

assign m_axi_weights_WSTRB = zhang_cnn_write_output_U0_m_axi_out_r_WSTRB;

assign m_axi_weights_WUSER = zhang_cnn_write_output_U0_m_axi_out_r_WUSER;

assign m_axi_weights_WVALID = zhang_cnn_write_output_U0_m_axi_out_r_WVALID;

assign outputfm_V_0_address0 = ap_const_lv9_0;

assign outputfm_V_0_address1 = ap_const_lv9_0;

assign outputfm_V_0_ce0 = 1'b0;

assign outputfm_V_0_ce1 = 1'b0;

assign outputfm_V_0_d0 = ap_const_lv48_0;

assign outputfm_V_0_d1 = ap_const_lv48_0;

assign outputfm_V_0_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_address0;

assign outputfm_V_0_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_ce0;

assign outputfm_V_0_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_d0;

assign outputfm_V_0_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_we0;

assign outputfm_V_0_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_0_address0;

assign outputfm_V_0_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_0_ce0;

assign outputfm_V_0_t_d0_x = ap_const_lv48_0;

assign outputfm_V_0_t_q0_x = ap_const_lv48_0;

assign outputfm_V_0_t_we0_x = 1'b0;

assign outputfm_V_0_we0 = 1'b0;

assign outputfm_V_0_we1 = 1'b0;

assign outputfm_V_10_address0 = ap_const_lv9_0;

assign outputfm_V_10_address1 = ap_const_lv9_0;

assign outputfm_V_10_ce0 = 1'b0;

assign outputfm_V_10_ce1 = 1'b0;

assign outputfm_V_10_d0 = ap_const_lv48_0;

assign outputfm_V_10_d1 = ap_const_lv48_0;

assign outputfm_V_10_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_address0;

assign outputfm_V_10_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_ce0;

assign outputfm_V_10_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_d0;

assign outputfm_V_10_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_we0;

assign outputfm_V_10_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_10_address0;

assign outputfm_V_10_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_10_ce0;

assign outputfm_V_10_t_d0_x = ap_const_lv48_0;

assign outputfm_V_10_t_q0_x = ap_const_lv48_0;

assign outputfm_V_10_t_we0_x = 1'b0;

assign outputfm_V_10_we0 = 1'b0;

assign outputfm_V_10_we1 = 1'b0;

assign outputfm_V_11_address0 = ap_const_lv9_0;

assign outputfm_V_11_address1 = ap_const_lv9_0;

assign outputfm_V_11_ce0 = 1'b0;

assign outputfm_V_11_ce1 = 1'b0;

assign outputfm_V_11_d0 = ap_const_lv48_0;

assign outputfm_V_11_d1 = ap_const_lv48_0;

assign outputfm_V_11_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_address0;

assign outputfm_V_11_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_ce0;

assign outputfm_V_11_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_d0;

assign outputfm_V_11_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_we0;

assign outputfm_V_11_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_11_address0;

assign outputfm_V_11_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_11_ce0;

assign outputfm_V_11_t_d0_x = ap_const_lv48_0;

assign outputfm_V_11_t_q0_x = ap_const_lv48_0;

assign outputfm_V_11_t_we0_x = 1'b0;

assign outputfm_V_11_we0 = 1'b0;

assign outputfm_V_11_we1 = 1'b0;

assign outputfm_V_12_address0 = ap_const_lv9_0;

assign outputfm_V_12_address1 = ap_const_lv9_0;

assign outputfm_V_12_ce0 = 1'b0;

assign outputfm_V_12_ce1 = 1'b0;

assign outputfm_V_12_d0 = ap_const_lv48_0;

assign outputfm_V_12_d1 = ap_const_lv48_0;

assign outputfm_V_12_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_address0;

assign outputfm_V_12_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_ce0;

assign outputfm_V_12_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_d0;

assign outputfm_V_12_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_we0;

assign outputfm_V_12_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_12_address0;

assign outputfm_V_12_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_12_ce0;

assign outputfm_V_12_t_d0_x = ap_const_lv48_0;

assign outputfm_V_12_t_q0_x = ap_const_lv48_0;

assign outputfm_V_12_t_we0_x = 1'b0;

assign outputfm_V_12_we0 = 1'b0;

assign outputfm_V_12_we1 = 1'b0;

assign outputfm_V_13_address0 = ap_const_lv9_0;

assign outputfm_V_13_address1 = ap_const_lv9_0;

assign outputfm_V_13_ce0 = 1'b0;

assign outputfm_V_13_ce1 = 1'b0;

assign outputfm_V_13_d0 = ap_const_lv48_0;

assign outputfm_V_13_d1 = ap_const_lv48_0;

assign outputfm_V_13_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_address0;

assign outputfm_V_13_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_ce0;

assign outputfm_V_13_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_d0;

assign outputfm_V_13_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_we0;

assign outputfm_V_13_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_13_address0;

assign outputfm_V_13_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_13_ce0;

assign outputfm_V_13_t_d0_x = ap_const_lv48_0;

assign outputfm_V_13_t_q0_x = ap_const_lv48_0;

assign outputfm_V_13_t_we0_x = 1'b0;

assign outputfm_V_13_we0 = 1'b0;

assign outputfm_V_13_we1 = 1'b0;

assign outputfm_V_14_address0 = ap_const_lv9_0;

assign outputfm_V_14_address1 = ap_const_lv9_0;

assign outputfm_V_14_ce0 = 1'b0;

assign outputfm_V_14_ce1 = 1'b0;

assign outputfm_V_14_d0 = ap_const_lv48_0;

assign outputfm_V_14_d1 = ap_const_lv48_0;

assign outputfm_V_14_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_address0;

assign outputfm_V_14_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_ce0;

assign outputfm_V_14_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_d0;

assign outputfm_V_14_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_we0;

assign outputfm_V_14_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_14_address0;

assign outputfm_V_14_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_14_ce0;

assign outputfm_V_14_t_d0_x = ap_const_lv48_0;

assign outputfm_V_14_t_q0_x = ap_const_lv48_0;

assign outputfm_V_14_t_we0_x = 1'b0;

assign outputfm_V_14_we0 = 1'b0;

assign outputfm_V_14_we1 = 1'b0;

assign outputfm_V_15_address0 = ap_const_lv9_0;

assign outputfm_V_15_address1 = ap_const_lv9_0;

assign outputfm_V_15_ce0 = 1'b0;

assign outputfm_V_15_ce1 = 1'b0;

assign outputfm_V_15_d0 = ap_const_lv48_0;

assign outputfm_V_15_d1 = ap_const_lv48_0;

assign outputfm_V_15_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_address0;

assign outputfm_V_15_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_ce0;

assign outputfm_V_15_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_d0;

assign outputfm_V_15_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_we0;

assign outputfm_V_15_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_15_address0;

assign outputfm_V_15_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_15_ce0;

assign outputfm_V_15_t_d0_x = ap_const_lv48_0;

assign outputfm_V_15_t_q0_x = ap_const_lv48_0;

assign outputfm_V_15_t_we0_x = 1'b0;

assign outputfm_V_15_we0 = 1'b0;

assign outputfm_V_15_we1 = 1'b0;

assign outputfm_V_1_address0 = ap_const_lv9_0;

assign outputfm_V_1_address1 = ap_const_lv9_0;

assign outputfm_V_1_ce0 = 1'b0;

assign outputfm_V_1_ce1 = 1'b0;

assign outputfm_V_1_d0 = ap_const_lv48_0;

assign outputfm_V_1_d1 = ap_const_lv48_0;

assign outputfm_V_1_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_address0;

assign outputfm_V_1_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_ce0;

assign outputfm_V_1_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_d0;

assign outputfm_V_1_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_we0;

assign outputfm_V_1_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_1_address0;

assign outputfm_V_1_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_1_ce0;

assign outputfm_V_1_t_d0_x = ap_const_lv48_0;

assign outputfm_V_1_t_q0_x = ap_const_lv48_0;

assign outputfm_V_1_t_we0_x = 1'b0;

assign outputfm_V_1_we0 = 1'b0;

assign outputfm_V_1_we1 = 1'b0;

assign outputfm_V_2_address0 = ap_const_lv9_0;

assign outputfm_V_2_address1 = ap_const_lv9_0;

assign outputfm_V_2_ce0 = 1'b0;

assign outputfm_V_2_ce1 = 1'b0;

assign outputfm_V_2_d0 = ap_const_lv48_0;

assign outputfm_V_2_d1 = ap_const_lv48_0;

assign outputfm_V_2_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_address0;

assign outputfm_V_2_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_ce0;

assign outputfm_V_2_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_d0;

assign outputfm_V_2_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_we0;

assign outputfm_V_2_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_2_address0;

assign outputfm_V_2_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_2_ce0;

assign outputfm_V_2_t_d0_x = ap_const_lv48_0;

assign outputfm_V_2_t_q0_x = ap_const_lv48_0;

assign outputfm_V_2_t_we0_x = 1'b0;

assign outputfm_V_2_we0 = 1'b0;

assign outputfm_V_2_we1 = 1'b0;

assign outputfm_V_3_address0 = ap_const_lv9_0;

assign outputfm_V_3_address1 = ap_const_lv9_0;

assign outputfm_V_3_ce0 = 1'b0;

assign outputfm_V_3_ce1 = 1'b0;

assign outputfm_V_3_d0 = ap_const_lv48_0;

assign outputfm_V_3_d1 = ap_const_lv48_0;

assign outputfm_V_3_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_address0;

assign outputfm_V_3_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_ce0;

assign outputfm_V_3_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_d0;

assign outputfm_V_3_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_we0;

assign outputfm_V_3_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_3_address0;

assign outputfm_V_3_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_3_ce0;

assign outputfm_V_3_t_d0_x = ap_const_lv48_0;

assign outputfm_V_3_t_q0_x = ap_const_lv48_0;

assign outputfm_V_3_t_we0_x = 1'b0;

assign outputfm_V_3_we0 = 1'b0;

assign outputfm_V_3_we1 = 1'b0;

assign outputfm_V_4_address0 = ap_const_lv9_0;

assign outputfm_V_4_address1 = ap_const_lv9_0;

assign outputfm_V_4_ce0 = 1'b0;

assign outputfm_V_4_ce1 = 1'b0;

assign outputfm_V_4_d0 = ap_const_lv48_0;

assign outputfm_V_4_d1 = ap_const_lv48_0;

assign outputfm_V_4_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_address0;

assign outputfm_V_4_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_ce0;

assign outputfm_V_4_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_d0;

assign outputfm_V_4_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_we0;

assign outputfm_V_4_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_4_address0;

assign outputfm_V_4_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_4_ce0;

assign outputfm_V_4_t_d0_x = ap_const_lv48_0;

assign outputfm_V_4_t_q0_x = ap_const_lv48_0;

assign outputfm_V_4_t_we0_x = 1'b0;

assign outputfm_V_4_we0 = 1'b0;

assign outputfm_V_4_we1 = 1'b0;

assign outputfm_V_5_address0 = ap_const_lv9_0;

assign outputfm_V_5_address1 = ap_const_lv9_0;

assign outputfm_V_5_ce0 = 1'b0;

assign outputfm_V_5_ce1 = 1'b0;

assign outputfm_V_5_d0 = ap_const_lv48_0;

assign outputfm_V_5_d1 = ap_const_lv48_0;

assign outputfm_V_5_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_address0;

assign outputfm_V_5_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_ce0;

assign outputfm_V_5_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_d0;

assign outputfm_V_5_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_we0;

assign outputfm_V_5_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_5_address0;

assign outputfm_V_5_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_5_ce0;

assign outputfm_V_5_t_d0_x = ap_const_lv48_0;

assign outputfm_V_5_t_q0_x = ap_const_lv48_0;

assign outputfm_V_5_t_we0_x = 1'b0;

assign outputfm_V_5_we0 = 1'b0;

assign outputfm_V_5_we1 = 1'b0;

assign outputfm_V_6_address0 = ap_const_lv9_0;

assign outputfm_V_6_address1 = ap_const_lv9_0;

assign outputfm_V_6_ce0 = 1'b0;

assign outputfm_V_6_ce1 = 1'b0;

assign outputfm_V_6_d0 = ap_const_lv48_0;

assign outputfm_V_6_d1 = ap_const_lv48_0;

assign outputfm_V_6_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_address0;

assign outputfm_V_6_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_ce0;

assign outputfm_V_6_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_d0;

assign outputfm_V_6_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_we0;

assign outputfm_V_6_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_6_address0;

assign outputfm_V_6_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_6_ce0;

assign outputfm_V_6_t_d0_x = ap_const_lv48_0;

assign outputfm_V_6_t_q0_x = ap_const_lv48_0;

assign outputfm_V_6_t_we0_x = 1'b0;

assign outputfm_V_6_we0 = 1'b0;

assign outputfm_V_6_we1 = 1'b0;

assign outputfm_V_7_address0 = ap_const_lv9_0;

assign outputfm_V_7_address1 = ap_const_lv9_0;

assign outputfm_V_7_ce0 = 1'b0;

assign outputfm_V_7_ce1 = 1'b0;

assign outputfm_V_7_d0 = ap_const_lv48_0;

assign outputfm_V_7_d1 = ap_const_lv48_0;

assign outputfm_V_7_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_address0;

assign outputfm_V_7_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_ce0;

assign outputfm_V_7_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_d0;

assign outputfm_V_7_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_we0;

assign outputfm_V_7_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_7_address0;

assign outputfm_V_7_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_7_ce0;

assign outputfm_V_7_t_d0_x = ap_const_lv48_0;

assign outputfm_V_7_t_q0_x = ap_const_lv48_0;

assign outputfm_V_7_t_we0_x = 1'b0;

assign outputfm_V_7_we0 = 1'b0;

assign outputfm_V_7_we1 = 1'b0;

assign outputfm_V_8_address0 = ap_const_lv9_0;

assign outputfm_V_8_address1 = ap_const_lv9_0;

assign outputfm_V_8_ce0 = 1'b0;

assign outputfm_V_8_ce1 = 1'b0;

assign outputfm_V_8_d0 = ap_const_lv48_0;

assign outputfm_V_8_d1 = ap_const_lv48_0;

assign outputfm_V_8_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_address0;

assign outputfm_V_8_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_ce0;

assign outputfm_V_8_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_d0;

assign outputfm_V_8_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_we0;

assign outputfm_V_8_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_8_address0;

assign outputfm_V_8_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_8_ce0;

assign outputfm_V_8_t_d0_x = ap_const_lv48_0;

assign outputfm_V_8_t_q0_x = ap_const_lv48_0;

assign outputfm_V_8_t_we0_x = 1'b0;

assign outputfm_V_8_we0 = 1'b0;

assign outputfm_V_8_we1 = 1'b0;

assign outputfm_V_9_address0 = ap_const_lv9_0;

assign outputfm_V_9_address1 = ap_const_lv9_0;

assign outputfm_V_9_ce0 = 1'b0;

assign outputfm_V_9_ce1 = 1'b0;

assign outputfm_V_9_d0 = ap_const_lv48_0;

assign outputfm_V_9_d1 = ap_const_lv48_0;

assign outputfm_V_9_i_address0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_address0;

assign outputfm_V_9_i_ce0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_ce0;

assign outputfm_V_9_i_d0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_d0;

assign outputfm_V_9_i_we0_x = zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_we0;

assign outputfm_V_9_t_address0_x = zhang_cnn_write_output_U0_outputfm_V_9_address0;

assign outputfm_V_9_t_ce0_x = zhang_cnn_write_output_U0_outputfm_V_9_ce0;

assign outputfm_V_9_t_d0_x = ap_const_lv48_0;

assign outputfm_V_9_t_q0_x = ap_const_lv48_0;

assign outputfm_V_9_t_we0_x = 1'b0;

assign outputfm_V_9_we0 = 1'b0;

assign outputfm_V_9_we1 = 1'b0;

assign zhang_cnn_ti_loop_proc10_U0_ap_start = ap_sig_zhang_cnn_ti_loop_proc10_U0_ap_start;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_0_pipo_status = outputfm_V_0_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_10_pipo_status = outputfm_V_10_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_11_pipo_status = outputfm_V_11_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_12_pipo_status = outputfm_V_12_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_13_pipo_status = outputfm_V_13_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_14_pipo_status = outputfm_V_14_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_15_pipo_status = outputfm_V_15_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_1_pipo_status = outputfm_V_1_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_2_pipo_status = outputfm_V_2_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_3_pipo_status = outputfm_V_3_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_4_pipo_status = outputfm_V_4_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_5_pipo_status = outputfm_V_5_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_6_pipo_status = outputfm_V_6_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_7_pipo_status = outputfm_V_7_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_8_pipo_status = outputfm_V_8_i_full_n;

assign zhang_cnn_ti_loop_proc10_U0_outputfm_V_9_pipo_status = outputfm_V_9_i_full_n;

assign zhang_cnn_write_output_U0_ap_continue = ap_continue;

assign zhang_cnn_write_output_U0_ap_start = (outputfm_V_0_t_empty_n & outputfm_V_1_t_empty_n & outputfm_V_2_t_empty_n & outputfm_V_3_t_empty_n & outputfm_V_4_t_empty_n & outputfm_V_5_t_empty_n & outputfm_V_6_t_empty_n & outputfm_V_7_t_empty_n & outputfm_V_8_t_empty_n & outputfm_V_9_t_empty_n & outputfm_V_10_t_empty_n & outputfm_V_11_t_empty_n & outputfm_V_12_t_empty_n & outputfm_V_13_t_empty_n & outputfm_V_14_t_empty_n & outputfm_V_15_t_empty_n & ap_sig_zhang_cnn_write_output_U0_ap_start);

endmodule //zhang_cnn_dataflow_in_loop_to_loop
