Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Sep 19 12:04:24 2023
| Host         : Samarth running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     5           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Fclk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cd/clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tlc/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tlc/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tlc/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tlc/hgw_sig_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            hgw_sig[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 4.248ns (57.654%)  route 3.120ns (42.346%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         LDCE                         0.000     0.000 r  tlc/hgw_sig_reg[0]/G
    SLICE_X43Y54         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  tlc/hgw_sig_reg[0]/Q
                         net (fo=1, routed)           3.120     3.883    hgw_sig_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.485     7.369 r  hgw_sig_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.369    hgw_sig[0]
    G14                                                               r  hgw_sig[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlc/hgw_sig_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            hgw_sig[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 4.273ns (57.986%)  route 3.096ns (42.014%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         LDCE                         0.000     0.000 r  tlc/hgw_sig_reg[1]/G
    SLICE_X43Y54         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  tlc/hgw_sig_reg[1]/Q
                         net (fo=1, routed)           3.096     3.859    hgw_sig_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.510     7.369 r  hgw_sig_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.369    hgw_sig[1]
    D18                                                               r  hgw_sig[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlc/cnt_sig_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cnt_sig[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.979ns  (logic 4.302ns (71.952%)  route 1.677ns (28.048%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         LDCE                         0.000     0.000 r  tlc/cnt_sig_reg[1]/G
    SLICE_X43Y54         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  tlc/cnt_sig_reg[1]/Q
                         net (fo=1, routed)           1.677     2.440    cnt_sig_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.979 r  cnt_sig_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.979    cnt_sig[1]
    M15                                                               r  cnt_sig[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlc/cnt_sig_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cnt_sig[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 4.294ns (71.963%)  route 1.673ns (28.037%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         LDCE                         0.000     0.000 r  tlc/cnt_sig_reg[0]/G
    SLICE_X43Y53         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  tlc/cnt_sig_reg[0]/Q
                         net (fo=1, routed)           1.673     2.436    cnt_sig_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.967 r  cnt_sig_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.967    cnt_sig[0]
    M14                                                               r  cnt_sig[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t
                            (input port)
  Destination:            tlc/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.167ns  (logic 1.601ns (38.416%)  route 2.566ns (61.584%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  t (IN)
                         net (fo=0)                   0.000     0.000    t
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  t_IBUF_inst/O
                         net (fo=3, routed)           2.566     4.017    tlc/t_IBUF
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.150     4.167 r  tlc/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.167    tlc/FSM_sequential_state[2]_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  tlc/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t
                            (input port)
  Destination:            tlc/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.141ns  (logic 1.575ns (38.030%)  route 2.566ns (61.970%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  t (IN)
                         net (fo=0)                   0.000     0.000    t
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  t_IBUF_inst/O
                         net (fo=3, routed)           2.566     4.017    tlc/t_IBUF
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.141 r  tlc/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.141    tlc/next_state[0]
    SLICE_X42Y53         FDCE                                         r  tlc/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t
                            (input port)
  Destination:            tlc/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.131ns  (logic 1.575ns (38.122%)  route 2.556ns (61.878%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  t (IN)
                         net (fo=0)                   0.000     0.000    t
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  t_IBUF_inst/O
                         net (fo=3, routed)           2.556     4.007    tlc/t_IBUF
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124     4.131 r  tlc/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.131    tlc/next_state[1]
    SLICE_X42Y53         FDCE                                         r  tlc/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tlc/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.715ns  (logic 1.452ns (53.488%)  route 1.263ns (46.512%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.263     2.715    tlc/rst
    SLICE_X42Y53         FDCE                                         f  tlc/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tlc/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.715ns  (logic 1.452ns (53.488%)  route 1.263ns (46.512%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.263     2.715    tlc/rst
    SLICE_X42Y53         FDCE                                         f  tlc/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tlc/FSM_sequential_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.715ns  (logic 1.452ns (53.488%)  route 1.263ns (46.512%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.263     2.715    tlc/rst
    SLICE_X42Y53         FDCE                                         f  tlc/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tlc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlc/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  tlc/FSM_sequential_state_reg[0]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tlc/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.186     0.350    tlc/state[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.043     0.393 r  tlc/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    tlc/FSM_sequential_state[2]_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  tlc/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlc/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  tlc/FSM_sequential_state_reg[0]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tlc/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.186     0.350    tlc/state[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     0.395 r  tlc/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    tlc/next_state[0]
    SLICE_X42Y53         FDCE                                         r  tlc/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlc/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  tlc/FSM_sequential_state_reg[0]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tlc/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.186     0.350    tlc/state[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.395 r  tlc/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    tlc/next_state[1]
    SLICE_X42Y53         FDCE                                         r  tlc/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlc/cnt_sig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.209ns (47.762%)  route 0.229ns (52.238%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  tlc/FSM_sequential_state_reg[1]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tlc/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.172     0.336    tlc/state[1]
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.045     0.381 r  tlc//i___0/O
                         net (fo=1, routed)           0.056     0.438    tlc//i___0_n_0
    SLICE_X43Y54         LDCE                                         r  tlc/cnt_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlc/hgw_sig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.209ns (47.375%)  route 0.232ns (52.625%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  tlc/FSM_sequential_state_reg[1]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tlc/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.176     0.340    tlc/state[1]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.385 r  tlc/hgw_sig_reg[0]_i_1/O
                         net (fo=1, routed)           0.056     0.441    tlc/hgw_sig_reg[0]_i_1_n_0
    SLICE_X43Y54         LDCE                                         r  tlc/hgw_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlc/cnt_sig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.207ns (38.156%)  route 0.336ns (61.844%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  tlc/FSM_sequential_state_reg[0]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tlc/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.186     0.350    tlc/state[0]
    SLICE_X42Y53         LUT3 (Prop_lut3_I2_O)        0.043     0.393 r  tlc/cnt_sig_reg[0]_i_1/O
                         net (fo=1, routed)           0.149     0.543    tlc/cnt_sig_reg[0]_i_1_n_0
    SLICE_X43Y53         LDCE                                         r  tlc/cnt_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlc/hgw_sig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.212ns (37.295%)  route 0.356ns (62.705%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  tlc/FSM_sequential_state_reg[1]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tlc/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.176     0.340    tlc/state[1]
    SLICE_X42Y54         LUT3 (Prop_lut3_I0_O)        0.048     0.388 r  tlc/hgw_sig_reg[1]_i_1/O
                         net (fo=1, routed)           0.180     0.568    tlc/hgw_sig_reg[1]_i_1_n_0
    SLICE_X43Y54         LDCE                                         r  tlc/hgw_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.209ns (33.622%)  route 0.413ns (66.378%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  cd/cnt_reg[0]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  cd/cnt_reg[0]/Q
                         net (fo=1, routed)           0.285     0.449    cd/cnt_reg[0]
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.494 r  cd/clk_i_1/O
                         net (fo=2, routed)           0.127     0.622    cd/p_0_in
    SLICE_X42Y54         FDRE                                         r  cd/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd/clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.209ns (30.651%)  route 0.473ns (69.349%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  cd/cnt_reg[0]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  cd/cnt_reg[0]/Q
                         net (fo=1, routed)           0.285     0.449    cd/cnt_reg[0]
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.494 r  cd/clk_i_1/O
                         net (fo=2, routed)           0.187     0.682    cd/p_0_in
    SLICE_X42Y54         FDRE                                         r  cd/clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tlc/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.220ns (30.689%)  route 0.498ns (69.311%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.498     0.718    tlc/rst
    SLICE_X42Y53         FDCE                                         f  tlc/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





