/*
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:    saber2_mmu.c
 * Purpose: Maintains all the debug information for mmu
 *          feature for saber2.
*/

#include <appl/diag/techsupport.h>
#include <soc/mcm/allenum.h>

extern char * techsupport_mmu_diag_cmdlist[];
extern char * techsupport_mmu_sw_dump_cmdlist[];

/* "mmu" feature's diag command list valid only for Saber2 */
char * techsupport_mmu_saber2_diag_cmdlist[] = {
    NULL /* Must be the last element in this structure */
};

#ifndef BCM_SW_STATE_DUMP_DISABLE
/* "mmu" feature's software dump command list valid only for Saber2 */
char * techsupport_mmu_saber2_sw_dump_cmdlist[] = {
    NULL /* Must be the last element in this structure */
};
#endif /* BCM_SW_STATE_DUMP_DISABLE */


/* Structure that maintains memory list for
 * "mmu" feature for Saber2 chipset. */
static soc_mem_t techsupport_mmu_saber2_memory_table_list[] = {
    EGR_MMU_REQUESTSm,
    MMU_CHFC_SYSPORT_MAPPINGm,
    MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm,
    MMU_IPCTR_PG_COUNTER_0m,
    MMU_IPCTR_PG_COUNTER_1m,    
    MMU_ENQ_SRC_PORT_STATE_0m,
    MMU_ENQ_SRC_PORT_STATE_1m,
    MMU_ENQ_SRC_PORT_STATE_2m,
    MMU_ENQ_SRC_PPP_TO_S1_LOOKUPm,
    MMU_EXT_MC_GROUP_MAPm,
    MMU_EXT_MC_QUEUE_LIST0m,
    MMU_EXT_MC_QUEUE_LIST4m,
    MMU_INITIAL_NHOP_TBLm,
    MMU_INTFI_BASE_INDEX_TBLm,    
    MMU_INTFI_FC_MAP_TBL0m,
    MMU_INTFI_FC_MAP_TBL1m,
    MMU_INTFI_FC_MAP_TBL2m,
    MMU_INTFI_FC_ST_TBL0m,
    MMU_INTFI_FC_ST_TBL1m,
    MMU_INTFI_FC_ST_TBL2m,
    MMU_INTFI_MERGE_ST_TBLm,
    MMU_INTFI_OFFSET_MAP_TBLm,
    MMU_INTFI_PFC_ST_TBLm,
    MMU_INTFI_ST_TRANS_TBLm,
    MMU_INTFO_TC2PRI_MAPPINGm,
    MMU_IPCTR_CTXT_COUNTER_0m,
    MMU_IPMC_GROUP_TBLm,    
    MMU_PROT_GROUP_TABLEm,    
    MMU_RDE_ADM_DPC_STORE_MEMm,
    MMU_RDE_ITE_REL_FIFO_MEMm,
    MMU_RDE_PQE_FIFO_MEMm,
    MMU_RDE_REAL_CELL_FIFO_MEMm,
    MMU_RDE_TXQ_FLLm,
    MMU_RDE_TXQ_QLLm,
    MMU_RDE_TXQ_STATEm,
    MMU_REPL_GRP_TBL0m,
    MMU_REPL_GRP_TBL1m,
    MMU_REPL_HEAD_TBLm,
    MMU_REPL_LIST_TBLm,
    MMU_REPL_MAP_TBLm,
    MMU_REPL_STATE_TBLm,
    MMU_RPFAP_BITMAPm,
    MMU_RPFAP_STACKm,
    MMU_RQE_QMGR_FLLm,
    MMU_RQE_QMGR_QLLm,
    MMU_RQE_QUEUE_OP_NODE_MAPm,
    MMU_RQE_WORK_QUEUEm,
    MMU_THDO_CTRO_UC_DTYPEm,
    MMU_THDO_CTRO_UC_PKT_STOREm,
    MMU_THDO_OPNCONFIG_CELLm,
    MMU_THDO_OPNCONFIG_QENTRYm,
    MMU_THDO_OPNCOUNT_CELLm,
    MMU_THDO_OPNOFFSET_CELLm,
    MMU_THDO_OPNOFFSET_QENTRYm,
    MMU_THDO_OPNSTATUS_CELLm,
    MMU_THDO_OPNSTATUS_QENTRYm,
    MMU_THDO_QCONFIG_CELLm,
    MMU_THDO_QCONFIG_QENTRYm,
    MMU_THDO_QCOUNT_CELLm,
    MMU_THDO_QOFFSET_CELLm,
    MMU_THDO_QOFFSET_QENTRYm,
    MMU_THDO_QRESET_VALUE_CELLm,
    MMU_THDO_QRESET_VALUE_QENTRYm,
    MMU_THDO_QSTATUS_CELLm,
    MMU_THDO_QSTATUS_QENTRYm,
    MMU_TOQ_PORT_STATE_MEMm,
    MMU_TOQ_STATE_MEM0m,
    MMU_TOQ_STATE_MEM1m,
    MMU_WRED_DROP_CURVE_PROFILE_0m,
    MMU_WRED_DROP_CURVE_PROFILE_1m,
    MMU_WRED_DROP_CURVE_PROFILE_2m,
    MMU_WRED_DROP_CURVE_PROFILE_3m,
    MMU_WRED_DROP_CURVE_PROFILE_4m,
    MMU_WRED_DROP_CURVE_PROFILE_5m,
    MMU_WRED_OPN_AVG_QSIZE_BUFFERm,
    MMU_WRED_OPN_AVG_QSIZE_QENTRYm,
    MMU_WRED_OPN_CONFIG_BUFFERm,
    MMU_WRED_OPN_CONFIG_QENTRYm,
    MMU_WRED_OPN_DROP_THD_DEQm,
    MMU_WRED_OPN_DROP_THD_ENQm,
    MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm,
    MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm,
    MMU_WRED_QUEUE_CONFIG_BUFFERm,
    MMU_WRED_QUEUE_CONFIG_QENTRYm,
    MMU_WRED_QUEUE_DROP_THD_DEQm,
    MMU_WRED_QUEUE_DROP_THD_ENQm,
    MMU_WRED_QUEUE_OP_NODE_MAPm,
    TXLP_PORT_MMU_REQUESTSm,
    TXLP_STREAM_MMU_REQUESTSm,
    THDIEMA_THDI_PORT_PG_CNTRSm,
    THDIEMA_THDI_PORT_PG_CONFIGm,
    THDIEMA_THDI_PORT_SP_CNTRSm,
    THDIEMA_THDI_PORT_SP_CONFIGm,
    THDIEXT_THDI_PORT_PG_CNTRSm,
    THDIEXT_THDI_PORT_PG_CONFIGm,
    THDIEXT_THDI_PORT_SP_CNTRSm,
    THDIEXT_THDI_PORT_SP_CONFIGm,
    THDIQEN_THDI_PORT_PG_CNTRSm,
    THDIQEN_THDI_PORT_PG_CONFIGm,
    THDIQEN_THDI_PORT_SP_CNTRSm,
    THDIQEN_THDI_PORT_SP_CONFIGm,
    THDIRQE_THDI_PORT_PG_CNTRSm,
    THDIRQE_THDI_PORT_PG_CONFIGm,
    THDIRQE_THDI_PORT_SP_CNTRSm,
    THDIRQE_THDI_PORT_SP_CONFIGm,
    THDI_PORT_PG_CNTRSm,
    THDI_PORT_PG_CONFIGm,
    THDI_PORT_SP_CNTRSm,
    THDI_PORT_SP_CONFIGm,
    THDO_OPNCOUNT_QENTRYm,
    THDO_QCOUNT_QENTRYm,
    MMU_WRED_DROP_CURVE_PROFILE_0m,
    MMU_WRED_DROP_CURVE_PROFILE_1m,
    MMU_WRED_DROP_CURVE_PROFILE_2m,
    MMU_WRED_DROP_CURVE_PROFILE_3m,
    MMU_WRED_DROP_CURVE_PROFILE_4m,
    MMU_WRED_DROP_CURVE_PROFILE_5m,
    MMU_WRED_OPN_AVG_QSIZE_BUFFERm,
    MMU_WRED_OPN_AVG_QSIZE_QENTRYm,
    MMU_WRED_OPN_CONFIG_BUFFERm,
    MMU_WRED_OPN_CONFIG_QENTRYm,
    THDO_OPNCOUNT_QENTRYm,
    LLS_L0_CHILD_STATE1m,
    LLS_L0_CHILD_WEIGHT_CFG_CNTm,
    LLS_L0_CONFIGm,
    LLS_L0_EF_NEXTm,
    LLS_L0_ERRORm,
    LLS_L0_HEADS_TAILSm,
    LLS_L0_MIN_BUCKET_Cm,
    LLS_L0_MIN_CONFIG_Cm,
    LLS_L0_MIN_NEXTm,
    LLS_L0_PARENTm,
    LLS_L0_PARENT_STATEm,
    LLS_L0_SHAPER_BUCKET_Cm,
    LLS_L0_SHAPER_CONFIG_Cm,
    LLS_L0_WERR_MAX_SCm,
    LLS_L0_WERR_NEXTm,
    LLS_L0_XOFFm,
    LLS_L1_CHILD_STATE1m,
    LLS_L1_CHILD_WEIGHT_CFG_CNTm,
    LLS_L1_CONFIGm,
    LLS_L1_EF_NEXTm,
    LLS_L1_ERRORm,
    LLS_L1_HEADS_TAILSm,
    LLS_L1_MIN_BUCKET_Cm,
    LLS_L1_MIN_CONFIG_Cm,
    LLS_L1_MIN_NEXTm,
    LLS_L1_PARENTm,
    LLS_L1_PARENT_STATEm,
    LLS_L1_SHAPER_BUCKET_Cm,
    LLS_L1_SHAPER_CONFIG_Cm,
    LLS_L1_WERR_MAX_SCm,
    LLS_L1_WERR_NEXTm,
    LLS_L1_XOFFm,
    LLS_L2_CHILD_STATE1m,
    LLS_L2_CHILD_WEIGHT_CFG_CNTm,
    LLS_L2_EMPTY_STATEm,
    LLS_L2_ERRORm,
    LLS_L2_MIN_BUCKET_Cm,
    LLS_L2_MIN_CONFIG_Cm,
    LLS_L2_MIN_NEXTm,
    LLS_L2_PARENTm,
    LLS_L2_SHAPER_BUCKETm,
    LLS_L2_SHAPER_CONFIG_Cm,
    LLS_L2_WERR_NEXTm,
    LLS_L2_XOFFm,
    LLS_PORT_CONFIGm,
    LLS_PORT_ERRORm,
    LLS_PORT_HEADSm,
    LLS_PORT_PARENT_STATEm,
    LLS_PORT_SHAPER_BUCKET_Cm,
    LLS_PORT_SHAPER_CONFIG_Cm,
    LLS_PORT_TAILSm,
    LLS_PORT_TDMm,
    LLS_PORT_WERR_MAX_SCm,
    LLS_PORT_XOFFm,
    LLS_S0_ERRORm,
    LLS_S0_SHAPER_BUCKET_Cm,
    LLS_S0_SHAPER_CONFIG_Cm,
    LLS_S1_CONFIGm,
    LLS_S1_ERRORm,
    LLS_S1_HEADSm,
    LLS_S1_PARENT_STATEm,
    LLS_S1_SHAPER_BUCKET_Cm,
    LLS_S1_SHAPER_CONFIG_Cm,
    LLS_S1_TAILSm,
    LLS_S1_WERR_MAX_SCm,
    LLS_L0_XOFFm,
    LLS_L1_XOFFm,
    LLS_L2_XOFFm,
    LLS_PORT_XOFFm,
    INVALIDm /* Must be the last element in this structure */
};

/* Structure that maintains register list for
 * "mmu" feature for Saber2 chipset. */
techsupport_reg_t techsupport_mmu_saber2_reg_list[] = {
    {CFAPICONFIGr, register_type_global},
    {CFAPIFULLSETPOINTr, register_type_global},
    {CFAPIFULLRESETPOINTr, register_type_global},
    {CFAPECONFIGr, register_type_global},
    {CFAPEFULLSETPOINTr, register_type_global},
    {CFAPEFULLRESETPOINTr, register_type_global},
    {MMU_ENQ_FAPCONFIG_0r, register_type_global},
    {MMU_ENQ_FAPFULLSETPOINT_0r, register_type_global},
    {MMU_ENQ_FAPFULLRESETPOINT_0r, register_type_global},
    {QSTRUCT_FAPCONFIGr, register_type_global},
    {QSTRUCT_FAPFULLSETPOINTr, register_type_global},
    {QSTRUCT_FAPFULLRESETPOINTr, register_type_global},
    {QSTRUCT_FAPOTPCONFIGr, register_type_global},
    {TOP_SW_BOND_OVRD_CTRL1r, register_type_global},
    {MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESHr, register_type_global},
    {MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_0r, register_type_global},
    {MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_1r, register_type_global},
    {THDO_MISCCONFIGr, register_type_global},
    {WRED_MISCCONFIGr, register_type_global},
    {MISCCONFIGr, register_type_global},
    {GLOBAL_HDRM_LIMITr, register_type_global},
    {BUFFER_CELL_LIMIT_SPr, register_type_global},
    {PORT_PG_SPIDr, register_type_global},
    {MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUPr, register_type_global},
    {MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATEr, register_type_global},
    {MMU_THDI_INTRr, register_type_global},
    {MMU_THDI_INTR_MASKr, register_type_global},
    {OP_BUFFER_LIMIT_RED_THDOEMAr, register_type_global},
    {OP_BUFFER_LIMIT_RED_THDORDEQr, register_type_global},
    {OP_BUFFER_LIMIT_RED_THDORQEQr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr, register_type_global},
    {OP_BUFFER_LIMIT_YELLOW_THDOEMAr, register_type_global},
    {OP_BUFFER_LIMIT_YELLOW_THDORDEQr, register_type_global},
    {OP_BUFFER_LIMIT_YELLOW_THDORQEQr, register_type_global},
    {OP_BUFFER_SHARED_COUNT_THDOEMAr, register_type_global},
    {OP_BUFFER_SHARED_COUNT_THDORDEQr, register_type_global},
    {OP_BUFFER_SHARED_COUNT_THDORQEQr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_THDOEMAr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_THDORDEQr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_THDORQEQr, register_type_global},
    {OP_BUFFER_LIMIT_RED_CELLE_POOL1r, register_type_global},
    {OP_BUFFER_LIMIT_RED_CELLIr, register_type_global},
    {OP_BUFFER_LIMIT_RED_QENTRYr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1r, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_RED_CELLIr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_RED_QENTRYr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1r, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr, register_type_global},
    {OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr, register_type_global},
    {OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r, register_type_global},
    {OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1r, register_type_global},
    {OP_BUFFER_LIMIT_YELLOW_CELLIr, register_type_global},
    {OP_BUFFER_LIMIT_YELLOW_QENTRYr, register_type_global},
    {OP_BUFFER_SHARED_COUNT_CELLE_POOL0r, register_type_global},
    {OP_BUFFER_SHARED_COUNT_CELLE_POOL1r, register_type_global},
    {OP_BUFFER_SHARED_COUNT_CELLIr, register_type_global},
    {OP_BUFFER_SHARED_COUNT_QENTRYr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_CELLE_POOL1r, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_CELLIr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_QENTRYr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1r, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr, register_type_global},
    {OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr, register_type_global},
    {OP_QUEUE_CONFIG1_THDOEMAr, register_type_global},
    {OP_QUEUE_CONFIG1_THDORDEEr, register_type_global},
    {OP_QUEUE_CONFIG1_THDORDEIr, register_type_global},
    {OP_QUEUE_CONFIG1_THDORDEQr, register_type_global},
    {OP_QUEUE_CONFIG1_THDORQEEr, register_type_global},
    {OP_QUEUE_CONFIG1_THDORQEIr, register_type_global},
    {OP_QUEUE_CONFIG1_THDORQEQr, register_type_global},
    {OP_QUEUE_CONFIG_THDOEMAr, register_type_global},
    {OP_QUEUE_CONFIG_THDORDEEr, register_type_global},
    {OP_QUEUE_CONFIG_THDORDEIr, register_type_global},
    {OP_QUEUE_CONFIG_THDORDEQr, register_type_global},
    {OP_QUEUE_CONFIG_THDORQEEr, register_type_global},
    {OP_QUEUE_CONFIG_THDORQEIr, register_type_global},
    {OP_QUEUE_CONFIG_THDORQEQr, register_type_global},
    {OP_QUEUE_LIMIT_RED_THDOEMAr, register_type_global},
    {OP_QUEUE_LIMIT_RED_THDORDEEr, register_type_global},
    {OP_QUEUE_LIMIT_RED_THDORDEIr, register_type_global},
    {OP_QUEUE_LIMIT_RED_THDORDEQr, register_type_global},
    {OP_QUEUE_LIMIT_RED_THDORQEEr, register_type_global},
    {OP_QUEUE_LIMIT_RED_THDORQEIr, register_type_global},
    {OP_QUEUE_LIMIT_RED_THDORQEQr, register_type_global},
    {OP_QUEUE_LIMIT_YELLOW_THDOEMAr, register_type_global},
    {OP_QUEUE_LIMIT_YELLOW_THDORDEEr, register_type_global},
    {OP_QUEUE_LIMIT_YELLOW_THDORDEIr, register_type_global},
    {OP_QUEUE_LIMIT_YELLOW_THDORDEQr, register_type_global},
    {OP_QUEUE_LIMIT_YELLOW_THDORQEEr, register_type_global},
    {OP_QUEUE_LIMIT_YELLOW_THDORQEIr, register_type_global},
    {OP_QUEUE_LIMIT_YELLOW_THDORQEQr, register_type_global},
    {OP_QUEUE_MIN_COUNT_THDOEMAr, register_type_global},
    {OP_QUEUE_MIN_COUNT_THDORDEEr, register_type_global},
    {OP_QUEUE_MIN_COUNT_THDORDEIr, register_type_global},
    {OP_QUEUE_MIN_COUNT_THDORDEQr, register_type_global},
    {OP_QUEUE_MIN_COUNT_THDORQEEr, register_type_global},
    {OP_QUEUE_MIN_COUNT_THDORQEIr, register_type_global},
    {OP_QUEUE_MIN_COUNT_THDORQEQr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_RED_THDOEMAr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_RED_THDORDEEr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_RED_THDORDEIr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_RED_THDORDEQr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_RED_THDORQEEr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_RED_THDORQEIr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_RED_THDORQEQr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_THDOEMAr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_THDORDEEr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_THDORDEIr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_THDORDEQr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_THDORQEEr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_THDORQEIr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_THDORQEQr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr, register_type_global},
    {OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr, register_type_global},
    {OP_QUEUE_RESET_VALUE_THDOEMAr, register_type_global},
    {OP_QUEUE_RESET_VALUE_THDORDEEr, register_type_global},
    {OP_QUEUE_RESET_VALUE_THDORDEIr, register_type_global},
    {OP_QUEUE_RESET_VALUE_THDORDEQr, register_type_global},
    {OP_QUEUE_RESET_VALUE_THDORQEEr, register_type_global},
    {OP_QUEUE_RESET_VALUE_THDORQEIr, register_type_global},
    {OP_QUEUE_RESET_VALUE_THDORQEQr, register_type_global},
    {OP_QUEUE_SHARED_COUNT_THDOEMAr, register_type_global},
    {OP_QUEUE_SHARED_COUNT_THDORDEEr, register_type_global},
    {OP_QUEUE_SHARED_COUNT_THDORDEIr, register_type_global},
    {OP_QUEUE_SHARED_COUNT_THDORDEQr, register_type_global},
    {OP_QUEUE_SHARED_COUNT_THDORQEEr, register_type_global},
    {OP_QUEUE_SHARED_COUNT_THDORQEIr, register_type_global},
    {OP_QUEUE_SHARED_COUNT_THDORQEQr, register_type_global},
    {OP_QUEUE_TOTAL_COUNT_THDOEMAr, register_type_global},
    {OP_QUEUE_TOTAL_COUNT_THDORDEEr, register_type_global},
    {OP_QUEUE_TOTAL_COUNT_THDORDEIr, register_type_global},
    {OP_QUEUE_TOTAL_COUNT_THDORDEQr, register_type_global},
    {OP_QUEUE_TOTAL_COUNT_THDORQEEr, register_type_global},
    {OP_QUEUE_TOTAL_COUNT_THDORQEIr, register_type_global},
    {OP_QUEUE_TOTAL_COUNT_THDORQEQr, register_type_global},
    {THDIEMA_BUFFER_CELL_LIMIT_SPr, register_type_global},
    {THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr, register_type_global},
    {THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr, register_type_global},
    {THDIEMA_CELL_SPAP_RED_OFFSET_SPr, register_type_global},
    {THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr, register_type_global},
    {THDIEMA_COLOR_AWAREr, register_type_global},
    {THDIEMA_ECC_ERROR_SINGLE_BIT_ERROR_CNTr, register_type_global},
    {THDIEMA_FLOW_CONTROL_XOFF_STATEr, register_type_global},
    {THDIEMA_GLOBAL_HDRM_COUNTr, register_type_global},
    {THDIEMA_GLOBAL_HDRM_LIMITr, register_type_global},
    {THDIEMA_INPUT_PORT_RX_ENABLE_64r, register_type_global},
    {THDIEMA_MEMORY_TM_0r, register_type_global},
    {THDIEMA_MEMORY_TM_1r, register_type_global},
    {THDIEMA_PARITY_ERROR_INTR_MASKr, register_type_global},
    {THDIEMA_PARITY_ERROR_STATUS_0r, register_type_global},
    {THDIEMA_POOL_DROP_STATEr, register_type_global},
    {THDIEMA_PORT_COUNT_CELLr, register_type_global},
    {THDIEMA_PORT_FC_STATUSr, register_type_global},
    {THDIEMA_PORT_LIMIT_STATESr, register_type_global},
    {THDIEMA_PORT_MAX_PKT_SIZEr, register_type_global},
    {THDIEMA_PORT_OVQ_PAUSE_ENABLE_64r, register_type_global},
    {THDIEMA_PORT_PAUSE_ENABLE_64r, register_type_global},
    {THDIEMA_PORT_PG_SPIDr, register_type_global},
    {THDIEMA_PORT_PRI_XON_ENABLEr, register_type_global},
    {THDIEMA_PORT_PROFILE_MAPr, register_type_global},
    {THDIEMA_PORT_SHARED_COUNT_CELLr, register_type_global},
    {THDIEMA_PROFILE0_PRI_GRP0r, register_type_global},
    {THDIEMA_PROFILE0_PRI_GRP1r, register_type_global},
    {THDIEMA_PROFILE1_PRI_GRP0r, register_type_global},
    {THDIEMA_PROFILE1_PRI_GRP1r, register_type_global},
    {THDIEMA_PROFILE2_PRI_GRP0r, register_type_global},
    {THDIEMA_PROFILE2_PRI_GRP1r, register_type_global},
    {THDIEMA_PROFILE3_PRI_GRP0r, register_type_global},
    {THDIEMA_PROFILE3_PRI_GRP1r, register_type_global},
    {THDIEMA_RDE_POOL_SELECTr, register_type_global},
    {THDIEMA_THDI_BYPASSr, register_type_global},
    {THDIEMA_TOTAL_BUFFER_COUNT_CELLr, register_type_global},
    {THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr, register_type_global},
    {THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, register_type_global},
    {THDIEMA_USE_SP_SHAREDr, register_type_global},
    {THDIEXT_BUFFER_CELL_LIMIT_SPr, register_type_global},
    {THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr, register_type_global},
    {THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr, register_type_global},
    {THDIEXT_CELL_SPAP_RED_OFFSET_SPr, register_type_global},
    {THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr, register_type_global},
    {THDIEXT_COLOR_AWAREr, register_type_global},
    {THDIEXT_ECC_ERROR_SINGLE_BIT_ERROR_CNTr, register_type_global},
    {THDIEXT_FLOW_CONTROL_XOFF_STATEr,register_type_global},
    {THDIEXT_GLOBAL_HDRM_COUNTr, register_type_global},
    {THDIEXT_GLOBAL_HDRM_LIMITr, register_type_global},
    {THDIEXT_INPUT_PORT_RX_ENABLE_64r, register_type_global},
    {THDIEXT_MEMORY_TM_0r, register_type_global},
    {THDIEXT_MEMORY_TM_1r, register_type_global},
    {THDIEXT_PARITY_ERROR_INTR_MASKr, register_type_global},
    {THDIEXT_PARITY_ERROR_STATUS_0r, register_type_global},
    {THDIEXT_POOL_DROP_STATEr, register_type_global},
    {THDIEXT_PORT_COUNT_CELLr, register_type_global},
    {THDIEXT_PORT_FC_STATUSr, register_type_global},
    {THDIEXT_PORT_LIMIT_STATESr, register_type_global},
    {THDIEXT_PORT_MAX_PKT_SIZEr, register_type_global},
    {THDIEXT_PORT_OVQ_PAUSE_ENABLE_64r, register_type_global},
    {THDIEXT_PORT_PAUSE_ENABLE_64r, register_type_global},
    {THDIEXT_PORT_PG_SPIDr, register_type_global},
    {THDIEXT_PORT_PRI_XON_ENABLEr, register_type_global},
    {THDIEXT_PORT_PROFILE_MAPr, register_type_global},
    {THDIEXT_PORT_SHARED_COUNT_CELLr, register_type_global},
    {THDIEXT_PROFILE0_PRI_GRP0r, register_type_global},
    {THDIEXT_PROFILE0_PRI_GRP1r, register_type_global},
    {THDIEXT_PROFILE1_PRI_GRP0r, register_type_global},
    {THDIEXT_PROFILE1_PRI_GRP1r, register_type_global},
    {THDIEXT_PROFILE2_PRI_GRP0r, register_type_global},
    {THDIEXT_PROFILE2_PRI_GRP1r, register_type_global},
    {THDIEXT_PROFILE3_PRI_GRP0r, register_type_global},
    {THDIEXT_PROFILE3_PRI_GRP1r, register_type_global},
    {THDIEXT_RDE_POOL_SELECTr, register_type_global},
    {THDIEXT_THDI_BYPASSr, register_type_global},
    {THDIEXT_TOTAL_BUFFER_COUNT_CELLr, register_type_global},
    {THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr, register_type_global},
    {THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, register_type_global},
    {THDIEXT_USE_SP_SHAREDr, register_type_global},
    {THDIQEN_BUFFER_CELL_LIMIT_SPr, register_type_global},
    {THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr, register_type_global},
    {THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr, register_type_global},
    {THDIQEN_CELL_SPAP_RED_OFFSET_SPr, register_type_global},
    {THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr, register_type_global},
    {THDIQEN_COLOR_AWAREr, register_type_global},
    {THDIQEN_ECC_ERROR_SINGLE_BIT_ERROR_CNTr, register_type_global},
    {THDIQEN_FLOW_CONTROL_XOFF_STATEr, register_type_global},
    {THDIQEN_GLOBAL_HDRM_COUNTr, register_type_global},
    {THDIQEN_GLOBAL_HDRM_LIMITr, register_type_global},
    {THDIQEN_INPUT_PORT_RX_ENABLE_64r, register_type_global},
    {THDIQEN_MEMORY_TM_0r, register_type_global},
    {THDIQEN_MEMORY_TM_1r, register_type_global},
    {THDIQEN_PARITY_ERROR_INTR_MASKr, register_type_global},
    {THDIQEN_PARITY_ERROR_STATUS_0r, register_type_global},
    {THDIQEN_POOL_DROP_STATEr, register_type_global},
    {THDIQEN_PORT_COUNT_CELLr, register_type_global},
    {THDIQEN_PORT_FC_STATUSr, register_type_global},
    {THDIQEN_PORT_LIMIT_STATESr, register_type_global},
    {THDIQEN_PORT_MAX_PKT_SIZEr, register_type_global},
    {THDIQEN_PORT_OVQ_PAUSE_ENABLE_64r, register_type_global},
    {THDIQEN_PORT_PAUSE_ENABLE_64r, register_type_global},
    {THDIQEN_PORT_PG_SPIDr, register_type_global},
    {THDIQEN_PORT_PRI_XON_ENABLEr, register_type_global},
    {THDIQEN_PORT_PROFILE_MAPr, register_type_global},
    {THDIQEN_PORT_SHARED_COUNT_CELLr, register_type_global},
    {THDIQEN_PROFILE0_PRI_GRP0r, register_type_global},
    {THDIQEN_PROFILE0_PRI_GRP1r, register_type_global},
    {THDIQEN_PROFILE1_PRI_GRP0r, register_type_global},
    {THDIQEN_PROFILE1_PRI_GRP1r, register_type_global},
    {THDIQEN_PROFILE2_PRI_GRP0r, register_type_global},
    {THDIQEN_PROFILE2_PRI_GRP1r, register_type_global},
    {THDIQEN_PROFILE3_PRI_GRP0r, register_type_global},
    {THDIQEN_PROFILE3_PRI_GRP1r, register_type_global},
    {THDIQEN_RDE_POOL_SELECTr, register_type_global},
    {THDIQEN_THDI_BYPASSr, register_type_global},
    {THDIQEN_TOTAL_BUFFER_COUNT_CELLr, register_type_global},
    {THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr, register_type_global},
    {THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, register_type_global},
    {THDIQEN_USE_SP_SHAREDr, register_type_global},
    {THDIRQE_BUFFER_CELL_LIMIT_SPr, register_type_global},
    {THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr, register_type_global},
    {THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr, register_type_global},
    {THDIRQE_CELL_SPAP_RED_OFFSET_SPr, register_type_global},
    {THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr, register_type_global},
    {THDIRQE_COLOR_AWAREr, register_type_global},
    {THDIRQE_ECC_ERROR_SINGLE_BIT_ERROR_CNTr, register_type_global},
    {THDIRQE_FLOW_CONTROL_XOFF_STATEr, register_type_global},
    {THDIRQE_GLOBAL_HDRM_COUNTr, register_type_global},
    {THDIRQE_GLOBAL_HDRM_LIMITr, register_type_global},
    {THDIRQE_INPUT_PORT_RX_ENABLE_64r, register_type_global},
    {THDIRQE_MEMORY_TM_0r, register_type_global},
    {THDIRQE_MEMORY_TM_1r, register_type_global},
    {THDIRQE_PARITY_ERROR_INTR_MASKr, register_type_global},
    {THDIRQE_PARITY_ERROR_STATUS_0r, register_type_global},
    {THDIRQE_POOL_DROP_STATEr, register_type_global},
    {THDIRQE_PORT_COUNT_CELLr, register_type_global},
    {THDIRQE_PORT_FC_STATUSr, register_type_global},
    {THDIRQE_PORT_LIMIT_STATESr, register_type_global},
    {THDIRQE_PORT_MAX_PKT_SIZEr, register_type_global},
    {THDIRQE_PORT_OVQ_PAUSE_ENABLE_64r, register_type_global},
    {THDIRQE_PORT_PAUSE_ENABLE_64r, register_type_global},
    {THDIRQE_PORT_PG_SPIDr, register_type_global},
    {THDIRQE_PORT_PRI_XON_ENABLEr, register_type_global},
    {THDIRQE_PORT_PROFILE_MAPr, register_type_global},
    {THDIRQE_PORT_SHARED_COUNT_CELLr, register_type_global},
    {THDIRQE_PROFILE0_PRI_GRP0r, register_type_global},
    {THDIRQE_PROFILE0_PRI_GRP1r, register_type_global},
    {THDIRQE_PROFILE1_PRI_GRP0r, register_type_global},
    {THDIRQE_PROFILE1_PRI_GRP1r, register_type_global},
    {THDIRQE_PROFILE2_PRI_GRP0r, register_type_global},
    {THDIRQE_PROFILE2_PRI_GRP1r, register_type_global},
    {THDIRQE_PROFILE3_PRI_GRP0r, register_type_global},
    {THDIRQE_PROFILE3_PRI_GRP1r, register_type_global},
    {THDIRQE_RDE_POOL_SELECTr, register_type_global},
    {THDIRQE_THDI_BYPASSr, register_type_global},
    {THDIRQE_TOTAL_BUFFER_COUNT_CELLr, register_type_global},
    {THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr, register_type_global},
    {THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, register_type_global},
    {THDIRQE_USE_SP_SHAREDr, register_type_global},
    {THDI_BYPASSr, register_type_global},
    {THDI_TO_OOBFC_SP_STr, register_type_global},
    {THDO_BYPASSr, register_type_global},
    {THDO_DROP_CTR_CONFIGr, register_type_global},
    {THDO_INTEROP_CONFIGr, register_type_global},
    {THDO_MEMDEBUG_OPNCONFIGr, register_type_global},
    {THDO_MEMDEBUG_OPNCOUNTr, register_type_global},
    {THDO_MEMDEBUG_OPNOFFSETr, register_type_global},
    {THDO_MEMDEBUG_OPNSTATUSr, register_type_global},
    {THDO_MEMDEBUG_QCONFIGr, register_type_global},
    {THDO_MEMDEBUG_QCOUNTr, register_type_global},
    {THDO_MEMDEBUG_QOFFSETr, register_type_global},
    {THDO_MEMDEBUG_QRESETr, register_type_global},
    {THDO_MEMDEBUG_QSTATUSr, register_type_global},
    {THDO_MISCCONFIGr, register_type_global},
    {THDO_PARITY_ERROR_ADDRESSr, register_type_global},
    {THDO_PARITY_ERROR_COUNTr, register_type_global},
    {THDO_PARITY_ERROR_COUNT_2BITr, register_type_global},
    {THDO_PARITY_ERROR_MASK1r, register_type_global},
    {THDO_PARITY_ERROR_MASK2r, register_type_global},
    {THDO_PARITY_ERROR_STATUS1r, register_type_global},
    {THDO_PARITY_ERROR_STATUS2r, register_type_global},
    {THDO_PORT_DISABLE_CFG1r, register_type_global},
    {THDO_PORT_DISABLE_STATUSr, register_type_global},
    {THDO_QUEUE_DISABLE_CFG1r, register_type_global},
    {THDO_QUEUE_DISABLE_CFG2r, register_type_global},
    {THDO_QUEUE_DISABLE_STATUSr, register_type_global},
    {THDO_RDE_WORK_QUEUE_DROP_STATUS_64r, register_type_global},
    {THDO_RQE_WORK_QUEUE_DROP_STATUS_64r, register_type_global},
    {THDO_TO_OOBFC_SP_STr, register_type_global},
    {WREDMEMDEBUG_OPN_DROP_THD_DEQr, register_type_global},
    {WREDMEMDEBUG_OPN_DROP_THD_ENQr, register_type_global},
    {WREDMEMDEBUG_QUEUE_DROP_THD_DEQr, register_type_global},
    {WREDMEMDEBUG_QUEUE_DROP_THD_ENQr, register_type_global},
    {MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUPr, register_type_global},
    {MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATEr, register_type_global},    
    {MMU_E2EFC_ERROR_0r, register_type_global},
    {MMU_E2EFC_ERROR_0_MASKr, register_type_global},    
    {MMU_ENQ_CONFIG_0r, register_type_global},
    {MMU_ENQ_DEST_PPP_CFG_0r, register_type_global},
    {MMU_ENQ_DEST_PPP_CFG_1r, register_type_global},
    {MMU_ENQ_DEST_PPP_CFG_2r, register_type_global},    
    {MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r, register_type_global},
    {MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_1r, register_type_global},
    {MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_2r, register_type_global},
    {MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_3r, register_type_global},
    {MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0r, register_type_global},
    {MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1r, register_type_global},
    {MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr, register_type_global},
    {MMU_ENQ_EMA_QUEUE_SELECT_0r, register_type_global},
    {MMU_ENQ_EMA_QUEUE_SELECT_1r, register_type_global},
    {MMU_ENQ_ERROR_0r, register_type_global},
    {MMU_ENQ_ERROR_0_MASKr, register_type_global},
    {MMU_ENQ_FAPCONFIG_0r, register_type_global},
    {MMU_ENQ_FAPFULLRESETPOINT_0r, register_type_global},
    {MMU_ENQ_FAPFULLSETPOINT_0r, register_type_global},
    {MMU_ENQ_FAPINIT_0r, register_type_global},
    {MMU_ENQ_FAPREADPOINTER_0r, register_type_global},
    {MMU_ENQ_FAPSTACKSTATUS_0r, register_type_global},
    {MMU_ENQ_FAP_ECC_DEBUG_0r, register_type_global},
    {MMU_ENQ_FAP_MEMDEBUG_0r, register_type_global},
    {MMU_ENQ_FAP_WATERMARKr, register_type_global},
    {MMU_ENQ_ILLEGAL_CELL_TYPE_0r, register_type_global},
    {MMU_ENQ_IP_PRI_TO_PG_PROFILE_0r, register_type_global},
    {MMU_ENQ_ITE_REORDER_DEBUG_0r, register_type_global},
    {MMU_ENQ_MC_EXT_DROP_COUNTER_0r, register_type_global},
    {MMU_ENQ_MC_INT_DROP_COUNTER_0r, register_type_global},
    {MMU_ENQ_MISSING_START_ERR_STAT_0r, register_type_global},
    {MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESHr, register_type_global},
    {MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_0r, register_type_global},
    {MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_1r, register_type_global},
    {MMU_ENQ_PACK_PKT_LEN_FIFO_DEBUG_0r, register_type_global},
    {MMU_ENQ_PACK_SRC_CTXT_FIFO_DEBUG_0r, register_type_global},
    {MMU_ENQ_PACK_SRC_CTXT_FPLL_DEBUG_0r, register_type_global},
    {MMU_ENQ_POST_PAC_SAE_FIFO_DEBUG_0r, register_type_global},
    {MMU_ENQ_POST_PAC_SAE_FIFO_HI_WATERMARKr, register_type_global},
    {MMU_ENQ_PROFILE_0_PRI_GRP0r, register_type_global},
    {MMU_ENQ_PROFILE_0_PRI_GRP1r, register_type_global},
    {MMU_ENQ_PROFILE_1_PRI_GRP0r, register_type_global},
    {MMU_ENQ_PROFILE_1_PRI_GRP1r, register_type_global},
    {MMU_ENQ_PROFILE_2_PRI_GRP0r, register_type_global},
    {MMU_ENQ_PROFILE_2_PRI_GRP1r, register_type_global},
    {MMU_ENQ_PROFILE_3_PRI_GRP0r, register_type_global},
    {MMU_ENQ_PROFILE_3_PRI_GRP1r, register_type_global},
    {MMU_ENQ_REORDER_FIFO_IN_USE_HI_WATERMARKr, register_type_global},
    {MMU_ENQ_RQE_QUEUE_SELECT_0r, register_type_global},
    {MMU_ENQ_RQE_QUEUE_SELECT_1r, register_type_global},
    {MMU_INTFO_CONGST_STr, register_type_global},
    {MMU_INTRr, register_type_global},
    {MMU_INTR_MASKr, register_type_global},
    {MMU_IPCTR_CONFIG_0r, register_type_global},
    {MMU_IPCTR_COUNTER1_SNAPr, register_type_global},
    {MMU_IPCTR_DROP_TYPEr, register_type_global},    
    {MMU_IPCTR_EMA_DROP_COUNTERr, register_type_global},
    {MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr, register_type_global},
    {MMU_IPCTR_PG_COUNTER0_DEBUG_0r, register_type_global},
    {MMU_IPCTR_PG_COUNTER1_DEBUG_0r, register_type_global},
    {MMU_IPCTR_SRC_CONTEXT_COUNTER_DEBUGr, register_type_global},
    {MMU_ITE_EMA_ACCEPT_COUNTr, register_type_global},
    {MMU_ITE_EMA_DROP_COUNTr, register_type_global},
    {MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r, register_type_global},
    {MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r, register_type_global},
    {MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r, register_type_global},
    {MMU_ITE_EMA_POOL_STATUSr, register_type_global},
    {MMU_ITE_EMA_STATUSr, register_type_global},
    {MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr, register_type_global},
    {MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr, register_type_global},
    {MMU_ITE_ERROR_0r, register_type_global},
    {MMU_ITE_ERROR_0_MASKr, register_type_global},
    {MMU_ITE_PACKET_PTR_STORE_DEBUG_0r, register_type_global},
    {MMU_ITE_QMGR_FLL_DEBUG_0r, register_type_global},
    {MMU_ITE_QMGR_QLL_DEBUG_0r, register_type_global},
    {MMU_ITE_Q_FLUSH_STATUS_0r, register_type_global},
    {MMU_ITE_WORK_QUEUE_DEBUG_0r, register_type_global},
    {MMU_LLFC_TX_CONFIG_1r, register_type_global},
    {MMU_LLFC_TX_CONFIG_2r, register_type_global},
    {MMU_THDI_INTRr, register_type_global},
    {MMU_THDI_INTR_MASKr, register_type_global},
    {MMU_TOQ_BP_DEBUG0r, register_type_global},
    {MMU_TOQ_BP_DEBUG1r, register_type_global},
    {MMU_TOQ_ECC_1B_COUNTERr, register_type_global},
    {MMU_TOQ_ECC_2B_COUNTERr, register_type_global},
    {MMU_TOQ_EOPE_ECC_STATUSr, register_type_global},
    {MMU_TOQ_PORT_STATE_ECC_STATUSr, register_type_global},
    {MMU_TOQ_STATE_ECC_STATUSr, register_type_global},
    {MMU_TOQ_TCACHE_DEBUG0r, register_type_global},
    {MMU_TOQ_TCACHE_DEBUG1r, register_type_global},
    {MMU_TOQ_TCACHE_DEBUG2r, register_type_global},
    {MMU_TOQ_TCACHE_DEBUG3r, register_type_global},
    {MMU_TOQ_TCACHE_DEBUG4r, register_type_global},
    {MMU_TOQ_TCACHE_DEBUG5r, register_type_global},
    {MMU_TOQ_TCACHE_DEBUG6r, register_type_global},
    {MMU_TOQ_TCACHE_DEBUG7r, register_type_global},
    {MMU_TOQ_TRACE_DEQ_CAPT_0r, register_type_global},
    {MMU_TOQ_TRACE_DEQ_CAPT_1r, register_type_global},
    {MMU_TOQ_TRACE_DEQ_CAPT_2r, register_type_global},
    {MMU_TOQ_TRACE_DEQ_CONTROLr, register_type_global},
    {MMU_TOQ_TRACE_DEQ_COUNTERr, register_type_global},
    {MMU_TOQ_TRACE_DEQ_MASK_FIELDr, register_type_global},
    {MMU_TOQ_TRACE_DEQ_VALUE_FIELDr, register_type_global},
    {MMU_TOQ_TRACE_ENQ_CAPT_0r, register_type_global},
    {MMU_TOQ_TRACE_ENQ_CAPT_1r, register_type_global},
    {MMU_TOQ_TRACE_ENQ_CONTROLr, register_type_global},
    {MMU_TOQ_TRACE_ENQ_COUNTERr, register_type_global},
    {MMU_TOQ_TRACE_ENQ_MASK_FIELDr, register_type_global},
    {MMU_TOQ_TRACE_ENQ_VALUE_FIELDr, register_type_global},
    {MMU_TO_XPORT_BKPr, register_type_global},
    {TOP_MMU_DDR_PHY_CTRLr, register_type_global},
    {XPORT_TO_MMU_BKPr, register_type_global},
    {GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r, register_type_global},
    {GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1r, register_type_global},
    {GLOBAL_WRED_AVG_QSIZE_BUFFERIr, register_type_global},
    {GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r, register_type_global},
    {GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1r, register_type_global},
    {GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr, register_type_global},
    {GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr, register_type_global},
    {GLOBAL_WRED_AVG_QSIZE_QENTRYr, register_type_global},
    {GLOBAL_WRED_CONFIG_BUFFERE_POOL0r, register_type_global},
    {GLOBAL_WRED_CONFIG_BUFFERE_POOL1r, register_type_global},
    {GLOBAL_WRED_CONFIG_BUFFERIr, register_type_global},
    {GLOBAL_WRED_CONFIG_QENTRYr, register_type_global},
    {GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r, register_type_global},
    {GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1r, register_type_global},
    {GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr, register_type_global},
    {GLOBAL_WRED_DROP_THD_NONTCP_QENTRYr, register_type_global},
    {GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r, register_type_global},
    {GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1r, register_type_global},
    {GLOBAL_WRED_DROP_THD_TCP_BUFFERIr, register_type_global},
    {GLOBAL_WRED_DROP_THD_TCP_QENTRYr, register_type_global},
    {WREDMEMDEBUG_OPN_AVG_QSIZEr, register_type_global},
    {WREDMEMDEBUG_OPN_CONFIGr, register_type_global},
    {WREDMEMDEBUG_OPN_DROP_THD_DEQr, register_type_global},
    {WREDMEMDEBUG_OPN_DROP_THD_ENQr, register_type_global},
    {WREDMEMDEBUG_PROFILEr, register_type_global},
    {WREDMEMDEBUG_QUEUE_AVG_QSIZEr, register_type_global},
    {WREDMEMDEBUG_QUEUE_CONFIGr, register_type_global},
    {WREDMEMDEBUG_QUEUE_DROP_THD_DEQr, register_type_global},
    {WREDMEMDEBUG_QUEUE_DROP_THD_ENQr, register_type_global},
    {WREDMEMDEBUG_QUEUE_OPN_MAPr, register_type_global},
    {WRED_MISCCONFIGr, register_type_global},
    {WRED_PARITY_ERROR_BITMAPr, register_type_global},
    {FLOW_CONTROL_XOFF_STATEr, register_type_global},
    {THDIEMA_FLOW_CONTROL_XOFF_STATEr, register_type_global},
    {THDIEXT_FLOW_CONTROL_XOFF_STATEr, register_type_global},
    {THDIQEN_FLOW_CONTROL_XOFF_STATEr, register_type_global},
    {THDIRQE_FLOW_CONTROL_XOFF_STATEr, register_type_global}, 
    {INVALIDr, register_type_global } /* Must be the last element in this structure */
};

/* Structure that maintains  diag cmdlist, reg_list, mem_list  for
 * "mmu" feature for Saber2 chipset. */
techsupport_data_t techsupport_mmu_saber2_data = {
    techsupport_mmu_diag_cmdlist,
    techsupport_mmu_saber2_reg_list,
    techsupport_mmu_saber2_memory_table_list,
    techsupport_mmu_saber2_diag_cmdlist
#ifndef BCM_SW_STATE_DUMP_DISABLE
    , techsupport_mmu_sw_dump_cmdlist,
    techsupport_mmu_saber2_sw_dump_cmdlist
#endif /* BCM_SW_STATE_DUMP_DISABLE */
};

