NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Leonardo' on host 'laptop-1mh40rfg' (Windows NT_amd64 version 6.2) on Wed Sep 27 17:40:07 +0200 2023
INFO: [HLS 200-10] In directory 'C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi'
Sourcing Tcl script 'C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project fpga 
INFO: [HLS 200-10] Opening project 'C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga'.
INFO: [HLS 200-1510] Running: set_top kernel 
INFO: [HLS 200-1510] Running: add_files fpga/kernel.cpp 
INFO: [HLS 200-10] Adding design file 'fpga/kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb fpga/16_16_200000_0.000010.ref -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fpga/16_16_200000_0.000010.ref' to the project
INFO: [HLS 200-1510] Running: add_files -tb fpga/checker.h -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fpga/checker.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb fpga/kernel.h -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fpga/kernel.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb fpga/reference.h -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fpga/reference.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb fpga/testbench.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fpga/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_dataflow_profiling=1
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_fifo_sizing=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -enable_dataflow_profiling -enable_fifo_sizing -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1.08 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'fpga/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 42.685 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22)
INFO: [HLS 214-186] Unrolling loop 'w_in_second_loop' (fpga/kernel.cpp:173:21) in function 'kernel' completely with a factor of 16 (fpga/kernel.cpp:35:0)
INFO: [HLS 214-359] Unrolling loop 'in_init_loop' (fpga/kernel.cpp:9:16) in function 'initialization': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (fpga/kernel.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'in_init_loop' (fpga/kernel.cpp:9:16) in function 'initialization' completely with a factor of 16 (fpga/kernel.cpp:5:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'in_init_loop' (fpga/kernel.cpp:9:16) in function 'initialization' has been removed because the loop is unrolled completely (fpga/kernel.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_1' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::cordic_circ_apfixed<35, 3, 0>' completely with a factor of 35 (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:79:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_87_1' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::cordic_circ_apfixed<35, 3, 0>' has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:79:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::circ_range_redux<33, 6, 34>(ap_ufixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<2>&, ap_ufixed<34, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void cordic_apfixed::generic_sincos<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:228:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::generic_sincos<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0> hls::sin<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1934:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0> hls::fabs<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1404:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<32, 5>(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0> hls::fabs<32, 5>(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1404:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0> hls::fabs<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'kernel(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool*, unsigned int*)' (fpga/kernel.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'f': Complete partitioning on dimension 1. (fpga/kernel.cpp:46:18)
INFO: [HLS 214-248] Applying array_partition to 'vp': Complete partitioning on dimension 1. (fpga/kernel.cpp:46:27)
INFO: [HLS 214-248] Applying array_partition to 'v': Complete partitioning on dimension 1. (fpga/kernel.cpp:46:37)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fpga/kernel.cpp:202:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 26.087 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.289 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::fabs<32, 5>' into 'kernel' (fpga/kernel.cpp:177) automatically.
WARNING: [SYNCHK 200-23] fpga/kernel.cpp:64: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.686 seconds; current allocated memory: 1.093 GB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (fpga/kernel.cpp:8) in function 'initialization' automatically.
INFO: [XFORM 203-510] Pipelining loop 'no_e_in_first_loop' (fpga/kernel.cpp:70) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'no_e_cpy_third_and_fourth_loop' (fpga/kernel.cpp:96) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_first_loop' (fpga/kernel.cpp:122) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'cpy_third_and_fourth_loop' (fpga/kernel.cpp:141) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'w_second_loop' (fpga/kernel.cpp:170) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'kernel' automatically.
INFO: [XFORM 203-602] Inlining function 'hls::fabs<32, 5>' into 'kernel' (fpga/kernel.cpp:177) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fpga/kernel.cpp:64:24) to (fpga/kernel.cpp:64:24) in function 'kernel'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fpga/kernel.cpp:126:18) to (fpga/kernel.cpp:202:2) in function 'kernel'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1939:3) in function 'hls::sin<33, 6>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<35, 3, 0>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ap_fixed_base<32, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (fpga/kernel.cpp:35:18)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 14.874 seconds; current allocated memory: 1.137 GB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<32, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' (fpga/kernel.cpp:12:28) in function 'initialization' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<32, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' (fpga/kernel.cpp:20:23) in function 'initialization' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-541] Flattening a loop nest 'no_e_first_loop' (fpga/kernel.cpp:68:19) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'first_loop' (fpga/kernel.cpp:120:14) in function 'kernel'.
WARNING: [HLS 200-960] Cannot flatten loop 'while_loop' (fpga/kernel.cpp:64:14) in function 'kernel' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.163 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'cordic_circ_apfixed<35, 3, 0>' to 'cordic_circ_apfixed_35_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin<33, 6>' to 'sin_33_6_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ap_fixed_base'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ap_fixed_base'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.838 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed_35_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed<35, 3, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'cordic_circ_apfixed<35, 3, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_33_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin<33, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'sin<33, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'init_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.749 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.634 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'no_e_first_loop_no_e_in_first_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'no_e_first_loop_no_e_in_first_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 11.555 seconds; current allocated memory: 1.429 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_no_e_cpy_third_and_fourth_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'no_e_cpy_third_and_fourth_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'no_e_cpy_third_and_fourth_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 1.429 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_first_loop_in_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_loop_in_first_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'first_loop_in_first_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.82 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_cpy_third_and_fourth_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cpy_third_and_fourth_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'cpy_third_and_fourth_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.845 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_w_second_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'w_second_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'w_second_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.709 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.16 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.192 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ap_fixed_base'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.09 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_circ_apfixed_35_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_circ_apfixed_35_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_33_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_41ns_73_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_34ns_35_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_33_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.926 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'initialization' pipeline 'init_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'initialization' is 15296 from HDL expression: ((icmp_ln8_reg_11897_pp0_iter38_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 44.658 seconds; current allocated memory: 2.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop' pipeline 'no_e_first_loop_no_e_in_first_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop' is 7120, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Generating core module 'mul_62s_26s_86_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_239_8_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.777 seconds; current allocated memory: 2.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_no_e_cpy_third_and_fourth_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_no_e_cpy_third_and_fourth_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.225 seconds; current allocated memory: 2.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_first_loop_in_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_first_loop_in_first_loop' pipeline 'first_loop_in_first_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_Pipeline_first_loop_in_first_loop' is 7154 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_62s_26s_86_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_239_8_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_first_loop_in_first_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.658 seconds; current allocated memory: 2.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_cpy_third_and_fourth_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_cpy_third_and_fourth_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.821 seconds; current allocated memory: 2.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_w_second_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_w_second_loop' pipeline 'w_second_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_w_second_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 2.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_256_8_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 2.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/v_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/convFPGA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/numIter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'v_out', 'convFPGA', 'numIter' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel' is 15488 from HDL expression: ((grp_initialization_fu_4503_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_59ns_25s_32_63_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 13.44 seconds; current allocated memory: 2.715 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 4', using 4 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.109 seconds; current allocated memory: 2.756 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.166 seconds; current allocated memory: 2.770 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 49 seconds. CPU system time: 2 seconds. Elapsed time: 250.11 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-112] Total CPU user time: 52 seconds. Total CPU system time: 3 seconds. Total elapsed time: 264.892 seconds; peak allocated memory: 2.770 GB.
