<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu37p-fsvh2892-2L-e</Part>
<TopModelName>decode_rs</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>3.625</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_20_1>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>160</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_20_1>
<VITIS_LOOP_30_2>
<TripCount>246</TripCount>
<Latency>492</Latency>
<AbsoluteTimeLatency>4920</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_30_2>
<VITIS_LOOP_39_3>
<TripCount>255</TripCount>
<Latency>255</Latency>
<AbsoluteTimeLatency>2550</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_39_3>
<VITIS_LOOP_50_1>
<TripCount>19</TripCount>
<Latency>
<range>
<min>665</min>
<max>6080</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>6650</min>
<max>60800</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>35</min>
<max>320</max>
</range>
</IterationLatency>
<VITIS_LOOP_53_2>
<TripCount>
<range>
<min>1</min>
<max>20</max>
</range>
</TripCount>
<Latency>
<range>
<min>16</min>
<max>301</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>160</min>
<max>3010</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>15</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_53_2>
</VITIS_LOOP_50_1>
<VITIS_LOOP_65_3>
<TripCount>21</TripCount>
<Latency>22</Latency>
<AbsoluteTimeLatency>220</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_65_3>
<VITIS_LOOP_67_4>
<TripCount>21</TripCount>
<Latency>21</Latency>
<AbsoluteTimeLatency>210</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_67_4>
<VITIS_LOOP_85_1>
<TripCount>255</TripCount>
<Latency>255</Latency>
<AbsoluteTimeLatency>2550</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_85_1>
<VITIS_LOOP_87_2>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_87_2>
<VITIS_LOOP_92_3>
<TripCount>255</TripCount>
<Latency>255</Latency>
<AbsoluteTimeLatency>2550</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_92_3>
<VITIS_LOOP_93_4>
<TripCount>20</TripCount>
<Latency>5920</Latency>
<AbsoluteTimeLatency>59200</AbsoluteTimeLatency>
<IterationLatency>296</IterationLatency>
<VITIS_LOOP_96_5>
<TripCount>255</TripCount>
<Latency>292</Latency>
<AbsoluteTimeLatency>2920</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>38</PipelineDepth>
</VITIS_LOOP_96_5>
</VITIS_LOOP_93_4>
<VITIS_LOOP_120_6>
<TripCount>19</TripCount>
<Latency>19</Latency>
<AbsoluteTimeLatency>190</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_120_6>
<VITIS_LOOP_130_7>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<VITIS_LOOP_136_8>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>2</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>20</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_136_8>
<VITIS_LOOP_146_9>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_146_9>
<VITIS_LOOP_152_10>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_152_10>
<VITIS_LOOP_166_11>
<TripCount>20</TripCount>
<Latency>20</Latency>
<AbsoluteTimeLatency>200</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_166_11>
<VITIS_LOOP_168_12>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>38</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>380</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>38</PipelineII>
<PipelineDepth>38</PipelineDepth>
</VITIS_LOOP_168_12>
<VITIS_LOOP_171_13>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>3</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>30</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</VITIS_LOOP_171_13>
<VITIS_LOOP_185_14>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>18</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>180</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>18</PipelineDepth>
</VITIS_LOOP_185_14>
</VITIS_LOOP_130_7>
<VITIS_LOOP_195_15>
<TripCount>
<range>
<min>1</min>
<max>11</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>12</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>20</min>
<max>120</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_195_15>
<VITIS_LOOP_199_16>
<TripCount>
<range>
<min>1</min>
<max>10</max>
</range>
</TripCount>
<Latency>
<range>
<min>1</min>
<max>10</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>10</min>
<max>100</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_199_16>
<VITIS_LOOP_202_17>
<TripCount>255</TripCount>
<Latency>
<range>
<min>510</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>5100</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>-1</max>
</range>
</IterationLatency>
<VITIS_LOOP_205_18>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>38</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>380</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>38</PipelineDepth>
</VITIS_LOOP_205_18>
</VITIS_LOOP_202_17>
<VITIS_LOOP_221_19>
<TripCount>
<range>
<min>1</min>
<max>10</max>
</range>
</TripCount>
<Latency>
<range>
<min>45</min>
<max>540</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>450</min>
<max>5400</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>45</min>
<max>54</max>
</range>
</IterationLatency>
<VITIS_LOOP_231_20>
<TripCount>
<range>
<min>0</min>
<max>9</max>
</range>
</TripCount>
<Latency>
<range>
<min>38</min>
<max>47</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>380</min>
<max>470</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>39</PipelineDepth>
</VITIS_LOOP_231_20>
</VITIS_LOOP_221_19>
<VITIS_LOOP_238_21>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_238_21>
<VITIS_LOOP_246_22>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>28</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>280</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>28</min>
<max>-1</max>
</range>
</IterationLatency>
<VITIS_LOOP_249_23>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>23</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>230</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>23</PipelineDepth>
</VITIS_LOOP_249_23>
<VITIS_LOOP_256_24>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>17</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>170</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_256_24>
</VITIS_LOOP_246_22>
<VITIS_LOOP_267_25>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_267_25>
<VITIS_LOOP_276_26>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_276_26>
<VITIS_LOOP_284_27>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_284_27>
<VITIS_LOOP_293_28>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_293_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<DSP>1</DSP>
<FF>15035</FF>
<LUT>16152</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4032</BRAM_18K>
<DSP>9024</DSP>
<FF>2607360</FF>
<LUT>1303680</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>recd_in_TDATA</name>
<Object>recd_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_in_TVALID</name>
<Object>recd_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_in_TREADY</name>
<Object>recd_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_out_TDATA</name>
<Object>recd_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_out_TVALID</name>
<Object>recd_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_out_TREADY</name>
<Object>recd_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_gf_out_address0</name>
<Object>recd_gf_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_gf_out_ce0</name>
<Object>recd_gf_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_gf_out_we0</name>
<Object>recd_gf_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_gf_out_d0</name>
<Object>recd_gf_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>syn_error_out</name>
<Object>syn_error_out</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>alpha_to_out_address0</name>
<Object>alpha_to_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>alpha_to_out_ce0</name>
<Object>alpha_to_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>alpha_to_out_we0</name>
<Object>alpha_to_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>alpha_to_out_d0</name>
<Object>alpha_to_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>index_of_out_address0</name>
<Object>index_of_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>index_of_out_ce0</name>
<Object>index_of_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>index_of_out_we0</name>
<Object>index_of_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>index_of_out_d0</name>
<Object>index_of_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>gg_out_address0</name>
<Object>gg_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>gg_out_ce0</name>
<Object>gg_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>gg_out_we0</name>
<Object>gg_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>gg_out_d0</name>
<Object>gg_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
