verilog work ./syn_define.v
verilog work ../../design/verilog/fpga.v
verilog work ../../../iplib/mem_axi/rtl/verilog/bram_axi.v
#verilog work /home/adki/work/projects/ez-usb-fx3/hwlib/trx_axi/rtl/verilog/bfm_axi_stub.v
