{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1495751014160 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1495751014160 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1495751014161 ""}
{ "Info" "" "" "2017.05.26.00:23:47 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.05.26.00:23:47 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1495751027515 ""}
{ "Info" "" "" "2017.05.26.00:23:47 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.05.26.00:23:47 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1495751027523 ""}
{ "Info" "soc_system_generation.rpt" "" "2017.05.26.00:24:01 Info: Saving generation log to /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Saving generation log to /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1495751041476 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1495751041476 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.26.00:24:01 Info: qsys-generate /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system" {  } {  } 0 0 "2017.05.26.00:24:01 Info: qsys-generate /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1495751041480 ""}
{ "Info" "soc_system.qsys" "" "2017.05.26.00:24:01 Info: Loading fpga-rtl" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1495751041504 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Reading input file" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Reading input file" 0 0 "Shell" 0 -1 1495751041522 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding MYOControl_0 \[MYOControl 1.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding MYOControl_0 \[MYOControl 1.0\]" 0 0 "Shell" 0 -1 1495751041526 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module MYOControl_0" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module MYOControl_0" 0 0 "Shell" 0 -1 1495751041526 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding MYOControl_1 \[MYOControl 1.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding MYOControl_1 \[MYOControl 1.0\]" 0 0 "Shell" 0 -1 1495751041527 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module MYOControl_1" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module MYOControl_1" 0 0 "Shell" 0 -1 1495751041527 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding adc_0 \[altera_up_avalon_adc 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding adc_0 \[altera_up_avalon_adc 17.0\]" 0 0 "Shell" 0 -1 1495751041527 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module adc_0" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module adc_0" 0 0 "Shell" 0 -1 1495751041528 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1495751041528 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1495751041529 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1495751041529 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1495751041530 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1495751041530 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1495751041534 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1495751041539 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1495751041540 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1495751041540 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1495751041541 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1495751041541 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1495751041542 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1495751041542 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1495751041543 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding pio_led \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding pio_led \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495751041543 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module pio_led" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1495751041544 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1495751041544 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1495751041545 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Building connections" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Building connections" 0 0 "Shell" 0 -1 1495751041545 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1495751041548 ""}
{ "Info" "" "" "2017.05.26.00:24:01 Info: Validating" {  } {  } 0 0 "2017.05.26.00:24:01 Info: Validating" 0 0 "Shell" 0 -1 1495751041549 ""}
{ "Info" "" "" "2017.05.26.00:24:07 Info: Done reading input file" {  } {  } 0 0 "2017.05.26.00:24:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1495751047318 ""}
{ "Info" "" "" "2017.05.26.00:24:08 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.26.00:24:08 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1495751048792 ""}
{ "Info" "" "" "2017.05.26.00:24:08 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.26.00:24:08 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1495751048792 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.26.00:24:08 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.26.00:24:08 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1495751048792 ""}
{ "Warning" "" "" "2017.05.26.00:24:08 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.26.00:24:08 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1495751048793 ""}
{ "Info" "" "" "2017.05.26.00:24:08 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.26.00:24:08 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1495751048805 ""}
{ "Info" "" "" "2017.05.26.00:24:08 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.05.26.00:24:08 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1495751048805 ""}
{ "Info" "" "" "2017.05.26.00:24:08 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.05.26.00:24:08 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1495751048805 ""}
{ "Info" "" "" "2017.05.26.00:24:10 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2017.05.26.00:24:10 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1495751050086 ""}
{ "Info" "" "" "2017.05.26.00:24:13 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.05.26.00:24:13 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1495751053834 ""}
{ "Warning" "" "" "2017.05.26.00:24:14 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2017.05.26.00:24:14 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1495751054080 ""}
{ "Warning" "" "" "2017.05.26.00:24:14 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2017.05.26.00:24:14 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1495751054080 ""}
{ "Warning" "" "" "2017.05.26.00:24:14 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.26.00:24:14 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1495751054081 ""}
{ "Warning" "" "" "2017.05.26.00:24:14 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.26.00:24:14 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1495751054081 ""}
{ "Error" "" "" "2017.05.26.00:24:17 Error: MYOControl_0: MYOControl does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2017.05.26.00:24:17 Error: MYOControl_0: MYOControl does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1495751057170 ""}
{ "Error" "" "" "2017.05.26.00:24:17 Error: Generation stopped, 17 or more modules remaining" {  } {  } 0 0 "2017.05.26.00:24:17 Error: Generation stopped, 17 or more modules remaining" 0 0 "Shell" 0 -1 1495751057171 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: soc_system: Done \"soc_system\" with 15 modules, 1 files" {  } {  } 0 0 "2017.05.26.00:24:17 Info: soc_system: Done \"soc_system\" with 15 modules, 1 files" 0 0 "Shell" 0 -1 1495751057171 ""}
{ "Error" "" "" "2017.05.26.00:24:17 Error: qsys-generate failed with exit code 1: 2 Errors, 6 Warnings" {  } {  } 0 0 "2017.05.26.00:24:17 Error: qsys-generate failed with exit code 1: 2 Errors, 6 Warnings" 0 0 "Shell" 0 -1 1495751057188 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1495751057188 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.05.26.00:24:17 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1495751057188 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.26.00:24:17 Info: sim-script-gen --spd=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.05.26.00:24:17 Info: sim-script-gen --spd=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1495751057188 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.26.00:24:17 Info: Doing: ip-make-simscript --spd=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Doing: ip-make-simscript --spd=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1495751057194 ""}
{ "Info" " directory:" "" "2017.05.26.00:24:17 Info: Generating the following file(s) for MODELSIM simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Generating the following file(s) for MODELSIM simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1495751057914 ""}
{ "Info" "msim_setup.tcl" "" "2017.05.26.00:24:17 Info:     mentor" {  } {  } 0 0 "2017.05.26.00:24:17 Info:     mentor" 0 0 "Shell" 0 -1 1495751057915 ""}
{ "Info" " directory:" "" "2017.05.26.00:24:17 Info: Generating the following file(s) for VCS simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Generating the following file(s) for VCS simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1495751057921 ""}
{ "Info" "vcs_setup.sh" "" "2017.05.26.00:24:17 Info:     synopsys/vcs" {  } {  } 0 0 "2017.05.26.00:24:17 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1495751057922 ""}
{ "Info" " directory:" "" "2017.05.26.00:24:17 Info: Generating the following file(s) for VCSMX simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Generating the following file(s) for VCSMX simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1495751057924 ""}
{ "Info" "synopsys_sim.setup" "" "2017.05.26.00:24:17 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.26.00:24:17 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1495751057924 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.05.26.00:24:17 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.26.00:24:17 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1495751057924 ""}
{ "Info" " directory:" "" "2017.05.26.00:24:17 Info: Generating the following file(s) for NCSIM simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Generating the following file(s) for NCSIM simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1495751057925 ""}
{ "Info" "cds.lib" "" "2017.05.26.00:24:17 Info:     cadence" {  } {  } 0 0 "2017.05.26.00:24:17 Info:     cadence" 0 0 "Shell" 0 -1 1495751057925 ""}
{ "Info" "hdl.var" "" "2017.05.26.00:24:17 Info:     cadence" {  } {  } 0 0 "2017.05.26.00:24:17 Info:     cadence" 0 0 "Shell" 0 -1 1495751057926 ""}
{ "Info" "ncsim_setup.sh" "" "2017.05.26.00:24:17 Info:     cadence" {  } {  } 0 0 "2017.05.26.00:24:17 Info:     cadence" 0 0 "Shell" 0 -1 1495751057926 ""}
{ "Info" " directory:" "" "2017.05.26.00:24:17 Info: Generating the following file(s) for RIVIERA simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Generating the following file(s) for RIVIERA simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1495751057927 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.05.26.00:24:17 Info:     aldec" {  } {  } 0 0 "2017.05.26.00:24:17 Info:     aldec" 0 0 "Shell" 0 -1 1495751057928 ""}
{ "Info" "." "" "2017.05.26.00:24:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.05.26.00:24:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1495751057928 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.05.26.00:24:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1495751057928 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.05.26.00:24:17 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1495751057928 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1495751057928 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.26.00:24:17 Info: qsys-generate /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl" {  } {  } 0 0 "2017.05.26.00:24:17 Info: qsys-generate /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl" 0 0 "Shell" 0 -1 1495751057928 ""}
{ "Info" "soc_system.qsys" "" "2017.05.26.00:24:17 Info: Loading fpga-rtl" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1495751057931 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Reading input file" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Reading input file" 0 0 "Shell" 0 -1 1495751057946 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding MYOControl_0 \[MYOControl 1.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding MYOControl_0 \[MYOControl 1.0\]" 0 0 "Shell" 0 -1 1495751057950 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module MYOControl_0" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module MYOControl_0" 0 0 "Shell" 0 -1 1495751057950 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding MYOControl_1 \[MYOControl 1.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding MYOControl_1 \[MYOControl 1.0\]" 0 0 "Shell" 0 -1 1495751057950 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module MYOControl_1" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module MYOControl_1" 0 0 "Shell" 0 -1 1495751057951 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding adc_0 \[altera_up_avalon_adc 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding adc_0 \[altera_up_avalon_adc 17.0\]" 0 0 "Shell" 0 -1 1495751057951 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module adc_0" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module adc_0" 0 0 "Shell" 0 -1 1495751057952 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1495751057952 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1495751057952 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1495751057953 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1495751057953 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1495751057953 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1495751057957 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1495751057962 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1495751057962 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1495751057962 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1495751057962 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1495751057963 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1495751057963 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1495751057963 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1495751057964 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding pio_led \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding pio_led \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495751057964 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module pio_led" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1495751057964 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1495751057965 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1495751057965 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Building connections" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Building connections" 0 0 "Shell" 0 -1 1495751057965 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1495751057968 ""}
{ "Info" "" "" "2017.05.26.00:24:17 Info: Validating" {  } {  } 0 0 "2017.05.26.00:24:17 Info: Validating" 0 0 "Shell" 0 -1 1495751057969 ""}
{ "Info" "" "" "2017.05.26.00:24:22 Info: Done reading input file" {  } {  } 0 0 "2017.05.26.00:24:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1495751062729 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.26.00:24:24 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1495751064409 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.26.00:24:24 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1495751064409 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.26.00:24:24 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.26.00:24:24 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1495751064409 ""}
{ "Warning" "" "" "2017.05.26.00:24:24 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.26.00:24:24 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1495751064409 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.26.00:24:24 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1495751064410 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.05.26.00:24:24 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1495751064411 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.05.26.00:24:24 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1495751064411 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.26.00:24:24 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1495751064826 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1495751064826 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info:" {  } {  } 0 0 "2017.05.26.00:24:24 Info:" 0 0 "Shell" 0 -1 1495751064826 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1495751064826 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.26.00:24:24 Info: qsys-generate /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system" {  } {  } 0 0 "2017.05.26.00:24:24 Info: qsys-generate /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1495751064827 ""}
{ "Info" "soc_system.qsys" "" "2017.05.26.00:24:24 Info: Loading fpga-rtl" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1495751064829 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Reading input file" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Reading input file" 0 0 "Shell" 0 -1 1495751064839 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding MYOControl_0 \[MYOControl 1.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding MYOControl_0 \[MYOControl 1.0\]" 0 0 "Shell" 0 -1 1495751064841 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module MYOControl_0" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module MYOControl_0" 0 0 "Shell" 0 -1 1495751064841 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding MYOControl_1 \[MYOControl 1.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding MYOControl_1 \[MYOControl 1.0\]" 0 0 "Shell" 0 -1 1495751064842 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module MYOControl_1" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module MYOControl_1" 0 0 "Shell" 0 -1 1495751064842 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding adc_0 \[altera_up_avalon_adc 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding adc_0 \[altera_up_avalon_adc 17.0\]" 0 0 "Shell" 0 -1 1495751064843 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module adc_0" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module adc_0" 0 0 "Shell" 0 -1 1495751064843 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1495751064843 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1495751064844 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1495751064844 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1495751064844 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1495751064845 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1495751064848 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1495751064853 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1495751064853 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1495751064854 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1495751064854 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1495751064854 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1495751064854 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1495751064855 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1495751064855 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding pio_led \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding pio_led \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495751064855 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module pio_led" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1495751064855 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1495751064856 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1495751064856 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Building connections" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Building connections" 0 0 "Shell" 0 -1 1495751064856 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1495751064857 ""}
{ "Info" "" "" "2017.05.26.00:24:24 Info: Validating" {  } {  } 0 0 "2017.05.26.00:24:24 Info: Validating" 0 0 "Shell" 0 -1 1495751064858 ""}
{ "Info" "" "" "2017.05.26.00:24:30 Info: Done reading input file" {  } {  } 0 0 "2017.05.26.00:24:30 Info: Done reading input file" 0 0 "Shell" 0 -1 1495751070071 ""}
{ "Info" "" "" "2017.05.26.00:24:31 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.26.00:24:31 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1495751071510 ""}
{ "Info" "" "" "2017.05.26.00:24:31 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.26.00:24:31 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1495751071510 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.26.00:24:31 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.26.00:24:31 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1495751071510 ""}
{ "Warning" "" "" "2017.05.26.00:24:31 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.26.00:24:31 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1495751071510 ""}
{ "Info" "" "" "2017.05.26.00:24:31 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.26.00:24:31 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1495751071511 ""}
{ "Info" "" "" "2017.05.26.00:24:31 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.05.26.00:24:31 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1495751071512 ""}
{ "Info" "" "" "2017.05.26.00:24:31 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.05.26.00:24:31 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1495751071512 ""}
{ "Info" "" "" "2017.05.26.00:24:47 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.05.26.00:24:47 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1495751087696 ""}
{ "Info" "" "" "2017.05.26.00:24:50 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.05.26.00:24:50 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1495751090348 ""}
{ "Warning" "" "" "2017.05.26.00:24:50 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2017.05.26.00:24:50 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1495751090511 ""}
{ "Warning" "" "" "2017.05.26.00:24:50 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2017.05.26.00:24:50 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1495751090511 ""}
{ "Warning" "" "" "2017.05.26.00:24:50 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.26.00:24:50 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1495751090512 ""}
{ "Warning" "" "" "2017.05.26.00:24:50 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.26.00:24:50 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1495751090512 ""}
{ "Info" "" "" "2017.05.26.00:24:53 Info: MYOControl_0: \"soc_system\" instantiated MYOControl \"MYOControl_0\"" {  } {  } 0 0 "2017.05.26.00:24:53 Info: MYOControl_0: \"soc_system\" instantiated MYOControl \"MYOControl_0\"" 0 0 "Shell" 0 -1 1495751093143 ""}
{ "Info" "" "" "2017.05.26.00:24:53 Info: adc_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 0 "2017.05.26.00:24:53 Info: adc_0: Starting Generation of ADC Controller for DE-series Board" 0 0 "Shell" 0 -1 1495751093144 ""}
{ "Info" "soc_system_adc_0.v" "" "2017.05.26.00:24:53 Info: adc_0: /home/roboy/intelFPGA/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt7311_4917839747237470043.dir/0003_sopcgen" {  } {  } 0 0 "2017.05.26.00:24:53 Info: adc_0: /home/roboy/intelFPGA/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt7311_4917839747237470043.dir/0003_sopcgen" 0 0 "Shell" 0 -1 1495751093145 ""}
{ "Info" "" "" "2017.05.26.00:24:55 Info: adc_0: \"soc_system\" instantiated altera_up_avalon_adc \"adc_0\"" {  } {  } 0 0 "2017.05.26.00:24:55 Info: adc_0: \"soc_system\" instantiated altera_up_avalon_adc \"adc_0\"" 0 0 "Shell" 0 -1 1495751095131 ""}
{ "Info" "" "" "2017.05.26.00:24:55 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2017.05.26.00:24:55 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1495751095222 ""}
{ "Info" "" "" "2017.05.26.00:24:55 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.05.26.00:24:55 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1495751095223 ""}
{ "Info" "" "" "2017.05.26.00:24:55 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.26.00:24:55 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1495751095784 ""}
{ "Info" "" "" "2017.05.26.00:24:56 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.26.00:24:56 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1495751096185 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.26.00:24:56 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2017.05.26.00:24:56 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1495751096187 ""}
{ "Warning" "" "" "2017.05.26.00:24:56 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.26.00:24:56 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1495751096188 ""}
{ "Info" "" "" "2017.05.26.00:24:56 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.05.26.00:24:56 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1495751096918 ""}
{ "Info" "" "" "2017.05.26.00:24:56 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2017.05.26.00:24:56 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1495751096919 ""}
{ "Info" "" "" "2017.05.26.00:24:56 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.26.00:24:56 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1495751096934 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.26.00:24:56 Info: jtag_uart:   Generation command is \[exec /home/roboy/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7311_4917839747237470043.dir/0007_jtag_uart_gen/ --quartus_dir=/home/roboy/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_4917839747237470043.dir/0007_jtag_uart_gen/" {  } {  } 0 0 "2017.05.26.00:24:56 Info: jtag_uart:   Generation command is \[exec /home/roboy/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7311_4917839747237470043.dir/0007_jtag_uart_gen/ --quartus_dir=/home/roboy/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_4917839747237470043.dir/0007_jtag_uart_gen/" 0 0 "Shell" 0 -1 1495751096934 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.26.00:24:57 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1495751097084 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.05.26.00:24:57 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1495751097085 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.26.00:24:57 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1495751097089 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.26.00:24:57 Info: onchip_memory2_0:   Generation command is \[exec /home/roboy/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7311_4917839747237470043.dir/0008_onchip_memory2_0_gen/ --quartus_dir=/home/roboy/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_4917839747237470043.dir/0008_onchip_memory2_0_gen/" {  } {  } 0 0 "2017.05.26.00:24:57 Info: onchip_memory2_0:   Generation command is \[exec /home/roboy/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7311_4917839747237470043.dir/0008_onchip_memory2_0_gen/ --quartus_dir=/home/roboy/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_4917839747237470043.dir/0008_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1495751097089 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.26.00:24:57 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1495751097293 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.05.26.00:24:57 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1495751097294 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2017.05.26.00:24:57 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1495751097299 ""}
{ "Info" "soc_system_pio_led_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.26.00:24:57 Info: pio_led:   Generation command is \[exec /home/roboy/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt7311_4917839747237470043.dir/0009_pio_led_gen/ --quartus_dir=/home/roboy/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_4917839747237470043.dir/0009_pio_led_gen/" {  } {  } 0 0 "2017.05.26.00:24:57 Info: pio_led:   Generation command is \[exec /home/roboy/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt7311_4917839747237470043.dir/0009_pio_led_gen/ --quartus_dir=/home/roboy/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_4917839747237470043.dir/0009_pio_led_gen/" 0 0 "Shell" 0 -1 1495751097299 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2017.05.26.00:24:57 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1495751097380 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2017.05.26.00:24:57 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1495751097381 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.05.26.00:24:57 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1495751097384 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.26.00:24:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495751097914 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.26.00:24:57 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495751097943 ""}
{ "Info" "" "" "2017.05.26.00:24:57 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.26.00:24:57 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495751097972 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.26.00:24:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495751098000 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.26.00:24:58 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495751098024 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.26.00:24:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495751098076 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.26.00:24:58 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495751098101 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.26.00:24:58 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495751098125 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1495751098500 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1495751098650 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1495751098652 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1495751098653 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1495751098655 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1495751098661 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1495751098665 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1495751098666 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1495751098667 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1495751098668 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1495751098669 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1495751098671 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1495751098672 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1495751098738 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1495751098820 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1495751098822 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1495751098823 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1495751098824 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1495751098825 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1495751098827 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1495751098834 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1495751098840 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1495751098845 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1495751098851 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1495751098856 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1495751098860 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1495751098864 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1495751098866 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098867 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098867 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1495751098872 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098873 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098873 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098873 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1495751098875 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1495751098877 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1495751098879 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1495751098892 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1495751098901 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098902 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1495751098908 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098909 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1495751098916 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098916 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1495751098918 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1495751098920 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1495751098922 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1495751098924 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1495751098931 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098932 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1495751098939 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098940 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1495751098949 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098950 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1495751098952 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098952 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098952 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1495751098970 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1495751098988 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1495751098989 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098990 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098990 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751098990 ""}
{ "Info" "" "" "2017.05.26.00:24:58 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.26.00:24:58 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1495751098997 ""}
{ "Info" "" "" "2017.05.26.00:24:59 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.05.26.00:24:59 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1495751099001 ""}
{ "Info" "" "" "2017.05.26.00:24:59 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.26.00:24:59 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1495751099003 ""}
{ "Info" "" "" "2017.05.26.00:24:59 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.26.00:24:59 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1495751099011 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.26.00:24:59 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:59 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751099012 ""}
{ "Info" "" "" "2017.05.26.00:24:59 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.26.00:24:59 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1495751099021 ""}
{ "Info" "" "" "2017.05.26.00:24:59 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.26.00:24:59 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1495751099028 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.26.00:24:59 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.26.00:24:59 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1495751099028 ""}
{ "Info" "" "" "2017.05.26.00:25:17 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.05.26.00:25:17 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1495751117060 ""}
{ "Info" "" "" "2017.05.26.00:25:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.26.00:25:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1495751117068 ""}
{ "Info" "" "" "2017.05.26.00:25:17 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.26.00:25:17 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1495751117071 ""}
{ "Info" "" "" "2017.05.26.00:25:17 Info: soc_system: Done \"soc_system\" with 66 modules, 133 files" {  } {  } 0 0 "2017.05.26.00:25:17 Info: soc_system: Done \"soc_system\" with 66 modules, 133 files" 0 0 "Shell" 0 -1 1495751117071 ""}
{ "Info" "" "" "2017.05.26.00:25:17 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.26.00:25:17 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1495751117620 ""}
{ "Info" "" "" "2017.05.26.00:25:17 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.26.00:25:17 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1495751117620 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1495751130706 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Qsys file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Qsys file \"%1!s!\"" 0 0 "Shell" 0 -1 1495751130706 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1495751137134 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1495751143510 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Qsys component. Please manually upgrade \"soc_system.qsys\" in Qsys" {  } {  } 0 11890 "Unable to automatically upgrade Qsys component. Please manually upgrade \"%1!s!\" in Qsys" 0 0 "Shell" 0 -1 1495751144236 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1495751144244 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/home/roboy/intelFPGA/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/roboy/intelFPGA/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1495751150759 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 16 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1073 " "Peak virtual memory: 1073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495751150759 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 26 00:25:50 2017 " "Processing ended: Fri May 26 00:25:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495751150759 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:26 " "Elapsed time: 00:02:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495751150759 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:21 " "Total CPU time (on all processors): 00:04:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495751150759 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1495751150759 ""}
