;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/10/2017 10:35:42 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x20010000  	8193
0x0008	0x1FD10000  	8145
0x000C	0x1FD10000  	8145
0x0010	0x1FD10000  	8145
0x0014	0x1FD10000  	8145
0x0018	0x1FD10000  	8145
0x001C	0x1FD10000  	8145
0x0020	0x1FD10000  	8145
0x0024	0x1FD10000  	8145
0x0028	0x1FD10000  	8145
0x002C	0x1FD10000  	8145
0x0030	0x1FD10000  	8145
0x0034	0x1FD10000  	8145
0x0038	0x1FD10000  	8145
0x003C	0x1FD10000  	8145
0x0040	0x1FD10000  	8145
0x0044	0x1FD10000  	8145
0x0048	0x1FD10000  	8145
0x004C	0x1FD10000  	8145
0x0050	0x1FD10000  	8145
0x0054	0x1FD10000  	8145
0x0058	0x1FD10000  	8145
0x005C	0x1FD10000  	8145
0x0060	0x1FD10000  	8145
0x0064	0x1FD10000  	8145
0x0068	0x1FD10000  	8145
0x006C	0x1FD10000  	8145
0x0070	0x1FD10000  	8145
0x0074	0x1FD10000  	8145
0x0078	0x1FD10000  	8145
0x007C	0x1FD10000  	8145
0x0080	0x1FD10000  	8145
0x0084	0x1FD10000  	8145
0x0088	0x1FD10000  	8145
0x008C	0x1FD10000  	8145
0x0090	0x1FD10000  	8145
0x0094	0x1FD10000  	8145
0x0098	0x1FD10000  	8145
0x009C	0x1FD10000  	8145
0x00A0	0x1FD10000  	8145
0x00A4	0x1FD10000  	8145
0x00A8	0x1FD10000  	8145
0x00AC	0x1FD10000  	8145
0x00B0	0x1FD10000  	8145
0x00B4	0x1FD10000  	8145
0x00B8	0x1FD10000  	8145
0x00BC	0x1FD10000  	8145
0x00C0	0x1FD10000  	8145
0x00C4	0x1FD10000  	8145
0x00C8	0x1FD10000  	8145
0x00CC	0x1FD10000  	8145
0x00D0	0x1FD10000  	8145
0x00D4	0x1FD10000  	8145
0x00D8	0x1FD10000  	8145
0x00DC	0x1FD10000  	8145
0x00E0	0x1FD10000  	8145
0x00E4	0x1FD10000  	8145
0x00E8	0x1FD10000  	8145
0x00EC	0x1FD10000  	8145
0x00F0	0x1FD10000  	8145
0x00F4	0x1FD10000  	8145
0x00F8	0x1FD10000  	8145
0x00FC	0x1FD10000  	8145
0x0100	0x1FD10000  	8145
0x0104	0x1FD10000  	8145
0x0108	0x1FD10000  	8145
0x010C	0x1FD10000  	8145
0x0110	0x1FD10000  	8145
0x0114	0x1FD10000  	8145
0x0118	0x1FD10000  	8145
0x011C	0x1FD10000  	8145
0x0120	0x1FD10000  	8145
0x0124	0x1FD10000  	8145
0x0128	0x1FD10000  	8145
0x012C	0x1FD10000  	8145
0x0130	0x1FD10000  	8145
0x0134	0x1FD10000  	8145
0x0138	0x1FD10000  	8145
0x013C	0x1FD10000  	8145
0x0140	0x1FD10000  	8145
0x0144	0x1FD10000  	8145
0x0148	0x1FD10000  	8145
0x014C	0x1FD10000  	8145
0x0150	0x1FD10000  	8145
0x0154	0x1FD10000  	8145
0x0158	0x1FD10000  	8145
0x015C	0x1FD10000  	8145
0x0160	0x1FD10000  	8145
0x0164	0x1FD10000  	8145
0x0168	0x1FD10000  	8145
0x016C	0x1FD10000  	8145
0x0170	0x1FD10000  	8145
0x0174	0x1FD10000  	8145
0x0178	0x1FD10000  	8145
0x017C	0x1FD10000  	8145
0x0180	0x1FD10000  	8145
0x0184	0x1FD10000  	8145
; end of ____SysVT
_main:
;ROV_UART_XRotor.c, 522 :: 		void main() {
0x2000	0xB088    SUB	SP, SP, #32
0x2002	0xF000FA0D  BL	9248
0x2006	0xF7FFFFCD  BL	8100
0x200A	0xF000FEEF  BL	11756
0x200E	0xF7FFFFE3  BL	8152
0x2012	0xF000FEAB  BL	11628
;ROV_UART_XRotor.c, 527 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_HIGH);
0x2016	0xF64F7100  MOVW	R1, #65280
0x201A	0x48A3    LDR	R0, [PC, #652]
0x201C	0xF7FFFDFA  BL	_GPIO_Digital_Output+0
;ROV_UART_XRotor.c, 529 :: 		Init_MCU();
0x2020	0xF7FFFD7C  BL	_Init_MCU+0
;ROV_UART_XRotor.c, 531 :: 		MS5803_Init();
0x2024	0xF7FFFC68  BL	_MS5803_Init+0
;ROV_UART_XRotor.c, 533 :: 		init_ADC();
0x2028	0xF7FFFF68  BL	_init_ADC+0
;ROV_UART_XRotor.c, 541 :: 		init_LEVI();
0x202C	0xF7FFFF74  BL	_init_LEVI+0
;ROV_UART_XRotor.c, 542 :: 		PWM_TIM4_Set_Duty(INIT,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x2030	0x2203    MOVS	R2, #3
0x2032	0x2100    MOVS	R1, #0
0x2034	0xF6401093  MOVW	R0, #2451
0x2038	0xF7FFFFA4  BL	_PWM_TIM4_Set_Duty+0
;ROV_UART_XRotor.c, 543 :: 		Delay_ms(2000);
0x203C	0xF24E07FE  MOVW	R7, #57598
0x2040	0xF2C057F5  MOVT	R7, #1525
0x2044	0xBF00    NOP
0x2046	0xBF00    NOP
L_main38:
0x2048	0x1E7F    SUBS	R7, R7, #1
0x204A	0xD1FD    BNE	L_main38
0x204C	0xBF00    NOP
0x204E	0xBF00    NOP
0x2050	0xBF00    NOP
;ROV_UART_XRotor.c, 546 :: 		init_DESNI();
0x2052	0xF7FFFF83  BL	_init_DESNI+0
;ROV_UART_XRotor.c, 547 :: 		PWM_TIM3_Set_Duty(INIT,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x2056	0x2202    MOVS	R2, #2
0x2058	0x2100    MOVS	R1, #0
0x205A	0xF6401093  MOVW	R0, #2451
0x205E	0xF7FFFD91  BL	_PWM_TIM3_Set_Duty+0
;ROV_UART_XRotor.c, 548 :: 		Delay_ms(2000);
0x2062	0xF24E07FE  MOVW	R7, #57598
0x2066	0xF2C057F5  MOVT	R7, #1525
L_main40:
0x206A	0x1E7F    SUBS	R7, R7, #1
0x206C	0xD1FD    BNE	L_main40
0x206E	0xBF00    NOP
0x2070	0xBF00    NOP
0x2072	0xBF00    NOP
0x2074	0xBF00    NOP
0x2076	0xBF00    NOP
;ROV_UART_XRotor.c, 552 :: 		init_THRUSTER();
0x2078	0xF7FFFD94  BL	_init_THRUSTER+0
;ROV_UART_XRotor.c, 553 :: 		PWM_TIM4_Set_Duty(INIT,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x207C	0x2202    MOVS	R2, #2
0x207E	0x2100    MOVS	R1, #0
0x2080	0xF6401093  MOVW	R0, #2451
0x2084	0xF7FFFF7E  BL	_PWM_TIM4_Set_Duty+0
;ROV_UART_XRotor.c, 554 :: 		Delay_ms(2000);
0x2088	0xF24E07FE  MOVW	R7, #57598
0x208C	0xF2C057F5  MOVT	R7, #1525
L_main42:
0x2090	0x1E7F    SUBS	R7, R7, #1
0x2092	0xD1FD    BNE	L_main42
0x2094	0xBF00    NOP
0x2096	0xBF00    NOP
0x2098	0xBF00    NOP
0x209A	0xBF00    NOP
0x209C	0xBF00    NOP
;ROV_UART_XRotor.c, 558 :: 		init_SVETLO();
0x209E	0xF7FFFD53  BL	_init_SVETLO+0
;ROV_UART_XRotor.c, 563 :: 		init_UART();
0x20A2	0xF7FFFD95  BL	_init_UART+0
;ROV_UART_XRotor.c, 566 :: 		Delay_ms(100);
0x20A6	0xF644373E  MOVW	R7, #19262
0x20AA	0xF2C0074C  MOVT	R7, #76
0x20AE	0xBF00    NOP
0x20B0	0xBF00    NOP
L_main44:
0x20B2	0x1E7F    SUBS	R7, R7, #1
0x20B4	0xD1FD    BNE	L_main44
0x20B6	0xBF00    NOP
0x20B8	0xBF00    NOP
0x20BA	0xBF00    NOP
;ROV_UART_XRotor.c, 573 :: 		while(1){
L_main46:
;ROV_UART_XRotor.c, 575 :: 		MS5803_Read_Sensor();
0x20BC	0xF7FFFDE2  BL	_MS5803_Read_Sensor+0
;ROV_UART_XRotor.c, 577 :: 		WordToStr(P,dubina);
0x20C0	0xA900    ADD	R1, SP, #0
0x20C2	0x487A    LDR	R0, [PC, #488]
0x20C4	0xED100A00  VLDR.32	S0, [R0, #0]
0x20C8	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x20CC	0xEE100A10  VMOV	R0, S0
0x20D0	0xB280    UXTH	R0, R0
0x20D2	0xF7FFFEEB  BL	_WordToStr+0
;ROV_UART_XRotor.c, 579 :: 		WordToStr(T,temperatura);
0x20D6	0xF10D010A  ADD	R1, SP, #10
0x20DA	0x4875    LDR	R0, [PC, #468]
0x20DC	0xED100A00  VLDR.32	S0, [R0, #0]
0x20E0	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x20E4	0xEE100A10  VMOV	R0, S0
0x20E8	0xB280    UXTH	R0, R0
0x20EA	0xF7FFFEDF  BL	_WordToStr+0
;ROV_UART_XRotor.c, 584 :: 		al = ADC1_Get_Sample(11);
0x20EE	0x200B    MOVS	R0, #11
0x20F0	0xF7FFFF26  BL	_ADC1_Get_Sample+0
0x20F4	0x496F    LDR	R1, [PC, #444]
0x20F6	0x8008    STRH	R0, [R1, #0]
;ROV_UART_XRotor.c, 587 :: 		WordToStr(al,voda);
0x20F8	0xA905    ADD	R1, SP, #20
0x20FA	0xF7FFFED7  BL	_WordToStr+0
;ROV_UART_XRotor.c, 596 :: 		if (UART_Data_Ready()) {
0x20FE	0xF7FFFD97  BL	_UART_Data_Ready+0
0x2102	0xB118    CBZ	R0, L_main48
;ROV_UART_XRotor.c, 598 :: 		stanje = UART_Read();
0x2104	0xF7FFFC44  BL	_UART_Read+0
0x2108	0x496B    LDR	R1, [PC, #428]
0x210A	0x7008    STRB	R0, [R1, #0]
;ROV_UART_XRotor.c, 600 :: 		}
L_main48:
;ROV_UART_XRotor.c, 604 :: 		if ( stanje == 'W') {
0x210C	0x486A    LDR	R0, [PC, #424]
0x210E	0x7800    LDRB	R0, [R0, #0]
0x2110	0x2857    CMP	R0, #87
0x2112	0xD105    BNE	L_main49
;ROV_UART_XRotor.c, 606 :: 		Napred();
0x2114	0xF7FFFC6E  BL	_Napred+0
;ROV_UART_XRotor.c, 609 :: 		UART4_Write_Text("\n\tNAPRED\n\n");
0x2118	0x4868    LDR	R0, [PC, #416]
0x211A	0xF7FFFBDF  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 611 :: 		}
0x211E	0xE13D    B	L_main50
L_main49:
;ROV_UART_XRotor.c, 616 :: 		else if ( stanje == 'S') {
0x2120	0x4865    LDR	R0, [PC, #404]
0x2122	0x7800    LDRB	R0, [R0, #0]
0x2124	0x2853    CMP	R0, #83
0x2126	0xD105    BNE	L_main51
;ROV_UART_XRotor.c, 618 :: 		Nazad();
0x2128	0xF7FFFC0E  BL	_Nazad+0
;ROV_UART_XRotor.c, 620 :: 		UART4_Write_Text("\n\tNAZAD\n\n");
0x212C	0x4864    LDR	R0, [PC, #400]
0x212E	0xF7FFFBD5  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 622 :: 		}
0x2132	0xE133    B	L_main52
L_main51:
;ROV_UART_XRotor.c, 627 :: 		else if ( stanje== 'A') {
0x2134	0x4860    LDR	R0, [PC, #384]
0x2136	0x7800    LDRB	R0, [R0, #0]
0x2138	0x2841    CMP	R0, #65
0x213A	0xD105    BNE	L_main53
;ROV_UART_XRotor.c, 629 :: 		Levo();
0x213C	0xF7FFFC6E  BL	_Levo+0
;ROV_UART_XRotor.c, 631 :: 		UART4_Write_Text("\n\tLEVO\n\n");
0x2140	0x4860    LDR	R0, [PC, #384]
0x2142	0xF7FFFBCB  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 633 :: 		}
0x2146	0xE129    B	L_main54
L_main53:
;ROV_UART_XRotor.c, 638 :: 		else if ( stanje == 'D') {
0x2148	0x485B    LDR	R0, [PC, #364]
0x214A	0x7800    LDRB	R0, [R0, #0]
0x214C	0x2844    CMP	R0, #68
0x214E	0xD105    BNE	L_main55
;ROV_UART_XRotor.c, 640 :: 		Desno();
0x2150	0xF7FFFCBC  BL	_Desno+0
;ROV_UART_XRotor.c, 642 :: 		UART4_Write_Text("\n\tDESNO\n\n");
0x2154	0x485C    LDR	R0, [PC, #368]
0x2156	0xF7FFFBC1  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 644 :: 		}
0x215A	0xE11F    B	L_main56
L_main55:
;ROV_UART_XRotor.c, 649 :: 		else if ( stanje == '+') {
0x215C	0x4856    LDR	R0, [PC, #344]
0x215E	0x7800    LDRB	R0, [R0, #0]
0x2160	0x282B    CMP	R0, #43
0x2162	0xD105    BNE	L_main57
;ROV_UART_XRotor.c, 651 :: 		Zaron();
0x2164	0xF7FFFC9E  BL	_Zaron+0
;ROV_UART_XRotor.c, 653 :: 		UART4_Write_Text("\n\tZARON\n\n");
0x2168	0x4858    LDR	R0, [PC, #352]
0x216A	0xF7FFFBB7  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 655 :: 		}
0x216E	0xE115    B	L_main58
L_main57:
;ROV_UART_XRotor.c, 660 :: 		else if ( stanje == '-') {
0x2170	0x4851    LDR	R0, [PC, #324]
0x2172	0x7800    LDRB	R0, [R0, #0]
0x2174	0x282D    CMP	R0, #45
0x2176	0xD108    BNE	L_main59
;ROV_UART_XRotor.c, 662 :: 		Izron();
0x2178	0xF7FFFC64  BL	_Izron+0
;ROV_UART_XRotor.c, 664 :: 		UART4_Write_Text("\n\tIZRON");
0x217C	0x4854    LDR	R0, [PC, #336]
0x217E	0xF7FFFBAD  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 665 :: 		UART4_Write_Text("ZA PREKID IZRONA : + a zatim C\n\n");
0x2182	0x4854    LDR	R0, [PC, #336]
0x2184	0xF7FFFBAA  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 667 :: 		}
0x2188	0xE108    B	L_main60
L_main59:
;ROV_UART_XRotor.c, 672 :: 		else if ( stanje == 'C') {
0x218A	0x484B    LDR	R0, [PC, #300]
0x218C	0x7800    LDRB	R0, [R0, #0]
0x218E	0x2843    CMP	R0, #67
0x2190	0xD105    BNE	L_main61
;ROV_UART_XRotor.c, 674 :: 		Stop();
0x2192	0xF7FFFC6B  BL	_Stop+0
;ROV_UART_XRotor.c, 676 :: 		UART4_Write_Text("\n\tSTOP\n\n");
0x2196	0x4850    LDR	R0, [PC, #320]
0x2198	0xF7FFFBA0  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 678 :: 		}
0x219C	0xE0FE    B	L_main62
L_main61:
;ROV_UART_XRotor.c, 684 :: 		else if ( stanje == 'V') {
0x219E	0x4846    LDR	R0, [PC, #280]
0x21A0	0x7800    LDRB	R0, [R0, #0]
0x21A2	0x2856    CMP	R0, #86
0x21A4	0xD105    BNE	L_main63
;ROV_UART_XRotor.c, 686 :: 		Svetlo_ON();
0x21A6	0xF7FFFC75  BL	_Svetlo_ON+0
;ROV_UART_XRotor.c, 688 :: 		UART4_Write_Text("\n\tUKLJUCI SVETLO\n\n");
0x21AA	0x484C    LDR	R0, [PC, #304]
0x21AC	0xF7FFFB96  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 690 :: 		}
0x21B0	0xE0F4    B	L_main64
L_main63:
;ROV_UART_XRotor.c, 695 :: 		else if ( stanje == 'B') {
0x21B2	0x4841    LDR	R0, [PC, #260]
0x21B4	0x7800    LDRB	R0, [R0, #0]
0x21B6	0x2842    CMP	R0, #66
0x21B8	0xD108    BNE	L_main65
;ROV_UART_XRotor.c, 697 :: 		Svetlo_OFF();
0x21BA	0xF7FFFCA9  BL	_Svetlo_OFF+0
;ROV_UART_XRotor.c, 700 :: 		UART4_Write_Text("\n\tISKLJUCI SVETLO");
0x21BE	0x4848    LDR	R0, [PC, #288]
0x21C0	0xF7FFFB8C  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 701 :: 		UART4_Write_Text("\n\n");
0x21C4	0x4847    LDR	R0, [PC, #284]
0x21C6	0xF7FFFB89  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 702 :: 		}
0x21CA	0xE0E7    B	L_main66
L_main65:
;ROV_UART_XRotor.c, 708 :: 		else if ( stanje == 'P') {
0x21CC	0x483A    LDR	R0, [PC, #232]
0x21CE	0x7800    LDRB	R0, [R0, #0]
0x21D0	0x2850    CMP	R0, #80
0x21D2	0xD134    BNE	L_main67
;ROV_UART_XRotor.c, 715 :: 		UART4_Write_Text("\n----------------------------------------");
0x21D4	0x4844    LDR	R0, [PC, #272]
0x21D6	0xF7FFFB81  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 719 :: 		UART4_Write_Text("\n\n\tPritisak:");
0x21DA	0x4844    LDR	R0, [PC, #272]
0x21DC	0xF7FFFB7E  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 720 :: 		UART4_Write_Text(dubina);
0x21E0	0xA800    ADD	R0, SP, #0
0x21E2	0xF7FFFB7B  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 721 :: 		UART4_Write_Text("mbar");
0x21E6	0x4842    LDR	R0, [PC, #264]
0x21E8	0xF7FFFB78  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 722 :: 		UART4_Write_Text("");
0x21EC	0x4841    LDR	R0, [PC, #260]
0x21EE	0xF7FFFB75  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 725 :: 		UART4_Write_Text("\n\tDubina:");
0x21F2	0x4841    LDR	R0, [PC, #260]
0x21F4	0xF7FFFB72  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 726 :: 		UART4_Write_Text(dubina);
0x21F8	0xA800    ADD	R0, SP, #0
0x21FA	0xF7FFFB6F  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 727 :: 		UART4_Write_Text("cm");
0x21FE	0x483F    LDR	R0, [PC, #252]
0x2200	0xF7FFFB6C  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 732 :: 		UART4_Write_Text("\n\tDubina:");
0x2204	0x483E    LDR	R0, [PC, #248]
0x2206	0xF7FFFB69  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 733 :: 		UART4_Write_Text(dubina);
0x220A	0xA800    ADD	R0, SP, #0
0x220C	0xF7FFFB66  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 734 :: 		UART4_Write_Text(" m");
0x2210	0x483C    LDR	R0, [PC, #240]
0x2212	0xF7FFFB63  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 740 :: 		UART4_Write_Text("\n\n\tTEMPERATURA:");
0x2216	0x483C    LDR	R0, [PC, #240]
0x2218	0xF7FFFB60  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 741 :: 		UART4_Write_Text(temperatura);
0x221C	0xF10D000A  ADD	R0, SP, #10
0x2220	0xF7FFFB5C  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 742 :: 		UART4_Write(176);
0x2224	0x20B0    MOVS	R0, #176
0x2226	0xF7FFFC65  BL	_UART4_Write+0
;ROV_UART_XRotor.c, 743 :: 		UART4_Write(67);
0x222A	0x2043    MOVS	R0, #67
0x222C	0xF7FFFC62  BL	_UART4_Write+0
;ROV_UART_XRotor.c, 746 :: 		UART4_Write_Text("\n-------------------------------------------");
0x2230	0x4836    LDR	R0, [PC, #216]
0x2232	0xF7FFFB53  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 747 :: 		UART4_Write_Text("\n\n");
0x2236	0x4836    LDR	R0, [PC, #216]
0x2238	0xF7FFFB50  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 748 :: 		}
0x223C	0xE0AE    B	L_main68
L_main67:
;ROV_UART_XRotor.c, 756 :: 		else if  ( stanje == 'I' && al >=20) {
0x223E	0x481E    LDR	R0, [PC, #120]
0x2240	0x7800    LDRB	R0, [R0, #0]
0x2242	0x2849    CMP	R0, #73
0x2244	0xD12B    BNE	L__main79
0x2246	0x481B    LDR	R0, [PC, #108]
0x2248	0x8800    LDRH	R0, [R0, #0]
0x224A	0x2814    CMP	R0, #20
0x224C	0xD327    BCC	L__main78
L__main77:
;ROV_UART_XRotor.c, 758 :: 		UART4_Write_Text("\n\t-Informacije-\n");
0x224E	0x4831    LDR	R0, [PC, #196]
0x2250	0xF7FFFB44  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 759 :: 		UART4_Write_Text("\n----------------------------------------\n");
0x2254	0x4830    LDR	R0, [PC, #192]
0x2256	0xF7FFFB41  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 761 :: 		UART4_Write_Text("\t*LAKE ALARM:");
0x225A	0x4830    LDR	R0, [PC, #192]
0x225C	0xF7FFFB3E  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 762 :: 		UART4_Write_Text("SUVO");
0x2260	0x482F    LDR	R0, [PC, #188]
0x2262	0xF7FFFB3B  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 763 :: 		UART4_Write_Text(voda);
0x2266	0xA805    ADD	R0, SP, #20
0x2268	0xF7FFFB38  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 765 :: 		UART4_Write_Text("\n\n\t*Baterija:");
0x226C	0x482D    LDR	R0, [PC, #180]
0x226E	0xF7FFFB35  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 766 :: 		UART4_Write_Text("11,58 V\n\n");
0x2272	0x482D    LDR	R0, [PC, #180]
0x2274	0xF7FFFB32  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 769 :: 		UART4_Write_Text("\t*Amperaza\n");
0x2278	0x482C    LDR	R0, [PC, #176]
0x227A	0xF7FFFB2F  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 770 :: 		UART4_Write_Text("\t-ESC_LEVI:1A\n\n");
0x227E	0x482C    LDR	R0, [PC, #176]
0x2280	0xF7FFFB2C  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 771 :: 		UART4_Write_Text("\t-ESC_DESNI:1A\n\n");
0x2284	0x482B    LDR	R0, [PC, #172]
0x2286	0xF7FFFB29  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 772 :: 		UART4_Write_Text("\t-ESC_THRUSTER:1A\n\n");
0x228A	0x482B    LDR	R0, [PC, #172]
0x228C	0xF7FFFB26  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 775 :: 		UART4_Write_Text("\t*SVETLO:1A\n\n");
0x2290	0x482A    LDR	R0, [PC, #168]
0x2292	0xF7FFFB23  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 777 :: 		UART4_Write_Text("\n----------------------------------------");
0x2296	0x482A    LDR	R0, [PC, #168]
0x2298	0xF7FFFB20  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 779 :: 		}
0x229C	0xE07E    B	L_main72
;ROV_UART_XRotor.c, 756 :: 		else if  ( stanje == 'I' && al >=20) {
L__main79:
L__main78:
;ROV_UART_XRotor.c, 782 :: 		else if  ( stanje == 'I' && al <=20) {
0x229E	0x4806    LDR	R0, [PC, #24]
0x22A0	0x7800    LDRB	R0, [R0, #0]
0x22A2	0x2849    CMP	R0, #73
0x22A4	0xF000B84E  B	#156
0x22A8	0x10004002  	GPIOE_BASE+0
0x22AC	0x00182000  	ROV_UART_XRotor_P+0
0x22B0	0x001C2000  	ROV_UART_XRotor_T+0
0x22B4	0x03322000  	_al+0
0x22B8	0x03172000  	_stanje+0
0x22BC	0x00202000  	?lstr1_ROV_UART_XRotor+0
0x22C0	0x002B2000  	?lstr2_ROV_UART_XRotor+0
0x22C4	0x00352000  	?lstr3_ROV_UART_XRotor+0
0x22C8	0x003E2000  	?lstr4_ROV_UART_XRotor+0
0x22CC	0x00482000  	?lstr5_ROV_UART_XRotor+0
0x22D0	0x00522000  	?lstr6_ROV_UART_XRotor+0
0x22D4	0x005A2000  	?lstr7_ROV_UART_XRotor+0
0x22D8	0x007B2000  	?lstr8_ROV_UART_XRotor+0
0x22DC	0x00842000  	?lstr9_ROV_UART_XRotor+0
0x22E0	0x00972000  	?lstr10_ROV_UART_XRotor+0
0x22E4	0x00A92000  	?lstr11_ROV_UART_XRotor+0
0x22E8	0x00AC2000  	?lstr12_ROV_UART_XRotor+0
0x22EC	0x00D62000  	?lstr13_ROV_UART_XRotor+0
0x22F0	0x00E32000  	?lstr14_ROV_UART_XRotor+0
0x22F4	0x00E82000  	?lstr15_ROV_UART_XRotor+0
0x22F8	0x00E92000  	?lstr16_ROV_UART_XRotor+0
0x22FC	0x00F32000  	?lstr17_ROV_UART_XRotor+0
0x2300	0x00F62000  	?lstr18_ROV_UART_XRotor+0
0x2304	0x01002000  	?lstr19_ROV_UART_XRotor+0
0x2308	0x01032000  	?lstr20_ROV_UART_XRotor+0
0x230C	0x01132000  	?lstr21_ROV_UART_XRotor+0
0x2310	0x01402000  	?lstr22_ROV_UART_XRotor+0
0x2314	0x01432000  	?lstr23_ROV_UART_XRotor+0
0x2318	0x01542000  	?lstr24_ROV_UART_XRotor+0
0x231C	0x017F2000  	?lstr25_ROV_UART_XRotor+0
0x2320	0x018D2000  	?lstr26_ROV_UART_XRotor+0
0x2324	0x01922000  	?lstr27_ROV_UART_XRotor+0
0x2328	0x01A02000  	?lstr28_ROV_UART_XRotor+0
0x232C	0x01AA2000  	?lstr29_ROV_UART_XRotor+0
0x2330	0x01B62000  	?lstr30_ROV_UART_XRotor+0
0x2334	0x01C62000  	?lstr31_ROV_UART_XRotor+0
0x2338	0x01D72000  	?lstr32_ROV_UART_XRotor+0
0x233C	0x01EB2000  	?lstr33_ROV_UART_XRotor+0
0x2340	0x01F92000  	?lstr34_ROV_UART_XRotor+0
0x2344	0xD12A    BNE	L__main81
0x2346	0x4824    LDR	R0, [PC, #144]
0x2348	0x8800    LDRH	R0, [R0, #0]
0x234A	0x2814    CMP	R0, #20
0x234C	0xD826    BHI	L__main80
L__main76:
;ROV_UART_XRotor.c, 784 :: 		UART4_Write_Text("\n\t-Informacije-\n\n");
0x234E	0x4823    LDR	R0, [PC, #140]
0x2350	0xF7FFFAC4  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 785 :: 		UART4_Write_Text("\n----------------------------------------\n");
0x2354	0x4822    LDR	R0, [PC, #136]
0x2356	0xF7FFFAC1  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 787 :: 		UART4_Write_Text("\t*LAKE ALARM:");
0x235A	0x4822    LDR	R0, [PC, #136]
0x235C	0xF7FFFABE  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 788 :: 		UART4_Write_Text("POPLAVA");
0x2360	0x4821    LDR	R0, [PC, #132]
0x2362	0xF7FFFABB  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 789 :: 		UART4_Write_Text(voda);
0x2366	0xA805    ADD	R0, SP, #20
0x2368	0xF7FFFAB8  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 791 :: 		UART4_Write_Text("\n\n\t*Baterija:");
0x236C	0x481F    LDR	R0, [PC, #124]
0x236E	0xF7FFFAB5  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 792 :: 		UART4_Write_Text("11,58 V\n\n");
0x2372	0x481F    LDR	R0, [PC, #124]
0x2374	0xF7FFFAB2  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 796 :: 		UART4_Write_Text("\t*Amperaza\n");
0x2378	0x481E    LDR	R0, [PC, #120]
0x237A	0xF7FFFAAF  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 798 :: 		UART4_Write_Text("\t-ESC_LEVI:1A\n\n");
0x237E	0x481E    LDR	R0, [PC, #120]
0x2380	0xF7FFFAAC  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 800 :: 		UART4_Write_Text("\t-ESC_DESNI:1A\n\n");
0x2384	0x481D    LDR	R0, [PC, #116]
0x2386	0xF7FFFAA9  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 802 :: 		UART4_Write_Text("\t-ESC_THRUSTER:1A\n\n");
0x238A	0x481D    LDR	R0, [PC, #116]
0x238C	0xF7FFFAA6  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 805 :: 		UART4_Write_Text("\t*SVETLO:1A\n\n");
0x2390	0x481C    LDR	R0, [PC, #112]
0x2392	0xF7FFFAA3  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 807 :: 		UART4_Write_Text("\n----------------------------------------");
0x2396	0x481C    LDR	R0, [PC, #112]
0x2398	0xF7FFFAA0  BL	_UART4_Write_Text+0
;ROV_UART_XRotor.c, 782 :: 		else if  ( stanje == 'I' && al <=20) {
L__main81:
L__main80:
;ROV_UART_XRotor.c, 809 :: 		}
L_main72:
L_main68:
L_main66:
L_main64:
L_main62:
L_main60:
L_main58:
L_main56:
L_main54:
L_main52:
L_main50:
;ROV_UART_XRotor.c, 812 :: 		stanje  = '\o';
0x239C	0x2100    MOVS	R1, #0
0x239E	0x481B    LDR	R0, [PC, #108]
0x23A0	0x7001    STRB	R1, [R0, #0]
;ROV_UART_XRotor.c, 828 :: 		PWM_TIM4_Set_Duty(LEVI,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x23A2	0x481B    LDR	R0, [PC, #108]
0x23A4	0x8800    LDRH	R0, [R0, #0]
0x23A6	0x2203    MOVS	R2, #3
0x23A8	0x2100    MOVS	R1, #0
0x23AA	0xF7FFFDEB  BL	_PWM_TIM4_Set_Duty+0
;ROV_UART_XRotor.c, 830 :: 		PWM_TIM3_Set_Duty(DESNI,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x23AE	0x4819    LDR	R0, [PC, #100]
0x23B0	0x8800    LDRH	R0, [R0, #0]
0x23B2	0x2202    MOVS	R2, #2
0x23B4	0x2100    MOVS	R1, #0
0x23B6	0xF7FFFBE5  BL	_PWM_TIM3_Set_Duty+0
;ROV_UART_XRotor.c, 832 :: 		PWM_TIM4_Set_Duty(THRUSTER,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x23BA	0x4817    LDR	R0, [PC, #92]
0x23BC	0x8800    LDRH	R0, [R0, #0]
0x23BE	0x2202    MOVS	R2, #2
0x23C0	0x2100    MOVS	R1, #0
0x23C2	0xF7FFFDDF  BL	_PWM_TIM4_Set_Duty+0
;ROV_UART_XRotor.c, 834 :: 		PWM_TIM9_Set_Duty(SVETLO,_PWM_NON_INVERTED, _PWM_CHANNEL1);
0x23C6	0x4815    LDR	R0, [PC, #84]
0x23C8	0x8800    LDRH	R0, [R0, #0]
0x23CA	0x2200    MOVS	R2, #0
0x23CC	0x2100    MOVS	R1, #0
0x23CE	0xF7FFFACF  BL	_PWM_TIM9_Set_Duty+0
;ROV_UART_XRotor.c, 836 :: 		}
0x23D2	0xE673    B	L_main46
;ROV_UART_XRotor.c, 840 :: 		}
L_end_main:
L__main_end_loop:
0x23D4	0xE7FE    B	L__main_end_loop
0x23D6	0xBF00    NOP
0x23D8	0x03322000  	_al+0
0x23DC	0x02232000  	?lstr35_ROV_UART_XRotor+0
0x23E0	0x02352000  	?lstr36_ROV_UART_XRotor+0
0x23E4	0x02602000  	?lstr37_ROV_UART_XRotor+0
0x23E8	0x026E2000  	?lstr38_ROV_UART_XRotor+0
0x23EC	0x02762000  	?lstr39_ROV_UART_XRotor+0
0x23F0	0x02842000  	?lstr40_ROV_UART_XRotor+0
0x23F4	0x028E2000  	?lstr41_ROV_UART_XRotor+0
0x23F8	0x029A2000  	?lstr42_ROV_UART_XRotor+0
0x23FC	0x02AA2000  	?lstr43_ROV_UART_XRotor+0
0x2400	0x02BB2000  	?lstr44_ROV_UART_XRotor+0
0x2404	0x02CF2000  	?lstr45_ROV_UART_XRotor+0
0x2408	0x02DD2000  	?lstr46_ROV_UART_XRotor+0
0x240C	0x03172000  	_stanje+0
0x2410	0x032A2000  	_LEVI+0
0x2414	0x032C2000  	_DESNI+0
0x2418	0x032E2000  	_THRUSTER+0
0x241C	0x03302000  	_SVETLO+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x1B70	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x1B72	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x1B76	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x1B7A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x1B7E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x1B80	0xB001    ADD	SP, SP, #4
0x1B82	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x1C48	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x1C4A	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x1C4E	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x1C52	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x1C56	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x1C58	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x1C5C	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x1C5E	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x1C60	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x1C62	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x1C66	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x1C6A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x1C6C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x1C70	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x1C72	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x1C74	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x1C78	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x1C7C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x1C7E	0xB001    ADD	SP, SP, #4
0x1C80	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1C14	0xB081    SUB	SP, SP, #4
0x1C16	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x1C1A	0x4A04    LDR	R2, [PC, #16]
0x1C1C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1C1E	0xF7FFF97F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x1C22	0xF8DDE000  LDR	LR, [SP, #0]
0x1C26	0xB001    ADD	SP, SP, #4
0x1C28	0x4770    BX	LR
0x1C2A	0xBF00    NOP
0x1C2C	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0F20	0xB084    SUB	SP, SP, #16
0x0F22	0xF8CDE000  STR	LR, [SP, #0]
0x0F26	0xB28D    UXTH	R5, R1
0x0F28	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0F2A	0x4B86    LDR	R3, [PC, #536]
0x0F2C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0F30	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0F32	0x4618    MOV	R0, R3
0x0F34	0xF7FFFE72  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0F38	0xF1B50FFF  CMP	R5, #255
0x0F3C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0F3E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0F40	0x4B81    LDR	R3, [PC, #516]
0x0F42	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0F46	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0F48	0x4B80    LDR	R3, [PC, #512]
0x0F4A	0x429E    CMP	R6, R3
0x0F4C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0F4E	0xF2455355  MOVW	R3, #21845
0x0F52	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0F56	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0F58	0x1D3D    ADDS	R5, R7, #4
0x0F5A	0x682C    LDR	R4, [R5, #0]
0x0F5C	0xF06F03FF  MVN	R3, #255
0x0F60	0xEA040303  AND	R3, R4, R3, LSL #0
0x0F64	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0F66	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0F6A	0x682C    LDR	R4, [R5, #0]
0x0F6C	0xF64F73FF  MOVW	R3, #65535
0x0F70	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0F74	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0F76	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0F78	0x2E42    CMP	R6, #66
0x0F7A	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0F7C	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0F7E	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0F80	0xF64F73FF  MOVW	R3, #65535
0x0F84	0x429D    CMP	R5, R3
0x0F86	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0F88	0x4B70    LDR	R3, [PC, #448]
0x0F8A	0x429E    CMP	R6, R3
0x0F8C	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0F8E	0xF04F3355  MOV	R3, #1431655765
0x0F92	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0F94	0x1D3C    ADDS	R4, R7, #4
0x0F96	0x2300    MOVS	R3, #0
0x0F98	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0F9A	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0F9E	0xF04F33FF  MOV	R3, #-1
0x0FA2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0FA4	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0FA6	0x2E42    CMP	R6, #66
0x0FA8	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0FAA	0x2300    MOVS	R3, #0
0x0FAC	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x0FAE	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0FB0	0xF0060301  AND	R3, R6, #1
0x0FB4	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0FB6	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0FB8	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x0FBA	0xF0060308  AND	R3, R6, #8
0x0FBE	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0FC0	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x0FC2	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0FC4	0xF0060304  AND	R3, R6, #4
0x0FC8	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0FCA	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0FCC	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x0FCE	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0FD0	0xF4062301  AND	R3, R6, #528384
0x0FD4	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0FD6	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0FD8	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0FDA	0xF4066300  AND	R3, R6, #2048
0x0FDE	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0FE0	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0FE2	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0FE4	0xF4066380  AND	R3, R6, #1024
0x0FE8	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0FEA	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0FEC	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x0FEE	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0FF0	0xF0060320  AND	R3, R6, #32
0x0FF4	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0FF6	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0FF8	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0FFA	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0FFC	0xF4067380  AND	R3, R6, #256
0x1000	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x1002	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x1004	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x1006	0xF0060380  AND	R3, R6, #128
0x100A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x100C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x100E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x1010	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x1012	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x1016	0x9201    STR	R2, [SP, #4]
0x1018	0xFA1FF985  UXTH	R9, R5
0x101C	0x46B0    MOV	R8, R6
0x101E	0x4606    MOV	R6, R0
0x1020	0x4618    MOV	R0, R3
0x1022	0x460A    MOV	R2, R1
0x1024	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x1026	0xF1BA0F10  CMP	R10, #16
0x102A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x102E	0xF04F0301  MOV	R3, #1
0x1032	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x1036	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x103A	0x42A3    CMP	R3, R4
0x103C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x1040	0xEA4F044A  LSL	R4, R10, #1
0x1044	0xF04F0303  MOV	R3, #3
0x1048	0x40A3    LSLS	R3, R4
0x104A	0x43DC    MVN	R4, R3
0x104C	0x683B    LDR	R3, [R7, #0]
0x104E	0x4023    ANDS	R3, R4
0x1050	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x1052	0xEA4F034A  LSL	R3, R10, #1
0x1056	0xFA06F403  LSL	R4, R6, R3
0x105A	0x683B    LDR	R3, [R7, #0]
0x105C	0x4323    ORRS	R3, R4
0x105E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x1060	0xF008030C  AND	R3, R8, #12
0x1064	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x1066	0xF2070508  ADDW	R5, R7, #8
0x106A	0xEA4F044A  LSL	R4, R10, #1
0x106E	0xF04F0303  MOV	R3, #3
0x1072	0x40A3    LSLS	R3, R4
0x1074	0x43DC    MVN	R4, R3
0x1076	0x682B    LDR	R3, [R5, #0]
0x1078	0x4023    ANDS	R3, R4
0x107A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x107C	0xF2070508  ADDW	R5, R7, #8
0x1080	0xEA4F034A  LSL	R3, R10, #1
0x1084	0xFA02F403  LSL	R4, R2, R3
0x1088	0x682B    LDR	R3, [R5, #0]
0x108A	0x4323    ORRS	R3, R4
0x108C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x108E	0x1D3D    ADDS	R5, R7, #4
0x1090	0xFA1FF48A  UXTH	R4, R10
0x1094	0xF04F0301  MOV	R3, #1
0x1098	0x40A3    LSLS	R3, R4
0x109A	0x43DC    MVN	R4, R3
0x109C	0x682B    LDR	R3, [R5, #0]
0x109E	0x4023    ANDS	R3, R4
0x10A0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x10A2	0x1D3D    ADDS	R5, R7, #4
0x10A4	0xFA1FF48A  UXTH	R4, R10
0x10A8	0xB28B    UXTH	R3, R1
0x10AA	0xFA03F404  LSL	R4, R3, R4
0x10AE	0xB2A4    UXTH	R4, R4
0x10B0	0x682B    LDR	R3, [R5, #0]
0x10B2	0x4323    ORRS	R3, R4
0x10B4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x10B6	0xF207050C  ADDW	R5, R7, #12
0x10BA	0xFA1FF38A  UXTH	R3, R10
0x10BE	0x005C    LSLS	R4, R3, #1
0x10C0	0xB2A4    UXTH	R4, R4
0x10C2	0xF04F0303  MOV	R3, #3
0x10C6	0x40A3    LSLS	R3, R4
0x10C8	0x43DC    MVN	R4, R3
0x10CA	0x682B    LDR	R3, [R5, #0]
0x10CC	0x4023    ANDS	R3, R4
0x10CE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x10D0	0xF207050C  ADDW	R5, R7, #12
0x10D4	0xEA4F034A  LSL	R3, R10, #1
0x10D8	0xFA00F403  LSL	R4, R0, R3
0x10DC	0x682B    LDR	R3, [R5, #0]
0x10DE	0x4323    ORRS	R3, R4
0x10E0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x10E2	0xF0080308  AND	R3, R8, #8
0x10E6	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x10E8	0xF4080370  AND	R3, R8, #15728640
0x10EC	0x0D1B    LSRS	R3, R3, #20
0x10EE	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x10F2	0xF1BA0F07  CMP	R10, #7
0x10F6	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x10F8	0xF2070324  ADDW	R3, R7, #36
0x10FC	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x10FE	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x1102	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x1104	0xF2070320  ADDW	R3, R7, #32
0x1108	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x110A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x110C	0x00AC    LSLS	R4, R5, #2
0x110E	0xF04F030F  MOV	R3, #15
0x1112	0x40A3    LSLS	R3, R4
0x1114	0x43DC    MVN	R4, R3
0x1116	0x9B02    LDR	R3, [SP, #8]
0x1118	0x681B    LDR	R3, [R3, #0]
0x111A	0xEA030404  AND	R4, R3, R4, LSL #0
0x111E	0x9B02    LDR	R3, [SP, #8]
0x1120	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x1122	0xF89D400C  LDRB	R4, [SP, #12]
0x1126	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x1128	0x409C    LSLS	R4, R3
0x112A	0x9B02    LDR	R3, [SP, #8]
0x112C	0x681B    LDR	R3, [R3, #0]
0x112E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x1132	0x9B02    LDR	R3, [SP, #8]
0x1134	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x1136	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x113A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x113C	0xF8DDE000  LDR	LR, [SP, #0]
0x1140	0xB004    ADD	SP, SP, #16
0x1142	0x4770    BX	LR
0x1144	0xFC00FFFF  	#-1024
0x1148	0x0000FFFF  	#-65536
0x114C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0C1C	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0C1E	0x491E    LDR	R1, [PC, #120]
0x0C20	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0C24	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0C26	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0C28	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0C2A	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0C2C	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0C2E	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0C30	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0C32	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0C34	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0C36	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0C38	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0C3A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0C3C	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0C3E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0C40	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0C42	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0C44	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x0C46	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0C48	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x0C4A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0C4E	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0C50	0x4912    LDR	R1, [PC, #72]
0x0C52	0x4288    CMP	R0, R1
0x0C54	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x0C56	0x4912    LDR	R1, [PC, #72]
0x0C58	0x4288    CMP	R0, R1
0x0C5A	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0C5C	0x4911    LDR	R1, [PC, #68]
0x0C5E	0x4288    CMP	R0, R1
0x0C60	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x0C62	0x4911    LDR	R1, [PC, #68]
0x0C64	0x4288    CMP	R0, R1
0x0C66	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x0C68	0x4910    LDR	R1, [PC, #64]
0x0C6A	0x4288    CMP	R0, R1
0x0C6C	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x0C6E	0x4910    LDR	R1, [PC, #64]
0x0C70	0x4288    CMP	R0, R1
0x0C72	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0C74	0x490F    LDR	R1, [PC, #60]
0x0C76	0x4288    CMP	R0, R1
0x0C78	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x0C7A	0x490F    LDR	R1, [PC, #60]
0x0C7C	0x4288    CMP	R0, R1
0x0C7E	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0C80	0x490E    LDR	R1, [PC, #56]
0x0C82	0x4288    CMP	R0, R1
0x0C84	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0C86	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0C88	0x490D    LDR	R1, [PC, #52]
0x0C8A	0x6809    LDR	R1, [R1, #0]
0x0C8C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0C90	0x490B    LDR	R1, [PC, #44]
0x0C92	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0C94	0xB001    ADD	SP, SP, #4
0x0C96	0x4770    BX	LR
0x0C98	0xFC00FFFF  	#-1024
0x0C9C	0x00004002  	#1073872896
0x0CA0	0x04004002  	#1073873920
0x0CA4	0x08004002  	#1073874944
0x0CA8	0x0C004002  	#1073875968
0x0CAC	0x10004002  	#1073876992
0x0CB0	0x14004002  	#1073878016
0x0CB4	0x18004002  	#1073879040
0x0CB8	0x1C004002  	#1073880064
0x0CBC	0x20004002  	#1073881088
0x0CC0	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_Init_MCU:
;ROV_UART_XRotor.c, 157 :: 		void Init_MCU(){
0x1B1C	0xB081    SUB	SP, SP, #4
0x1B1E	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 158 :: 		GPIO_Digital_Output(&GPIOE_ODR, _GPIO_PINMASK_11);
0x1B22	0xF6400100  MOVW	R1, #2048
0x1B26	0x4806    LDR	R0, [PC, #24]
0x1B28	0xF000F874  BL	_GPIO_Digital_Output+0
;ROV_UART_XRotor.c, 163 :: 		&_GPIO_MODULE_SPI2_PB13_14_15);
0x1B2C	0x4A05    LDR	R2, [PC, #20]
;ROV_UART_XRotor.c, 162 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x1B2E	0xF2403105  MOVW	R1, #773
;ROV_UART_XRotor.c, 160 :: 		SPI2_Init_Advanced(_SPI_FPCLK_DIV16, _SPI_MASTER | _SPI_8_BIT |
0x1B32	0x2003    MOVS	R0, #3
;ROV_UART_XRotor.c, 163 :: 		&_GPIO_MODULE_SPI2_PB13_14_15);
0x1B34	0xF7FFF9A2  BL	_SPI2_Init_Advanced+0
;ROV_UART_XRotor.c, 165 :: 		}
L_end_Init_MCU:
0x1B38	0xF8DDE000  LDR	LR, [SP, #0]
0x1B3C	0xB001    ADD	SP, SP, #4
0x1B3E	0x4770    BX	LR
0x1B40	0x10144002  	GPIOE_ODR+0
0x1B44	0x2B040000  	__GPIO_MODULE_SPI2_PB13_14_15+0
; end of _Init_MCU
_SPI2_Init_Advanced:
;__Lib_SPI_123.c, 107 :: 		
; module start address is: 8 (R2)
0x0E7C	0xB083    SUB	SP, SP, #12
0x0E7E	0xF8CDE000  STR	LR, [SP, #0]
0x0E82	0xF88D0004  STRB	R0, [SP, #4]
0x0E86	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 108 :: 		
0x0E88	0x4C0B    LDR	R4, [PC, #44]
0x0E8A	0x4B0C    LDR	R3, [PC, #48]
0x0E8C	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 109 :: 		
0x0E8E	0x4C0C    LDR	R4, [PC, #48]
0x0E90	0x4B0C    LDR	R3, [PC, #48]
0x0E92	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 111 :: 		
0x0E94	0x2401    MOVS	R4, #1
0x0E96	0xB264    SXTB	R4, R4
0x0E98	0x4B0B    LDR	R3, [PC, #44]
0x0E9A	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 112 :: 		
0x0E9C	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0E9E	0xF7FFFF4F  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 114 :: 		
0x0EA2	0x9A02    LDR	R2, [SP, #8]
0x0EA4	0xF89D1004  LDRB	R1, [SP, #4]
0x0EA8	0x4808    LDR	R0, [PC, #32]
0x0EAA	0xF7FFFF27  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 115 :: 		
L_end_SPI2_Init_Advanced:
0x0EAE	0xF8DDE000  LDR	LR, [SP, #0]
0x0EB2	0xB003    ADD	SP, SP, #12
0x0EB4	0x4770    BX	LR
0x0EB6	0xBF00    NOP
0x0EB8	0x0CC50000  	_SPI2_Read+0
0x0EBC	0x033C2000  	_SPI_Rd_Ptr+0
0x0EC0	0x0CE10000  	_SPI2_Write+0
0x0EC4	0x03402000  	_SPI_Wr_Ptr+0
0x0EC8	0x08384247  	RCC_APB1ENR+0
0x0ECC	0x38004000  	SPI2_CR1+0
; end of _SPI2_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0D40	0xB083    SUB	SP, SP, #12
0x0D42	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0D46	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0D48	0x00A1    LSLS	R1, R4, #2
0x0D4A	0x1841    ADDS	R1, R0, R1
0x0D4C	0x6809    LDR	R1, [R1, #0]
0x0D4E	0xF1B13FFF  CMP	R1, #-1
0x0D52	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0D54	0xF2000134  ADDW	R1, R0, #52
0x0D58	0x00A3    LSLS	R3, R4, #2
0x0D5A	0x18C9    ADDS	R1, R1, R3
0x0D5C	0x6809    LDR	R1, [R1, #0]
0x0D5E	0x460A    MOV	R2, R1
0x0D60	0x18C1    ADDS	R1, R0, R3
0x0D62	0x6809    LDR	R1, [R1, #0]
0x0D64	0x9001    STR	R0, [SP, #4]
0x0D66	0xF8AD4008  STRH	R4, [SP, #8]
0x0D6A	0x4608    MOV	R0, R1
0x0D6C	0x4611    MOV	R1, R2
0x0D6E	0xF7FFFA11  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x0D72	0xF8BD4008  LDRH	R4, [SP, #8]
0x0D76	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0D78	0x1C64    ADDS	R4, R4, #1
0x0D7A	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0D7C	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0D7E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D82	0xB003    ADD	SP, SP, #12
0x0D84	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0194	0xB083    SUB	SP, SP, #12
0x0196	0xF8CDE000  STR	LR, [SP, #0]
0x019A	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x019C	0xF00403FF  AND	R3, R4, #255
0x01A0	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01A2	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x01A4	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x01A8	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x01AA	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01AC	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01B0	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01B2	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01B4	0x4A2D    LDR	R2, [PC, #180]
0x01B6	0x9202    STR	R2, [SP, #8]
0x01B8	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01BA	0x4A2D    LDR	R2, [PC, #180]
0x01BC	0x9202    STR	R2, [SP, #8]
0x01BE	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01C0	0x4A2C    LDR	R2, [PC, #176]
0x01C2	0x9202    STR	R2, [SP, #8]
0x01C4	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01C6	0x4A2C    LDR	R2, [PC, #176]
0x01C8	0x9202    STR	R2, [SP, #8]
0x01CA	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01CC	0x4A2B    LDR	R2, [PC, #172]
0x01CE	0x9202    STR	R2, [SP, #8]
0x01D0	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01D2	0x4A2B    LDR	R2, [PC, #172]
0x01D4	0x9202    STR	R2, [SP, #8]
0x01D6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01D8	0x4A2A    LDR	R2, [PC, #168]
0x01DA	0x9202    STR	R2, [SP, #8]
0x01DC	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01DE	0x4A2A    LDR	R2, [PC, #168]
0x01E0	0x9202    STR	R2, [SP, #8]
0x01E2	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01E4	0x4A29    LDR	R2, [PC, #164]
0x01E6	0x9202    STR	R2, [SP, #8]
0x01E8	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01EA	0x2800    CMP	R0, #0
0x01EC	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01EE	0x2801    CMP	R0, #1
0x01F0	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x01F2	0x2802    CMP	R0, #2
0x01F4	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x01F6	0x2803    CMP	R0, #3
0x01F8	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x01FA	0x2804    CMP	R0, #4
0x01FC	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x01FE	0x2805    CMP	R0, #5
0x0200	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x0202	0x2806    CMP	R0, #6
0x0204	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x0206	0x2807    CMP	R0, #7
0x0208	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x020A	0x2808    CMP	R0, #8
0x020C	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x020E	0x2201    MOVS	R2, #1
0x0210	0xB212    SXTH	R2, R2
0x0212	0xFA02F20C  LSL	R2, R2, R12
0x0216	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x021A	0x9802    LDR	R0, [SP, #8]
0x021C	0x460A    MOV	R2, R1
0x021E	0xF8BD1004  LDRH	R1, [SP, #4]
0x0222	0xF000FE7D  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x0226	0x9A02    LDR	R2, [SP, #8]
0x0228	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x022C	0xF1BC0F07  CMP	R12, #7
0x0230	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0232	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0234	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0236	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x023A	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x023C	0x9101    STR	R1, [SP, #4]
0x023E	0x4601    MOV	R1, R0
0x0240	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0242	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0244	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0246	0x0083    LSLS	R3, R0, #2
0x0248	0xF04F020F  MOV	R2, #15
0x024C	0x409A    LSLS	R2, R3
0x024E	0x43D3    MVN	R3, R2
0x0250	0x680A    LDR	R2, [R1, #0]
0x0252	0x401A    ANDS	R2, R3
0x0254	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0256	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0258	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x025C	0x680A    LDR	R2, [R1, #0]
0x025E	0x431A    ORRS	R2, R3
0x0260	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0262	0xF8DDE000  LDR	LR, [SP, #0]
0x0266	0xB003    ADD	SP, SP, #12
0x0268	0x4770    BX	LR
0x026A	0xBF00    NOP
0x026C	0x00004002  	#1073872896
0x0270	0x04004002  	#1073873920
0x0274	0x08004002  	#1073874944
0x0278	0x0C004002  	#1073875968
0x027C	0x10004002  	#1073876992
0x0280	0x14004002  	#1073878016
0x0284	0x18004002  	#1073879040
0x0288	0x1C004002  	#1073880064
0x028C	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0CFC	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x0CFE	0x2300    MOVS	R3, #0
0x0D00	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x0D02	0x00CB    LSLS	R3, R1, #3
0x0D04	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0D06	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x0D0A	0x6804    LDR	R4, [R0, #0]
0x0D0C	0xB29B    UXTH	R3, R3
0x0D0E	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0D12	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x0D14	0x1D05    ADDS	R5, R0, #4
0x0D16	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0D18	0x461C    MOV	R4, R3
0x0D1A	0x682B    LDR	R3, [R5, #0]
0x0D1C	0xF3640382  BFI	R3, R4, #2, #1
0x0D20	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x0D22	0xF200051C  ADDW	R5, R0, #28
0x0D26	0x2400    MOVS	R4, #0
0x0D28	0x682B    LDR	R3, [R5, #0]
0x0D2A	0xF36423CB  BFI	R3, R4, #11, #1
0x0D2E	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x0D30	0x2401    MOVS	R4, #1
0x0D32	0x6803    LDR	R3, [R0, #0]
0x0D34	0xF3641386  BFI	R3, R4, #6, #1
0x0D38	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0D3A	0xB001    ADD	SP, SP, #4
0x0D3C	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_MS5803_Init:
;ROV_UART_XRotor.c, 429 :: 		char MS5803_Init() {
0x18F8	0xB082    SUB	SP, SP, #8
0x18FA	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 431 :: 		int i = 0;
;ROV_UART_XRotor.c, 432 :: 		MSS5803_Reset();
0x18FE	0xF7FFFEDF  BL	_MSS5803_Reset+0
;ROV_UART_XRotor.c, 433 :: 		for ( i = 0; i < 8; i++ ){
; i start address is: 20 (R5)
0x1902	0x2500    MOVS	R5, #0
0x1904	0xB22D    SXTH	R5, R5
; i end address is: 20 (R5)
L_MS5803_Init31:
; i start address is: 20 (R5)
0x1906	0x2D08    CMP	R5, #8
0x1908	0xDA0B    BGE	L_MS5803_Init32
;ROV_UART_XRotor.c, 434 :: 		sensorCoefficients[ i ] = Read_MSS5803_ReadCoefficient( i );
0x190A	0x0069    LSLS	R1, R5, #1
0x190C	0x480C    LDR	R0, [PC, #48]
0x190E	0x1840    ADDS	R0, R0, R1
0x1910	0x9001    STR	R0, [SP, #4]
0x1912	0xB2E8    UXTB	R0, R5
0x1914	0xF7FFFEA4  BL	_Read_MSS5803_ReadCoefficient+0
0x1918	0x9901    LDR	R1, [SP, #4]
0x191A	0x8008    STRH	R0, [R1, #0]
;ROV_UART_XRotor.c, 433 :: 		for ( i = 0; i < 8; i++ ){
0x191C	0x1C6D    ADDS	R5, R5, #1
0x191E	0xB22D    SXTH	R5, R5
;ROV_UART_XRotor.c, 435 :: 		}
; i end address is: 20 (R5)
0x1920	0xE7F1    B	L_MS5803_Init31
L_MS5803_Init32:
;ROV_UART_XRotor.c, 436 :: 		p_crc = sensorCoefficients[ 7 ];
0x1922	0x4808    LDR	R0, [PC, #32]
; p_crc start address is: 20 (R5)
0x1924	0x8805    LDRH	R5, [R0, #0]
;ROV_UART_XRotor.c, 437 :: 		n_crc = MS5803_CRC4( sensorCoefficients );
0x1926	0x4806    LDR	R0, [PC, #24]
0x1928	0xF7FFFE4A  BL	_MS5803_CRC4+0
; n_crc start address is: 0 (R0)
;ROV_UART_XRotor.c, 440 :: 		asm nop
0x192C	0xBF00    NOP
;ROV_UART_XRotor.c, 444 :: 		if(p_crc!=n_crc){
0x192E	0x4285    CMP	R5, R0
0x1930	0xD001    BEQ	L_MS5803_Init34
; p_crc end address is: 20 (R5)
; n_crc end address is: 0 (R0)
;ROV_UART_XRotor.c, 445 :: 		return FALSE;
0x1932	0x2000    MOVS	R0, #0
0x1934	0xE000    B	L_end_MS5803_Init
;ROV_UART_XRotor.c, 446 :: 		}
L_MS5803_Init34:
;ROV_UART_XRotor.c, 448 :: 		return TRUE;
0x1936	0x2001    MOVS	R0, #1
;ROV_UART_XRotor.c, 450 :: 		}
L_end_MS5803_Init:
0x1938	0xF8DDE000  LDR	LR, [SP, #0]
0x193C	0xB002    ADD	SP, SP, #8
0x193E	0x4770    BX	LR
0x1940	0x031A2000  	ROV_UART_XRotor_sensorCoefficients+0
0x1944	0x03282000  	ROV_UART_XRotor_sensorCoefficients+14
; end of _MS5803_Init
_MSS5803_Reset:
;ROV_UART_XRotor.c, 345 :: 		void MSS5803_Reset(){
0x16C0	0xB081    SUB	SP, SP, #4
0x16C2	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 346 :: 		Chip_Select = 0;
0x16C6	0x2100    MOVS	R1, #0
0x16C8	0xB249    SXTB	R1, R1
0x16CA	0x480C    LDR	R0, [PC, #48]
0x16CC	0x6001    STR	R1, [R0, #0]
;ROV_UART_XRotor.c, 347 :: 		SPI2_Write(MS5803_CMD_RESET);
0x16CE	0x201E    MOVS	R0, #30
0x16D0	0xF7FFFB06  BL	_SPI2_Write+0
;ROV_UART_XRotor.c, 348 :: 		Delay_ms(5);
0x16D4	0xF24D078E  MOVW	R7, #53390
0x16D8	0xF2C00703  MOVT	R7, #3
0x16DC	0xBF00    NOP
0x16DE	0xBF00    NOP
L_MSS5803_Reset0:
0x16E0	0x1E7F    SUBS	R7, R7, #1
0x16E2	0xD1FD    BNE	L_MSS5803_Reset0
0x16E4	0xBF00    NOP
0x16E6	0xBF00    NOP
0x16E8	0xBF00    NOP
;ROV_UART_XRotor.c, 349 :: 		Chip_Select = 1;
0x16EA	0x2101    MOVS	R1, #1
0x16EC	0xB249    SXTB	R1, R1
0x16EE	0x4803    LDR	R0, [PC, #12]
0x16F0	0x6001    STR	R1, [R0, #0]
;ROV_UART_XRotor.c, 350 :: 		}
L_end_MSS5803_Reset:
0x16F2	0xF8DDE000  LDR	LR, [SP, #0]
0x16F6	0xB001    ADD	SP, SP, #4
0x16F8	0x4770    BX	LR
0x16FA	0xBF00    NOP
0x16FC	0x02AC4242  	GPIOE_ODR+0
; end of _MSS5803_Reset
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x0CE0	0xB081    SUB	SP, SP, #4
0x0CE2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x0CE6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0CE8	0x4803    LDR	R0, [PC, #12]
0x0CEA	0xF7FFFB49  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x0CEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF2	0xB001    ADD	SP, SP, #4
0x0CF4	0x4770    BX	LR
0x0CF6	0xBF00    NOP
0x0CF8	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0380	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0382	0xF200020C  ADDW	R2, R0, #12
0x0386	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0388	0xF2000208  ADDW	R2, R0, #8
0x038C	0x6813    LDR	R3, [R2, #0]
0x038E	0xF3C30200  UBFX	R2, R3, #0, #1
0x0392	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0394	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0396	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x039A	0x6812    LDR	R2, [R2, #0]
0x039C	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x039E	0xB001    ADD	SP, SP, #4
0x03A0	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_Read_MSS5803_ReadCoefficient:
;ROV_UART_XRotor.c, 353 :: 		unsigned Read_MSS5803_ReadCoefficient(char index){
; index start address is: 0 (R0)
0x1660	0xB081    SUB	SP, SP, #4
0x1662	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;ROV_UART_XRotor.c, 354 :: 		unsigned int result = 0;
;ROV_UART_XRotor.c, 355 :: 		Chip_Select = 0;
0x1666	0x2200    MOVS	R2, #0
0x1668	0xB252    SXTB	R2, R2
0x166A	0x490D    LDR	R1, [PC, #52]
0x166C	0x600A    STR	R2, [R1, #0]
;ROV_UART_XRotor.c, 356 :: 		SPI2_Read(MS5803_CMD_PROM_RD + (index*2));
0x166E	0x0041    LSLS	R1, R0, #1
0x1670	0xB209    SXTH	R1, R1
; index end address is: 0 (R0)
0x1672	0x31A0    ADDS	R1, #160
0x1674	0xB288    UXTH	R0, R1
0x1676	0xF7FFFB25  BL	_SPI2_Read+0
;ROV_UART_XRotor.c, 357 :: 		result=SPI2_read(0x00);
0x167A	0x2000    MOVS	R0, #0
0x167C	0xF7FFFB22  BL	_SPI2_Read+0
;ROV_UART_XRotor.c, 358 :: 		result=result << 8;
0x1680	0x0201    LSLS	R1, R0, #8
; result start address is: 16 (R4)
0x1682	0xB28C    UXTH	R4, R1
;ROV_UART_XRotor.c, 359 :: 		result |= SPI2_Read(0x00);
0x1684	0x2000    MOVS	R0, #0
0x1686	0xF7FFFB1D  BL	_SPI2_Read+0
0x168A	0xEA440300  ORR	R3, R4, R0, LSL #0
; result end address is: 16 (R4)
;ROV_UART_XRotor.c, 360 :: 		Chip_Select = 1;
0x168E	0x2201    MOVS	R2, #1
0x1690	0xB252    SXTB	R2, R2
0x1692	0x4903    LDR	R1, [PC, #12]
0x1694	0x600A    STR	R2, [R1, #0]
;ROV_UART_XRotor.c, 362 :: 		return result;
0x1696	0xB298    UXTH	R0, R3
;ROV_UART_XRotor.c, 363 :: 		}
L_end_Read_MSS5803_ReadCoefficient:
0x1698	0xF8DDE000  LDR	LR, [SP, #0]
0x169C	0xB001    ADD	SP, SP, #4
0x169E	0x4770    BX	LR
0x16A0	0x02AC4242  	GPIOE_ODR+0
; end of _Read_MSS5803_ReadCoefficient
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x0CC4	0xB081    SUB	SP, SP, #4
0x0CC6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x0CCA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0CCC	0x4803    LDR	R0, [PC, #12]
0x0CCE	0xF7FFFB57  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x0CD2	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD6	0xB001    ADD	SP, SP, #4
0x0CD8	0x4770    BX	LR
0x0CDA	0xBF00    NOP
0x0CDC	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_MS5803_CRC4:
;ROV_UART_XRotor.c, 368 :: 		char MS5803_CRC4(unsigned int n_prom[]){
; n_rem start address is: 0 (R0)
;ROV_UART_XRotor.c, 374 :: 		n_rem = 0x00;
0x15C0	0x2000    MOVS	R0, #0
;ROV_UART_XRotor.c, 375 :: 		crc_read = sensorCoefficients[7];
0x15C2	0x4A25    LDR	R2, [PC, #148]
; crc_read start address is: 12 (R3)
0x15C4	0x8813    LDRH	R3, [R2, #0]
;ROV_UART_XRotor.c, 376 :: 		sensorCoefficients[7] = ( 0xFF00 & ( sensorCoefficients[7] ) );
0x15C6	0x4611    MOV	R1, R2
0x15C8	0x8809    LDRH	R1, [R1, #0]
0x15CA	0xF401417F  AND	R1, R1, #65280
0x15CE	0x8011    STRH	R1, [R2, #0]
;ROV_UART_XRotor.c, 377 :: 		for (cnt = 0; cnt < 16; cnt++) {
; cnt start address is: 4 (R1)
0x15D0	0x2100    MOVS	R1, #0
0x15D2	0xB209    SXTH	R1, R1
; n_rem end address is: 0 (R0)
; cnt end address is: 4 (R1)
; crc_read end address is: 12 (R3)
0x15D4	0xB284    UXTH	R4, R0
0x15D6	0xB208    SXTH	R0, R1
L_MS5803_CRC42:
; cnt start address is: 0 (R0)
; crc_read start address is: 12 (R3)
; n_rem start address is: 16 (R4)
0x15D8	0x2810    CMP	R0, #16
0x15DA	0xDA35    BGE	L_MS5803_CRC43
;ROV_UART_XRotor.c, 379 :: 		if ( cnt%2 == 1 ) n_rem ^= (unsigned short) ( ( sensorCoefficients[cnt>>1] ) & 0x00FF );
0x15DC	0x2202    MOVS	R2, #2
0x15DE	0xB212    SXTH	R2, R2
0x15E0	0xFB90F1F2  SDIV	R1, R0, R2
0x15E4	0xFB020111  MLS	R1, R2, R1, R0
0x15E8	0xB209    SXTH	R1, R1
0x15EA	0x2901    CMP	R1, #1
0x15EC	0xD10B    BNE	L_MS5803_CRC45
0x15EE	0x1041    ASRS	R1, R0, #1
0x15F0	0xB209    SXTH	R1, R1
0x15F2	0x004A    LSLS	R2, R1, #1
0x15F4	0x4919    LDR	R1, [PC, #100]
0x15F6	0x1889    ADDS	R1, R1, R2
0x15F8	0x8809    LDRH	R1, [R1, #0]
0x15FA	0xF00101FF  AND	R1, R1, #255
0x15FE	0xB2C9    UXTB	R1, R1
0x1600	0x404C    EORS	R4, R1
0x1602	0xB2A4    UXTH	R4, R4
0x1604	0xE00B    B	L_MS5803_CRC46
L_MS5803_CRC45:
;ROV_UART_XRotor.c, 381 :: 		else n_rem ^= (unsigned short) ( sensorCoefficients[cnt>>1] >> 8 );
0x1606	0x1041    ASRS	R1, R0, #1
0x1608	0xB209    SXTH	R1, R1
0x160A	0x004A    LSLS	R2, R1, #1
0x160C	0x4913    LDR	R1, [PC, #76]
0x160E	0x1889    ADDS	R1, R1, R2
0x1610	0x8809    LDRH	R1, [R1, #0]
0x1612	0x0A09    LSRS	R1, R1, #8
0x1614	0xB2C9    UXTB	R1, R1
0x1616	0xEA840101  EOR	R1, R4, R1, LSL #0
; n_rem end address is: 16 (R4)
; n_rem start address is: 8 (R2)
0x161A	0xB28A    UXTH	R2, R1
; n_rem end address is: 8 (R2)
0x161C	0xB294    UXTH	R4, R2
L_MS5803_CRC46:
;ROV_UART_XRotor.c, 382 :: 		for ( n_bit = 8; n_bit > 0; n_bit-- ) {
; n_rem start address is: 16 (R4)
; n_bit start address is: 8 (R2)
0x161E	0x2208    MOVS	R2, #8
; crc_read end address is: 12 (R3)
; n_rem end address is: 16 (R4)
; n_bit end address is: 8 (R2)
; cnt end address is: 0 (R0)
L_MS5803_CRC47:
; n_bit start address is: 8 (R2)
; n_rem start address is: 16 (R4)
; crc_read start address is: 12 (R3)
; cnt start address is: 0 (R0)
0x1620	0x2A00    CMP	R2, #0
0x1622	0xD90E    BLS	L_MS5803_CRC48
;ROV_UART_XRotor.c, 383 :: 		if ( n_rem & ( 0x8000 ) ) {
0x1624	0xF4044100  AND	R1, R4, #32768
0x1628	0xB289    UXTH	R1, R1
0x162A	0xB129    CBZ	R1, L_MS5803_CRC410
;ROV_UART_XRotor.c, 384 :: 		n_rem = ( n_rem << 1 ) ^ 0x3000;
0x162C	0x0064    LSLS	R4, R4, #1
0x162E	0xB2A4    UXTH	R4, R4
; n_rem end address is: 16 (R4)
0x1630	0xF4845440  EOR	R4, R4, #12288
0x1634	0xB2A4    UXTH	R4, R4
; n_rem start address is: 16 (R4)
;ROV_UART_XRotor.c, 385 :: 		}
0x1636	0xE001    B	L_MS5803_CRC411
L_MS5803_CRC410:
;ROV_UART_XRotor.c, 387 :: 		n_rem = ( n_rem << 1 );
0x1638	0x0064    LSLS	R4, R4, #1
0x163A	0xB2A4    UXTH	R4, R4
; n_rem end address is: 16 (R4)
;ROV_UART_XRotor.c, 388 :: 		}
L_MS5803_CRC411:
;ROV_UART_XRotor.c, 382 :: 		for ( n_bit = 8; n_bit > 0; n_bit-- ) {
; n_rem start address is: 16 (R4)
0x163C	0x1E52    SUBS	R2, R2, #1
0x163E	0xB2D2    UXTB	R2, R2
;ROV_UART_XRotor.c, 389 :: 		}
; n_bit end address is: 8 (R2)
0x1640	0xE7EE    B	L_MS5803_CRC47
L_MS5803_CRC48:
;ROV_UART_XRotor.c, 377 :: 		for (cnt = 0; cnt < 16; cnt++) {
0x1642	0x1C40    ADDS	R0, R0, #1
0x1644	0xB200    SXTH	R0, R0
;ROV_UART_XRotor.c, 390 :: 		}
; cnt end address is: 0 (R0)
0x1646	0xE7C7    B	L_MS5803_CRC42
L_MS5803_CRC43:
;ROV_UART_XRotor.c, 391 :: 		n_rem = ( 0x000F & ( n_rem >> 12 ) );
0x1648	0x0B21    LSRS	R1, R4, #12
0x164A	0xB289    UXTH	R1, R1
; n_rem end address is: 16 (R4)
0x164C	0xF001020F  AND	R2, R1, #15
;ROV_UART_XRotor.c, 392 :: 		sensorCoefficients[7] = crc_read;
0x1650	0x4901    LDR	R1, [PC, #4]
0x1652	0x800B    STRH	R3, [R1, #0]
; crc_read end address is: 12 (R3)
;ROV_UART_XRotor.c, 394 :: 		return ( n_rem ^ 0x00 );
0x1654	0xB2D0    UXTB	R0, R2
;ROV_UART_XRotor.c, 395 :: 		}
L_end_MS5803_CRC4:
0x1656	0x4770    BX	LR
0x1658	0x03282000  	ROV_UART_XRotor_sensorCoefficients+14
0x165C	0x031A2000  	ROV_UART_XRotor_sensorCoefficients+0
; end of _MS5803_CRC4
_init_ADC:
;ROV_UART_XRotor.c, 497 :: 		void init_ADC()
0x1EFC	0xB081    SUB	SP, SP, #4
0x1EFE	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 502 :: 		_ADC_CHANNEL_13);
0x1F02	0xF6434000  MOVW	R0, #15360
0x1F06	0xF7FFFAA1  BL	_ADC_Set_Input_Channel+0
;ROV_UART_XRotor.c, 504 :: 		ADC1_Init();
0x1F0A	0xF7FFFA85  BL	_ADC1_Init+0
;ROV_UART_XRotor.c, 505 :: 		}
L_end_init_ADC:
0x1F0E	0xF8DDE000  LDR	LR, [SP, #0]
0x1F12	0xB001    ADD	SP, SP, #4
0x1F14	0x4770    BX	LR
; end of _init_ADC
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x144C	0xB081    SUB	SP, SP, #4
0x144E	0xF8CDE000  STR	LR, [SP, #0]
0x1452	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x1456	0xF3CB0100  UBFX	R1, R11, #0, #1
0x145A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x145C	0xF2400101  MOVW	R1, #1
0x1460	0x4853    LDR	R0, [PC, #332]
0x1462	0xF7FFF8D9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x1466	0xF3CB0140  UBFX	R1, R11, #1, #1
0x146A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x146C	0xF2400102  MOVW	R1, #2
0x1470	0x484F    LDR	R0, [PC, #316]
0x1472	0xF7FFF8D1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x1476	0xF3CB0180  UBFX	R1, R11, #2, #1
0x147A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x147C	0xF2400104  MOVW	R1, #4
0x1480	0x484B    LDR	R0, [PC, #300]
0x1482	0xF7FFF8C9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x1486	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x148A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x148C	0xF2400108  MOVW	R1, #8
0x1490	0x4847    LDR	R0, [PC, #284]
0x1492	0xF7FFF8C1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x1496	0xF3CB1100  UBFX	R1, R11, #4, #1
0x149A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x149C	0xF2400110  MOVW	R1, #16
0x14A0	0x4843    LDR	R0, [PC, #268]
0x14A2	0xF7FFF8B9  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x14A6	0xF2400140  MOVW	R1, #64
0x14AA	0x4842    LDR	R0, [PC, #264]
0x14AC	0xF7FFF8B4  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x14B0	0xF3CB1140  UBFX	R1, R11, #5, #1
0x14B4	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x14B6	0xF2400120  MOVW	R1, #32
0x14BA	0x483D    LDR	R0, [PC, #244]
0x14BC	0xF7FFF8AC  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x14C0	0xF2400180  MOVW	R1, #128
0x14C4	0x483B    LDR	R0, [PC, #236]
0x14C6	0xF7FFF8A7  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x14CA	0xF3CB1180  UBFX	R1, R11, #6, #1
0x14CE	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x14D0	0xF2400140  MOVW	R1, #64
0x14D4	0x4836    LDR	R0, [PC, #216]
0x14D6	0xF7FFF89F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x14DA	0xF2401100  MOVW	R1, #256
0x14DE	0x4835    LDR	R0, [PC, #212]
0x14E0	0xF7FFF89A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x14E4	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x14E8	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x14EA	0xF2400180  MOVW	R1, #128
0x14EE	0x4830    LDR	R0, [PC, #192]
0x14F0	0xF7FFF892  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x14F4	0xF2402100  MOVW	R1, #512
0x14F8	0x482E    LDR	R0, [PC, #184]
0x14FA	0xF7FFF88D  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x14FE	0xF3CB2100  UBFX	R1, R11, #8, #1
0x1502	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x1504	0xF2400101  MOVW	R1, #1
0x1508	0x482B    LDR	R0, [PC, #172]
0x150A	0xF7FFF885  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x150E	0xF2404100  MOVW	R1, #1024
0x1512	0x4828    LDR	R0, [PC, #160]
0x1514	0xF7FFF880  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x1518	0xF3CB2140  UBFX	R1, R11, #9, #1
0x151C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x151E	0xF2400102  MOVW	R1, #2
0x1522	0x4825    LDR	R0, [PC, #148]
0x1524	0xF7FFF878  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x1528	0xF2400108  MOVW	R1, #8
0x152C	0x4821    LDR	R0, [PC, #132]
0x152E	0xF7FFF873  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x1532	0xF3CB2180  UBFX	R1, R11, #10, #1
0x1536	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x1538	0xF2400101  MOVW	R1, #1
0x153C	0x481F    LDR	R0, [PC, #124]
0x153E	0xF7FFF86B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x1542	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x1546	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x1548	0xF2400102  MOVW	R1, #2
0x154C	0x481B    LDR	R0, [PC, #108]
0x154E	0xF7FFF863  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x1552	0xF3CB3100  UBFX	R1, R11, #12, #1
0x1556	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x1558	0xF2400104  MOVW	R1, #4
0x155C	0x4817    LDR	R0, [PC, #92]
0x155E	0xF7FFF85B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x1562	0xF3CB3140  UBFX	R1, R11, #13, #1
0x1566	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x1568	0xF2400108  MOVW	R1, #8
0x156C	0x4813    LDR	R0, [PC, #76]
0x156E	0xF7FFF853  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x1572	0xF3CB3180  UBFX	R1, R11, #14, #1
0x1576	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x1578	0xF2400110  MOVW	R1, #16
0x157C	0x480F    LDR	R0, [PC, #60]
0x157E	0xF7FFF84B  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x1582	0xF2400110  MOVW	R1, #16
0x1586	0x480B    LDR	R0, [PC, #44]
0x1588	0xF7FFF846  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x158C	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x1590	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x1592	0xF2400120  MOVW	R1, #32
0x1596	0x4809    LDR	R0, [PC, #36]
0x1598	0xF7FFF83E  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x159C	0xF2400120  MOVW	R1, #32
0x15A0	0x4804    LDR	R0, [PC, #16]
0x15A2	0xF7FFF839  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x15A6	0xF8DDE000  LDR	LR, [SP, #0]
0x15AA	0xB001    ADD	SP, SP, #4
0x15AC	0x4770    BX	LR
0x15AE	0xBF00    NOP
0x15B0	0x00004002  	GPIOA_BASE+0
0x15B4	0x14004002  	GPIOF_BASE+0
0x15B8	0x04004002  	GPIOB_BASE+0
0x15BC	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0618	0xB081    SUB	SP, SP, #4
0x061A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x061E	0xF04F0201  MOV	R2, #1
0x0622	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0624	0xF000FC7C  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x0628	0xF8DDE000  LDR	LR, [SP, #0]
0x062C	0xB001    ADD	SP, SP, #4
0x062E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x1418	0xB081    SUB	SP, SP, #4
0x141A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x141E	0x4907    LDR	R1, [PC, #28]
0x1420	0x4807    LDR	R0, [PC, #28]
0x1422	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x1424	0x2101    MOVS	R1, #1
0x1426	0xB249    SXTB	R1, R1
0x1428	0x4806    LDR	R0, [PC, #24]
0x142A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x142C	0x4806    LDR	R0, [PC, #24]
0x142E	0xF7FFF8FF  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x1432	0xF8DDE000  LDR	LR, [SP, #0]
0x1436	0xB001    ADD	SP, SP, #4
0x1438	0x4770    BX	LR
0x143A	0xBF00    NOP
0x143C	0x1F410000  	_ADC1_Get_Sample+0
0x1440	0x03342000  	_ADC_Get_Sample_Ptr+0
0x1444	0x08A04247  	RCC_APB2ENRbits+0
0x1448	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x0630	0xB086    SUB	SP, SP, #24
0x0632	0xF8CDE000  STR	LR, [SP, #0]
0x0636	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x0638	0xA901    ADD	R1, SP, #4
0x063A	0x4608    MOV	R0, R1
0x063C	0xF7FFFE5E  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x0640	0x9A04    LDR	R2, [SP, #16]
0x0642	0x4939    LDR	R1, [PC, #228]
0x0644	0x428A    CMP	R2, R1
0x0646	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x0648	0x2201    MOVS	R2, #1
0x064A	0xB252    SXTB	R2, R2
0x064C	0x4937    LDR	R1, [PC, #220]
0x064E	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x0650	0x4937    LDR	R1, [PC, #220]
0x0652	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x0654	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x0656	0x9A04    LDR	R2, [SP, #16]
0x0658	0x4936    LDR	R1, [PC, #216]
0x065A	0x428A    CMP	R2, R1
0x065C	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x065E	0x2200    MOVS	R2, #0
0x0660	0xB252    SXTB	R2, R2
0x0662	0x4932    LDR	R1, [PC, #200]
0x0664	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x0666	0x2201    MOVS	R2, #1
0x0668	0xB252    SXTB	R2, R2
0x066A	0x4931    LDR	R1, [PC, #196]
0x066C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x066E	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x0670	0x9A04    LDR	R2, [SP, #16]
0x0672	0x4931    LDR	R1, [PC, #196]
0x0674	0x428A    CMP	R2, R1
0x0676	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x0678	0x2201    MOVS	R2, #1
0x067A	0xB252    SXTB	R2, R2
0x067C	0x492B    LDR	R1, [PC, #172]
0x067E	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x0680	0x2200    MOVS	R2, #0
0x0682	0xB252    SXTB	R2, R2
0x0684	0x492A    LDR	R1, [PC, #168]
0x0686	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x0688	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x068A	0x2200    MOVS	R2, #0
0x068C	0xB252    SXTB	R2, R2
0x068E	0x4927    LDR	R1, [PC, #156]
0x0690	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x0692	0x4927    LDR	R1, [PC, #156]
0x0694	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x0696	0x1D23    ADDS	R3, R4, #4
0x0698	0x681A    LDR	R2, [R3, #0]
0x069A	0x4928    LDR	R1, [PC, #160]
0x069C	0xEA020101  AND	R1, R2, R1, LSL #0
0x06A0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x06A2	0xF2040308  ADDW	R3, R4, #8
0x06A6	0x681A    LDR	R2, [R3, #0]
0x06A8	0x4925    LDR	R1, [PC, #148]
0x06AA	0xEA020101  AND	R1, R2, R1, LSL #0
0x06AE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x06B0	0x1D23    ADDS	R3, R4, #4
0x06B2	0x2200    MOVS	R2, #0
0x06B4	0x6819    LDR	R1, [R3, #0]
0x06B6	0xF3622108  BFI	R1, R2, #8, #1
0x06BA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x06BC	0xF2040308  ADDW	R3, R4, #8
0x06C0	0x2200    MOVS	R2, #0
0x06C2	0x6819    LDR	R1, [R3, #0]
0x06C4	0xF3620141  BFI	R1, R2, #1, #1
0x06C8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x06CA	0xF2040308  ADDW	R3, R4, #8
0x06CE	0x2200    MOVS	R2, #0
0x06D0	0x6819    LDR	R1, [R3, #0]
0x06D2	0xF36221CB  BFI	R1, R2, #11, #1
0x06D6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x06D8	0xF204032C  ADDW	R3, R4, #44
0x06DC	0x2200    MOVS	R2, #0
0x06DE	0x6819    LDR	R1, [R3, #0]
0x06E0	0xF3625114  BFI	R1, R2, #20, #1
0x06E4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x06E6	0xF204032C  ADDW	R3, R4, #44
0x06EA	0x2200    MOVS	R2, #0
0x06EC	0x6819    LDR	R1, [R3, #0]
0x06EE	0xF3625155  BFI	R1, R2, #21, #1
0x06F2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x06F4	0xF204032C  ADDW	R3, R4, #44
0x06F8	0x2200    MOVS	R2, #0
0x06FA	0x6819    LDR	R1, [R3, #0]
0x06FC	0xF3625196  BFI	R1, R2, #22, #1
0x0700	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x0702	0xF204032C  ADDW	R3, R4, #44
0x0706	0x2200    MOVS	R2, #0
0x0708	0x6819    LDR	R1, [R3, #0]
0x070A	0xF36251D7  BFI	R1, R2, #23, #1
0x070E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x0710	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x0714	0x2201    MOVS	R2, #1
0x0716	0x6819    LDR	R1, [R3, #0]
0x0718	0xF3620100  BFI	R1, R2, #0, #1
0x071C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x071E	0xF8DDE000  LDR	LR, [SP, #0]
0x0722	0xB006    ADD	SP, SP, #24
0x0724	0x4770    BX	LR
0x0726	0xBF00    NOP
0x0728	0x95000ABA  	#180000000
0x072C	0x60C04224  	ADC_CCR+0
0x0730	0x60C44224  	ADC_CCR+0
0x0734	0x0E000727  	#120000000
0x0738	0x87000393  	#60000000
0x073C	0xFEFFFFF0  	#-983297
0x0740	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x02FC	0xB082    SUB	SP, SP, #8
0x02FE	0xF8CDE000  STR	LR, [SP, #0]
0x0302	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0304	0x4619    MOV	R1, R3
0x0306	0x9101    STR	R1, [SP, #4]
0x0308	0xF7FFFF3E  BL	_Get_Fosc_kHz+0
0x030C	0xF24031E8  MOVW	R1, #1000
0x0310	0xFB00F201  MUL	R2, R0, R1
0x0314	0x9901    LDR	R1, [SP, #4]
0x0316	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0318	0x4917    LDR	R1, [PC, #92]
0x031A	0x6809    LDR	R1, [R1, #0]
0x031C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0320	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x0322	0x4916    LDR	R1, [PC, #88]
0x0324	0x1889    ADDS	R1, R1, R2
0x0326	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0328	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x032A	0x1D1A    ADDS	R2, R3, #4
0x032C	0x6819    LDR	R1, [R3, #0]
0x032E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0330	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0332	0x4911    LDR	R1, [PC, #68]
0x0334	0x6809    LDR	R1, [R1, #0]
0x0336	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x033A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x033C	0x490F    LDR	R1, [PC, #60]
0x033E	0x1889    ADDS	R1, R1, R2
0x0340	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0342	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0344	0xF2030208  ADDW	R2, R3, #8
0x0348	0x1D19    ADDS	R1, R3, #4
0x034A	0x6809    LDR	R1, [R1, #0]
0x034C	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x034E	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0350	0x4909    LDR	R1, [PC, #36]
0x0352	0x6809    LDR	R1, [R1, #0]
0x0354	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0358	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x035A	0x4908    LDR	R1, [PC, #32]
0x035C	0x1889    ADDS	R1, R1, R2
0x035E	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0360	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x0362	0xF203020C  ADDW	R2, R3, #12
0x0366	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0368	0x6809    LDR	R1, [R1, #0]
0x036A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x036C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x036E	0xF8DDE000  LDR	LR, [SP, #0]
0x0372	0xB002    ADD	SP, SP, #8
0x0374	0x4770    BX	LR
0x0376	0xBF00    NOP
0x0378	0x38084002  	RCC_CFGR+0
0x037C	0x03072000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0188	0x4801    LDR	R0, [PC, #4]
0x018A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x018C	0x4770    BX	LR
0x018E	0xBF00    NOP
0x0190	0x03382000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_init_LEVI:
;ROV_UART_XRotor.c, 192 :: 		void init_LEVI()
0x1F18	0xB081    SUB	SP, SP, #4
0x1F1A	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 194 :: 		pwm_period = PWM_TIM4_Init(50);
0x1F1E	0x2032    MOVS	R0, #50
0x1F20	0xF7FFFBC0  BL	_PWM_TIM4_Init+0
0x1F24	0x4904    LDR	R1, [PC, #16]
0x1F26	0x8008    STRH	R0, [R1, #0]
;ROV_UART_XRotor.c, 195 :: 		PWM_TIM4_Start(_PWM_CHANNEL4, &_GPIO_MODULE_TIM4_CH4_PB9);
0x1F28	0x4904    LDR	R1, [PC, #16]
0x1F2A	0x2003    MOVS	R0, #3
0x1F2C	0xF7FFFA66  BL	_PWM_TIM4_Start+0
;ROV_UART_XRotor.c, 197 :: 		}
L_end_init_LEVI:
0x1F30	0xF8DDE000  LDR	LR, [SP, #0]
0x1F34	0xB001    ADD	SP, SP, #4
0x1F36	0x4770    BX	LR
0x1F38	0x03182000  	_pwm_period+0
0x1F3C	0x2BDC0000  	__GPIO_MODULE_TIM4_CH4_PB9+0
; end of _init_LEVI
_PWM_TIM4_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 254 :: 		
; freq_hz start address is: 0 (R0)
0x16A4	0xB081    SUB	SP, SP, #4
0x16A6	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 255 :: 		
0x16AA	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x16AC	0x4803    LDR	R0, [PC, #12]
0x16AE	0xF7FEFEEF  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 256 :: 		
L_end_PWM_TIM4_Init:
0x16B2	0xF8DDE000  LDR	LR, [SP, #0]
0x16B6	0xB001    ADD	SP, SP, #4
0x16B8	0x4770    BX	LR
0x16BA	0xBF00    NOP
0x16BC	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0490	0xB081    SUB	SP, SP, #4
0x0492	0xF8CDE000  STR	LR, [SP, #0]
0x0496	0x460C    MOV	R4, R1
0x0498	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x049A	0xF06F02FF  MVN	R2, #255
0x049E	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x04A2	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x04A4	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x04A6	0x2301    MOVS	R3, #1
0x04A8	0xB25B    SXTB	R3, R3
0x04AA	0x4A41    LDR	R2, [PC, #260]
0x04AC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x04AE	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x04B0	0x2301    MOVS	R3, #1
0x04B2	0xB25B    SXTB	R3, R3
0x04B4	0x4A3F    LDR	R2, [PC, #252]
0x04B6	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x04B8	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x04BA	0x2301    MOVS	R3, #1
0x04BC	0xB25B    SXTB	R3, R3
0x04BE	0x4A3E    LDR	R2, [PC, #248]
0x04C0	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x04C2	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x04C4	0x2301    MOVS	R3, #1
0x04C6	0xB25B    SXTB	R3, R3
0x04C8	0x4A3C    LDR	R2, [PC, #240]
0x04CA	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x04CC	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x04CE	0x2301    MOVS	R3, #1
0x04D0	0xB25B    SXTB	R3, R3
0x04D2	0x4A3B    LDR	R2, [PC, #236]
0x04D4	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x04D6	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x04D8	0x2301    MOVS	R3, #1
0x04DA	0xB25B    SXTB	R3, R3
0x04DC	0x4A39    LDR	R2, [PC, #228]
0x04DE	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x04E0	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x04E2	0x2301    MOVS	R3, #1
0x04E4	0xB25B    SXTB	R3, R3
0x04E6	0x4A38    LDR	R2, [PC, #224]
0x04E8	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x04EA	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x04EC	0x2301    MOVS	R3, #1
0x04EE	0xB25B    SXTB	R3, R3
0x04F0	0x4A36    LDR	R2, [PC, #216]
0x04F2	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x04F4	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x04F6	0x2301    MOVS	R3, #1
0x04F8	0xB25B    SXTB	R3, R3
0x04FA	0x4A35    LDR	R2, [PC, #212]
0x04FC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x04FE	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x0500	0x2301    MOVS	R3, #1
0x0502	0xB25B    SXTB	R3, R3
0x0504	0x4A33    LDR	R2, [PC, #204]
0x0506	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x0508	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x050A	0x2301    MOVS	R3, #1
0x050C	0xB25B    SXTB	R3, R3
0x050E	0x4A32    LDR	R2, [PC, #200]
0x0510	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x0512	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x0514	0x2301    MOVS	R3, #1
0x0516	0xB25B    SXTB	R3, R3
0x0518	0x4A30    LDR	R2, [PC, #192]
0x051A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x051C	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x051E	0x4A30    LDR	R2, [PC, #192]
0x0520	0x4290    CMP	R0, R2
0x0522	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x0524	0xF1B04F80  CMP	R0, #1073741824
0x0528	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x052A	0x4A2E    LDR	R2, [PC, #184]
0x052C	0x4290    CMP	R0, R2
0x052E	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x0530	0x4A2D    LDR	R2, [PC, #180]
0x0532	0x4290    CMP	R0, R2
0x0534	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x0536	0x4A2D    LDR	R2, [PC, #180]
0x0538	0x4290    CMP	R0, R2
0x053A	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x053C	0x4A2C    LDR	R2, [PC, #176]
0x053E	0x4290    CMP	R0, R2
0x0540	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x0542	0x4A2C    LDR	R2, [PC, #176]
0x0544	0x4290    CMP	R0, R2
0x0546	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x0548	0x4A2B    LDR	R2, [PC, #172]
0x054A	0x4290    CMP	R0, R2
0x054C	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x054E	0x4A2B    LDR	R2, [PC, #172]
0x0550	0x4290    CMP	R0, R2
0x0552	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x0554	0x4A2A    LDR	R2, [PC, #168]
0x0556	0x4290    CMP	R0, R2
0x0558	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x055A	0x4A2A    LDR	R2, [PC, #168]
0x055C	0x4290    CMP	R0, R2
0x055E	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x0560	0x4A29    LDR	R2, [PC, #164]
0x0562	0x4290    CMP	R0, R2
0x0564	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x0566	0xF7FFFE0F  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x056A	0x680B    LDR	R3, [R1, #0]
0x056C	0xF06F0210  MVN	R2, #16
0x0570	0xEA030202  AND	R2, R3, R2, LSL #0
0x0574	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x0576	0xF24032E8  MOVW	R2, #1000
0x057A	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x057C	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x0580	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x0582	0xF64F72FF  MOVW	R2, #65535
0x0586	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x058A	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x058C	0xF2010328  ADDW	R3, R1, #40
0x0590	0xB292    UXTH	R2, R2
0x0592	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x0594	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x0596	0xFBB0F2F2  UDIV	R2, R0, R2
0x059A	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x059C	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x05A0	0xB292    UXTH	R2, R2
0x05A2	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x05A4	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x05A6	0xF8DDE000  LDR	LR, [SP, #0]
0x05AA	0xB001    ADD	SP, SP, #4
0x05AC	0x4770    BX	LR
0x05AE	0xBF00    NOP
0x05B0	0x08804247  	RCC_APB2ENR+0
0x05B4	0x08004247  	RCC_APB1ENR+0
0x05B8	0x08044247  	RCC_APB1ENR+0
0x05BC	0x08084247  	RCC_APB1ENR+0
0x05C0	0x080C4247  	RCC_APB1ENR+0
0x05C4	0x08844247  	RCC_APB2ENR+0
0x05C8	0x08C04247  	RCC_APB2ENR+0
0x05CC	0x08C44247  	RCC_APB2ENR+0
0x05D0	0x08C84247  	RCC_APB2ENR+0
0x05D4	0x08184247  	RCC_APB1ENR+0
0x05D8	0x081C4247  	RCC_APB1ENR+0
0x05DC	0x08204247  	RCC_APB1ENR+0
0x05E0	0x00004001  	#1073807360
0x05E4	0x04004000  	#1073742848
0x05E8	0x08004000  	#1073743872
0x05EC	0x0C004000  	#1073744896
0x05F0	0x04004001  	#1073808384
0x05F4	0x40004001  	#1073823744
0x05F8	0x44004001  	#1073824768
0x05FC	0x48004001  	#1073825792
0x0600	0x18004000  	#1073747968
0x0604	0x1C004000  	#1073748992
0x0608	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_PWM_TIM4_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 262 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x13FC	0xB081    SUB	SP, SP, #4
0x13FE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 263 :: 		
0x1402	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1404	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x1406	0x4803    LDR	R0, [PC, #12]
0x1408	0xF7FFFA3E  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 264 :: 		
L_end_PWM_TIM4_Start:
0x140C	0xF8DDE000  LDR	LR, [SP, #0]
0x1410	0xB001    ADD	SP, SP, #4
0x1412	0x4770    BX	LR
0x1414	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0888	0xB083    SUB	SP, SP, #12
0x088A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x088E	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x0892	0x9002    STR	R0, [SP, #8]
0x0894	0x4610    MOV	R0, R2
0x0896	0xF000FA53  BL	_GPIO_Alternate_Function_Enable+0
0x089A	0x9802    LDR	R0, [SP, #8]
0x089C	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x08A0	0xF2000320  ADDW	R3, R0, #32
0x08A4	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x08A6	0x008C    LSLS	R4, R1, #2
0x08A8	0xB224    SXTH	R4, R4
0x08AA	0xF04F0301  MOV	R3, #1
0x08AE	0x40A3    LSLS	R3, R4
0x08B0	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x08B2	0xF2000320  ADDW	R3, R0, #32
0x08B6	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x08B8	0xF2000444  ADDW	R4, R0, #68
0x08BC	0x6823    LDR	R3, [R4, #0]
0x08BE	0xF4434300  ORR	R3, R3, #32768
0x08C2	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x08C4	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x08C8	0x2901    CMP	R1, #1
0x08CA	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x08CC	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x08CE	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x08D0	0x084B    LSRS	R3, R1, #1
0x08D2	0xB2DB    UXTB	R3, R3
0x08D4	0x005B    LSLS	R3, R3, #1
0x08D6	0xB21B    SXTH	R3, R3
0x08D8	0x428B    CMP	R3, R1
0x08DA	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x08DC	0x6814    LDR	R4, [R2, #0]
0x08DE	0xF46F53D8  MVN	R3, #6912
0x08E2	0xEA040303  AND	R3, R4, R3, LSL #0
0x08E6	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x08E8	0x6813    LDR	R3, [R2, #0]
0x08EA	0xF44343C0  ORR	R3, R3, #24576
0x08EE	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x08F0	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x08F2	0x6814    LDR	R4, [R2, #0]
0x08F4	0xF06F031B  MVN	R3, #27
0x08F8	0xEA040303  AND	R3, R4, R3, LSL #0
0x08FC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x08FE	0x6813    LDR	R3, [R2, #0]
0x0900	0xF0430360  ORR	R3, R3, #96
0x0904	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x0906	0x6803    LDR	R3, [R0, #0]
0x0908	0xF0430301  ORR	R3, R3, #1
0x090C	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x090E	0xF8DDE000  LDR	LR, [SP, #0]
0x0912	0xB003    ADD	SP, SP, #12
0x0914	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_PWM_TIM4_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 258 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x1F84	0xB081    SUB	SP, SP, #4
0x1F86	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 259 :: 		
0x1F8A	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x1F8C	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x1F8E	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x1F90	0x4803    LDR	R0, [PC, #12]
0x1F92	0xF7FFF9E5  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 260 :: 		
L_end_PWM_TIM4_Set_Duty:
0x1F96	0xF8DDE000  LDR	LR, [SP, #0]
0x1F9A	0xB001    ADD	SP, SP, #4
0x1F9C	0x4770    BX	LR
0x1F9E	0xBF00    NOP
0x1FA0	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x1360	0xB081    SUB	SP, SP, #4
0x1362	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x1364	0xF2000420  ADDW	R4, R0, #32
0x1368	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x136A	0x2D01    CMP	R5, #1
0x136C	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x136E	0x009C    LSLS	R4, R3, #2
0x1370	0xB224    SXTH	R4, R4
0x1372	0x1C65    ADDS	R5, R4, #1
0x1374	0xB22D    SXTH	R5, R5
0x1376	0xF04F0401  MOV	R4, #1
0x137A	0x40AC    LSLS	R4, R5
0x137C	0x4322    ORRS	R2, R4
0x137E	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x1380	0x009C    LSLS	R4, R3, #2
0x1382	0xB224    SXTH	R4, R4
0x1384	0x1C65    ADDS	R5, R4, #1
0x1386	0xB22D    SXTH	R5, R5
0x1388	0xF04F0401  MOV	R4, #1
0x138C	0x40AC    LSLS	R4, R5
0x138E	0x43E4    MVN	R4, R4
0x1390	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x1392	0xF2000420  ADDW	R4, R0, #32
0x1396	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x1398	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x139C	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x139E	0x192C    ADDS	R4, R5, R4
0x13A0	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x13A2	0xB001    ADD	SP, SP, #4
0x13A4	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_init_DESNI:
;ROV_UART_XRotor.c, 202 :: 		void init_DESNI()
0x1F5C	0xB081    SUB	SP, SP, #4
0x1F5E	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 204 :: 		pwm_period = PWM_TIM3_Init(50);
0x1F62	0x2032    MOVS	R0, #50
0x1F64	0xF7FFF9EE  BL	_PWM_TIM3_Init+0
0x1F68	0x4904    LDR	R1, [PC, #16]
0x1F6A	0x8008    STRH	R0, [R1, #0]
;ROV_UART_XRotor.c, 205 :: 		PWM_TIM3_Start(_PWM_CHANNEL3, &_GPIO_MODULE_TIM3_CH3_PB0);
0x1F6C	0x4904    LDR	R1, [PC, #16]
0x1F6E	0x2002    MOVS	R0, #2
0x1F70	0xF7FFFA1A  BL	_PWM_TIM3_Start+0
;ROV_UART_XRotor.c, 207 :: 		}
L_end_init_DESNI:
0x1F74	0xF8DDE000  LDR	LR, [SP, #0]
0x1F78	0xB001    ADD	SP, SP, #4
0x1F7A	0x4770    BX	LR
0x1F7C	0x03182000  	_pwm_period+0
0x1F80	0x2B700000  	__GPIO_MODULE_TIM3_CH3_PB0+0
; end of _init_DESNI
_PWM_TIM3_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 234 :: 		
; freq_hz start address is: 0 (R0)
0x1344	0xB081    SUB	SP, SP, #4
0x1346	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 235 :: 		
0x134A	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x134C	0x4803    LDR	R0, [PC, #12]
0x134E	0xF7FFF89F  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 236 :: 		
L_end_PWM_TIM3_Init:
0x1352	0xF8DDE000  LDR	LR, [SP, #0]
0x1356	0xB001    ADD	SP, SP, #4
0x1358	0x4770    BX	LR
0x135A	0xBF00    NOP
0x135C	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Init
_PWM_TIM3_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 242 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x13A8	0xB081    SUB	SP, SP, #4
0x13AA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 243 :: 		
0x13AE	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x13B0	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x13B2	0x4803    LDR	R0, [PC, #12]
0x13B4	0xF7FFFA68  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 244 :: 		
L_end_PWM_TIM3_Start:
0x13B8	0xF8DDE000  LDR	LR, [SP, #0]
0x13BC	0xB001    ADD	SP, SP, #4
0x13BE	0x4770    BX	LR
0x13C0	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Start
_PWM_TIM3_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 238 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x1B84	0xB081    SUB	SP, SP, #4
0x1B86	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 239 :: 		
0x1B8A	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x1B8C	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x1B8E	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x1B90	0x4803    LDR	R0, [PC, #12]
0x1B92	0xF7FFFBE5  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 240 :: 		
L_end_PWM_TIM3_Set_Duty:
0x1B96	0xF8DDE000  LDR	LR, [SP, #0]
0x1B9A	0xB001    ADD	SP, SP, #4
0x1B9C	0x4770    BX	LR
0x1B9E	0xBF00    NOP
0x1BA0	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Set_Duty
_init_THRUSTER:
;ROV_UART_XRotor.c, 212 :: 		void init_THRUSTER()
0x1BA4	0xB081    SUB	SP, SP, #4
0x1BA6	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 214 :: 		pwm_period = PWM_TIM4_Init(50);
0x1BAA	0x2032    MOVS	R0, #50
0x1BAC	0xF7FFFD7A  BL	_PWM_TIM4_Init+0
0x1BB0	0x4904    LDR	R1, [PC, #16]
0x1BB2	0x8008    STRH	R0, [R1, #0]
;ROV_UART_XRotor.c, 215 :: 		PWM_TIM4_Start(_PWM_CHANNEL3, &_GPIO_MODULE_TIM4_CH3_PB8);
0x1BB4	0x4904    LDR	R1, [PC, #16]
0x1BB6	0x2002    MOVS	R0, #2
0x1BB8	0xF7FFFC20  BL	_PWM_TIM4_Start+0
;ROV_UART_XRotor.c, 217 :: 		}
L_end_init_THRUSTER:
0x1BBC	0xF8DDE000  LDR	LR, [SP, #0]
0x1BC0	0xB001    ADD	SP, SP, #4
0x1BC2	0x4770    BX	LR
0x1BC4	0x03182000  	_pwm_period+0
0x1BC8	0x2CB40000  	__GPIO_MODULE_TIM4_CH3_PB8+0
; end of _init_THRUSTER
_init_SVETLO:
;ROV_UART_XRotor.c, 221 :: 		void init_SVETLO()
0x1B48	0xB081    SUB	SP, SP, #4
0x1B4A	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 223 :: 		pwm_period = PWM_TIM9_Init(50);
0x1B4E	0x2032    MOVS	R0, #50
0x1B50	0xF7FFFC46  BL	_PWM_TIM9_Init+0
0x1B54	0x4904    LDR	R1, [PC, #16]
0x1B56	0x8008    STRH	R0, [R1, #0]
;ROV_UART_XRotor.c, 224 :: 		PWM_TIM9_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM9_CH1_PE5);
0x1B58	0x4904    LDR	R1, [PC, #16]
0x1B5A	0x2000    MOVS	R0, #0
0x1B5C	0xF7FFFC32  BL	_PWM_TIM9_Start+0
;ROV_UART_XRotor.c, 226 :: 		}
L_end_init_SVETLO:
0x1B60	0xF8DDE000  LDR	LR, [SP, #0]
0x1B64	0xB001    ADD	SP, SP, #4
0x1B66	0x4770    BX	LR
0x1B68	0x03182000  	_pwm_period+0
0x1B6C	0x2C480000  	__GPIO_MODULE_TIM9_CH1_PE5+0
; end of _init_SVETLO
_PWM_TIM9_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 314 :: 		
; freq_hz start address is: 0 (R0)
0x13E0	0xB081    SUB	SP, SP, #4
0x13E2	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 315 :: 		
0x13E6	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x13E8	0x4803    LDR	R0, [PC, #12]
0x13EA	0xF7FFF851  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 316 :: 		
L_end_PWM_TIM9_Init:
0x13EE	0xF8DDE000  LDR	LR, [SP, #0]
0x13F2	0xB001    ADD	SP, SP, #4
0x13F4	0x4770    BX	LR
0x13F6	0xBF00    NOP
0x13F8	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Init
_PWM_TIM9_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 322 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x13C4	0xB081    SUB	SP, SP, #4
0x13C6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 323 :: 		
0x13CA	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x13CC	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x13CE	0x4803    LDR	R0, [PC, #12]
0x13D0	0xF7FFFA5A  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 324 :: 		
L_end_PWM_TIM9_Start:
0x13D4	0xF8DDE000  LDR	LR, [SP, #0]
0x13D8	0xB001    ADD	SP, SP, #4
0x13DA	0x4770    BX	LR
0x13DC	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Start
_init_UART:
;ROV_UART_XRotor.c, 484 :: 		void init_UART(){
0x1BD0	0xB081    SUB	SP, SP, #4
0x1BD2	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 490 :: 		&_GPIO_MODULE_UART4_PA01);
0x1BD6	0x480E    LDR	R0, [PC, #56]
0x1BD8	0xB401    PUSH	(R0)
;ROV_UART_XRotor.c, 489 :: 		_UART_ONE_STOPBIT,
0x1BDA	0xF2400300  MOVW	R3, #0
;ROV_UART_XRotor.c, 488 :: 		_UART_NOPARITY,
0x1BDE	0xF2400200  MOVW	R2, #0
;ROV_UART_XRotor.c, 487 :: 		_UART_8_BIT_DATA,
0x1BE2	0xF2400100  MOVW	R1, #0
;ROV_UART_XRotor.c, 486 :: 		UART4_Init_Advanced(9600,
0x1BE6	0xF2425080  MOVW	R0, #9600
;ROV_UART_XRotor.c, 490 :: 		&_GPIO_MODULE_UART4_PA01);
0x1BEA	0xF7FFFD89  BL	_UART4_Init_Advanced+0
0x1BEE	0xB001    ADD	SP, SP, #4
;ROV_UART_XRotor.c, 491 :: 		Delay_ms(100);
0x1BF0	0xF644373E  MOVW	R7, #19262
0x1BF4	0xF2C0074C  MOVT	R7, #76
L_init_UART36:
0x1BF8	0x1E7F    SUBS	R7, R7, #1
0x1BFA	0xD1FD    BNE	L_init_UART36
0x1BFC	0xBF00    NOP
0x1BFE	0xBF00    NOP
0x1C00	0xBF00    NOP
0x1C02	0xBF00    NOP
0x1C04	0xBF00    NOP
;ROV_UART_XRotor.c, 493 :: 		}
L_end_init_UART:
0x1C06	0xF8DDE000  LDR	LR, [SP, #0]
0x1C0A	0xB001    ADD	SP, SP, #4
0x1C0C	0x4770    BX	LR
0x1C0E	0xBF00    NOP
0x1C10	0x2A980000  	__GPIO_MODULE_UART4_PA01+0
; end of _init_UART
_UART4_Init_Advanced:
;__Lib_UART_123_45_6.c, 422 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1700	0xB081    SUB	SP, SP, #4
0x1702	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1706	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 424 :: 		
0x1708	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x170A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x170C	0xB408    PUSH	(R3)
0x170E	0xB293    UXTH	R3, R2
0x1710	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1712	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1714	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1716	0xF7FFF8FF  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x171A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 425 :: 		
L_end_UART4_Init_Advanced:
0x171C	0xF8DDE000  LDR	LR, [SP, #0]
0x1720	0xB001    ADD	SP, SP, #4
0x1722	0x4770    BX	LR
0x1724	0x4C004000  	UART4_SR+0
; end of _UART4_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0918	0xB08B    SUB	SP, SP, #44
0x091A	0xF8CDE000  STR	LR, [SP, #0]
0x091E	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0920	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0924	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x0926	0xAC06    ADD	R4, SP, #24
0x0928	0xF8AD3004  STRH	R3, [SP, #4]
0x092C	0xF8AD2008  STRH	R2, [SP, #8]
0x0930	0x9103    STR	R1, [SP, #12]
0x0932	0x9004    STR	R0, [SP, #16]
0x0934	0x4620    MOV	R0, R4
0x0936	0xF7FFFCE1  BL	_RCC_GetClocksFrequency+0
0x093A	0x9804    LDR	R0, [SP, #16]
0x093C	0x9903    LDR	R1, [SP, #12]
0x093E	0xF8BD2008  LDRH	R2, [SP, #8]
0x0942	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x0946	0x4C71    LDR	R4, [PC, #452]
0x0948	0x42A0    CMP	R0, R4
0x094A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x094C	0x2501    MOVS	R5, #1
0x094E	0xB26D    SXTB	R5, R5
0x0950	0x4C6F    LDR	R4, [PC, #444]
0x0952	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0954	0x4D6F    LDR	R5, [PC, #444]
0x0956	0x4C70    LDR	R4, [PC, #448]
0x0958	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x095A	0x4D70    LDR	R5, [PC, #448]
0x095C	0x4C70    LDR	R4, [PC, #448]
0x095E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0960	0x4D70    LDR	R5, [PC, #448]
0x0962	0x4C71    LDR	R4, [PC, #452]
0x0964	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x0966	0x4D71    LDR	R5, [PC, #452]
0x0968	0x4C71    LDR	R4, [PC, #452]
0x096A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x096C	0x9C09    LDR	R4, [SP, #36]
0x096E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0970	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0972	0x4C70    LDR	R4, [PC, #448]
0x0974	0x42A0    CMP	R0, R4
0x0976	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0978	0x2501    MOVS	R5, #1
0x097A	0xB26D    SXTB	R5, R5
0x097C	0x4C6E    LDR	R4, [PC, #440]
0x097E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0980	0x4D6E    LDR	R5, [PC, #440]
0x0982	0x4C65    LDR	R4, [PC, #404]
0x0984	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x0986	0x4D6E    LDR	R5, [PC, #440]
0x0988	0x4C65    LDR	R4, [PC, #404]
0x098A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x098C	0x4D6D    LDR	R5, [PC, #436]
0x098E	0x4C66    LDR	R4, [PC, #408]
0x0990	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x0992	0x4D6D    LDR	R5, [PC, #436]
0x0994	0x4C66    LDR	R4, [PC, #408]
0x0996	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x0998	0x9C08    LDR	R4, [SP, #32]
0x099A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x099C	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x099E	0x4C6B    LDR	R4, [PC, #428]
0x09A0	0x42A0    CMP	R0, R4
0x09A2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x09A4	0x2501    MOVS	R5, #1
0x09A6	0xB26D    SXTB	R5, R5
0x09A8	0x4C69    LDR	R4, [PC, #420]
0x09AA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x09AC	0x4D69    LDR	R5, [PC, #420]
0x09AE	0x4C5A    LDR	R4, [PC, #360]
0x09B0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x09B2	0x4D69    LDR	R5, [PC, #420]
0x09B4	0x4C5A    LDR	R4, [PC, #360]
0x09B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x09B8	0x4D68    LDR	R5, [PC, #416]
0x09BA	0x4C5B    LDR	R4, [PC, #364]
0x09BC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x09BE	0x4D68    LDR	R5, [PC, #416]
0x09C0	0x4C5B    LDR	R4, [PC, #364]
0x09C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x09C4	0x9C08    LDR	R4, [SP, #32]
0x09C6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x09C8	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x09CA	0x4C66    LDR	R4, [PC, #408]
0x09CC	0x42A0    CMP	R0, R4
0x09CE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x09D0	0x2501    MOVS	R5, #1
0x09D2	0xB26D    SXTB	R5, R5
0x09D4	0x4C64    LDR	R4, [PC, #400]
0x09D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x09D8	0x4D64    LDR	R5, [PC, #400]
0x09DA	0x4C4F    LDR	R4, [PC, #316]
0x09DC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x09DE	0x4D64    LDR	R5, [PC, #400]
0x09E0	0x4C4F    LDR	R4, [PC, #316]
0x09E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x09E4	0x4D63    LDR	R5, [PC, #396]
0x09E6	0x4C50    LDR	R4, [PC, #320]
0x09E8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x09EA	0x4D63    LDR	R5, [PC, #396]
0x09EC	0x4C50    LDR	R4, [PC, #320]
0x09EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x09F0	0x9C08    LDR	R4, [SP, #32]
0x09F2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x09F4	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x09F6	0x4C61    LDR	R4, [PC, #388]
0x09F8	0x42A0    CMP	R0, R4
0x09FA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x09FC	0x2501    MOVS	R5, #1
0x09FE	0xB26D    SXTB	R5, R5
0x0A00	0x4C5F    LDR	R4, [PC, #380]
0x0A02	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0A04	0x4D5F    LDR	R5, [PC, #380]
0x0A06	0x4C44    LDR	R4, [PC, #272]
0x0A08	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0A0A	0x4D5F    LDR	R5, [PC, #380]
0x0A0C	0x4C44    LDR	R4, [PC, #272]
0x0A0E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0A10	0x4D5E    LDR	R5, [PC, #376]
0x0A12	0x4C45    LDR	R4, [PC, #276]
0x0A14	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0A16	0x4D5E    LDR	R5, [PC, #376]
0x0A18	0x4C45    LDR	R4, [PC, #276]
0x0A1A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0A1C	0x9C08    LDR	R4, [SP, #32]
0x0A1E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0A20	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0A22	0x4C5C    LDR	R4, [PC, #368]
0x0A24	0x42A0    CMP	R0, R4
0x0A26	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0A28	0x2501    MOVS	R5, #1
0x0A2A	0xB26D    SXTB	R5, R5
0x0A2C	0x4C5A    LDR	R4, [PC, #360]
0x0A2E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0A30	0x4D5A    LDR	R5, [PC, #360]
0x0A32	0x4C39    LDR	R4, [PC, #228]
0x0A34	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0A36	0x4D5A    LDR	R5, [PC, #360]
0x0A38	0x4C39    LDR	R4, [PC, #228]
0x0A3A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0A3C	0x4D59    LDR	R5, [PC, #356]
0x0A3E	0x4C3A    LDR	R4, [PC, #232]
0x0A40	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0A42	0x4D59    LDR	R5, [PC, #356]
0x0A44	0x4C3A    LDR	R4, [PC, #232]
0x0A46	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0A48	0x9C09    LDR	R4, [SP, #36]
0x0A4A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0A4C	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0A50	0xF8AD2008  STRH	R2, [SP, #8]
0x0A54	0x9103    STR	R1, [SP, #12]
0x0A56	0x9004    STR	R0, [SP, #16]
0x0A58	0x4630    MOV	R0, R6
0x0A5A	0xF000F971  BL	_GPIO_Alternate_Function_Enable+0
0x0A5E	0x9804    LDR	R0, [SP, #16]
0x0A60	0x9903    LDR	R1, [SP, #12]
0x0A62	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A66	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0A6A	0xF2000510  ADDW	R5, R0, #16
0x0A6E	0x2400    MOVS	R4, #0
0x0A70	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0A72	0xF2000510  ADDW	R5, R0, #16
0x0A76	0x682C    LDR	R4, [R5, #0]
0x0A78	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0A7A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0A7C	0xF200050C  ADDW	R5, R0, #12
0x0A80	0x2400    MOVS	R4, #0
0x0A82	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0A84	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0A86	0xF4426280  ORR	R2, R2, #1024
0x0A8A	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0A8C	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0A8E	0xF200050C  ADDW	R5, R0, #12
0x0A92	0x682C    LDR	R4, [R5, #0]
0x0A94	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0A96	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0A98	0xF200060C  ADDW	R6, R0, #12
0x0A9C	0x2501    MOVS	R5, #1
0x0A9E	0x6834    LDR	R4, [R6, #0]
0x0AA0	0xF365344D  BFI	R4, R5, #13, #1
0x0AA4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0AA6	0xF200060C  ADDW	R6, R0, #12
0x0AAA	0x2501    MOVS	R5, #1
0x0AAC	0x6834    LDR	R4, [R6, #0]
0x0AAE	0xF36504C3  BFI	R4, R5, #3, #1
0x0AB2	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0AB4	0xF200060C  ADDW	R6, R0, #12
0x0AB8	0x2501    MOVS	R5, #1
0x0ABA	0x6834    LDR	R4, [R6, #0]
0x0ABC	0xF3650482  BFI	R4, R5, #2, #1
0x0AC0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0AC2	0xF2000514  ADDW	R5, R0, #20
0x0AC6	0x2400    MOVS	R4, #0
0x0AC8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0ACA	0x9D05    LDR	R5, [SP, #20]
0x0ACC	0x2419    MOVS	R4, #25
0x0ACE	0x4365    MULS	R5, R4, R5
0x0AD0	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0AD2	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0AD6	0x2464    MOVS	R4, #100
0x0AD8	0xFBB7F4F4  UDIV	R4, R7, R4
0x0ADC	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0ADE	0x0935    LSRS	R5, R6, #4
0x0AE0	0x2464    MOVS	R4, #100
0x0AE2	0x436C    MULS	R4, R5, R4
0x0AE4	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0AE6	0x0124    LSLS	R4, R4, #4
0x0AE8	0xF2040532  ADDW	R5, R4, #50
0x0AEC	0x2464    MOVS	R4, #100
0x0AEE	0xFBB5F4F4  UDIV	R4, R5, R4
0x0AF2	0xF004040F  AND	R4, R4, #15
0x0AF6	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0AFA	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0AFE	0xB2A4    UXTH	R4, R4
0x0B00	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0B02	0xF8DDE000  LDR	LR, [SP, #0]
0x0B06	0xB00B    ADD	SP, SP, #44
0x0B08	0x4770    BX	LR
0x0B0A	0xBF00    NOP
0x0B0C	0x10004001  	USART1_SR+0
0x0B10	0x08904247  	RCC_APB2ENR+0
0x0B14	0xFFFFFFFF  	_UART1_Write+0
0x0B18	0x034C2000  	_UART_Wr_Ptr+0
0x0B1C	0x0DA10000  	_UART1_Read+0
0x0B20	0x03482000  	_UART_Rd_Ptr+0
0x0B24	0x0D890000  	_UART1_Data_Ready+0
0x0B28	0x03502000  	_UART_Rdy_Ptr+0
0x0B2C	0x0DE90000  	_UART1_Tx_Idle+0
0x0B30	0x03542000  	_UART_Tx_Idle_Ptr+0
0x0B34	0x44004000  	USART2_SR+0
0x0B38	0x08444247  	RCC_APB1ENR+0
0x0B3C	0xFFFFFFFF  	_UART2_Write+0
0x0B40	0x0DD10000  	_UART2_Read+0
0x0B44	0x0DB90000  	_UART2_Data_Ready+0
0x0B48	0x11D90000  	_UART2_Tx_Idle+0
0x0B4C	0x48004000  	USART3_SR+0
0x0B50	0x08484247  	RCC_APB1ENR+0
0x0B54	0xFFFFFFFF  	_UART3_Write+0
0x0B58	0x12E50000  	_UART3_Read+0
0x0B5C	0x12CD0000  	_UART3_Data_Ready+0
0x0B60	0x12B50000  	_UART3_Tx_Idle+0
0x0B64	0x4C004000  	UART4_SR+0
0x0B68	0x084C4247  	RCC_APB1ENR+0
0x0B6C	0x1AF50000  	_UART4_Write+0
0x0B70	0x132D0000  	_UART4_Read+0
0x0B74	0x13150000  	_UART4_Data_Ready+0
0x0B78	0x12FD0000  	_UART4_Tx_Idle+0
0x0B7C	0x50004000  	UART5_SR+0
0x0B80	0x08504247  	RCC_APB1ENR+0
0x0B84	0xFFFFFFFF  	_UART5_Write+0
0x0B88	0x129D0000  	_UART5_Read+0
0x0B8C	0x12210000  	_UART5_Data_Ready+0
0x0B90	0x12090000  	_UART5_Tx_Idle+0
0x0B94	0x14004001  	USART6_SR+0
0x0B98	0x08944247  	RCC_APB2ENR+0
0x0B9C	0xFFFFFFFF  	_UART6_Write+0
0x0BA0	0x11F10000  	_UART6_Read+0
0x0BA4	0x12850000  	_UART6_Data_Ready+0
0x0BA8	0x126D0000  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_MS5803_Read_Sensor:
;ROV_UART_XRotor.c, 454 :: 		void MS5803_Read_Sensor() {
0x1C84	0xB086    SUB	SP, SP, #24
0x1C86	0xF8CDE000  STR	LR, [SP, #0]
;ROV_UART_XRotor.c, 455 :: 		q1 = MS5803_Cmd_Adc(MS5803_CMD_ADC_D1 + MS5803_CMD_ADC_4096);
0x1C8A	0x2008    MOVS	R0, #8
0x1C8C	0xF7FFFDA0  BL	_MS5803_Cmd_Adc+0
0x1C90	0x4977    LDR	R1, [PC, #476]
0x1C92	0x9105    STR	R1, [SP, #20]
0x1C94	0x6008    STR	R0, [R1, #0]
;ROV_UART_XRotor.c, 456 :: 		q2 = MS5803_Cmd_Adc(MS5803_CMD_ADC_D2 + MS5803_CMD_ADC_4096);
0x1C96	0x2018    MOVS	R0, #24
0x1C98	0xF7FFFD9A  BL	_MS5803_Cmd_Adc+0
0x1C9C	0x4975    LDR	R1, [PC, #468]
0x1C9E	0x6008    STR	R0, [R1, #0]
;ROV_UART_XRotor.c, 459 :: 		asm nop
0x1CA0	0xBF00    NOP
;ROV_UART_XRotor.c, 462 :: 		deltaTemp = q2 - sensorCoefficients[5] * pow( 2, 8 );
0x1CA2	0xEEF20A00  VMOV.F32	S1, #8
0x1CA6	0xEEB00A00  VMOV.F32	S0, #2
0x1CAA	0xF7FFFD3D  BL	_pow+0
0x1CAE	0x4872    LDR	R0, [PC, #456]
0x1CB0	0x8800    LDRH	R0, [R0, #0]
0x1CB2	0xEE000A90  VMOV	S1, R0
0x1CB6	0xEEF80A60  VCVT.F32.U32	S1, S1
0x1CBA	0xEE600A80  VMUL.F32	S1, S1, S0
0x1CBE	0x486D    LDR	R0, [PC, #436]
0x1CC0	0xED100A00  VLDR.32	S0, [R0, #0]
0x1CC4	0xEEB80A40  VCVT.F32.U32	S0, S0
0x1CC8	0xEE300A60  VSUB.F32	S0, S0, S1
0x1CCC	0xEE100A10  VMOV	R0, S0
0x1CD0	0xF7FFF896  BL	__FloatToSignedLongLong+0
0x1CD4	0x4A69    LDR	R2, [PC, #420]
0x1CD6	0x9204    STR	R2, [SP, #16]
0x1CD8	0xE9C20100  STRD	R0, R1, [R2, #0]
;ROV_UART_XRotor.c, 463 :: 		sensorOffset = sensorCoefficients[2] * pow( 2, 16 ) + ( (long long)deltaTemp * sensorCoefficients[4] ) / pow( 2, 7 );
0x1CDC	0xEEF30A00  VMOV.F32	S1, #16
0x1CE0	0xEEB00A00  VMOV.F32	S0, #2
0x1CE4	0xF7FFFD20  BL	_pow+0
0x1CE8	0x4865    LDR	R0, [PC, #404]
0x1CEA	0x8800    LDRH	R0, [R0, #0]
0x1CEC	0xEE000A90  VMOV	S1, R0
0x1CF0	0xEEF80A60  VCVT.F32.U32	S1, S1
0x1CF4	0xEE200A80  VMUL.F32	S0, S1, S0
0x1CF8	0xED8D0A03  VSTR.32	S0, [SP, #12]
0x1CFC	0x4861    LDR	R0, [PC, #388]
0x1CFE	0x8804    LDRH	R4, [R0, #0]
0x1D00	0x2500    MOVS	R5, #0
0x1D02	0x485E    LDR	R0, [PC, #376]
0x1D04	0xE9D02300  LDRD	R2, R3, [R0, #0]
0x1D08	0xFBA20104  UMULL	R0, R1, R2, R4
0x1D0C	0xFB031104  MLA	R1, R3, R4, R1
0x1D10	0xFB021105  MLA	R1, R2, R5, R1
0x1D14	0xE9CD0101  STRD	R0, R1, [SP, #4]
0x1D18	0xEEF10A0C  VMOV.F32	S1, #7
0x1D1C	0xEEB00A00  VMOV.F32	S0, #2
0x1D20	0xF7FFFD02  BL	_pow+0
0x1D24	0xE9DD0101  LDRD	R0, R1, [SP, #4]
0x1D28	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x1D2C	0xF7FFF8D0  BL	__SignedLongLongToFloat+0
0x1D30	0xEE000A10  VMOV	S0, R0
0x1D34	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x1D38	0xEEC00A20  VDIV.F32	S1, S0, S1
0x1D3C	0xED9D0A03  VLDR.32	S0, [SP, #12]
0x1D40	0xEE300A20  VADD.F32	S0, S0, S1
0x1D44	0x4850    LDR	R0, [PC, #320]
0x1D46	0xED000A00  VSTR.32	S0, [R0, #0]
;ROV_UART_XRotor.c, 464 :: 		sensitivity = sensorCoefficients[1] * pow( 2, 15 ) + ( (long long)deltaTemp * sensorCoefficients[3] ) / pow( 2, 8 );
0x1D4A	0xEEF20A0E  VMOV.F32	S1, #15
0x1D4E	0xEEB00A00  VMOV.F32	S0, #2
0x1D52	0xF7FFFCE9  BL	_pow+0
0x1D56	0x484D    LDR	R0, [PC, #308]
0x1D58	0x8800    LDRH	R0, [R0, #0]
0x1D5A	0xEE000A90  VMOV	S1, R0
0x1D5E	0xEEF80A60  VCVT.F32.U32	S1, S1
0x1D62	0xEE200A80  VMUL.F32	S0, S1, S0
0x1D66	0xED8D0A03  VSTR.32	S0, [SP, #12]
0x1D6A	0x4849    LDR	R0, [PC, #292]
0x1D6C	0x8804    LDRH	R4, [R0, #0]
0x1D6E	0x2500    MOVS	R5, #0
0x1D70	0x4842    LDR	R0, [PC, #264]
0x1D72	0xE9D02300  LDRD	R2, R3, [R0, #0]
0x1D76	0xFBA20104  UMULL	R0, R1, R2, R4
0x1D7A	0xFB031104  MLA	R1, R3, R4, R1
0x1D7E	0xFB021105  MLA	R1, R2, R5, R1
0x1D82	0xE9CD0101  STRD	R0, R1, [SP, #4]
0x1D86	0xEEF20A00  VMOV.F32	S1, #8
0x1D8A	0xEEB00A00  VMOV.F32	S0, #2
0x1D8E	0xF7FFFCCB  BL	_pow+0
0x1D92	0xE9DD0101  LDRD	R0, R1, [SP, #4]
0x1D96	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x1D9A	0xF7FFF899  BL	__SignedLongLongToFloat+0
0x1D9E	0xEE000A10  VMOV	S0, R0
0x1DA2	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x1DA6	0xEEC00A20  VDIV.F32	S1, S0, S1
0x1DAA	0xED9D0A03  VLDR.32	S0, [SP, #12]
0x1DAE	0xEE700A20  VADD.F32	S1, S0, S1
0x1DB2	0x4838    LDR	R0, [PC, #224]
0x1DB4	0xED400A00  VSTR.32	S1, [R0, #0]
;ROV_UART_XRotor.c, 467 :: 		P =(((( q1 * sensitivity ) / pow( 2, 21 ) - sensorOffset) / pow( 2, 15 )) / 10);
0x1DB8	0x9805    LDR	R0, [SP, #20]
0x1DBA	0xED100A00  VLDR.32	S0, [R0, #0]
0x1DBE	0xEEB80A40  VCVT.F32.U32	S0, S0
0x1DC2	0xEE200A20  VMUL.F32	S0, S0, S1
0x1DC6	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x1DCA	0xEEF30A05  VMOV.F32	S1, #21
0x1DCE	0xEEB00A00  VMOV.F32	S0, #2
0x1DD2	0xF7FFFCA9  BL	_pow+0
0x1DD6	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x1DDA	0xEEC00A80  VDIV.F32	S1, S1, S0
0x1DDE	0x482A    LDR	R0, [PC, #168]
0x1DE0	0xED100A00  VLDR.32	S0, [R0, #0]
0x1DE4	0xEE300AC0  VSUB.F32	S0, S1, S0
0x1DE8	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x1DEC	0xEEF20A0E  VMOV.F32	S1, #15
0x1DF0	0xEEB00A00  VMOV.F32	S0, #2
0x1DF4	0xF7FFFC98  BL	_pow+0
0x1DF8	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x1DFC	0xEEC00A80  VDIV.F32	S1, S1, S0
0x1E00	0xEEB20A04  VMOV.F32	S0, #10
0x1E04	0xEE800A80  VDIV.F32	S0, S1, S0
0x1E08	0x4823    LDR	R0, [PC, #140]
0x1E0A	0xED000A00  VSTR.32	S0, [R0, #0]
;ROV_UART_XRotor.c, 468 :: 		T = ( 2000 + ((long long)deltaTemp * sensorCoefficients[6] ) / pow( 2, 23))/100;
0x1E0E	0x4823    LDR	R0, [PC, #140]
0x1E10	0x8804    LDRH	R4, [R0, #0]
0x1E12	0x2500    MOVS	R5, #0
0x1E14	0x9804    LDR	R0, [SP, #16]
0x1E16	0xE9D02300  LDRD	R2, R3, [R0, #0]
0x1E1A	0xFBA20104  UMULL	R0, R1, R2, R4
0x1E1E	0xFB031104  MLA	R1, R3, R4, R1
0x1E22	0xFB021105  MLA	R1, R2, R5, R1
0x1E26	0xE9CD0101  STRD	R0, R1, [SP, #4]
0x1E2A	0xEEF30A07  VMOV.F32	S1, #23
0x1E2E	0xEEB00A00  VMOV.F32	S0, #2
0x1E32	0xF7FFFC79  BL	_pow+0
0x1E36	0xE9DD0101  LDRD	R0, R1, [SP, #4]
0x1E3A	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x1E3E	0xF7FFF847  BL	__SignedLongLongToFloat+0
0x1E42	0xEE000A10  VMOV	S0, R0
0x1E46	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x1E4A	0xEEC00A20  VDIV.F32	S1, S0, S1
0x1E4E	0x4814    LDR	R0, [PC, #80]
0x1E50	0xEE000A10  VMOV	S0, R0
0x1E54	0xEE700A20  VADD.F32	S1, S0, S1
0x1E58	0x4812    LDR	R0, [PC, #72]
0x1E5A	0xEE000A10  VMOV	S0, R0
0x1E5E	0xEE800A80  VDIV.F32	S0, S1, S0
0x1E62	0x4811    LDR	R0, [PC, #68]
0x1E64	0xED000A00  VSTR.32	S0, [R0, #0]
;ROV_UART_XRotor.c, 471 :: 		}
L_end_MS5803_Read_Sensor:
0x1E68	0xF8DDE000  LDR	LR, [SP, #0]
0x1E6C	0xB006    ADD	SP, SP, #24
0x1E6E	0x4770    BX	LR
0x1E70	0x00002000  	ROV_UART_XRotor_q1+0
0x1E74	0x00042000  	ROV_UART_XRotor_q2+0
0x1E78	0x03242000  	ROV_UART_XRotor_sensorCoefficients+10
0x1E7C	0x00082000  	_deltaTemp+0
0x1E80	0x031E2000  	ROV_UART_XRotor_sensorCoefficients+4
0x1E84	0x03222000  	ROV_UART_XRotor_sensorCoefficients+8
0x1E88	0x00102000  	ROV_UART_XRotor_sensorOffset+0
0x1E8C	0x031C2000  	ROV_UART_XRotor_sensorCoefficients+2
0x1E90	0x03202000  	ROV_UART_XRotor_sensorCoefficients+6
0x1E94	0x00142000  	ROV_UART_XRotor_sensitivity+0
0x1E98	0x00182000  	ROV_UART_XRotor_P+0
0x1E9C	0x03262000  	ROV_UART_XRotor_sensorCoefficients+12
0x1EA0	0x000044FA  	#1157234688
0x1EA4	0x000042C8  	#1120403456
0x1EA8	0x001C2000  	ROV_UART_XRotor_T+0
; end of _MS5803_Read_Sensor
_MS5803_Cmd_Adc:
;ROV_UART_XRotor.c, 399 :: 		unsigned long MS5803_Cmd_Adc(char cmd){
; cmd start address is: 0 (R0)
0x17D0	0xB081    SUB	SP, SP, #4
0x17D2	0xF8CDE000  STR	LR, [SP, #0]
0x17D6	0xB2C4    UXTB	R4, R0
; cmd end address is: 0 (R0)
; cmd start address is: 16 (R4)
;ROV_UART_XRotor.c, 400 :: 		unsigned long result = 0;
;ROV_UART_XRotor.c, 401 :: 		unsigned long returnedData = 0;
;ROV_UART_XRotor.c, 403 :: 		Chip_Select=0;
0x17D8	0x2200    MOVS	R2, #0
0x17DA	0xB252    SXTB	R2, R2
0x17DC	0x493E    LDR	R1, [PC, #248]
0x17DE	0x600A    STR	R2, [R1, #0]
;ROV_UART_XRotor.c, 404 :: 		SPI2_Write(MS5803_CMD_ADC_CONV + cmd);
0x17E0	0xF2040140  ADDW	R1, R4, #64
0x17E4	0xB288    UXTH	R0, R1
0x17E6	0xF7FFFA7B  BL	_SPI2_Write+0
;ROV_UART_XRotor.c, 405 :: 		switch (cmd & 0x0f) {
0x17EA	0xF004010F  AND	R1, R4, #15
0x17EE	0xB2C9    UXTB	R1, R1
; cmd end address is: 16 (R4)
0x17F0	0xE03B    B	L_MS5803_Cmd_Adc12
;ROV_UART_XRotor.c, 406 :: 		case MS5803_CMD_ADC_256 : Delay_us(900); break;
L_MS5803_Cmd_Adc14:
0x17F2	0xF64A77C6  MOVW	R7, #44998
0x17F6	0xF2C00700  MOVT	R7, #0
L_MS5803_Cmd_Adc15:
0x17FA	0x1E7F    SUBS	R7, R7, #1
0x17FC	0xD1FD    BNE	L_MS5803_Cmd_Adc15
0x17FE	0xBF00    NOP
0x1800	0xBF00    NOP
0x1802	0xBF00    NOP
0x1804	0xBF00    NOP
0x1806	0xBF00    NOP
0x1808	0xE039    B	L_MS5803_Cmd_Adc13
;ROV_UART_XRotor.c, 407 :: 		case MS5803_CMD_ADC_512 : Delay_ms(3);   break;
L_MS5803_Cmd_Adc17:
0x180A	0xF64417EE  MOVW	R7, #18926
0x180E	0xF2C00702  MOVT	R7, #2
L_MS5803_Cmd_Adc18:
0x1812	0x1E7F    SUBS	R7, R7, #1
0x1814	0xD1FD    BNE	L_MS5803_Cmd_Adc18
0x1816	0xBF00    NOP
0x1818	0xBF00    NOP
0x181A	0xBF00    NOP
0x181C	0xBF00    NOP
0x181E	0xBF00    NOP
0x1820	0xE02D    B	L_MS5803_Cmd_Adc13
;ROV_UART_XRotor.c, 408 :: 		case MS5803_CMD_ADC_1024: Delay_ms(4);   break;
L_MS5803_Cmd_Adc20:
0x1822	0xF640573E  MOVW	R7, #3390
0x1826	0xF2C00703  MOVT	R7, #3
L_MS5803_Cmd_Adc21:
0x182A	0x1E7F    SUBS	R7, R7, #1
0x182C	0xD1FD    BNE	L_MS5803_Cmd_Adc21
0x182E	0xBF00    NOP
0x1830	0xBF00    NOP
0x1832	0xBF00    NOP
0x1834	0xBF00    NOP
0x1836	0xBF00    NOP
0x1838	0xE021    B	L_MS5803_Cmd_Adc13
;ROV_UART_XRotor.c, 409 :: 		case MS5803_CMD_ADC_2048: Delay_ms(8);   break;
L_MS5803_Cmd_Adc23:
0x183A	0xF641277E  MOVW	R7, #6782
0x183E	0xF2C00706  MOVT	R7, #6
L_MS5803_Cmd_Adc24:
0x1842	0x1E7F    SUBS	R7, R7, #1
0x1844	0xD1FD    BNE	L_MS5803_Cmd_Adc24
0x1846	0xBF00    NOP
0x1848	0xBF00    NOP
0x184A	0xBF00    NOP
0x184C	0xBF00    NOP
0x184E	0xBF00    NOP
0x1850	0xE015    B	L_MS5803_Cmd_Adc13
;ROV_UART_XRotor.c, 410 :: 		case MS5803_CMD_ADC_4096: Delay_ms(14);  break;
L_MS5803_Cmd_Adc26:
0x1852	0xF64A675E  MOVW	R7, #44638
0x1856	0xF2C0070A  MOVT	R7, #10
L_MS5803_Cmd_Adc27:
0x185A	0x1E7F    SUBS	R7, R7, #1
0x185C	0xD1FD    BNE	L_MS5803_Cmd_Adc27
0x185E	0xBF00    NOP
0x1860	0xBF00    NOP
0x1862	0xBF00    NOP
0x1864	0xBF00    NOP
0x1866	0xBF00    NOP
0x1868	0xE009    B	L_MS5803_Cmd_Adc13
;ROV_UART_XRotor.c, 411 :: 		}
L_MS5803_Cmd_Adc12:
0x186A	0x2900    CMP	R1, #0
0x186C	0xD0C1    BEQ	L_MS5803_Cmd_Adc14
0x186E	0x2902    CMP	R1, #2
0x1870	0xD0CB    BEQ	L_MS5803_Cmd_Adc17
0x1872	0x2904    CMP	R1, #4
0x1874	0xD0D5    BEQ	L_MS5803_Cmd_Adc20
0x1876	0x2906    CMP	R1, #6
0x1878	0xD0DF    BEQ	L_MS5803_Cmd_Adc23
0x187A	0x2908    CMP	R1, #8
0x187C	0xD0E9    BEQ	L_MS5803_Cmd_Adc26
L_MS5803_Cmd_Adc13:
;ROV_UART_XRotor.c, 412 :: 		Chip_Select = 1;
0x187E	0x2201    MOVS	R2, #1
0x1880	0xB252    SXTB	R2, R2
0x1882	0x4915    LDR	R1, [PC, #84]
0x1884	0x600A    STR	R2, [R1, #0]
;ROV_UART_XRotor.c, 413 :: 		Delay_ms(3);
0x1886	0xF64417EE  MOVW	R7, #18926
0x188A	0xF2C00702  MOVT	R7, #2
0x188E	0xBF00    NOP
0x1890	0xBF00    NOP
L_MS5803_Cmd_Adc29:
0x1892	0x1E7F    SUBS	R7, R7, #1
0x1894	0xD1FD    BNE	L_MS5803_Cmd_Adc29
0x1896	0xBF00    NOP
0x1898	0xBF00    NOP
0x189A	0xBF00    NOP
;ROV_UART_XRotor.c, 414 :: 		Chip_Select = 0;
0x189C	0x2200    MOVS	R2, #0
0x189E	0xB252    SXTB	R2, R2
0x18A0	0x490D    LDR	R1, [PC, #52]
0x18A2	0x600A    STR	R2, [R1, #0]
;ROV_UART_XRotor.c, 415 :: 		SPI2_Read(MS5803_CMD_ADC_READ);
0x18A4	0x2000    MOVS	R0, #0
0x18A6	0xF7FFFA0D  BL	_SPI2_Read+0
;ROV_UART_XRotor.c, 416 :: 		returnedData = SPI2_Read(0x00);
0x18AA	0x2000    MOVS	R0, #0
0x18AC	0xF7FFFA0A  BL	_SPI2_Read+0
; returnedData start address is: 0 (R0)
;ROV_UART_XRotor.c, 417 :: 		result = (returnedData << 16);
0x18B0	0x0404    LSLS	R4, R0, #16
; returnedData end address is: 0 (R0)
; result start address is: 16 (R4)
;ROV_UART_XRotor.c, 418 :: 		returnedData = SPI2_Read(0x00);
0x18B2	0x2000    MOVS	R0, #0
0x18B4	0xF7FFFA06  BL	_SPI2_Read+0
; returnedData start address is: 0 (R0)
;ROV_UART_XRotor.c, 419 :: 		result = result + (returnedData << 8);
0x18B8	0x0201    LSLS	R1, R0, #8
; returnedData end address is: 0 (R0)
0x18BA	0x1864    ADDS	R4, R4, R1
;ROV_UART_XRotor.c, 420 :: 		returnedData = SPI2_Read(0x00);
0x18BC	0x2000    MOVS	R0, #0
0x18BE	0xF7FFFA01  BL	_SPI2_Read+0
; returnedData start address is: 0 (R0)
;ROV_UART_XRotor.c, 421 :: 		result = result + returnedData;
0x18C2	0x1823    ADDS	R3, R4, R0
; result end address is: 16 (R4)
; returnedData end address is: 0 (R0)
;ROV_UART_XRotor.c, 422 :: 		Chip_Select = 1;
0x18C4	0x2201    MOVS	R2, #1
0x18C6	0xB252    SXTB	R2, R2
0x18C8	0x4903    LDR	R1, [PC, #12]
0x18CA	0x600A    STR	R2, [R1, #0]
;ROV_UART_XRotor.c, 424 :: 		return result;
0x18CC	0x4618    MOV	R0, R3
;ROV_UART_XRotor.c, 425 :: 		}
L_end_MS5803_Cmd_Adc:
0x18CE	0xF8DDE000  LDR	LR, [SP, #0]
0x18D2	0xB001    ADD	SP, SP, #4
0x18D4	0x4770    BX	LR
0x18D6	0xBF00    NOP
0x18D8	0x02AC4242  	GPIOE_ODR+0
; end of _MS5803_Cmd_Adc
_pow:
;__Lib_CMath.c, 397 :: 		
0x1728	0xB082    SUB	SP, SP, #8
0x172A	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0x172E	0xEEF02A40  VMOV.F32	S5, S0
0x1732	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;__Lib_CMath.c, 398 :: 		
; sign start address is: 0 (R0)
0x1736	0x2000    MOVS	R0, #0
;__Lib_CMath.c, 402 :: 		
0x1738	0xEEB52AC0  VCMPE.F32	S4, #0.0
0x173C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1740	0xD102    BNE	L_pow60
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 403 :: 		
0x1742	0xEEB70A00  VMOV.F32	S0, #1
0x1746	0xE03E    B	L_end_pow
L_pow60:
;__Lib_CMath.c, 404 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x1748	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x174C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1750	0xD104    BNE	L_pow61
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 405 :: 		
0x1752	0xF04F0200  MOV	R2, #0
0x1756	0xEE002A10  VMOV	S0, R2
0x175A	0xE034    B	L_end_pow
L_pow61:
;__Lib_CMath.c, 406 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x175C	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x1760	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1764	0xDA1B    BGE	L__pow80
; sign end address is: 0 (R0)
;__Lib_CMath.c, 407 :: 		
0x1766	0xEEBD0A42  VCVT.S32.F32	S0, S4
0x176A	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0x176E	0x4610    MOV	R0, R2
;__Lib_CMath.c, 408 :: 		
0x1770	0xEE002A10  VMOV	S0, R2
0x1774	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x1778	0xEEB40AC2  VCMPE.F32	S0, S4
0x177C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1780	0xD004    BEQ	L_pow63
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;__Lib_CMath.c, 409 :: 		
0x1782	0xF04F0200  MOV	R2, #0
0x1786	0xEE002A10  VMOV	S0, R2
0x178A	0xE01C    B	L_end_pow
L_pow63:
;__Lib_CMath.c, 410 :: 		
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x178C	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0x1790	0xB2D0    UXTB	R0, R2
;__Lib_CMath.c, 411 :: 		
0x1792	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0x1796	0xB2C5    UXTB	R5, R0
0x1798	0xEEB00A60  VMOV.F32	S0, S1
;__Lib_CMath.c, 412 :: 		
0x179C	0xE005    B	L_pow62
L__pow80:
;__Lib_CMath.c, 406 :: 		
0x179E	0xF88D0004  STRB	R0, [SP, #4]
0x17A2	0xEEB00A62  VMOV.F32	S0, S5
0x17A6	0xF89D5004  LDRB	R5, [SP, #4]
;__Lib_CMath.c, 412 :: 		
L_pow62:
;__Lib_CMath.c, 413 :: 		
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0x17AA	0xF7FFF9FF  BL	_log+0
;__Lib_CMath.c, 414 :: 		
0x17AE	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;__Lib_CMath.c, 415 :: 		
0x17B2	0xF7FEFFF1  BL	_exp+0
; x start address is: 4 (S1)
0x17B6	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 417 :: 		
0x17BA	0xB115    CBZ	R5, L_pow64
; sign end address is: 20 (R5)
;__Lib_CMath.c, 418 :: 		
0x17BC	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0x17C0	0xE001    B	L_end_pow
L_pow64:
;__Lib_CMath.c, 419 :: 		
; x start address is: 4 (S1)
0x17C2	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 420 :: 		
L_end_pow:
0x17C6	0xF8DDE000  LDR	LR, [SP, #0]
0x17CA	0xB002    ADD	SP, SP, #8
0x17CC	0x4770    BX	LR
; end of _pow
_log:
;__Lib_CMath.c, 365 :: 		
0x0BAC	0xB082    SUB	SP, SP, #8
0x0BAE	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;__Lib_CMath.c, 381 :: 		
0x0BB2	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0BB6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0BBA	0xDC04    BGT	L_log59
; x end address is: 0 (S0)
;__Lib_CMath.c, 382 :: 		
0x0BBC	0xF04F0100  MOV	R1, #0
0x0BC0	0xEE001A10  VMOV	S0, R1
0x0BC4	0xE022    B	L_end_log
L_log59:
;__Lib_CMath.c, 383 :: 		
; x start address is: 0 (S0)
0x0BC6	0xA901    ADD	R1, SP, #4
0x0BC8	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0x0BCA	0xF7FFFB81  BL	_frexp+0
0x0BCE	0xEEF00A00  VMOV.F32	S1, #2
0x0BD2	0xEE600A20  VMUL.F32	S1, S0, S1
0x0BD6	0xEEB70A00  VMOV.F32	S0, #1
0x0BDA	0xEE300AC0  VSUB.F32	S0, S1, S0
;__Lib_CMath.c, 384 :: 		
0x0BDE	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0BE2	0x1E49    SUBS	R1, R1, #1
0x0BE4	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_CMath.c, 385 :: 		
0x0BE8	0x2108    MOVS	R1, #8
0x0BEA	0xB209    SXTH	R1, R1
0x0BEC	0x4809    LDR	R0, [PC, #36]
0x0BEE	0xF7FFFB4F  BL	__Lib_CMath_eval_poly+0
;__Lib_CMath.c, 386 :: 		
0x0BF2	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0BF6	0xEE011A10  VMOV	S2, R1
0x0BFA	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x0BFE	0x4906    LDR	R1, [PC, #24]
0x0C00	0xEE001A90  VMOV	S1, R1
0x0C04	0xEE600A81  VMUL.F32	S1, S1, S2
0x0C08	0xEE300A20  VADD.F32	S0, S0, S1
;__Lib_CMath.c, 388 :: 		
L_end_log:
0x0C0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C10	0xB002    ADD	SP, SP, #8
0x0C12	0x4770    BX	LR
0x0C14	0x2D480000  	log_coeff_L0+0
0x0C18	0x72183F31  	#1060205080
; end of _log
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 0 (R0)
0x02D0	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__Lib_CMath.c, 83 :: 		
0x02D2	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;__Lib_CMath.c, 84 :: 		
0x02D6	0xF8BD1006  LDRH	R1, [SP, #6]
0x02DA	0xF3C111C7  UBFX	R1, R1, #7, #8
0x02DE	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x02E0	0xB209    SXTH	R1, R1
;__Lib_CMath.c, 85 :: 		
0x02E2	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__Lib_CMath.c, 86 :: 		
0x02E4	0x227E    MOVS	R2, #126
0x02E6	0xF8BD1006  LDRH	R1, [SP, #6]
0x02EA	0xF36211CE  BFI	R1, R2, #7, #8
0x02EE	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0x02F2	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0x02F6	0xB002    ADD	SP, SP, #8
0x02F8	0x4770    BX	LR
; end of _frexp
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x0290	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x0292	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__Lib_CMath.c, 120 :: 		
0x0296	0x008A    LSLS	R2, R1, #2
0x0298	0x1882    ADDS	R2, R0, R2
0x029A	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x029E	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x02A2	0xEEB00A41  VMOV.F32	S0, S2
0x02A6	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x02AA	0xB179    CBZ	R1, L___Lib_CMath_eval_poly18
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__Lib_CMath.c, 122 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x02AC	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x02B0	0x1E4A    SUBS	R2, R1, #1
0x02B2	0xB212    SXTH	R2, R2
0x02B4	0xB211    SXTH	R1, R2
0x02B6	0x0092    LSLS	R2, R2, #2
0x02B8	0x1882    ADDS	R2, R0, R2
0x02BA	0xED120A00  VLDR.32	S0, [R2, #0]
0x02BE	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
0x02C2	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x02C6	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x02CA	0xE7EE    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (S0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0x02CC	0xB001    ADD	SP, SP, #4
0x02CE	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
_exp:
;__Lib_CMath.c, 324 :: 		
0x0798	0xB081    SUB	SP, SP, #4
0x079A	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x079E	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;__Lib_CMath.c, 342 :: 		
0x07A2	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x07A6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x07AA	0xD102    BNE	L_exp53
; x end address is: 12 (S3)
;__Lib_CMath.c, 343 :: 		
0x07AC	0xEEB70A00  VMOV.F32	S0, #1
0x07B0	0xE05C    B	L_end_exp
L_exp53:
;__Lib_CMath.c, 344 :: 		
; x start address is: 12 (S3)
0x07B2	0x4930    LDR	R1, [PC, #192]
0x07B4	0xEE001A10  VMOV	S0, R1
0x07B8	0xEEF41AC0  VCMPE.F32	S3, S0
0x07BC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x07C0	0xDD03    BLE	L_exp54
; x end address is: 12 (S3)
;__Lib_CMath.c, 345 :: 		
0x07C2	0x492D    LDR	R1, [PC, #180]
0x07C4	0xEE001A10  VMOV	S0, R1
0x07C8	0xE050    B	L_end_exp
L_exp54:
;__Lib_CMath.c, 346 :: 		
; x start address is: 12 (S3)
0x07CA	0x492C    LDR	R1, [PC, #176]
0x07CC	0xEE001A10  VMOV	S0, R1
0x07D0	0xEEF41AC0  VCMPE.F32	S3, S0
0x07D4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x07D8	0xDA04    BGE	L_exp55
; x end address is: 12 (S3)
;__Lib_CMath.c, 347 :: 		
0x07DA	0xF04F0100  MOV	R1, #0
0x07DE	0xEE001A10  VMOV	S0, R1
0x07E2	0xE043    B	L_end_exp
L_exp55:
;__Lib_CMath.c, 348 :: 		
; x start address is: 12 (S3)
0x07E4	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x07E8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x07EC	0xF2400100  MOVW	R1, #0
0x07F0	0xDA00    BGE	L__exp99
0x07F2	0x2101    MOVS	R1, #1
L__exp99:
; sign start address is: 12 (R3)
0x07F4	0xB2CB    UXTB	R3, R1
;__Lib_CMath.c, 349 :: 		
0x07F6	0xB2C9    UXTB	R1, R1
0x07F8	0xB111    CBZ	R1, L__exp79
;__Lib_CMath.c, 350 :: 		
0x07FA	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0x07FE	0xE001    B	L_exp56
L__exp79:
;__Lib_CMath.c, 349 :: 		
0x0800	0xEEF00A61  VMOV.F32	S1, S3
;__Lib_CMath.c, 350 :: 		
L_exp56:
;__Lib_CMath.c, 351 :: 		
; x start address is: 4 (S1)
0x0804	0x491E    LDR	R1, [PC, #120]
0x0806	0xEE001A10  VMOV	S0, R1
0x080A	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0x080E	0xEEF01A40  VMOV.F32	S3, S0
;__Lib_CMath.c, 352 :: 		
0x0812	0xF7FFFDC7  BL	_floor+0
0x0816	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x081A	0xEE101A10  VMOV	R1, S0
0x081E	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0x0820	0xB20C    SXTH	R4, R1
;__Lib_CMath.c, 353 :: 		
0x0822	0xEE001A10  VMOV	S0, R1
0x0826	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x082A	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;__Lib_CMath.c, 354 :: 		
0x082E	0x2109    MOVS	R1, #9
0x0830	0xB209    SXTH	R1, R1
0x0832	0x4814    LDR	R0, [PC, #80]
0x0834	0xF7FFFD2C  BL	__Lib_CMath_eval_poly+0
0x0838	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0x083A	0xF7FFFDF3  BL	_ldexp+0
; x start address is: 4 (S1)
0x083E	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 355 :: 		
0x0842	0xB18B    CBZ	R3, L_exp57
; sign end address is: 12 (R3)
;__Lib_CMath.c, 356 :: 		
0x0844	0x490C    LDR	R1, [PC, #48]
0x0846	0xEE001A10  VMOV	S0, R1
0x084A	0xEEF40AC0  VCMPE.F32	S1, S0
0x084E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0852	0xD104    BNE	L_exp58
; x end address is: 4 (S1)
;__Lib_CMath.c, 357 :: 		
0x0854	0xF04F0100  MOV	R1, #0
0x0858	0xEE001A10  VMOV	S0, R1
0x085C	0xE006    B	L_end_exp
L_exp58:
;__Lib_CMath.c, 358 :: 		
; x start address is: 4 (S1)
0x085E	0xEEB70A00  VMOV.F32	S0, #1
0x0862	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0x0866	0xE001    B	L_end_exp
;__Lib_CMath.c, 359 :: 		
L_exp57:
;__Lib_CMath.c, 360 :: 		
; x start address is: 4 (S1)
0x0868	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 361 :: 		
L_end_exp:
0x086C	0xF8DDE000  LDR	LR, [SP, #0]
0x0870	0xB001    ADD	SP, SP, #4
0x0872	0x4770    BX	LR
0x0874	0xD4FE42B2  	#1119016190
0x0878	0xFFFF7F7F  	#2139095039
0x087C	0xAC50C2AE  	#-1028740016
0x0880	0xAA3B3FB8  	#1069066811
0x0884	0x2D200000  	exp_coeff_L0+0
; end of _exp
_floor:
;__Lib_CMath.c, 38 :: 		
0x03A4	0xB082    SUB	SP, SP, #8
0x03A6	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 42 :: 		
0x03AA	0xA901    ADD	R1, SP, #4
0x03AC	0x6809    LDR	R1, [R1, #0]
0x03AE	0x0DC9    LSRS	R1, R1, #23
0x03B0	0xF00101FF  AND	R1, R1, #255
;__Lib_CMath.c, 43 :: 		
0x03B4	0xB209    SXTH	R1, R1
0x03B6	0x397F    SUBS	R1, #127
0x03B8	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x03BA	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 44 :: 		
0x03BC	0x2900    CMP	R1, #0
0x03BE	0xDA0E    BGE	L_floor1
; expon end address is: 0 (R0)
;__Lib_CMath.c, 45 :: 		
0x03C0	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x03C4	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x03C8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x03CC	0xDA02    BGE	L_floor2
;__Lib_CMath.c, 46 :: 		
0x03CE	0xEEBF0A00  VMOV.F32	S0, #-1
0x03D2	0xE024    B	L_end_floor
L_floor2:
;__Lib_CMath.c, 48 :: 		
0x03D4	0xF04F0100  MOV	R1, #0
0x03D8	0xEE001A10  VMOV	S0, R1
0x03DC	0xE01F    B	L_end_floor
L_floor1:
;__Lib_CMath.c, 49 :: 		
; expon start address is: 0 (R0)
0x03DE	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x03E0	0x2918    CMP	R1, #24
0x03E2	0xD902    BLS	L_floor4
;__Lib_CMath.c, 50 :: 		
0x03E4	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x03E8	0xE019    B	L_end_floor
L_floor4:
;__Lib_CMath.c, 51 :: 		
0x03EA	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x03EE	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x03F2	0xEE101A10  VMOV	R1, S0
0x03F6	0xEE001A90  VMOV	S1, R1
0x03FA	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0x03FE	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 53 :: 		
0x0402	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0406	0xEEF40AC0  VCMPE.F32	S1, S0
0x040A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x040E	0xDD04    BLE	L_floor5
;__Lib_CMath.c, 54 :: 		
0x0410	0xEEB70A00  VMOV.F32	S0, #1
0x0414	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0x0418	0xE001    B	L_end_floor
L_floor5:
;__Lib_CMath.c, 55 :: 		
; i start address is: 8 (S2)
0x041A	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;__Lib_CMath.c, 56 :: 		
L_end_floor:
0x041E	0xB002    ADD	SP, SP, #8
0x0420	0x4770    BX	LR
; end of _floor
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 0 (R0)
0x0424	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0x0426	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 101 :: 		
0x042A	0xF8BD1006  LDRH	R1, [SP, #6]
0x042E	0xF3C111C7  UBFX	R1, R1, #7, #8
0x0432	0x1841    ADDS	R1, R0, R1
0x0434	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 102 :: 		
0x0436	0xB209    SXTH	R1, R1
0x0438	0x2900    CMP	R1, #0
0x043A	0xDA04    BGE	L_ldexp11
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0x043C	0xF04F0100  MOV	R1, #0
0x0440	0xEE001A10  VMOV	S0, R1
0x0444	0xE019    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x0446	0xF1B00FFF  CMP	R0, #255
0x044A	0xDD0D    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0x044C	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0450	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0454	0xDA04    BGE	L_ldexp14
; value end address is: 0 (S0)
;__Lib_CMath.c, 107 :: 		
0x0456	0xF46F0100  MVN	R1, #8388608
0x045A	0xEE001A10  VMOV	S0, R1
0x045E	0xE00C    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0x0460	0x4907    LDR	R1, [PC, #28]
0x0462	0xEE001A10  VMOV	S0, R1
0x0466	0xE008    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0x0468	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x046A	0xF8BD1006  LDRH	R1, [SP, #6]
0x046E	0xF36211CE  BFI	R1, R2, #7, #8
0x0472	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 112 :: 		
0x0476	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0x047A	0xB002    ADD	SP, SP, #8
0x047C	0x4770    BX	LR
0x047E	0xBF00    NOP
0x0480	0xFFFF7F7F  	#2139095039
; end of _ldexp
__FloatToSignedLongLong:
;__Lib_MathDouble.c, 1712 :: 		
0x0E00	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1714 :: 		
0x0E02	0xB51C    PUSH	(R2, R3, R4, R14)
;__Lib_MathDouble.c, 1716 :: 		
0x0E04	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 1717 :: 		
0x0E08	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 1719 :: 		
0x0E0C	0x3C7F    SUBS	R4, #127
;__Lib_MathDouble.c, 1720 :: 		
0x0E0E	0xBF42    ITTT	MI
;__Lib_MathDouble.c, 1721 :: 		
0x0E10	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 1722 :: 		
0x0E14	0xF04F0100  MOVMI	R1, #0
;__Lib_MathDouble.c, 1724 :: 		
0x0E18	0xE02B    BMI	__me_lab_end
;__Lib_MathDouble.c, 1726 :: 		
0x0E1A	0xF1D4043F  RSBS	R4, R4, #63
;__Lib_MathDouble.c, 1727 :: 		
0x0E1E	0xD91E    BLS	__me_ovfl
;__Lib_MathDouble.c, 1729 :: 		
0x0E20	0x0002    MOVS	R2, R0
;__Lib_MathDouble.c, 1730 :: 		
0x0E22	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 1731 :: 		
0x0E26	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 1733 :: 		
0x0E2A	0x2100    MOVS	R1, #0
;__Lib_MathDouble.c, 1735 :: 		
0x0E2C	0x2C20    CMP	R4, #32
;__Lib_MathDouble.c, 1736 :: 		
0x0E2E	0xBF22    ITTT	CS
;__Lib_MathDouble.c, 1737 :: 		
0x0E30	0x4601    MOVCS	R1, R0
;__Lib_MathDouble.c, 1738 :: 		
0x0E32	0xF04F0000  MOVCS	R0, #0
;__Lib_MathDouble.c, 1739 :: 		
0x0E36	0x3C20    SUBCS	R4, #32
;__Lib_MathDouble.c, 1740 :: 		
0x0E38	0xFA21F104  LSR	R1, R1, R4
;__Lib_MathDouble.c, 1741 :: 		
0x0E3C	0xBF3F    ITTTT	CC
;__Lib_MathDouble.c, 1742 :: 		
0x0E3E	0xF1C40320  RSBCC	R3, R4, #32
;__Lib_MathDouble.c, 1743 :: 		
0x0E42	0xFA00F303  LSLCC	R3, R0, R3
;__Lib_MathDouble.c, 1744 :: 		
0x0E46	0x4319    ORRCC	R1, R3
;__Lib_MathDouble.c, 1745 :: 		
0x0E48	0x40E0    LSRCC	R0, R4
;__Lib_MathDouble.c, 1747 :: 		
0x0E4A	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 1748 :: 		
0x0E4C	0xD503    BPL	return
;__Lib_MathDouble.c, 1750 :: 		
0x0E4E	0x2300    MOVS	R3, #0
;__Lib_MathDouble.c, 1751 :: 		
0x0E50	0x4249    RSBS	R1, R1, #0
;__Lib_MathDouble.c, 1752 :: 		
0x0E52	0xEB630000  SBC	R0, R3, R0, LSL #0
;__Lib_MathDouble.c, 1754 :: 		
return:
;__Lib_MathDouble.c, 1758 :: 		
0x0E56	0x4686    MOV	LR, R0
;__Lib_MathDouble.c, 1759 :: 		
0x0E58	0x4608    MOV	R0, R1
;__Lib_MathDouble.c, 1760 :: 		
0x0E5A	0x4671    MOV	R1, LR
;__Lib_MathDouble.c, 1763 :: 		
0x0E5C	0xE009    B	__me_lab_end
;__Lib_MathDouble.c, 1765 :: 		
__me_ovfl:
0x0E5E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1766 :: 		
0x0E60	0xF04F4100  MOV	R1, #-2147483648
;__Lib_MathDouble.c, 1767 :: 		
0x0E64	0xF04F0000  MOV	R0, #0
;__Lib_MathDouble.c, 1768 :: 		
0x0E68	0xBF48    IT	MI
;__Lib_MathDouble.c, 1770 :: 		
0x0E6A	0xE002    BMI	__me_lab_end
;__Lib_MathDouble.c, 1771 :: 		
0x0E6C	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 1772 :: 		
0x0E6E	0xF1610100  SBC	R1, R1, #0
;__Lib_MathDouble.c, 1773 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1774 :: 		
0x0E72	0xE8BD401C  POP	(R2, R3, R4, R14)
;__Lib_MathDouble.c, 1776 :: 		
L_end__FloatToSignedLongLong:
0x0E76	0xB001    ADD	SP, SP, #4
0x0E78	0x4770    BX	LR
; end of __FloatToSignedLongLong
__SignedLongLongToFloat:
;__Lib_MathDouble.c, 1616 :: 		
0x0ED0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1618 :: 		
0x0ED2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1619 :: 		
0x0ED4	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 1620 :: 		
0x0ED6	0x2900    CMPEQ	R1, #0
;__Lib_MathDouble.c, 1622 :: 		
0x0ED8	0xE020    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1623 :: 		
0x0EDA	0xB51C    PUSH	(R2, R3, R4, R14)
;__Lib_MathDouble.c, 1628 :: 		
0x0EDC	0x4602    MOV	R2, R0
;__Lib_MathDouble.c, 1629 :: 		
0x0EDE	0x4608    MOV	R0, R1
;__Lib_MathDouble.c, 1630 :: 		
0x0EE0	0x4611    MOV	R1, R2
;__Lib_MathDouble.c, 1632 :: 		
0x0EE2	0x0002    MOVS	R2, R0
;__Lib_MathDouble.c, 1633 :: 		
0x0EE4	0x23BE    MOVS	R3, #190
;__Lib_MathDouble.c, 1635 :: 		
0x0EE6	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1636 :: 		
0x0EE8	0xD504    BPL	__me_loop
;__Lib_MathDouble.c, 1637 :: 		
0x0EEA	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 1638 :: 		
0x0EEC	0x4249    RSBS	R1, R1, #0
;__Lib_MathDouble.c, 1639 :: 		
0x0EEE	0xEB740000  SBCS	R0, R4, R0, LSL #0
;__Lib_MathDouble.c, 1640 :: 		
0x0EF2	0xD406    BMI	__me_cont
;__Lib_MathDouble.c, 1642 :: 		
__me_loop:
0x0EF4	0x1E5B    SUBS	R3, R3, #1
;__Lib_MathDouble.c, 1643 :: 		
0x0EF6	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 1644 :: 		
0x0EF8	0xEA4070D1  ORR	R0, R0, R1, LSR #31
;__Lib_MathDouble.c, 1645 :: 		
0x0EFC	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 1646 :: 		
0x0F00	0xD5F8    BPL	__me_loop
;__Lib_MathDouble.c, 1647 :: 		
__me_cont:
;__Lib_MathDouble.c, 1648 :: 		
0x0F02	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 1649 :: 		
0x0F04	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 1650 :: 		
0x0F06	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 1652 :: 		
0x0F08	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 1653 :: 		
0x0F0A	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 1654 :: 		
0x0F0C	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 1655 :: 		
0x0F10	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 1656 :: 		
0x0F12	0xBF48    IT	MI
;__Lib_MathDouble.c, 1657 :: 		
0x0F14	0xF0404000  ORRMI	R0, R0, #-2147483648
;__Lib_MathDouble.c, 1659 :: 		
0x0F18	0xE8BD401C  POP	(R2, R3, R4, R14)
;__Lib_MathDouble.c, 1660 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1662 :: 		
L_end__SignedLongLongToFloat:
0x0F1C	0xB001    ADD	SP, SP, #4
0x0F1E	0x4770    BX	LR
; end of __SignedLongLongToFloat
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1EAC	0xB081    SUB	SP, SP, #4
0x1EAE	0x460A    MOV	R2, R1
0x1EB0	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x1EB2	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x1EB4	0xB28D    UXTH	R5, R1
0x1EB6	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x1EB8	0x2805    CMP	R0, #5
0x1EBA	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x1EBC	0x180B    ADDS	R3, R1, R0
0x1EBE	0x2220    MOVS	R2, #32
0x1EC0	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x1EC2	0x1C40    ADDS	R0, R0, #1
0x1EC4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x1EC6	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1EC8	0x180B    ADDS	R3, R1, R0
0x1ECA	0x2200    MOVS	R2, #0
0x1ECC	0x701A    STRB	R2, [R3, #0]
0x1ECE	0x1E40    SUBS	R0, R0, #1
0x1ED0	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1ED2	0x180C    ADDS	R4, R1, R0
0x1ED4	0x230A    MOVS	R3, #10
0x1ED6	0xFBB5F2F3  UDIV	R2, R5, R3
0x1EDA	0xFB035212  MLS	R2, R3, R2, R5
0x1EDE	0xB292    UXTH	R2, R2
0x1EE0	0x3230    ADDS	R2, #48
0x1EE2	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x1EE4	0x220A    MOVS	R2, #10
0x1EE6	0xFBB5F2F2  UDIV	R2, R5, R2
0x1EEA	0xB292    UXTH	R2, R2
0x1EEC	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x1EEE	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1EF0	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1EF2	0x1E40    SUBS	R0, R0, #1
0x1EF4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x1EF6	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1EF8	0xB001    ADD	SP, SP, #4
0x1EFA	0x4770    BX	LR
; end of _WordToStr
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x1F40	0xB081    SUB	SP, SP, #4
0x1F42	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x1F46	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x1F48	0x4803    LDR	R0, [PC, #12]
0x1F4A	0xF7FFF901  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x1F4E	0xF8DDE000  LDR	LR, [SP, #0]
0x1F52	0xB001    ADD	SP, SP, #4
0x1F54	0x4770    BX	LR
0x1F56	0xBF00    NOP
0x1F58	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x1150	0xB081    SUB	SP, SP, #4
0x1152	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x1156	0xF2000434  ADDW	R4, R0, #52
0x115A	0x090A    LSRS	R2, R1, #4
0x115C	0xB292    UXTH	R2, R2
0x115E	0xB293    UXTH	R3, R2
0x1160	0x6822    LDR	R2, [R4, #0]
0x1162	0xF3631204  BFI	R2, R3, #4, #1
0x1166	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x1168	0xF2000434  ADDW	R4, R0, #52
0x116C	0x08CA    LSRS	R2, R1, #3
0x116E	0xB292    UXTH	R2, R2
0x1170	0xB293    UXTH	R3, R2
0x1172	0x6822    LDR	R2, [R4, #0]
0x1174	0xF36302C3  BFI	R2, R3, #3, #1
0x1178	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x117A	0xF2000434  ADDW	R4, R0, #52
0x117E	0x088A    LSRS	R2, R1, #2
0x1180	0xB292    UXTH	R2, R2
0x1182	0xB293    UXTH	R3, R2
0x1184	0x6822    LDR	R2, [R4, #0]
0x1186	0xF3630282  BFI	R2, R3, #2, #1
0x118A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x118C	0xF2000434  ADDW	R4, R0, #52
0x1190	0x084A    LSRS	R2, R1, #1
0x1192	0xB292    UXTH	R2, R2
0x1194	0xB293    UXTH	R3, R2
0x1196	0x6822    LDR	R2, [R4, #0]
0x1198	0xF3630241  BFI	R2, R3, #1, #1
0x119C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x119E	0xF2000434  ADDW	R4, R0, #52
0x11A2	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x11A4	0x6822    LDR	R2, [R4, #0]
0x11A6	0xF3630200  BFI	R2, R3, #0, #1
0x11AA	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x11AC	0xF2000408  ADDW	R4, R0, #8
0x11B0	0x2301    MOVS	R3, #1
0x11B2	0x6822    LDR	R2, [R4, #0]
0x11B4	0xF363729E  BFI	R2, R3, #30, #1
0x11B8	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x11BA	0xF7FFFAE1  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x11BE	0x6803    LDR	R3, [R0, #0]
0x11C0	0xF3C30240  UBFX	R2, R3, #1, #1
0x11C4	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x11C6	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x11C8	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x11CC	0x6812    LDR	R2, [R2, #0]
0x11CE	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x11D0	0xF8DDE000  LDR	LR, [SP, #0]
0x11D4	0xB001    ADD	SP, SP, #4
0x11D6	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0780	0xF2400730  MOVW	R7, #48
0x0784	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0788	0x1E7F    SUBS	R7, R7, #1
0x078A	0xD1FD    BNE	L_Delay_1us0
0x078C	0xBF00    NOP
0x078E	0xBF00    NOP
0x0790	0xBF00    NOP
0x0792	0xBF00    NOP
0x0794	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0796	0x4770    BX	LR
; end of _Delay_1us
_UART_Data_Ready:
;__Lib_UART_123_45_6.c, 491 :: 		
0x1C30	0xB081    SUB	SP, SP, #4
0x1C32	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 492 :: 		
0x1C36	0x4C03    LDR	R4, [PC, #12]
0x1C38	0x6824    LDR	R4, [R4, #0]
0x1C3A	0x47A0    BLX	R4
;__Lib_UART_123_45_6.c, 493 :: 		
L_end_UART_Data_Ready:
0x1C3C	0xF8DDE000  LDR	LR, [SP, #0]
0x1C40	0xB001    ADD	SP, SP, #4
0x1C42	0x4770    BX	LR
0x1C44	0x03502000  	_UART_Rdy_Ptr+0
; end of _UART_Data_Ready
_UART1_Read:
;__Lib_UART_123_45_6.c, 110 :: 		
0x0DA0	0xB081    SUB	SP, SP, #4
0x0DA2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 111 :: 		
0x0DA6	0x4803    LDR	R0, [PC, #12]
0x0DA8	0xF7FFFCDC  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 112 :: 		
L_end_UART1_Read:
0x0DAC	0xF8DDE000  LDR	LR, [SP, #0]
0x0DB0	0xB001    ADD	SP, SP, #4
0x0DB2	0x4770    BX	LR
0x0DB4	0x10004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x0764	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0766	0x6802    LDR	R2, [R0, #0]
0x0768	0xF3C21140  UBFX	R1, R2, #5, #1
0x076C	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x076E	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x0770	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0772	0x6809    LDR	R1, [R1, #0]
0x0774	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x0776	0xB001    ADD	SP, SP, #4
0x0778	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45_6.c, 140 :: 		
0x0D88	0xB081    SUB	SP, SP, #4
0x0D8A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 141 :: 		
0x0D8E	0x4803    LDR	R0, [PC, #12]
0x0D90	0xF7FFFC3C  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 142 :: 		
L_end_UART1_Data_Ready:
0x0D94	0xF8DDE000  LDR	LR, [SP, #0]
0x0D98	0xB001    ADD	SP, SP, #4
0x0D9A	0x4770    BX	LR
0x0D9C	0x10004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_6_UARTx_Data_Ready:
;__Lib_UART_123_45_6.c, 135 :: 		
; UART_Base start address is: 0 (R0)
0x060C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 137 :: 		
0x060E	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0610	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45_6.c, 138 :: 		
L_end_UARTx_Data_Ready:
0x0614	0xB001    ADD	SP, SP, #4
0x0616	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45_6.c, 227 :: 		
0x0DE8	0xB081    SUB	SP, SP, #4
0x0DEA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 228 :: 		
0x0DEE	0x4803    LDR	R0, [PC, #12]
0x0DF0	0xF7FFFB48  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 229 :: 		
L_end_UART1_Tx_Idle:
0x0DF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DF8	0xB001    ADD	SP, SP, #4
0x0DFA	0x4770    BX	LR
0x0DFC	0x10004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_6_UARTx_Tx_Idle:
;__Lib_UART_123_45_6.c, 223 :: 		
; UART_Base start address is: 0 (R0)
0x0484	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 224 :: 		
0x0486	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0488	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45_6.c, 225 :: 		
L_end_UARTx_Tx_Idle:
0x048C	0xB001    ADD	SP, SP, #4
0x048E	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45_6.c, 114 :: 		
0x0DD0	0xB081    SUB	SP, SP, #4
0x0DD2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 115 :: 		
0x0DD6	0x4803    LDR	R0, [PC, #12]
0x0DD8	0xF7FFFCC4  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 116 :: 		
L_end_UART2_Read:
0x0DDC	0xF8DDE000  LDR	LR, [SP, #0]
0x0DE0	0xB001    ADD	SP, SP, #4
0x0DE2	0x4770    BX	LR
0x0DE4	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45_6.c, 144 :: 		
0x0DB8	0xB081    SUB	SP, SP, #4
0x0DBA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 145 :: 		
0x0DBE	0x4803    LDR	R0, [PC, #12]
0x0DC0	0xF7FFFC24  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 146 :: 		
L_end_UART2_Data_Ready:
0x0DC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DC8	0xB001    ADD	SP, SP, #4
0x0DCA	0x4770    BX	LR
0x0DCC	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45_6.c, 231 :: 		
0x11D8	0xB081    SUB	SP, SP, #4
0x11DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 232 :: 		
0x11DE	0x4803    LDR	R0, [PC, #12]
0x11E0	0xF7FFF950  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 233 :: 		
L_end_UART2_Tx_Idle:
0x11E4	0xF8DDE000  LDR	LR, [SP, #0]
0x11E8	0xB001    ADD	SP, SP, #4
0x11EA	0x4770    BX	LR
0x11EC	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45_6.c, 118 :: 		
0x12E4	0xB081    SUB	SP, SP, #4
0x12E6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 119 :: 		
0x12EA	0x4803    LDR	R0, [PC, #12]
0x12EC	0xF7FFFA3A  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 120 :: 		
L_end_UART3_Read:
0x12F0	0xF8DDE000  LDR	LR, [SP, #0]
0x12F4	0xB001    ADD	SP, SP, #4
0x12F6	0x4770    BX	LR
0x12F8	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45_6.c, 148 :: 		
0x12CC	0xB081    SUB	SP, SP, #4
0x12CE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 149 :: 		
0x12D2	0x4803    LDR	R0, [PC, #12]
0x12D4	0xF7FFF99A  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 150 :: 		
L_end_UART3_Data_Ready:
0x12D8	0xF8DDE000  LDR	LR, [SP, #0]
0x12DC	0xB001    ADD	SP, SP, #4
0x12DE	0x4770    BX	LR
0x12E0	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45_6.c, 235 :: 		
0x12B4	0xB081    SUB	SP, SP, #4
0x12B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 236 :: 		
0x12BA	0x4803    LDR	R0, [PC, #12]
0x12BC	0xF7FFF8E2  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 237 :: 		
L_end_UART3_Tx_Idle:
0x12C0	0xF8DDE000  LDR	LR, [SP, #0]
0x12C4	0xB001    ADD	SP, SP, #4
0x12C6	0x4770    BX	LR
0x12C8	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45_6.c, 122 :: 		
0x132C	0xB081    SUB	SP, SP, #4
0x132E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 123 :: 		
0x1332	0x4803    LDR	R0, [PC, #12]
0x1334	0xF7FFFA16  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 124 :: 		
L_end_UART4_Read:
0x1338	0xF8DDE000  LDR	LR, [SP, #0]
0x133C	0xB001    ADD	SP, SP, #4
0x133E	0x4770    BX	LR
0x1340	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45_6.c, 152 :: 		
0x1314	0xB081    SUB	SP, SP, #4
0x1316	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 153 :: 		
0x131A	0x4803    LDR	R0, [PC, #12]
0x131C	0xF7FFF976  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 154 :: 		
L_end_UART4_Data_Ready:
0x1320	0xF8DDE000  LDR	LR, [SP, #0]
0x1324	0xB001    ADD	SP, SP, #4
0x1326	0x4770    BX	LR
0x1328	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45_6.c, 239 :: 		
0x12FC	0xB081    SUB	SP, SP, #4
0x12FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 240 :: 		
0x1302	0x4803    LDR	R0, [PC, #12]
0x1304	0xF7FFF8BE  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 241 :: 		
L_end_UART4_Tx_Idle:
0x1308	0xF8DDE000  LDR	LR, [SP, #0]
0x130C	0xB001    ADD	SP, SP, #4
0x130E	0x4770    BX	LR
0x1310	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45_6.c, 126 :: 		
0x129C	0xB081    SUB	SP, SP, #4
0x129E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 127 :: 		
0x12A2	0x4803    LDR	R0, [PC, #12]
0x12A4	0xF7FFFA5E  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 128 :: 		
L_end_UART5_Read:
0x12A8	0xF8DDE000  LDR	LR, [SP, #0]
0x12AC	0xB001    ADD	SP, SP, #4
0x12AE	0x4770    BX	LR
0x12B0	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45_6.c, 156 :: 		
0x1220	0xB081    SUB	SP, SP, #4
0x1222	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 157 :: 		
0x1226	0x4803    LDR	R0, [PC, #12]
0x1228	0xF7FFF9F0  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 158 :: 		
L_end_UART5_Data_Ready:
0x122C	0xF8DDE000  LDR	LR, [SP, #0]
0x1230	0xB001    ADD	SP, SP, #4
0x1232	0x4770    BX	LR
0x1234	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45_6.c, 243 :: 		
0x1208	0xB081    SUB	SP, SP, #4
0x120A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 244 :: 		
0x120E	0x4803    LDR	R0, [PC, #12]
0x1210	0xF7FFF938  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 245 :: 		
L_end_UART5_Tx_Idle:
0x1214	0xF8DDE000  LDR	LR, [SP, #0]
0x1218	0xB001    ADD	SP, SP, #4
0x121A	0x4770    BX	LR
0x121C	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
_UART6_Read:
;__Lib_UART_123_45_6.c, 130 :: 		
0x11F0	0xB081    SUB	SP, SP, #4
0x11F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 131 :: 		
0x11F6	0x4803    LDR	R0, [PC, #12]
0x11F8	0xF7FFFAB4  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 132 :: 		
L_end_UART6_Read:
0x11FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1200	0xB001    ADD	SP, SP, #4
0x1202	0x4770    BX	LR
0x1204	0x14004001  	USART6_SR+0
; end of _UART6_Read
_UART6_Data_Ready:
;__Lib_UART_123_45_6.c, 160 :: 		
0x1284	0xB081    SUB	SP, SP, #4
0x1286	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 161 :: 		
0x128A	0x4803    LDR	R0, [PC, #12]
0x128C	0xF7FFF9BE  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 162 :: 		
L_end_UART6_Data_Ready:
0x1290	0xF8DDE000  LDR	LR, [SP, #0]
0x1294	0xB001    ADD	SP, SP, #4
0x1296	0x4770    BX	LR
0x1298	0x14004001  	USART6_SR+0
; end of _UART6_Data_Ready
_UART6_Tx_Idle:
;__Lib_UART_123_45_6.c, 247 :: 		
0x126C	0xB081    SUB	SP, SP, #4
0x126E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 248 :: 		
0x1272	0x4803    LDR	R0, [PC, #12]
0x1274	0xF7FFF906  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 249 :: 		
L_end_UART6_Tx_Idle:
0x1278	0xF8DDE000  LDR	LR, [SP, #0]
0x127C	0xB001    ADD	SP, SP, #4
0x127E	0x4770    BX	LR
0x1280	0x14004001  	USART6_SR+0
; end of _UART6_Tx_Idle
_UART_Read:
;__Lib_UART_123_45_6.c, 487 :: 		
0x1990	0xB081    SUB	SP, SP, #4
0x1992	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 488 :: 		
0x1996	0x4C03    LDR	R4, [PC, #12]
0x1998	0x6824    LDR	R4, [R4, #0]
0x199A	0x47A0    BLX	R4
;__Lib_UART_123_45_6.c, 489 :: 		
L_end_UART_Read:
0x199C	0xF8DDE000  LDR	LR, [SP, #0]
0x19A0	0xB001    ADD	SP, SP, #4
0x19A2	0x4770    BX	LR
0x19A4	0x03482000  	_UART_Rd_Ptr+0
; end of _UART_Read
_Napred:
;ROV_UART_XRotor.c, 238 :: 		void Napred(){
;ROV_UART_XRotor.c, 240 :: 		LEVI=NAPRED;
0x19F4	0xF640215A  MOVW	R1, #2650
0x19F8	0x4805    LDR	R0, [PC, #20]
0x19FA	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 242 :: 		DESNI=NAPRED;
0x19FC	0xF640215A  MOVW	R1, #2650
0x1A00	0x4804    LDR	R0, [PC, #16]
0x1A02	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 244 :: 		THRUSTER=STOP;
0x1A04	0xF6401195  MOVW	R1, #2453
0x1A08	0x4803    LDR	R0, [PC, #12]
0x1A0A	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 245 :: 		}
L_end_Napred:
0x1A0C	0x4770    BX	LR
0x1A0E	0xBF00    NOP
0x1A10	0x032A2000  	_LEVI+0
0x1A14	0x032C2000  	_DESNI+0
0x1A18	0x032E2000  	_THRUSTER+0
; end of _Napred
_UART4_Write_Text:
;__Lib_UART_123_45_6.c, 90 :: 		
; uart_text start address is: 0 (R0)
0x18DC	0xB081    SUB	SP, SP, #4
0x18DE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 91 :: 		
0x18E2	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x18E4	0x4803    LDR	R0, [PC, #12]
0x18E6	0xF7FFFCA7  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 92 :: 		
L_end_UART4_Write_Text:
0x18EA	0xF8DDE000  LDR	LR, [SP, #0]
0x18EE	0xB001    ADD	SP, SP, #4
0x18F0	0x4770    BX	LR
0x18F2	0xBF00    NOP
0x18F4	0x4C004000  	UART4_SR+0
; end of _UART4_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1238	0xB081    SUB	SP, SP, #4
0x123A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x123E	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x1240	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x1242	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x1244	0x4605    MOV	R5, R0
0x1246	0xB2D8    UXTB	R0, R3
0x1248	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x124A	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x124C	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x124E	0x4628    MOV	R0, R5
0x1250	0xF7FFFA78  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x1254	0x1C72    ADDS	R2, R6, #1
0x1256	0xB2D2    UXTB	R2, R2
0x1258	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x125A	0x18A2    ADDS	R2, R4, R2
0x125C	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x125E	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x1260	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x1262	0xF8DDE000  LDR	LR, [SP, #0]
0x1266	0xB001    ADD	SP, SP, #4
0x1268	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0744	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0746	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x074A	0x4601    MOV	R1, R0
0x074C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0750	0x680B    LDR	R3, [R1, #0]
0x0752	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0756	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0758	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x075A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x075C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x075E	0xB001    ADD	SP, SP, #4
0x0760	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_Nazad:
;ROV_UART_XRotor.c, 249 :: 		void Nazad(){
;ROV_UART_XRotor.c, 251 :: 		LEVI=NAZAD;
0x1948	0xF6401106  MOVW	R1, #2310
0x194C	0x4805    LDR	R0, [PC, #20]
0x194E	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 253 :: 		DESNI=NAZAD;
0x1950	0xF6401106  MOVW	R1, #2310
0x1954	0x4804    LDR	R0, [PC, #16]
0x1956	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 255 :: 		THRUSTER=STOP;
0x1958	0xF6401195  MOVW	R1, #2453
0x195C	0x4803    LDR	R0, [PC, #12]
0x195E	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 257 :: 		}
L_end_Nazad:
0x1960	0x4770    BX	LR
0x1962	0xBF00    NOP
0x1964	0x032A2000  	_LEVI+0
0x1968	0x032C2000  	_DESNI+0
0x196C	0x032E2000  	_THRUSTER+0
; end of _Nazad
_Levo:
;ROV_UART_XRotor.c, 261 :: 		void Levo(){
;ROV_UART_XRotor.c, 263 :: 		LEVI=LEVO;
0x1A1C	0xF640215A  MOVW	R1, #2650
0x1A20	0x4805    LDR	R0, [PC, #20]
0x1A22	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 265 :: 		DESNI=DESNO;
0x1A24	0xF6401106  MOVW	R1, #2310
0x1A28	0x4804    LDR	R0, [PC, #16]
0x1A2A	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 267 :: 		THRUSTER=STOP;
0x1A2C	0xF6401195  MOVW	R1, #2453
0x1A30	0x4803    LDR	R0, [PC, #12]
0x1A32	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 269 :: 		}
L_end_Levo:
0x1A34	0x4770    BX	LR
0x1A36	0xBF00    NOP
0x1A38	0x032A2000  	_LEVI+0
0x1A3C	0x032C2000  	_DESNI+0
0x1A40	0x032E2000  	_THRUSTER+0
; end of _Levo
_Desno:
;ROV_UART_XRotor.c, 273 :: 		void Desno(){
;ROV_UART_XRotor.c, 275 :: 		LEVI=DESNO;
0x1ACC	0xF6401106  MOVW	R1, #2310
0x1AD0	0x4805    LDR	R0, [PC, #20]
0x1AD2	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 277 :: 		DESNI=LEVO;
0x1AD4	0xF640215A  MOVW	R1, #2650
0x1AD8	0x4804    LDR	R0, [PC, #16]
0x1ADA	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 279 :: 		THRUSTER=STOP;
0x1ADC	0xF6401195  MOVW	R1, #2453
0x1AE0	0x4803    LDR	R0, [PC, #12]
0x1AE2	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 281 :: 		}
L_end_Desno:
0x1AE4	0x4770    BX	LR
0x1AE6	0xBF00    NOP
0x1AE8	0x032A2000  	_LEVI+0
0x1AEC	0x032C2000  	_DESNI+0
0x1AF0	0x032E2000  	_THRUSTER+0
; end of _Desno
_Zaron:
;ROV_UART_XRotor.c, 285 :: 		void Zaron(){
;ROV_UART_XRotor.c, 287 :: 		LEVI=STOP;
0x1AA4	0xF6401195  MOVW	R1, #2453
0x1AA8	0x4805    LDR	R0, [PC, #20]
0x1AAA	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 289 :: 		DESNI=STOP;
0x1AAC	0xF6401195  MOVW	R1, #2453
0x1AB0	0x4804    LDR	R0, [PC, #16]
0x1AB2	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 291 :: 		THRUSTER=ZARON;
0x1AB4	0xF640215A  MOVW	R1, #2650
0x1AB8	0x4803    LDR	R0, [PC, #12]
0x1ABA	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 293 :: 		}
L_end_Zaron:
0x1ABC	0x4770    BX	LR
0x1ABE	0xBF00    NOP
0x1AC0	0x032A2000  	_LEVI+0
0x1AC4	0x032C2000  	_DESNI+0
0x1AC8	0x032E2000  	_THRUSTER+0
; end of _Zaron
_Izron:
;ROV_UART_XRotor.c, 297 :: 		void Izron(){
;ROV_UART_XRotor.c, 299 :: 		LEVI=STOP;
0x1A44	0xF6401195  MOVW	R1, #2453
0x1A48	0x4805    LDR	R0, [PC, #20]
0x1A4A	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 301 :: 		DESNI=STOP;
0x1A4C	0xF6401195  MOVW	R1, #2453
0x1A50	0x4804    LDR	R0, [PC, #16]
0x1A52	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 303 :: 		THRUSTER=IZRON;
0x1A54	0xF6401106  MOVW	R1, #2310
0x1A58	0x4803    LDR	R0, [PC, #12]
0x1A5A	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 305 :: 		}
L_end_Izron:
0x1A5C	0x4770    BX	LR
0x1A5E	0xBF00    NOP
0x1A60	0x032A2000  	_LEVI+0
0x1A64	0x032C2000  	_DESNI+0
0x1A68	0x032E2000  	_THRUSTER+0
; end of _Izron
_Stop:
;ROV_UART_XRotor.c, 309 :: 		void Stop(){
;ROV_UART_XRotor.c, 311 :: 		LEVI=STOP;
0x1A6C	0xF6401195  MOVW	R1, #2453
0x1A70	0x4805    LDR	R0, [PC, #20]
0x1A72	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 313 :: 		DESNI=STOP;
0x1A74	0xF6401195  MOVW	R1, #2453
0x1A78	0x4804    LDR	R0, [PC, #16]
0x1A7A	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 315 :: 		THRUSTER=STOP;
0x1A7C	0xF6401195  MOVW	R1, #2453
0x1A80	0x4803    LDR	R0, [PC, #12]
0x1A82	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 317 :: 		}
L_end_Stop:
0x1A84	0x4770    BX	LR
0x1A86	0xBF00    NOP
0x1A88	0x032A2000  	_LEVI+0
0x1A8C	0x032C2000  	_DESNI+0
0x1A90	0x032E2000  	_THRUSTER+0
; end of _Stop
_Svetlo_ON:
;ROV_UART_XRotor.c, 322 :: 		void Svetlo_ON() {
;ROV_UART_XRotor.c, 324 :: 		SVETLO = UKLJUCENO;
0x1A94	0xF640215A  MOVW	R1, #2650
0x1A98	0x4801    LDR	R0, [PC, #4]
0x1A9A	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 326 :: 		}
L_end_Svetlo_ON:
0x1A9C	0x4770    BX	LR
0x1A9E	0xBF00    NOP
0x1AA0	0x03302000  	_SVETLO+0
; end of _Svetlo_ON
_Svetlo_OFF:
;ROV_UART_XRotor.c, 330 :: 		void Svetlo_OFF(){
;ROV_UART_XRotor.c, 332 :: 		SVETLO = ISKLJUCENO;
0x1B10	0x2100    MOVS	R1, #0
0x1B12	0x4801    LDR	R0, [PC, #4]
0x1B14	0x8001    STRH	R1, [R0, #0]
;ROV_UART_XRotor.c, 334 :: 		}
L_end_Svetlo_OFF:
0x1B16	0x4770    BX	LR
0x1B18	0x03302000  	_SVETLO+0
; end of _Svetlo_OFF
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x1AF4	0xB081    SUB	SP, SP, #4
0x1AF6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x1AFA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1AFC	0x4803    LDR	R0, [PC, #12]
0x1AFE	0xF7FEFE21  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x1B02	0xF8DDE000  LDR	LR, [SP, #0]
0x1B06	0xB001    ADD	SP, SP, #4
0x1B08	0x4770    BX	LR
0x1B0A	0xBF00    NOP
0x1B0C	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_PWM_TIM9_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 318 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x1970	0xB081    SUB	SP, SP, #4
0x1972	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 319 :: 		
0x1976	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x1978	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x197A	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x197C	0x4803    LDR	R0, [PC, #12]
0x197E	0xF7FFFCEF  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 320 :: 		
L_end_PWM_TIM9_Set_Duty:
0x1982	0xF8DDE000  LDR	LR, [SP, #0]
0x1986	0xB001    ADD	SP, SP, #4
0x1988	0x4770    BX	LR
0x198A	0xBF00    NOP
0x198C	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Set_Duty
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x2420	0xB082    SUB	SP, SP, #8
0x2422	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2426	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x2428	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x242A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x242C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x242E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x2430	0x2803    CMP	R0, #3
0x2432	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x2436	0x4893    LDR	R0, [PC, #588]
0x2438	0x4281    CMP	R1, R0
0x243A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x243C	0x4892    LDR	R0, [PC, #584]
0x243E	0x6800    LDR	R0, [R0, #0]
0x2440	0xF0400105  ORR	R1, R0, #5
0x2444	0x4890    LDR	R0, [PC, #576]
0x2446	0x6001    STR	R1, [R0, #0]
0x2448	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x244A	0x4890    LDR	R0, [PC, #576]
0x244C	0x4281    CMP	R1, R0
0x244E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x2450	0x488D    LDR	R0, [PC, #564]
0x2452	0x6800    LDR	R0, [R0, #0]
0x2454	0xF0400104  ORR	R1, R0, #4
0x2458	0x488B    LDR	R0, [PC, #556]
0x245A	0x6001    STR	R1, [R0, #0]
0x245C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x245E	0x488C    LDR	R0, [PC, #560]
0x2460	0x4281    CMP	R1, R0
0x2462	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x2464	0x4888    LDR	R0, [PC, #544]
0x2466	0x6800    LDR	R0, [R0, #0]
0x2468	0xF0400103  ORR	R1, R0, #3
0x246C	0x4886    LDR	R0, [PC, #536]
0x246E	0x6001    STR	R1, [R0, #0]
0x2470	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2472	0xF64E2060  MOVW	R0, #60000
0x2476	0x4281    CMP	R1, R0
0x2478	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x247A	0x4883    LDR	R0, [PC, #524]
0x247C	0x6800    LDR	R0, [R0, #0]
0x247E	0xF0400102  ORR	R1, R0, #2
0x2482	0x4881    LDR	R0, [PC, #516]
0x2484	0x6001    STR	R1, [R0, #0]
0x2486	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2488	0xF2475030  MOVW	R0, #30000
0x248C	0x4281    CMP	R1, R0
0x248E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x2490	0x487D    LDR	R0, [PC, #500]
0x2492	0x6800    LDR	R0, [R0, #0]
0x2494	0xF0400101  ORR	R1, R0, #1
0x2498	0x487B    LDR	R0, [PC, #492]
0x249A	0x6001    STR	R1, [R0, #0]
0x249C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x249E	0x487A    LDR	R0, [PC, #488]
0x24A0	0x6801    LDR	R1, [R0, #0]
0x24A2	0xF06F0007  MVN	R0, #7
0x24A6	0x4001    ANDS	R1, R0
0x24A8	0x4877    LDR	R0, [PC, #476]
0x24AA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x24AC	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x24AE	0x2802    CMP	R0, #2
0x24B0	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x24B4	0x4877    LDR	R0, [PC, #476]
0x24B6	0x4281    CMP	R1, R0
0x24B8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x24BA	0x4873    LDR	R0, [PC, #460]
0x24BC	0x6800    LDR	R0, [R0, #0]
0x24BE	0xF0400106  ORR	R1, R0, #6
0x24C2	0x4871    LDR	R0, [PC, #452]
0x24C4	0x6001    STR	R1, [R0, #0]
0x24C6	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x24C8	0x4870    LDR	R0, [PC, #448]
0x24CA	0x4281    CMP	R1, R0
0x24CC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x24CE	0x486E    LDR	R0, [PC, #440]
0x24D0	0x6800    LDR	R0, [R0, #0]
0x24D2	0xF0400105  ORR	R1, R0, #5
0x24D6	0x486C    LDR	R0, [PC, #432]
0x24D8	0x6001    STR	R1, [R0, #0]
0x24DA	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x24DC	0x486E    LDR	R0, [PC, #440]
0x24DE	0x4281    CMP	R1, R0
0x24E0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x24E2	0x4869    LDR	R0, [PC, #420]
0x24E4	0x6800    LDR	R0, [R0, #0]
0x24E6	0xF0400104  ORR	R1, R0, #4
0x24EA	0x4867    LDR	R0, [PC, #412]
0x24EC	0x6001    STR	R1, [R0, #0]
0x24EE	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x24F0	0x486A    LDR	R0, [PC, #424]
0x24F2	0x4281    CMP	R1, R0
0x24F4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x24F6	0x4864    LDR	R0, [PC, #400]
0x24F8	0x6800    LDR	R0, [R0, #0]
0x24FA	0xF0400103  ORR	R1, R0, #3
0x24FE	0x4862    LDR	R0, [PC, #392]
0x2500	0x6001    STR	R1, [R0, #0]
0x2502	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2504	0xF64B3080  MOVW	R0, #48000
0x2508	0x4281    CMP	R1, R0
0x250A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x250C	0x485E    LDR	R0, [PC, #376]
0x250E	0x6800    LDR	R0, [R0, #0]
0x2510	0xF0400102  ORR	R1, R0, #2
0x2514	0x485C    LDR	R0, [PC, #368]
0x2516	0x6001    STR	R1, [R0, #0]
0x2518	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x251A	0xF64550C0  MOVW	R0, #24000
0x251E	0x4281    CMP	R1, R0
0x2520	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x2522	0x4859    LDR	R0, [PC, #356]
0x2524	0x6800    LDR	R0, [R0, #0]
0x2526	0xF0400101  ORR	R1, R0, #1
0x252A	0x4857    LDR	R0, [PC, #348]
0x252C	0x6001    STR	R1, [R0, #0]
0x252E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x2530	0x4855    LDR	R0, [PC, #340]
0x2532	0x6801    LDR	R1, [R0, #0]
0x2534	0xF06F0007  MVN	R0, #7
0x2538	0x4001    ANDS	R1, R0
0x253A	0x4853    LDR	R0, [PC, #332]
0x253C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x253E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2540	0x2801    CMP	R0, #1
0x2542	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x2546	0x4851    LDR	R0, [PC, #324]
0x2548	0x4281    CMP	R1, R0
0x254A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x254C	0x484E    LDR	R0, [PC, #312]
0x254E	0x6800    LDR	R0, [R0, #0]
0x2550	0xF0400107  ORR	R1, R0, #7
0x2554	0x484C    LDR	R0, [PC, #304]
0x2556	0x6001    STR	R1, [R0, #0]
0x2558	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x255A	0x4851    LDR	R0, [PC, #324]
0x255C	0x4281    CMP	R1, R0
0x255E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x2560	0x4849    LDR	R0, [PC, #292]
0x2562	0x6800    LDR	R0, [R0, #0]
0x2564	0xF0400106  ORR	R1, R0, #6
0x2568	0x4847    LDR	R0, [PC, #284]
0x256A	0x6001    STR	R1, [R0, #0]
0x256C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x256E	0x4848    LDR	R0, [PC, #288]
0x2570	0x4281    CMP	R1, R0
0x2572	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x2574	0x4844    LDR	R0, [PC, #272]
0x2576	0x6800    LDR	R0, [R0, #0]
0x2578	0xF0400105  ORR	R1, R0, #5
0x257C	0x4842    LDR	R0, [PC, #264]
0x257E	0x6001    STR	R1, [R0, #0]
0x2580	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2582	0x4846    LDR	R0, [PC, #280]
0x2584	0x4281    CMP	R1, R0
0x2586	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x2588	0x483F    LDR	R0, [PC, #252]
0x258A	0x6800    LDR	R0, [R0, #0]
0x258C	0xF0400104  ORR	R1, R0, #4
0x2590	0x483D    LDR	R0, [PC, #244]
0x2592	0x6001    STR	R1, [R0, #0]
0x2594	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2596	0xF24D20F0  MOVW	R0, #54000
0x259A	0x4281    CMP	R1, R0
0x259C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x259E	0x483A    LDR	R0, [PC, #232]
0x25A0	0x6800    LDR	R0, [R0, #0]
0x25A2	0xF0400103  ORR	R1, R0, #3
0x25A6	0x4838    LDR	R0, [PC, #224]
0x25A8	0x6001    STR	R1, [R0, #0]
0x25AA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x25AC	0xF64840A0  MOVW	R0, #36000
0x25B0	0x4281    CMP	R1, R0
0x25B2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x25B4	0x4834    LDR	R0, [PC, #208]
0x25B6	0x6800    LDR	R0, [R0, #0]
0x25B8	0xF0400102  ORR	R1, R0, #2
0x25BC	0x4832    LDR	R0, [PC, #200]
0x25BE	0x6001    STR	R1, [R0, #0]
0x25C0	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x25C2	0xF2446050  MOVW	R0, #18000
0x25C6	0x4281    CMP	R1, R0
0x25C8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x25CA	0x482F    LDR	R0, [PC, #188]
0x25CC	0x6800    LDR	R0, [R0, #0]
0x25CE	0xF0400101  ORR	R1, R0, #1
0x25D2	0x482D    LDR	R0, [PC, #180]
0x25D4	0x6001    STR	R1, [R0, #0]
0x25D6	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x25D8	0x482B    LDR	R0, [PC, #172]
0x25DA	0x6801    LDR	R1, [R0, #0]
0x25DC	0xF06F0007  MVN	R0, #7
0x25E0	0x4001    ANDS	R1, R0
0x25E2	0x4829    LDR	R0, [PC, #164]
0x25E4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x25E6	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x25E8	0x2800    CMP	R0, #0
0x25EA	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x25EE	0x482D    LDR	R0, [PC, #180]
0x25F0	0x4281    CMP	R1, R0
0x25F2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x25F4	0x4824    LDR	R0, [PC, #144]
0x25F6	0x6800    LDR	R0, [R0, #0]
0x25F8	0xF0400107  ORR	R1, R0, #7
0x25FC	0x4822    LDR	R0, [PC, #136]
0x25FE	0x6001    STR	R1, [R0, #0]
0x2600	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2602	0x4825    LDR	R0, [PC, #148]
0x2604	0x4281    CMP	R1, R0
0x2606	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x2608	0x481F    LDR	R0, [PC, #124]
0x260A	0x6800    LDR	R0, [R0, #0]
0x260C	0xF0400106  ORR	R1, R0, #6
0x2610	0x481D    LDR	R0, [PC, #116]
0x2612	0x6001    STR	R1, [R0, #0]
0x2614	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2616	0x4824    LDR	R0, [PC, #144]
0x2618	0x4281    CMP	R1, R0
0x261A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x261C	0x481A    LDR	R0, [PC, #104]
0x261E	0x6800    LDR	R0, [R0, #0]
0x2620	0xF0400105  ORR	R1, R0, #5
0x2624	0x4818    LDR	R0, [PC, #96]
0x2626	0x6001    STR	R1, [R0, #0]
0x2628	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x262A	0xF5B14F7A  CMP	R1, #64000
0x262E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x2630	0x4815    LDR	R0, [PC, #84]
0x2632	0x6800    LDR	R0, [R0, #0]
0x2634	0xF0400104  ORR	R1, R0, #4
0x2638	0x4813    LDR	R0, [PC, #76]
0x263A	0x6001    STR	R1, [R0, #0]
0x263C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x263E	0xF64B3080  MOVW	R0, #48000
0x2642	0x4281    CMP	R1, R0
0x2644	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x2646	0x4810    LDR	R0, [PC, #64]
0x2648	0x6800    LDR	R0, [R0, #0]
0x264A	0xF0400103  ORR	R1, R0, #3
0x264E	0x480E    LDR	R0, [PC, #56]
0x2650	0x6001    STR	R1, [R0, #0]
0x2652	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2654	0xF5B14FFA  CMP	R1, #32000
0x2658	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x265A	0x480B    LDR	R0, [PC, #44]
0x265C	0x6800    LDR	R0, [R0, #0]
0x265E	0xF0400102  ORR	R1, R0, #2
0x2662	0x4809    LDR	R0, [PC, #36]
0x2664	0x6001    STR	R1, [R0, #0]
0x2666	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2668	0xF5B15F7A  CMP	R1, #16000
0x266C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x266E	0xE01D    B	#58
0x2670	0x00800101  	#16842880
0x2674	0x30100640  	#104869904
0x2678	0x9402FD60  	#-44002302
0x267C	0x00030000  	#3
0x2680	0x49F00002  	#150000
0x2684	0x49F00002  	#150000
0x2688	0x3C004002  	FLASH_ACR+0
0x268C	0xD4C00001  	#120000
0x2690	0x5F900001  	#90000
0x2694	0x32800002  	#144000
0x2698	0x77000001  	#96000
0x269C	0x19400001  	#72000
0x26A0	0xA5E00001  	#108000
0x26A4	0xB5800001  	#112000
0x26A8	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x26AC	0x482D    LDR	R0, [PC, #180]
0x26AE	0x6800    LDR	R0, [R0, #0]
0x26B0	0xF0400101  ORR	R1, R0, #1
0x26B4	0x482B    LDR	R0, [PC, #172]
0x26B6	0x6001    STR	R1, [R0, #0]
0x26B8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x26BA	0x482A    LDR	R0, [PC, #168]
0x26BC	0x6801    LDR	R1, [R0, #0]
0x26BE	0xF06F0007  MVN	R0, #7
0x26C2	0x4001    ANDS	R1, R0
0x26C4	0x4827    LDR	R0, [PC, #156]
0x26C6	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x26C8	0x2101    MOVS	R1, #1
0x26CA	0xB249    SXTB	R1, R1
0x26CC	0x4826    LDR	R0, [PC, #152]
0x26CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x26D0	0x4826    LDR	R0, [PC, #152]
0x26D2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x26D4	0xF7FFF968  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x26D8	0x4825    LDR	R0, [PC, #148]
0x26DA	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x26DC	0x4825    LDR	R0, [PC, #148]
0x26DE	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x26E0	0x4825    LDR	R0, [PC, #148]
0x26E2	0xEA020100  AND	R1, R2, R0, LSL #0
0x26E6	0x4825    LDR	R0, [PC, #148]
0x26E8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x26EA	0xF0020001  AND	R0, R2, #1
0x26EE	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x26F0	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x26F2	0x4822    LDR	R0, [PC, #136]
0x26F4	0x6800    LDR	R0, [R0, #0]
0x26F6	0xF0000002  AND	R0, R0, #2
0x26FA	0x2800    CMP	R0, #0
0x26FC	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x26FE	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2700	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x2702	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2704	0xF4023080  AND	R0, R2, #65536
0x2708	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x270A	0x481C    LDR	R0, [PC, #112]
0x270C	0x6800    LDR	R0, [R0, #0]
0x270E	0xF4003000  AND	R0, R0, #131072
0x2712	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x2714	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x2716	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x2718	0x460A    MOV	R2, R1
0x271A	0x9901    LDR	R1, [SP, #4]
0x271C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x271E	0x9101    STR	R1, [SP, #4]
0x2720	0x4611    MOV	R1, R2
0x2722	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2724	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2728	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x272A	0x4814    LDR	R0, [PC, #80]
0x272C	0x6800    LDR	R0, [R0, #0]
0x272E	0xF0407180  ORR	R1, R0, #16777216
0x2732	0x4812    LDR	R0, [PC, #72]
0x2734	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2736	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x2738	0x4810    LDR	R0, [PC, #64]
0x273A	0x6800    LDR	R0, [R0, #0]
0x273C	0xF0007000  AND	R0, R0, #33554432
0x2740	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x2742	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x2744	0x460A    MOV	R2, R1
0x2746	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x2748	0x480A    LDR	R0, [PC, #40]
0x274A	0x6800    LDR	R0, [R0, #0]
0x274C	0xF000010C  AND	R1, R0, #12
0x2750	0x0090    LSLS	R0, R2, #2
0x2752	0xF000000C  AND	R0, R0, #12
0x2756	0x4281    CMP	R1, R0
0x2758	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x275A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x275C	0xF8DDE000  LDR	LR, [SP, #0]
0x2760	0xB002    ADD	SP, SP, #8
0x2762	0x4770    BX	LR
0x2764	0x3C004002  	FLASH_ACR+0
0x2768	0x80204247  	FLASH_ACR+0
0x276C	0x80244247  	FLASH_ACR+0
0x2770	0x38044002  	RCC_PLLCFGR+0
0x2774	0x38084002  	RCC_CFGR+0
0x2778	0xFFFF000F  	#1048575
0x277C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x19A8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x19AA	0x480D    LDR	R0, [PC, #52]
0x19AC	0x6800    LDR	R0, [R0, #0]
0x19AE	0xF0400101  ORR	R1, R0, #1
0x19B2	0x480B    LDR	R0, [PC, #44]
0x19B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x19B6	0x2100    MOVS	R1, #0
0x19B8	0x480A    LDR	R0, [PC, #40]
0x19BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x19BC	0x4808    LDR	R0, [PC, #32]
0x19BE	0x6801    LDR	R1, [R0, #0]
0x19C0	0x4809    LDR	R0, [PC, #36]
0x19C2	0x4001    ANDS	R1, R0
0x19C4	0x4806    LDR	R0, [PC, #24]
0x19C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x19C8	0x4908    LDR	R1, [PC, #32]
0x19CA	0x4809    LDR	R0, [PC, #36]
0x19CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x19CE	0x4804    LDR	R0, [PC, #16]
0x19D0	0x6801    LDR	R1, [R0, #0]
0x19D2	0xF46F2080  MVN	R0, #262144
0x19D6	0x4001    ANDS	R1, R0
0x19D8	0x4801    LDR	R0, [PC, #4]
0x19DA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x19DC	0xB001    ADD	SP, SP, #4
0x19DE	0x4770    BX	LR
0x19E0	0x38004002  	RCC_CR+0
0x19E4	0x38084002  	RCC_CFGR+0
0x19E8	0xFFFFFEF6  	#-17367041
0x19EC	0x30102400  	#603992080
0x19F0	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1FD8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x1FDA	0x4904    LDR	R1, [PC, #16]
0x1FDC	0x4804    LDR	R0, [PC, #16]
0x1FDE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1FE0	0x4904    LDR	R1, [PC, #16]
0x1FE2	0x4805    LDR	R0, [PC, #20]
0x1FE4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x1FE6	0xB001    ADD	SP, SP, #4
0x1FE8	0x4770    BX	LR
0x1FEA	0xBF00    NOP
0x1FEC	0x49F00002  	#150000
0x1FF0	0x03382000  	___System_CLOCK_IN_KHZ+0
0x1FF4	0x00030000  	#3
0x1FF8	0x03442000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1FD0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1FD2	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1FD4	0xB001    ADD	SP, SP, #4
0x1FD6	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x1FA4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x1FA6	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x1FAA	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x1FAE	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x1FB0	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x1FB4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x1FB6	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x1FB8	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x1FBA	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x1FBC	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x1FBE	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x1FC2	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x1FC6	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x1FCA	0xB001    ADD	SP, SP, #4
0x1FCC	0x4770    BX	LR
; end of ___EnableFPU
0x2D6C	0xB500    PUSH	(R14)
0x2D6E	0xF8DFB014  LDR	R11, [PC, #20]
0x2D72	0xF8DFA014  LDR	R10, [PC, #20]
0x2D76	0xF8DFC014  LDR	R12, [PC, #20]
0x2D7A	0xF7FEFEF9  BL	7024
0x2D7E	0xBD00    POP	(R15)
0x2D80	0x4770    BX	LR
0x2D82	0xBF00    NOP
0x2D84	0x00002000  	#536870912
0x2D88	0x03172000  	#536871703
0x2D8C	0x27800000  	#10112
0x2DEC	0xB500    PUSH	(R14)
0x2DEE	0xF8DFB010  LDR	R11, [PC, #16]
0x2DF2	0xF8DFA010  LDR	R10, [PC, #16]
0x2DF6	0xF7FEFF27  BL	7240
0x2DFA	0xBD00    POP	(R15)
0x2DFC	0x4770    BX	LR
0x2DFE	0xBF00    NOP
0x2E00	0x00002000  	#536870912
0x2E04	0x03582000  	#536871768
;ROV_UART_XRotor.c,0 :: ?ICSROV_UART_XRotor_q1 [4]
0x2780	0x00000000 ;?ICSROV_UART_XRotor_q1+0
; end of ?ICSROV_UART_XRotor_q1
;ROV_UART_XRotor.c,0 :: ?ICSROV_UART_XRotor_q2 [4]
0x2784	0x00000000 ;?ICSROV_UART_XRotor_q2+0
; end of ?ICSROV_UART_XRotor_q2
;ROV_UART_XRotor.c,0 :: ?ICS_deltaTemp [8]
0x2788	0x00000000 ;?ICS_deltaTemp+0
0x278C	0x00000000 ;?ICS_deltaTemp+4
; end of ?ICS_deltaTemp
;ROV_UART_XRotor.c,0 :: ?ICSROV_UART_XRotor_sensorOffset [4]
0x2790	0x00000000 ;?ICSROV_UART_XRotor_sensorOffset+0
; end of ?ICSROV_UART_XRotor_sensorOffset
;ROV_UART_XRotor.c,0 :: ?ICSROV_UART_XRotor_sensitivity [4]
0x2794	0x00000000 ;?ICSROV_UART_XRotor_sensitivity+0
; end of ?ICSROV_UART_XRotor_sensitivity
;ROV_UART_XRotor.c,0 :: ?ICSROV_UART_XRotor_P [4]
0x2798	0x00000000 ;?ICSROV_UART_XRotor_P+0
; end of ?ICSROV_UART_XRotor_P
;ROV_UART_XRotor.c,0 :: ?ICSROV_UART_XRotor_T [4]
0x279C	0x00000000 ;?ICSROV_UART_XRotor_T+0
; end of ?ICSROV_UART_XRotor_T
;,0 :: _initBlock_7 [30]
; Containing: ?ICS?lstr1_ROV_UART_XRotor [11]
;             ?ICS?lstr2_ROV_UART_XRotor [10]
;             ?ICS?lstr3_ROV_UART_XRotor [9]
0x27A0	0x414E090A ;_initBlock_7+0 : ?ICS?lstr1_ROV_UART_XRotor at 0x27A0
0x27A4	0x44455250 ;_initBlock_7+4
0x27A8	0x0A000A0A ;_initBlock_7+8 : ?ICS?lstr2_ROV_UART_XRotor at 0x27AB
0x27AC	0x5A414E09 ;_initBlock_7+12
0x27B0	0x0A0A4441 ;_initBlock_7+16
0x27B4	0x4C090A00 ;_initBlock_7+20 : ?ICS?lstr3_ROV_UART_XRotor at 0x27B5
0x27B8	0x0A4F5645 ;_initBlock_7+24
0x27BC	0x000A ;_initBlock_7+28
; end of _initBlock_7
;ROV_UART_XRotor.c,0 :: ?ICS?lstr4_ROV_UART_XRotor [10]
0x27BE	0x4544090A ;?ICS?lstr4_ROV_UART_XRotor+0
0x27C2	0x0A4F4E53 ;?ICS?lstr4_ROV_UART_XRotor+4
0x27C6	0x000A ;?ICS?lstr4_ROV_UART_XRotor+8
; end of ?ICS?lstr4_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr5_ROV_UART_XRotor [10]
0x27C8	0x415A090A ;?ICS?lstr5_ROV_UART_XRotor+0
0x27CC	0x0A4E4F52 ;?ICS?lstr5_ROV_UART_XRotor+4
0x27D0	0x000A ;?ICS?lstr5_ROV_UART_XRotor+8
; end of ?ICS?lstr5_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr6_ROV_UART_XRotor [8]
0x27D2	0x5A49090A ;?ICS?lstr6_ROV_UART_XRotor+0
0x27D6	0x004E4F52 ;?ICS?lstr6_ROV_UART_XRotor+4
; end of ?ICS?lstr6_ROV_UART_XRotor
;,0 :: _initBlock_11 [42]
; Containing: ?ICS?lstr7_ROV_UART_XRotor [33]
;             ?ICS?lstr8_ROV_UART_XRotor [9]
0x27DA	0x5020415A ;_initBlock_11+0 : ?ICS?lstr7_ROV_UART_XRotor at 0x27DA
0x27DE	0x494B4552 ;_initBlock_11+4
0x27E2	0x5A492044 ;_initBlock_11+8
0x27E6	0x414E4F52 ;_initBlock_11+12
0x27EA	0x2B203A20 ;_initBlock_11+16
0x27EE	0x7A206120 ;_initBlock_11+20
0x27F2	0x6D697461 ;_initBlock_11+24
0x27F6	0x0A0A4320 ;_initBlock_11+28
0x27FA	0x53090A00 ;_initBlock_11+32 : ?ICS?lstr8_ROV_UART_XRotor at 0x27FB
0x27FE	0x0A504F54 ;_initBlock_11+36
0x2802	0x000A ;_initBlock_11+40
; end of _initBlock_11
;,0 :: _initBlock_12 [40]
; Containing: ?ICS?lstr9_ROV_UART_XRotor [19]
;             ?ICS?lstr10_ROV_UART_XRotor [18]
;             ?ICS?lstr11_ROV_UART_XRotor [3]
0x2804	0x4B55090A ;_initBlock_12+0 : ?ICS?lstr9_ROV_UART_XRotor at 0x2804
0x2808	0x43554A4C ;_initBlock_12+4
0x280C	0x56532049 ;_initBlock_12+8
0x2810	0x4F4C5445 ;_initBlock_12+12
0x2814	0x0A000A0A ;_initBlock_12+16 : ?ICS?lstr10_ROV_UART_XRotor at 0x2817
0x2818	0x4B534909 ;_initBlock_12+20
0x281C	0x43554A4C ;_initBlock_12+24
0x2820	0x56532049 ;_initBlock_12+28
0x2824	0x4F4C5445 ;_initBlock_12+32
0x2828	0x000A0A00 ;_initBlock_12+36 : ?ICS?lstr11_ROV_UART_XRotor at 0x2829
; end of _initBlock_12
;ROV_UART_XRotor.c,0 :: ?ICS?lstr12_ROV_UART_XRotor [42]
0x282C	0x2D2D2D0A ;?ICS?lstr12_ROV_UART_XRotor+0
0x2830	0x2D2D2D2D ;?ICS?lstr12_ROV_UART_XRotor+4
0x2834	0x2D2D2D2D ;?ICS?lstr12_ROV_UART_XRotor+8
0x2838	0x2D2D2D2D ;?ICS?lstr12_ROV_UART_XRotor+12
0x283C	0x2D2D2D2D ;?ICS?lstr12_ROV_UART_XRotor+16
0x2840	0x2D2D2D2D ;?ICS?lstr12_ROV_UART_XRotor+20
0x2844	0x2D2D2D2D ;?ICS?lstr12_ROV_UART_XRotor+24
0x2848	0x2D2D2D2D ;?ICS?lstr12_ROV_UART_XRotor+28
0x284C	0x2D2D2D2D ;?ICS?lstr12_ROV_UART_XRotor+32
0x2850	0x2D2D2D2D ;?ICS?lstr12_ROV_UART_XRotor+36
0x2854	0x002D ;?ICS?lstr12_ROV_UART_XRotor+40
; end of ?ICS?lstr12_ROV_UART_XRotor
;,0 :: _initBlock_14 [18]
; Containing: ?ICS?lstr13_ROV_UART_XRotor [13]
;             ?ICS?lstr14_ROV_UART_XRotor [5]
0x2856	0x50090A0A ;_initBlock_14+0 : ?ICS?lstr13_ROV_UART_XRotor at 0x2856
0x285A	0x69746972 ;_initBlock_14+4
0x285E	0x3A6B6173 ;_initBlock_14+8
0x2862	0x61626D00 ;_initBlock_14+12 : ?ICS?lstr14_ROV_UART_XRotor at 0x2863
0x2866	0x0072 ;_initBlock_14+16
; end of _initBlock_14
;,0 :: _initBlock_15 [14]
; Containing: ?ICS?lstr15_ROV_UART_XRotor [1]
;             ?ICS?lstr16_ROV_UART_XRotor [10]
;             ?ICS?lstr17_ROV_UART_XRotor [3]
0x2868	0x44090A00 ;_initBlock_15+0 : ?ICS?lstr15_ROV_UART_XRotor at 0x2868 : ?ICS?lstr16_ROV_UART_XRotor at 0x2869
0x286C	0x6E696275 ;_initBlock_15+4
0x2870	0x63003A61 ;_initBlock_15+8 : ?ICS?lstr17_ROV_UART_XRotor at 0x2873
0x2874	0x006D ;_initBlock_15+12
; end of _initBlock_15
;ROV_UART_XRotor.c,0 :: ?ICS?lstr18_ROV_UART_XRotor [10]
0x2876	0x7544090A ;?ICS?lstr18_ROV_UART_XRotor+0
0x287A	0x616E6962 ;?ICS?lstr18_ROV_UART_XRotor+4
0x287E	0x003A ;?ICS?lstr18_ROV_UART_XRotor+8
; end of ?ICS?lstr18_ROV_UART_XRotor
;,0 :: _initBlock_17 [64]
; Containing: ?ICS?lstr19_ROV_UART_XRotor [3]
;             ?ICS?lstr20_ROV_UART_XRotor [16]
;             ?ICS?lstr21_ROV_UART_XRotor [45]
0x2880	0x0A006D20 ;_initBlock_17+0 : ?ICS?lstr19_ROV_UART_XRotor at 0x2880 : ?ICS?lstr20_ROV_UART_XRotor at 0x2883
0x2884	0x4554090A ;_initBlock_17+4
0x2888	0x5245504D ;_initBlock_17+8
0x288C	0x52555441 ;_initBlock_17+12
0x2890	0x0A003A41 ;_initBlock_17+16 : ?ICS?lstr21_ROV_UART_XRotor at 0x2893
0x2894	0x2D2D2D2D ;_initBlock_17+20
0x2898	0x2D2D2D2D ;_initBlock_17+24
0x289C	0x2D2D2D2D ;_initBlock_17+28
0x28A0	0x2D2D2D2D ;_initBlock_17+32
0x28A4	0x2D2D2D2D ;_initBlock_17+36
0x28A8	0x2D2D2D2D ;_initBlock_17+40
0x28AC	0x2D2D2D2D ;_initBlock_17+44
0x28B0	0x2D2D2D2D ;_initBlock_17+48
0x28B4	0x2D2D2D2D ;_initBlock_17+52
0x28B8	0x2D2D2D2D ;_initBlock_17+56
0x28BC	0x002D2D2D ;_initBlock_17+60
; end of _initBlock_17
;,0 :: _initBlock_18 [20]
; Containing: ?ICS?lstr22_ROV_UART_XRotor [3]
;             ?ICS?lstr23_ROV_UART_XRotor [17]
0x28C0	0x0A000A0A ;_initBlock_18+0 : ?ICS?lstr22_ROV_UART_XRotor at 0x28C0 : ?ICS?lstr23_ROV_UART_XRotor at 0x28C3
0x28C4	0x6E492D09 ;_initBlock_18+4
0x28C8	0x6D726F66 ;_initBlock_18+8
0x28CC	0x6A696361 ;_initBlock_18+12
0x28D0	0x000A2D65 ;_initBlock_18+16
; end of _initBlock_18
;,0 :: _initBlock_19 [62]
; Containing: ?ICS?lstr24_ROV_UART_XRotor [43]
;             ?ICS?lstr25_ROV_UART_XRotor [14]
;             ?ICS?lstr26_ROV_UART_XRotor [5]
0x28D4	0x2D2D2D0A ;_initBlock_19+0 : ?ICS?lstr24_ROV_UART_XRotor at 0x28D4
0x28D8	0x2D2D2D2D ;_initBlock_19+4
0x28DC	0x2D2D2D2D ;_initBlock_19+8
0x28E0	0x2D2D2D2D ;_initBlock_19+12
0x28E4	0x2D2D2D2D ;_initBlock_19+16
0x28E8	0x2D2D2D2D ;_initBlock_19+20
0x28EC	0x2D2D2D2D ;_initBlock_19+24
0x28F0	0x2D2D2D2D ;_initBlock_19+28
0x28F4	0x2D2D2D2D ;_initBlock_19+32
0x28F8	0x2D2D2D2D ;_initBlock_19+36
0x28FC	0x09000A2D ;_initBlock_19+40 : ?ICS?lstr25_ROV_UART_XRotor at 0x28FF
0x2900	0x4B414C2A ;_initBlock_19+44
0x2904	0x4C412045 ;_initBlock_19+48
0x2908	0x3A4D5241 ;_initBlock_19+52
0x290C	0x56555300 ;_initBlock_19+56 : ?ICS?lstr26_ROV_UART_XRotor at 0x290D
0x2910	0x004F ;_initBlock_19+60
; end of _initBlock_19
;ROV_UART_XRotor.c,0 :: ?ICS?lstr27_ROV_UART_XRotor [14]
0x2912	0x2A090A0A ;?ICS?lstr27_ROV_UART_XRotor+0
0x2916	0x65746142 ;?ICS?lstr27_ROV_UART_XRotor+4
0x291A	0x616A6972 ;?ICS?lstr27_ROV_UART_XRotor+8
0x291E	0x003A ;?ICS?lstr27_ROV_UART_XRotor+12
; end of ?ICS?lstr27_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr28_ROV_UART_XRotor [10]
0x2920	0x352C3131 ;?ICS?lstr28_ROV_UART_XRotor+0
0x2924	0x0A562038 ;?ICS?lstr28_ROV_UART_XRotor+4
0x2928	0x000A ;?ICS?lstr28_ROV_UART_XRotor+8
; end of ?ICS?lstr28_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr29_ROV_UART_XRotor [12]
0x292A	0x6D412A09 ;?ICS?lstr29_ROV_UART_XRotor+0
0x292E	0x61726570 ;?ICS?lstr29_ROV_UART_XRotor+4
0x2932	0x000A617A ;?ICS?lstr29_ROV_UART_XRotor+8
; end of ?ICS?lstr29_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr30_ROV_UART_XRotor [16]
0x2936	0x53452D09 ;?ICS?lstr30_ROV_UART_XRotor+0
0x293A	0x454C5F43 ;?ICS?lstr30_ROV_UART_XRotor+4
0x293E	0x313A4956 ;?ICS?lstr30_ROV_UART_XRotor+8
0x2942	0x000A0A41 ;?ICS?lstr30_ROV_UART_XRotor+12
; end of ?ICS?lstr30_ROV_UART_XRotor
;,0 :: _initBlock_24 [154]
; Containing: ?ICS?lstr31_ROV_UART_XRotor [17]
;             ?ICS?lstr32_ROV_UART_XRotor [20]
;             ?ICS?lstr33_ROV_UART_XRotor [14]
;             ?ICS?lstr34_ROV_UART_XRotor [42]
;             ?ICS?lstr35_ROV_UART_XRotor [18]
;             ?ICS?lstr36_ROV_UART_XRotor [43]
0x2946	0x53452D09 ;_initBlock_24+0 : ?ICS?lstr31_ROV_UART_XRotor at 0x2946
0x294A	0x45445F43 ;_initBlock_24+4
0x294E	0x3A494E53 ;_initBlock_24+8
0x2952	0x0A0A4131 ;_initBlock_24+12
0x2956	0x452D0900 ;_initBlock_24+16 : ?ICS?lstr32_ROV_UART_XRotor at 0x2957
0x295A	0x545F4353 ;_initBlock_24+20
0x295E	0x53555248 ;_initBlock_24+24
0x2962	0x3A524554 ;_initBlock_24+28
0x2966	0x0A0A4131 ;_initBlock_24+32
0x296A	0x532A0900 ;_initBlock_24+36 : ?ICS?lstr33_ROV_UART_XRotor at 0x296B
0x296E	0x4C544556 ;_initBlock_24+40
0x2972	0x41313A4F ;_initBlock_24+44
0x2976	0x0A000A0A ;_initBlock_24+48 : ?ICS?lstr34_ROV_UART_XRotor at 0x2979
0x297A	0x2D2D2D2D ;_initBlock_24+52
0x297E	0x2D2D2D2D ;_initBlock_24+56
0x2982	0x2D2D2D2D ;_initBlock_24+60
0x2986	0x2D2D2D2D ;_initBlock_24+64
0x298A	0x2D2D2D2D ;_initBlock_24+68
0x298E	0x2D2D2D2D ;_initBlock_24+72
0x2992	0x2D2D2D2D ;_initBlock_24+76
0x2996	0x2D2D2D2D ;_initBlock_24+80
0x299A	0x2D2D2D2D ;_initBlock_24+84
0x299E	0x2D2D2D2D ;_initBlock_24+88
0x29A2	0x2D090A00 ;_initBlock_24+92 : ?ICS?lstr35_ROV_UART_XRotor at 0x29A3
0x29A6	0x6F666E49 ;_initBlock_24+96
0x29AA	0x63616D72 ;_initBlock_24+100
0x29AE	0x2D656A69 ;_initBlock_24+104
0x29B2	0x0A000A0A ;_initBlock_24+108 : ?ICS?lstr36_ROV_UART_XRotor at 0x29B5
0x29B6	0x2D2D2D2D ;_initBlock_24+112
0x29BA	0x2D2D2D2D ;_initBlock_24+116
0x29BE	0x2D2D2D2D ;_initBlock_24+120
0x29C2	0x2D2D2D2D ;_initBlock_24+124
0x29C6	0x2D2D2D2D ;_initBlock_24+128
0x29CA	0x2D2D2D2D ;_initBlock_24+132
0x29CE	0x2D2D2D2D ;_initBlock_24+136
0x29D2	0x2D2D2D2D ;_initBlock_24+140
0x29D6	0x2D2D2D2D ;_initBlock_24+144
0x29DA	0x2D2D2D2D ;_initBlock_24+148
0x29DE	0x000A ;_initBlock_24+152
; end of _initBlock_24
;ROV_UART_XRotor.c,0 :: ?ICS?lstr37_ROV_UART_XRotor [14]
0x29E0	0x414C2A09 ;?ICS?lstr37_ROV_UART_XRotor+0
0x29E4	0x4120454B ;?ICS?lstr37_ROV_UART_XRotor+4
0x29E8	0x4D52414C ;?ICS?lstr37_ROV_UART_XRotor+8
0x29EC	0x003A ;?ICS?lstr37_ROV_UART_XRotor+12
; end of ?ICS?lstr37_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr38_ROV_UART_XRotor [8]
0x29EE	0x4C504F50 ;?ICS?lstr38_ROV_UART_XRotor+0
0x29F2	0x00415641 ;?ICS?lstr38_ROV_UART_XRotor+4
; end of ?ICS?lstr38_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr39_ROV_UART_XRotor [14]
0x29F6	0x2A090A0A ;?ICS?lstr39_ROV_UART_XRotor+0
0x29FA	0x65746142 ;?ICS?lstr39_ROV_UART_XRotor+4
0x29FE	0x616A6972 ;?ICS?lstr39_ROV_UART_XRotor+8
0x2A02	0x003A ;?ICS?lstr39_ROV_UART_XRotor+12
; end of ?ICS?lstr39_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr40_ROV_UART_XRotor [10]
0x2A04	0x352C3131 ;?ICS?lstr40_ROV_UART_XRotor+0
0x2A08	0x0A562038 ;?ICS?lstr40_ROV_UART_XRotor+4
0x2A0C	0x000A ;?ICS?lstr40_ROV_UART_XRotor+8
; end of ?ICS?lstr40_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr41_ROV_UART_XRotor [12]
0x2A0E	0x6D412A09 ;?ICS?lstr41_ROV_UART_XRotor+0
0x2A12	0x61726570 ;?ICS?lstr41_ROV_UART_XRotor+4
0x2A16	0x000A617A ;?ICS?lstr41_ROV_UART_XRotor+8
; end of ?ICS?lstr41_ROV_UART_XRotor
;ROV_UART_XRotor.c,0 :: ?ICS?lstr42_ROV_UART_XRotor [16]
0x2A1A	0x53452D09 ;?ICS?lstr42_ROV_UART_XRotor+0
0x2A1E	0x454C5F43 ;?ICS?lstr42_ROV_UART_XRotor+4
0x2A22	0x313A4956 ;?ICS?lstr42_ROV_UART_XRotor+8
0x2A26	0x000A0A41 ;?ICS?lstr42_ROV_UART_XRotor+12
; end of ?ICS?lstr42_ROV_UART_XRotor
;,0 :: _initBlock_31 [109]
; Containing: ?ICS?lstr43_ROV_UART_XRotor [17]
;             ?ICS?lstr44_ROV_UART_XRotor [20]
;             ?ICS?lstr45_ROV_UART_XRotor [14]
;             ?ICS?lstr46_ROV_UART_XRotor [42]
;             ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x2A2A	0x53452D09 ;_initBlock_31+0 : ?ICS?lstr43_ROV_UART_XRotor at 0x2A2A
0x2A2E	0x45445F43 ;_initBlock_31+4
0x2A32	0x3A494E53 ;_initBlock_31+8
0x2A36	0x0A0A4131 ;_initBlock_31+12
0x2A3A	0x452D0900 ;_initBlock_31+16 : ?ICS?lstr44_ROV_UART_XRotor at 0x2A3B
0x2A3E	0x545F4353 ;_initBlock_31+20
0x2A42	0x53555248 ;_initBlock_31+24
0x2A46	0x3A524554 ;_initBlock_31+28
0x2A4A	0x0A0A4131 ;_initBlock_31+32
0x2A4E	0x532A0900 ;_initBlock_31+36 : ?ICS?lstr45_ROV_UART_XRotor at 0x2A4F
0x2A52	0x4C544556 ;_initBlock_31+40
0x2A56	0x41313A4F ;_initBlock_31+44
0x2A5A	0x0A000A0A ;_initBlock_31+48 : ?ICS?lstr46_ROV_UART_XRotor at 0x2A5D
0x2A5E	0x2D2D2D2D ;_initBlock_31+52
0x2A62	0x2D2D2D2D ;_initBlock_31+56
0x2A66	0x2D2D2D2D ;_initBlock_31+60
0x2A6A	0x2D2D2D2D ;_initBlock_31+64
0x2A6E	0x2D2D2D2D ;_initBlock_31+68
0x2A72	0x2D2D2D2D ;_initBlock_31+72
0x2A76	0x2D2D2D2D ;_initBlock_31+76
0x2A7A	0x2D2D2D2D ;_initBlock_31+80
0x2A7E	0x2D2D2D2D ;_initBlock_31+84
0x2A82	0x2D2D2D2D ;_initBlock_31+88
0x2A86	0x00000000 ;_initBlock_31+92 : ?ICS__Lib_System_4XX_APBAHBPrescTable at 0x2A87
0x2A8A	0x03020100 ;_initBlock_31+96
0x2A8E	0x03020104 ;_initBlock_31+100
0x2A92	0x08070604 ;_initBlock_31+104
0x2A96	0x09 ;_initBlock_31+108
; end of _initBlock_31
;__Lib_GPIO_32F4xx_Defs.c,821 :: __GPIO_MODULE_UART4_PA01 [108]
0x2A98	0x00000800 ;__GPIO_MODULE_UART4_PA01+0
0x2A9C	0x00000801 ;__GPIO_MODULE_UART4_PA01+4
0x2AA0	0xFFFFFFFF ;__GPIO_MODULE_UART4_PA01+8
0x2AA4	0x00000000 ;__GPIO_MODULE_UART4_PA01+12
0x2AA8	0x00000000 ;__GPIO_MODULE_UART4_PA01+16
0x2AAC	0x00000000 ;__GPIO_MODULE_UART4_PA01+20
0x2AB0	0x00000000 ;__GPIO_MODULE_UART4_PA01+24
0x2AB4	0x00000000 ;__GPIO_MODULE_UART4_PA01+28
0x2AB8	0x00000000 ;__GPIO_MODULE_UART4_PA01+32
0x2ABC	0x00000000 ;__GPIO_MODULE_UART4_PA01+36
0x2AC0	0x00000000 ;__GPIO_MODULE_UART4_PA01+40
0x2AC4	0x00000000 ;__GPIO_MODULE_UART4_PA01+44
0x2AC8	0x00000000 ;__GPIO_MODULE_UART4_PA01+48
0x2ACC	0x00001018 ;__GPIO_MODULE_UART4_PA01+52
0x2AD0	0x00001018 ;__GPIO_MODULE_UART4_PA01+56
0x2AD4	0x00000000 ;__GPIO_MODULE_UART4_PA01+60
0x2AD8	0x00000000 ;__GPIO_MODULE_UART4_PA01+64
0x2ADC	0x00000000 ;__GPIO_MODULE_UART4_PA01+68
0x2AE0	0x00000000 ;__GPIO_MODULE_UART4_PA01+72
0x2AE4	0x00000000 ;__GPIO_MODULE_UART4_PA01+76
0x2AE8	0x00000000 ;__GPIO_MODULE_UART4_PA01+80
0x2AEC	0x00000000 ;__GPIO_MODULE_UART4_PA01+84
0x2AF0	0x00000000 ;__GPIO_MODULE_UART4_PA01+88
0x2AF4	0x00000000 ;__GPIO_MODULE_UART4_PA01+92
0x2AF8	0x00000000 ;__GPIO_MODULE_UART4_PA01+96
0x2AFC	0x00000000 ;__GPIO_MODULE_UART4_PA01+100
0x2B00	0x00000000 ;__GPIO_MODULE_UART4_PA01+104
; end of __GPIO_MODULE_UART4_PA01
;__Lib_GPIO_32F4xx_Defs.c,742 :: __GPIO_MODULE_SPI2_PB13_14_15 [108]
0x2B04	0x0000051D ;__GPIO_MODULE_SPI2_PB13_14_15+0
0x2B08	0x0000051E ;__GPIO_MODULE_SPI2_PB13_14_15+4
0x2B0C	0x0000051F ;__GPIO_MODULE_SPI2_PB13_14_15+8
0x2B10	0xFFFFFFFF ;__GPIO_MODULE_SPI2_PB13_14_15+12
0x2B14	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+16
0x2B18	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+20
0x2B1C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+24
0x2B20	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+28
0x2B24	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+32
0x2B28	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+36
0x2B2C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+40
0x2B30	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+44
0x2B34	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+48
0x2B38	0x00001018 ;__GPIO_MODULE_SPI2_PB13_14_15+52
0x2B3C	0x00001018 ;__GPIO_MODULE_SPI2_PB13_14_15+56
0x2B40	0x00001018 ;__GPIO_MODULE_SPI2_PB13_14_15+60
0x2B44	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+64
0x2B48	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+68
0x2B4C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+72
0x2B50	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+76
0x2B54	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+80
0x2B58	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+84
0x2B5C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+88
0x2B60	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+92
0x2B64	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+96
0x2B68	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+100
0x2B6C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+104
; end of __GPIO_MODULE_SPI2_PB13_14_15
;__Lib_GPIO_32F4xx_Defs.c,504 :: __GPIO_MODULE_TIM3_CH3_PB0 [108]
0x2B70	0x00000210 ;__GPIO_MODULE_TIM3_CH3_PB0+0
0x2B74	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH3_PB0+4
0x2B78	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+8
0x2B7C	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+12
0x2B80	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+16
0x2B84	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+20
0x2B88	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+24
0x2B8C	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+28
0x2B90	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+32
0x2B94	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+36
0x2B98	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+40
0x2B9C	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+44
0x2BA0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+48
0x2BA4	0x00001018 ;__GPIO_MODULE_TIM3_CH3_PB0+52
0x2BA8	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH3_PB0+56
0x2BAC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+60
0x2BB0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+64
0x2BB4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+68
0x2BB8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+72
0x2BBC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+76
0x2BC0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+80
0x2BC4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+84
0x2BC8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+88
0x2BCC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+92
0x2BD0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+96
0x2BD4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+100
0x2BD8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+104
; end of __GPIO_MODULE_TIM3_CH3_PB0
;__Lib_GPIO_32F4xx_Defs.c,548 :: __GPIO_MODULE_TIM4_CH4_PB9 [108]
0x2BDC	0x00000219 ;__GPIO_MODULE_TIM4_CH4_PB9+0
0x2BE0	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH4_PB9+4
0x2BE4	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+8
0x2BE8	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+12
0x2BEC	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+16
0x2BF0	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+20
0x2BF4	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+24
0x2BF8	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+28
0x2BFC	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+32
0x2C00	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+36
0x2C04	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+40
0x2C08	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+44
0x2C0C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+48
0x2C10	0x00001018 ;__GPIO_MODULE_TIM4_CH4_PB9+52
0x2C14	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH4_PB9+56
0x2C18	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+60
0x2C1C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+64
0x2C20	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+68
0x2C24	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+72
0x2C28	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+76
0x2C2C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+80
0x2C30	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+84
0x2C34	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+88
0x2C38	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+92
0x2C3C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+96
0x2C40	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+100
0x2C44	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+104
; end of __GPIO_MODULE_TIM4_CH4_PB9
;__Lib_GPIO_32F4xx_Defs.c,640 :: __GPIO_MODULE_TIM9_CH1_PE5 [108]
0x2C48	0x00000345 ;__GPIO_MODULE_TIM9_CH1_PE5+0
0x2C4C	0xFFFFFFFF ;__GPIO_MODULE_TIM9_CH1_PE5+4
0x2C50	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+8
0x2C54	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+12
0x2C58	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+16
0x2C5C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+20
0x2C60	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+24
0x2C64	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+28
0x2C68	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+32
0x2C6C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+36
0x2C70	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+40
0x2C74	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+44
0x2C78	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+48
0x2C7C	0x00001018 ;__GPIO_MODULE_TIM9_CH1_PE5+52
0x2C80	0xFFFFFFFF ;__GPIO_MODULE_TIM9_CH1_PE5+56
0x2C84	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+60
0x2C88	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+64
0x2C8C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+68
0x2C90	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+72
0x2C94	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+76
0x2C98	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+80
0x2C9C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+84
0x2CA0	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+88
0x2CA4	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+92
0x2CA8	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+96
0x2CAC	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+100
0x2CB0	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+104
; end of __GPIO_MODULE_TIM9_CH1_PE5
;__Lib_GPIO_32F4xx_Defs.c,544 :: __GPIO_MODULE_TIM4_CH3_PB8 [108]
0x2CB4	0x00000218 ;__GPIO_MODULE_TIM4_CH3_PB8+0
0x2CB8	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH3_PB8+4
0x2CBC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+8
0x2CC0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+12
0x2CC4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+16
0x2CC8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+20
0x2CCC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+24
0x2CD0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+28
0x2CD4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+32
0x2CD8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+36
0x2CDC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+40
0x2CE0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+44
0x2CE4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+48
0x2CE8	0x00001018 ;__GPIO_MODULE_TIM4_CH3_PB8+52
0x2CEC	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH3_PB8+56
0x2CF0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+60
0x2CF4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+64
0x2CF8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+68
0x2CFC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+72
0x2D00	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+76
0x2D04	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+80
0x2D08	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+84
0x2D0C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+88
0x2D10	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+92
0x2D14	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+96
0x2D18	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+100
0x2D1C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+104
; end of __GPIO_MODULE_TIM4_CH3_PB8
;__Lib_CMath.c,329 :: exp_coeff_L0 [40]
0x2D20	0x3F800000 ;exp_coeff_L0+0
0x2D24	0x3F317218 ;exp_coeff_L0+4
0x2D28	0x3E75FDF0 ;exp_coeff_L0+8
0x2D2C	0x3D635847 ;exp_coeff_L0+12
0x2D30	0x3C1D9558 ;exp_coeff_L0+16
0x2D34	0x3AAEC482 ;exp_coeff_L0+20
0x2D38	0x392178A8 ;exp_coeff_L0+24
0x2D3C	0x378093EF ;exp_coeff_L0+28
0x2D40	0x35A792A0 ;exp_coeff_L0+32
0x2D44	0x34155646 ;exp_coeff_L0+36
; end of exp_coeff_L0
;__Lib_CMath.c,367 :: log_coeff_L0 [36]
0x2D48	0x2EDBE6FF ;log_coeff_L0+0
0x2D4C	0x3F7FFFC4 ;log_coeff_L0+4
0x2D50	0xBEFFEF80 ;log_coeff_L0+8
0x2D54	0x3EA9E190 ;log_coeff_L0+12
0x2D58	0xBE7682EC ;log_coeff_L0+16
0x2D5C	0x3E2BAD82 ;log_coeff_L0+20
0x2D60	0xBDC33C0E ;log_coeff_L0+24
0x2D64	0x3D13D187 ;log_coeff_L0+28
0x2D68	0xBBD37841 ;log_coeff_L0+32
; end of log_coeff_L0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [12]    _Get_Fosc_kHz
0x0194     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0290      [64]    __Lib_CMath_eval_poly
0x02D0      [42]    _frexp
0x02FC     [132]    _RCC_GetClocksFrequency
0x0380      [34]    __Lib_SPI_123_SPIx_Read
0x03A4     [126]    _floor
0x0424      [96]    _ldexp
0x0484      [12]    __Lib_UART_123_45_6_UARTx_Tx_Idle
0x0490     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x060C      [12]    __Lib_UART_123_45_6_UARTx_Data_Ready
0x0618      [24]    _GPIO_Analog_Input
0x0630     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x0744      [30]    __Lib_UART_123_45_6_UARTx_Write
0x0764      [22]    __Lib_UART_123_45_6_UARTx_Read
0x0780      [24]    _Delay_1us
0x0798     [240]    _exp
0x0888     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x0918     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0BAC     [112]    _log
0x0C1C     [168]    _GPIO_Clk_Enable
0x0CC4      [28]    _SPI2_Read
0x0CE0      [28]    _SPI2_Write
0x0CFC      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x0D40      [70]    _GPIO_Alternate_Function_Enable
0x0D88      [24]    _UART1_Data_Ready
0x0DA0      [24]    _UART1_Read
0x0DB8      [24]    _UART2_Data_Ready
0x0DD0      [24]    _UART2_Read
0x0DE8      [24]    _UART1_Tx_Idle
0x0E00     [122]    __FloatToSignedLongLong
0x0E7C      [84]    _SPI2_Init_Advanced
0x0ED0      [80]    __SignedLongLongToFloat
0x0F20     [560]    _GPIO_Config
0x1150     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x11D8      [24]    _UART2_Tx_Idle
0x11F0      [24]    _UART6_Read
0x1208      [24]    _UART5_Tx_Idle
0x1220      [24]    _UART5_Data_Ready
0x1238      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x126C      [24]    _UART6_Tx_Idle
0x1284      [24]    _UART6_Data_Ready
0x129C      [24]    _UART5_Read
0x12B4      [24]    _UART3_Tx_Idle
0x12CC      [24]    _UART3_Data_Ready
0x12E4      [24]    _UART3_Read
0x12FC      [24]    _UART4_Tx_Idle
0x1314      [24]    _UART4_Data_Ready
0x132C      [24]    _UART4_Read
0x1344      [28]    _PWM_TIM3_Init
0x1360      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x13A8      [28]    _PWM_TIM3_Start
0x13C4      [28]    _PWM_TIM9_Start
0x13E0      [28]    _PWM_TIM9_Init
0x13FC      [28]    _PWM_TIM4_Start
0x1418      [52]    _ADC1_Init
0x144C     [372]    _ADC_Set_Input_Channel
0x15C0     [160]    _MS5803_CRC4
0x1660      [68]    _Read_MSS5803_ReadCoefficient
0x16A4      [28]    _PWM_TIM4_Init
0x16C0      [64]    _MSS5803_Reset
0x1700      [40]    _UART4_Init_Advanced
0x1728     [166]    _pow
0x17D0     [268]    _MS5803_Cmd_Adc
0x18DC      [28]    _UART4_Write_Text
0x18F8      [80]    _MS5803_Init
0x1948      [40]    _Nazad
0x1970      [32]    _PWM_TIM9_Set_Duty
0x1990      [24]    _UART_Read
0x19A8      [76]    __Lib_System_4XX_SystemClockSetDefault
0x19F4      [40]    _Napred
0x1A1C      [40]    _Levo
0x1A44      [40]    _Izron
0x1A6C      [40]    _Stop
0x1A94      [16]    _Svetlo_ON
0x1AA4      [40]    _Zaron
0x1ACC      [40]    _Desno
0x1AF4      [28]    _UART4_Write
0x1B10      [12]    _Svetlo_OFF
0x1B1C      [44]    _Init_MCU
0x1B48      [40]    _init_SVETLO
0x1B70      [20]    ___CC2DW
0x1B84      [32]    _PWM_TIM3_Set_Duty
0x1BA4      [40]    _init_THRUSTER
0x1BD0      [68]    _init_UART
0x1C14      [28]    _GPIO_Digital_Output
0x1C30      [24]    _UART_Data_Ready
0x1C48      [58]    ___FillZeros
0x1C84     [552]    _MS5803_Read_Sensor
0x1EAC      [80]    _WordToStr
0x1EFC      [26]    _init_ADC
0x1F18      [40]    _init_LEVI
0x1F40      [28]    _ADC1_Get_Sample
0x1F5C      [40]    _init_DESNI
0x1F84      [32]    _PWM_TIM4_Set_Duty
0x1FA4      [42]    ___EnableFPU
0x1FD0       [8]    ___GenExcept
0x1FD8      [36]    __Lib_System_4XX_InitialSetUpFosc
0x2000    [1056]    _main
0x2420     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_cos_f
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x20000000       [4]    ROV_UART_XRotor_q1
0x20000004       [4]    ROV_UART_XRotor_q2
0x20000008       [8]    _deltaTemp
0x20000010       [4]    ROV_UART_XRotor_sensorOffset
0x20000014       [4]    ROV_UART_XRotor_sensitivity
0x20000018       [4]    ROV_UART_XRotor_P
0x2000001C       [4]    ROV_UART_XRotor_T
0x20000020      [11]    ?lstr1_ROV_UART_XRotor
0x2000002B      [10]    ?lstr2_ROV_UART_XRotor
0x20000035       [9]    ?lstr3_ROV_UART_XRotor
0x2000003E      [10]    ?lstr4_ROV_UART_XRotor
0x20000048      [10]    ?lstr5_ROV_UART_XRotor
0x20000052       [8]    ?lstr6_ROV_UART_XRotor
0x2000005A      [33]    ?lstr7_ROV_UART_XRotor
0x2000007B       [9]    ?lstr8_ROV_UART_XRotor
0x20000084      [19]    ?lstr9_ROV_UART_XRotor
0x20000097      [18]    ?lstr10_ROV_UART_XRotor
0x200000A9       [3]    ?lstr11_ROV_UART_XRotor
0x200000AC      [42]    ?lstr12_ROV_UART_XRotor
0x200000D6      [13]    ?lstr13_ROV_UART_XRotor
0x200000E3       [5]    ?lstr14_ROV_UART_XRotor
0x200000E8       [1]    ?lstr15_ROV_UART_XRotor
0x200000E9      [10]    ?lstr16_ROV_UART_XRotor
0x200000F3       [3]    ?lstr17_ROV_UART_XRotor
0x200000F6      [10]    ?lstr18_ROV_UART_XRotor
0x20000100       [3]    ?lstr19_ROV_UART_XRotor
0x20000103      [16]    ?lstr20_ROV_UART_XRotor
0x20000113      [45]    ?lstr21_ROV_UART_XRotor
0x20000140       [3]    ?lstr22_ROV_UART_XRotor
0x20000143      [17]    ?lstr23_ROV_UART_XRotor
0x20000154      [43]    ?lstr24_ROV_UART_XRotor
0x2000017F      [14]    ?lstr25_ROV_UART_XRotor
0x2000018D       [5]    ?lstr26_ROV_UART_XRotor
0x20000192      [14]    ?lstr27_ROV_UART_XRotor
0x200001A0      [10]    ?lstr28_ROV_UART_XRotor
0x200001AA      [12]    ?lstr29_ROV_UART_XRotor
0x200001B6      [16]    ?lstr30_ROV_UART_XRotor
0x200001C6      [17]    ?lstr31_ROV_UART_XRotor
0x200001D7      [20]    ?lstr32_ROV_UART_XRotor
0x200001EB      [14]    ?lstr33_ROV_UART_XRotor
0x200001F9      [42]    ?lstr34_ROV_UART_XRotor
0x20000223      [18]    ?lstr35_ROV_UART_XRotor
0x20000235      [43]    ?lstr36_ROV_UART_XRotor
0x20000260      [14]    ?lstr37_ROV_UART_XRotor
0x2000026E       [8]    ?lstr38_ROV_UART_XRotor
0x20000276      [14]    ?lstr39_ROV_UART_XRotor
0x20000284      [10]    ?lstr40_ROV_UART_XRotor
0x2000028E      [12]    ?lstr41_ROV_UART_XRotor
0x2000029A      [16]    ?lstr42_ROV_UART_XRotor
0x200002AA      [17]    ?lstr43_ROV_UART_XRotor
0x200002BB      [20]    ?lstr44_ROV_UART_XRotor
0x200002CF      [14]    ?lstr45_ROV_UART_XRotor
0x200002DD      [42]    ?lstr46_ROV_UART_XRotor
0x20000307      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000317       [1]    _stanje
0x20000318       [2]    _pwm_period
0x2000031A      [16]    ROV_UART_XRotor_sensorCoefficients
0x2000032A       [2]    _LEVI
0x2000032C       [2]    _DESNI
0x2000032E       [2]    _THRUSTER
0x20000330       [2]    _SVETLO
0x20000332       [2]    _al
0x20000334       [4]    _ADC_Get_Sample_Ptr
0x20000338       [4]    ___System_CLOCK_IN_KHZ
0x2000033C       [4]    _SPI_Rd_Ptr
0x20000340       [4]    _SPI_Wr_Ptr
0x20000344       [4]    __VOLTAGE_RANGE
0x20000348       [4]    _UART_Rd_Ptr
0x2000034C       [4]    _UART_Wr_Ptr
0x20000350       [4]    _UART_Rdy_Ptr
0x20000354       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2780       [4]    ?ICSROV_UART_XRotor_q1
0x2784       [4]    ?ICSROV_UART_XRotor_q2
0x2788       [8]    ?ICS_deltaTemp
0x2790       [4]    ?ICSROV_UART_XRotor_sensorOffset
0x2794       [4]    ?ICSROV_UART_XRotor_sensitivity
0x2798       [4]    ?ICSROV_UART_XRotor_P
0x279C       [4]    ?ICSROV_UART_XRotor_T
0x27A0      [11]    ?ICS?lstr1_ROV_UART_XRotor
0x27AB      [10]    ?ICS?lstr2_ROV_UART_XRotor
0x27B5       [9]    ?ICS?lstr3_ROV_UART_XRotor
0x27BE      [10]    ?ICS?lstr4_ROV_UART_XRotor
0x27C8      [10]    ?ICS?lstr5_ROV_UART_XRotor
0x27D2       [8]    ?ICS?lstr6_ROV_UART_XRotor
0x27DA      [33]    ?ICS?lstr7_ROV_UART_XRotor
0x27FB       [9]    ?ICS?lstr8_ROV_UART_XRotor
0x2804      [19]    ?ICS?lstr9_ROV_UART_XRotor
0x2817      [18]    ?ICS?lstr10_ROV_UART_XRotor
0x2829       [3]    ?ICS?lstr11_ROV_UART_XRotor
0x282C      [42]    ?ICS?lstr12_ROV_UART_XRotor
0x2856      [13]    ?ICS?lstr13_ROV_UART_XRotor
0x2863       [5]    ?ICS?lstr14_ROV_UART_XRotor
0x2868       [1]    ?ICS?lstr15_ROV_UART_XRotor
0x2869      [10]    ?ICS?lstr16_ROV_UART_XRotor
0x2873       [3]    ?ICS?lstr17_ROV_UART_XRotor
0x2876      [10]    ?ICS?lstr18_ROV_UART_XRotor
0x2880       [3]    ?ICS?lstr19_ROV_UART_XRotor
0x2883      [16]    ?ICS?lstr20_ROV_UART_XRotor
0x2893      [45]    ?ICS?lstr21_ROV_UART_XRotor
0x28C0       [3]    ?ICS?lstr22_ROV_UART_XRotor
0x28C3      [17]    ?ICS?lstr23_ROV_UART_XRotor
0x28D4      [43]    ?ICS?lstr24_ROV_UART_XRotor
0x28FF      [14]    ?ICS?lstr25_ROV_UART_XRotor
0x290D       [5]    ?ICS?lstr26_ROV_UART_XRotor
0x2912      [14]    ?ICS?lstr27_ROV_UART_XRotor
0x2920      [10]    ?ICS?lstr28_ROV_UART_XRotor
0x292A      [12]    ?ICS?lstr29_ROV_UART_XRotor
0x2936      [16]    ?ICS?lstr30_ROV_UART_XRotor
0x2946      [17]    ?ICS?lstr31_ROV_UART_XRotor
0x2957      [20]    ?ICS?lstr32_ROV_UART_XRotor
0x296B      [14]    ?ICS?lstr33_ROV_UART_XRotor
0x2979      [42]    ?ICS?lstr34_ROV_UART_XRotor
0x29A3      [18]    ?ICS?lstr35_ROV_UART_XRotor
0x29B5      [43]    ?ICS?lstr36_ROV_UART_XRotor
0x29E0      [14]    ?ICS?lstr37_ROV_UART_XRotor
0x29EE       [8]    ?ICS?lstr38_ROV_UART_XRotor
0x29F6      [14]    ?ICS?lstr39_ROV_UART_XRotor
0x2A04      [10]    ?ICS?lstr40_ROV_UART_XRotor
0x2A0E      [12]    ?ICS?lstr41_ROV_UART_XRotor
0x2A1A      [16]    ?ICS?lstr42_ROV_UART_XRotor
0x2A2A      [17]    ?ICS?lstr43_ROV_UART_XRotor
0x2A3B      [20]    ?ICS?lstr44_ROV_UART_XRotor
0x2A4F      [14]    ?ICS?lstr45_ROV_UART_XRotor
0x2A5D      [42]    ?ICS?lstr46_ROV_UART_XRotor
0x2A87      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x2A98     [108]    __GPIO_MODULE_UART4_PA01
0x2B04     [108]    __GPIO_MODULE_SPI2_PB13_14_15
0x2B70     [108]    __GPIO_MODULE_TIM3_CH3_PB0
0x2BDC     [108]    __GPIO_MODULE_TIM4_CH4_PB9
0x2C48     [108]    __GPIO_MODULE_TIM9_CH1_PE5
0x2CB4     [108]    __GPIO_MODULE_TIM4_CH3_PB8
0x2D20      [40]    exp_coeff_L0
0x2D48      [36]    log_coeff_L0
