/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_int_id_hif_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 11/4/11 1:35p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Nov  3 12:37:49 2011
 *                 MD5 Checksum         df8524721d369f54312d0515ecaa33f5
 *
 * Compiled with:  RDB Utility          unknown
 *                 RDB Parser           3.0
 *                 generate_int_id.pl   1.0
 *                 Perl Interpreter     5.008005
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_int_id_hif_intr2.h $
 * 
 * Hydra_Software_Devel/2   11/4/11 1:35p pntruong
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_hif_intr2.h"

#ifndef BCHP_INT_ID_HIF_INTR2_H__
#define BCHP_INT_ID_HIF_INTR2_H__

#define BCHP_INT_ID_EBI_TEA_INTR              BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_EBI_TEA_INTR_SHIFT)
#define BCHP_INT_ID_EBI_TIMEOUT_INTR          BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_EBI_TIMEOUT_INTR_SHIFT)
#define BCHP_INT_ID_EDU_DONE_INTR             BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_EDU_DONE_INTR_SHIFT)
#define BCHP_INT_ID_EDU_ERR_INTR              BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_EDU_ERR_INTR_SHIFT)
#define BCHP_INT_ID_FLASH_DMA_DONE_INTR       BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_DONE_INTR_SHIFT)
#define BCHP_INT_ID_FLASH_DMA_ERR_INTR        BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_ERR_INTR_SHIFT)
#define BCHP_INT_ID_HIF_RGR1_BRIDGE_INTR      BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR1_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_HIF_RGR2_BRIDGE_INTR      BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_MICH1_INST0_RD_INTR       BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_MICH1_INST0_RD_INTR_SHIFT)
#define BCHP_INT_ID_MICH1_INST1_RD_INTR       BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_MICH1_INST1_RD_INTR_SHIFT)
#define BCHP_INT_ID_MICH_INST0_RD_INTR        BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_MICH_INST0_RD_INTR_SHIFT)
#define BCHP_INT_ID_MICH_INST1_RD_INTR        BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_MICH_INST1_RD_INTR_SHIFT)
#define BCHP_INT_ID_MICH_WR_INTR              BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_MICH_WR_INTR_SHIFT)
#define BCHP_INT_ID_NAND_BLKERA_INTR          BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_BLKERA_INTR_SHIFT)
#define BCHP_INT_ID_NAND_CORR_INTR            BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_CORR_INTR_SHIFT)
#define BCHP_INT_ID_NAND_CPYBK_INTR           BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_CPYBK_INTR_SHIFT)
#define BCHP_INT_ID_NAND_CTLRDY_INTR          BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_CTLRDY_INTR_SHIFT)
#define BCHP_INT_ID_NAND_NP_READ_INTR         BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_NP_READ_INTR_SHIFT)
#define BCHP_INT_ID_NAND_PGMPG_INTR           BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_PGMPG_INTR_SHIFT)
#define BCHP_INT_ID_NAND_RBPIN_INTR           BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_RBPIN_INTR_SHIFT)
#define BCHP_INT_ID_NAND_UNC_INTR             BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_UNC_INTR_SHIFT)
#define BCHP_INT_ID_PCIE_LINKDOWN_INTR        BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_PCIE_LINKDOWN_INTR_SHIFT)
#define BCHP_INT_ID_PCIE_LINKUP_INTR          BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_PCIE_LINKUP_INTR_SHIFT)
#define BCHP_INT_ID_PCIE_RG_BRIDGE_INTR       BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_PCIE_RG_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_SDIO_CARD_XFR_COMPLETE_INTR BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_SDIO_CARD_XFR_COMPLETE_INTR_SHIFT)
#define BCHP_INT_ID_SDIO_EMMC_XFR_COMPLETE_INTR BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_SDIO_EMMC_XFR_COMPLETE_INTR_SHIFT)
#define BCHP_INT_ID_WEBHIF_WD_TIMEOUT_INTR    BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_WEBHIF_WD_TIMEOUT_INTR_SHIFT)

#endif /* #ifndef BCHP_INT_ID_HIF_INTR2_H__ */

/* End of File */
