<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Configuration center - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="configuration-center"><a class="header" href="#configuration-center">Configuration center</a></h1>
<h2 id="tile-config"><a class="header" href="#tile-config">Tile CONFIG</a></h2>
<p>Cells: 13</p>
<h3 id="bel-serdes_center"><a class="header" href="#bel-serdes_center">Bel SERDES_CENTER</a></h3>
<div class="table-wrapper"><table>
<caption>scm CONFIG bel SERDES_CENTER</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>FFC_CK_CORE_TX</td><td>input</td><td>TCELL11:IMUX_CLK0</td></tr>
</tbody>
</table></div>
<h3 id="bel-sysbus"><a class="header" href="#bel-sysbus">Bel SYSBUS</a></h3>
<div class="table-wrapper"><table>
<caption>scm CONFIG bel SYSBUS</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DMARDDATA0</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
<tr><td>DMARDDATA1</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
<tr><td>DMARDDATA10</td><td>input</td><td>TCELL4:IMUX_B2</td></tr>
<tr><td>DMARDDATA11</td><td>input</td><td>TCELL4:IMUX_B3</td></tr>
<tr><td>DMARDDATA12</td><td>input</td><td>TCELL4:IMUX_B4</td></tr>
<tr><td>DMARDDATA13</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>DMARDDATA14</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>DMARDDATA15</td><td>input</td><td>TCELL4:IMUX_B7</td></tr>
<tr><td>DMARDDATA16</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
<tr><td>DMARDDATA17</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
<tr><td>DMARDDATA18</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>DMARDDATA19</td><td>input</td><td>TCELL4:IMUX_C3</td></tr>
<tr><td>DMARDDATA2</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
<tr><td>DMARDDATA20</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
<tr><td>DMARDDATA21</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>DMARDDATA22</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
<tr><td>DMARDDATA23</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
<tr><td>DMARDDATA24</td><td>input</td><td>TCELL4:IMUX_D0</td></tr>
<tr><td>DMARDDATA25</td><td>input</td><td>TCELL4:IMUX_D1</td></tr>
<tr><td>DMARDDATA26</td><td>input</td><td>TCELL4:IMUX_D2</td></tr>
<tr><td>DMARDDATA27</td><td>input</td><td>TCELL4:IMUX_D3</td></tr>
<tr><td>DMARDDATA28</td><td>input</td><td>TCELL5:IMUX_A0</td></tr>
<tr><td>DMARDDATA29</td><td>input</td><td>TCELL5:IMUX_A1</td></tr>
<tr><td>DMARDDATA3</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
<tr><td>DMARDDATA30</td><td>input</td><td>TCELL5:IMUX_A2</td></tr>
<tr><td>DMARDDATA31</td><td>input</td><td>TCELL5:IMUX_A3</td></tr>
<tr><td>DMARDDATA4</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>DMARDDATA5</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>DMARDDATA6</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
<tr><td>DMARDDATA7</td><td>input</td><td>TCELL4:IMUX_A7</td></tr>
<tr><td>DMARDDATA8</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
<tr><td>DMARDDATA9</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
<tr><td>DMARDPARITY0</td><td>input</td><td>TCELL5:IMUX_A4</td></tr>
<tr><td>DMARDPARITY1</td><td>input</td><td>TCELL5:IMUX_A5</td></tr>
<tr><td>DMARDPARITY2</td><td>input</td><td>TCELL5:IMUX_A6</td></tr>
<tr><td>DMARDPARITY3</td><td>input</td><td>TCELL5:IMUX_A7</td></tr>
<tr><td>DMARETRY</td><td>input</td><td>TCELL5:IMUX_B0</td></tr>
<tr><td>DMATA</td><td>input</td><td>TCELL5:IMUX_B1</td></tr>
<tr><td>DMATEA</td><td>input</td><td>TCELL5:IMUX_B2</td></tr>
<tr><td>DMATRICTL</td><td>input</td><td>TCELL5:IMUX_B3</td></tr>
<tr><td>DMATRIDATA</td><td>input</td><td>TCELL5:IMUX_B4</td></tr>
<tr><td>FMACK</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>FMADDR0</td><td>input</td><td>TCELL6:IMUX_A2</td></tr>
<tr><td>FMADDR1</td><td>input</td><td>TCELL6:IMUX_A1</td></tr>
<tr><td>FMADDR10</td><td>input</td><td>TCELL5:IMUX_C4</td></tr>
<tr><td>FMADDR11</td><td>input</td><td>TCELL5:IMUX_C3</td></tr>
<tr><td>FMADDR12</td><td>input</td><td>TCELL5:IMUX_C2</td></tr>
<tr><td>FMADDR13</td><td>input</td><td>TCELL5:IMUX_C1</td></tr>
<tr><td>FMADDR14</td><td>input</td><td>TCELL5:IMUX_C0</td></tr>
<tr><td>FMADDR15</td><td>input</td><td>TCELL5:IMUX_B7</td></tr>
<tr><td>FMADDR16</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>FMADDR17</td><td>input</td><td>TCELL5:IMUX_B5</td></tr>
<tr><td>FMADDR2</td><td>input</td><td>TCELL6:IMUX_A0</td></tr>
<tr><td>FMADDR3</td><td>input</td><td>TCELL5:IMUX_D3</td></tr>
<tr><td>FMADDR4</td><td>input</td><td>TCELL5:IMUX_D2</td></tr>
<tr><td>FMADDR5</td><td>input</td><td>TCELL5:IMUX_D1</td></tr>
<tr><td>FMADDR6</td><td>input</td><td>TCELL5:IMUX_D0</td></tr>
<tr><td>FMADDR7</td><td>input</td><td>TCELL5:IMUX_C7</td></tr>
<tr><td>FMADDR8</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
<tr><td>FMADDR9</td><td>input</td><td>TCELL5:IMUX_C5</td></tr>
<tr><td>FMBURST</td><td>input</td><td>TCELL6:IMUX_A3</td></tr>
<tr><td>FMCLK</td><td>input</td><td>TCELL4:IMUX_CLK0</td></tr>
<tr><td>FMERR</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>FMIRQ</td><td>input</td><td>TCELL4:IMUX_LSR0</td></tr>
<tr><td>FMLOCK</td><td>input</td><td>TCELL6:IMUX_A4</td></tr>
<tr><td>FMRDATA0</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>FMRDATA1</td><td>output</td><td>TCELL5:OUT_Q6</td></tr>
<tr><td>FMRDATA10</td><td>output</td><td>TCELL5:OUT_F5</td></tr>
<tr><td>FMRDATA11</td><td>output</td><td>TCELL5:OUT_F4</td></tr>
<tr><td>FMRDATA12</td><td>output</td><td>TCELL5:OUT_F3</td></tr>
<tr><td>FMRDATA13</td><td>output</td><td>TCELL5:OUT_F2</td></tr>
<tr><td>FMRDATA14</td><td>output</td><td>TCELL5:OUT_F1</td></tr>
<tr><td>FMRDATA15</td><td>output</td><td>TCELL5:OUT_F0</td></tr>
<tr><td>FMRDATA16</td><td>output</td><td>TCELL4:OUT_OFX6</td></tr>
<tr><td>FMRDATA17</td><td>output</td><td>TCELL4:OUT_OFX5</td></tr>
<tr><td>FMRDATA18</td><td>output</td><td>TCELL4:OUT_OFX4</td></tr>
<tr><td>FMRDATA19</td><td>output</td><td>TCELL4:OUT_OFX3</td></tr>
<tr><td>FMRDATA2</td><td>output</td><td>TCELL5:OUT_Q5</td></tr>
<tr><td>FMRDATA20</td><td>output</td><td>TCELL4:OUT_OFX2</td></tr>
<tr><td>FMRDATA21</td><td>output</td><td>TCELL4:OUT_OFX1</td></tr>
<tr><td>FMRDATA22</td><td>output</td><td>TCELL4:OUT_OFX0</td></tr>
<tr><td>FMRDATA23</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>FMRDATA24</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>FMRDATA25</td><td>output</td><td>TCELL4:OUT_Q5</td></tr>
<tr><td>FMRDATA26</td><td>output</td><td>TCELL4:OUT_Q4</td></tr>
<tr><td>FMRDATA27</td><td>output</td><td>TCELL4:OUT_Q3</td></tr>
<tr><td>FMRDATA28</td><td>output</td><td>TCELL4:OUT_Q2</td></tr>
<tr><td>FMRDATA29</td><td>output</td><td>TCELL4:OUT_Q1</td></tr>
<tr><td>FMRDATA3</td><td>output</td><td>TCELL5:OUT_Q4</td></tr>
<tr><td>FMRDATA30</td><td>output</td><td>TCELL4:OUT_Q0</td></tr>
<tr><td>FMRDATA31</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>FMRDATA32</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>FMRDATA33</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>FMRDATA34</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>FMRDATA35</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>FMRDATA4</td><td>output</td><td>TCELL5:OUT_Q3</td></tr>
<tr><td>FMRDATA5</td><td>output</td><td>TCELL5:OUT_Q2</td></tr>
<tr><td>FMRDATA6</td><td>output</td><td>TCELL5:OUT_Q1</td></tr>
<tr><td>FMRDATA7</td><td>output</td><td>TCELL5:OUT_Q0</td></tr>
<tr><td>FMRDATA8</td><td>output</td><td>TCELL5:OUT_F7</td></tr>
<tr><td>FMRDATA9</td><td>output</td><td>TCELL5:OUT_F6</td></tr>
<tr><td>FMRDY</td><td>input</td><td>TCELL6:IMUX_A5</td></tr>
<tr><td>FMRETRY</td><td>output</td><td>TCELL5:OUT_OFX0</td></tr>
<tr><td>FMRSTN</td><td>input</td><td>TCELL4:IMUX_LSR2</td></tr>
<tr><td>FMSIZE0</td><td>input</td><td>TCELL6:IMUX_A7</td></tr>
<tr><td>FMSIZE1</td><td>input</td><td>TCELL6:IMUX_A6</td></tr>
<tr><td>FMWDATA0</td><td>input</td><td>TCELL7:IMUX_B7</td></tr>
<tr><td>FMWDATA1</td><td>input</td><td>TCELL7:IMUX_B6</td></tr>
<tr><td>FMWDATA10</td><td>input</td><td>TCELL7:IMUX_A5</td></tr>
<tr><td>FMWDATA11</td><td>input</td><td>TCELL7:IMUX_A4</td></tr>
<tr><td>FMWDATA12</td><td>input</td><td>TCELL7:IMUX_A3</td></tr>
<tr><td>FMWDATA13</td><td>input</td><td>TCELL7:IMUX_A2</td></tr>
<tr><td>FMWDATA14</td><td>input</td><td>TCELL7:IMUX_A1</td></tr>
<tr><td>FMWDATA15</td><td>input</td><td>TCELL7:IMUX_A0</td></tr>
<tr><td>FMWDATA16</td><td>input</td><td>TCELL6:IMUX_D3</td></tr>
<tr><td>FMWDATA17</td><td>input</td><td>TCELL6:IMUX_D2</td></tr>
<tr><td>FMWDATA18</td><td>input</td><td>TCELL6:IMUX_D1</td></tr>
<tr><td>FMWDATA19</td><td>input</td><td>TCELL6:IMUX_D0</td></tr>
<tr><td>FMWDATA2</td><td>input</td><td>TCELL7:IMUX_B5</td></tr>
<tr><td>FMWDATA20</td><td>input</td><td>TCELL6:IMUX_C7</td></tr>
<tr><td>FMWDATA21</td><td>input</td><td>TCELL6:IMUX_C6</td></tr>
<tr><td>FMWDATA22</td><td>input</td><td>TCELL6:IMUX_C5</td></tr>
<tr><td>FMWDATA23</td><td>input</td><td>TCELL6:IMUX_C4</td></tr>
<tr><td>FMWDATA24</td><td>input</td><td>TCELL6:IMUX_C3</td></tr>
<tr><td>FMWDATA25</td><td>input</td><td>TCELL6:IMUX_C2</td></tr>
<tr><td>FMWDATA26</td><td>input</td><td>TCELL6:IMUX_C1</td></tr>
<tr><td>FMWDATA27</td><td>input</td><td>TCELL6:IMUX_C0</td></tr>
<tr><td>FMWDATA28</td><td>input</td><td>TCELL6:IMUX_B7</td></tr>
<tr><td>FMWDATA29</td><td>input</td><td>TCELL6:IMUX_B6</td></tr>
<tr><td>FMWDATA3</td><td>input</td><td>TCELL7:IMUX_B4</td></tr>
<tr><td>FMWDATA30</td><td>input</td><td>TCELL6:IMUX_B5</td></tr>
<tr><td>FMWDATA31</td><td>input</td><td>TCELL6:IMUX_B4</td></tr>
<tr><td>FMWDATA32</td><td>input</td><td>TCELL6:IMUX_B3</td></tr>
<tr><td>FMWDATA33</td><td>input</td><td>TCELL6:IMUX_B2</td></tr>
<tr><td>FMWDATA34</td><td>input</td><td>TCELL6:IMUX_B1</td></tr>
<tr><td>FMWDATA35</td><td>input</td><td>TCELL6:IMUX_B0</td></tr>
<tr><td>FMWDATA4</td><td>input</td><td>TCELL7:IMUX_B3</td></tr>
<tr><td>FMWDATA5</td><td>input</td><td>TCELL7:IMUX_B2</td></tr>
<tr><td>FMWDATA6</td><td>input</td><td>TCELL7:IMUX_B1</td></tr>
<tr><td>FMWDATA7</td><td>input</td><td>TCELL7:IMUX_B0</td></tr>
<tr><td>FMWDATA8</td><td>input</td><td>TCELL7:IMUX_A7</td></tr>
<tr><td>FMWDATA9</td><td>input</td><td>TCELL7:IMUX_A6</td></tr>
<tr><td>FMWRN</td><td>input</td><td>TCELL7:IMUX_C0</td></tr>
<tr><td>FSACK</td><td>input</td><td>TCELL7:IMUX_C1</td></tr>
<tr><td>FSADDR0</td><td>output</td><td>TCELL6:OUT_Q3</td></tr>
<tr><td>FSADDR1</td><td>output</td><td>TCELL6:OUT_Q2</td></tr>
<tr><td>FSADDR10</td><td>output</td><td>TCELL6:OUT_F1</td></tr>
<tr><td>FSADDR11</td><td>output</td><td>TCELL6:OUT_F0</td></tr>
<tr><td>FSADDR12</td><td>output</td><td>TCELL5:OUT_OFX6</td></tr>
<tr><td>FSADDR13</td><td>output</td><td>TCELL5:OUT_OFX5</td></tr>
<tr><td>FSADDR14</td><td>output</td><td>TCELL5:OUT_OFX4</td></tr>
<tr><td>FSADDR15</td><td>output</td><td>TCELL5:OUT_OFX3</td></tr>
<tr><td>FSADDR16</td><td>output</td><td>TCELL5:OUT_OFX2</td></tr>
<tr><td>FSADDR17</td><td>output</td><td>TCELL5:OUT_OFX1</td></tr>
<tr><td>FSADDR2</td><td>output</td><td>TCELL6:OUT_Q1</td></tr>
<tr><td>FSADDR3</td><td>output</td><td>TCELL6:OUT_Q0</td></tr>
<tr><td>FSADDR4</td><td>output</td><td>TCELL6:OUT_F7</td></tr>
<tr><td>FSADDR5</td><td>output</td><td>TCELL6:OUT_F6</td></tr>
<tr><td>FSADDR6</td><td>output</td><td>TCELL6:OUT_F5</td></tr>
<tr><td>FSADDR7</td><td>output</td><td>TCELL6:OUT_F4</td></tr>
<tr><td>FSADDR8</td><td>output</td><td>TCELL6:OUT_F3</td></tr>
<tr><td>FSADDR9</td><td>output</td><td>TCELL6:OUT_F2</td></tr>
<tr><td>FSCLK</td><td>input</td><td>TCELL5:IMUX_CLK0</td></tr>
<tr><td>FSERR</td><td>input</td><td>TCELL7:IMUX_C2</td></tr>
<tr><td>FSIRQ</td><td>input</td><td>TCELL5:IMUX_LSR0</td></tr>
<tr><td>FSRDATA0</td><td>input</td><td>TCELL8:IMUX_D2</td></tr>
<tr><td>FSRDATA1</td><td>input</td><td>TCELL8:IMUX_D1</td></tr>
<tr><td>FSRDATA10</td><td>input</td><td>TCELL8:IMUX_C0</td></tr>
<tr><td>FSRDATA11</td><td>input</td><td>TCELL8:IMUX_B7</td></tr>
<tr><td>FSRDATA12</td><td>input</td><td>TCELL8:IMUX_B6</td></tr>
<tr><td>FSRDATA13</td><td>input</td><td>TCELL8:IMUX_B5</td></tr>
<tr><td>FSRDATA14</td><td>input</td><td>TCELL8:IMUX_B4</td></tr>
<tr><td>FSRDATA15</td><td>input</td><td>TCELL8:IMUX_B3</td></tr>
<tr><td>FSRDATA16</td><td>input</td><td>TCELL8:IMUX_B2</td></tr>
<tr><td>FSRDATA17</td><td>input</td><td>TCELL8:IMUX_B1</td></tr>
<tr><td>FSRDATA18</td><td>input</td><td>TCELL8:IMUX_B0</td></tr>
<tr><td>FSRDATA19</td><td>input</td><td>TCELL8:IMUX_A7</td></tr>
<tr><td>FSRDATA2</td><td>input</td><td>TCELL8:IMUX_D0</td></tr>
<tr><td>FSRDATA20</td><td>input</td><td>TCELL8:IMUX_A6</td></tr>
<tr><td>FSRDATA21</td><td>input</td><td>TCELL8:IMUX_A5</td></tr>
<tr><td>FSRDATA22</td><td>input</td><td>TCELL8:IMUX_A4</td></tr>
<tr><td>FSRDATA23</td><td>input</td><td>TCELL8:IMUX_A3</td></tr>
<tr><td>FSRDATA24</td><td>input</td><td>TCELL8:IMUX_A2</td></tr>
<tr><td>FSRDATA25</td><td>input</td><td>TCELL8:IMUX_A1</td></tr>
<tr><td>FSRDATA26</td><td>input</td><td>TCELL8:IMUX_A0</td></tr>
<tr><td>FSRDATA27</td><td>input</td><td>TCELL7:IMUX_D3</td></tr>
<tr><td>FSRDATA28</td><td>input</td><td>TCELL7:IMUX_D2</td></tr>
<tr><td>FSRDATA29</td><td>input</td><td>TCELL7:IMUX_D1</td></tr>
<tr><td>FSRDATA3</td><td>input</td><td>TCELL8:IMUX_C7</td></tr>
<tr><td>FSRDATA30</td><td>input</td><td>TCELL7:IMUX_D0</td></tr>
<tr><td>FSRDATA31</td><td>input</td><td>TCELL7:IMUX_C7</td></tr>
<tr><td>FSRDATA32</td><td>input</td><td>TCELL7:IMUX_C6</td></tr>
<tr><td>FSRDATA33</td><td>input</td><td>TCELL7:IMUX_C5</td></tr>
<tr><td>FSRDATA34</td><td>input</td><td>TCELL7:IMUX_C4</td></tr>
<tr><td>FSRDATA35</td><td>input</td><td>TCELL7:IMUX_C3</td></tr>
<tr><td>FSRDATA4</td><td>input</td><td>TCELL8:IMUX_C6</td></tr>
<tr><td>FSRDATA5</td><td>input</td><td>TCELL8:IMUX_C5</td></tr>
<tr><td>FSRDATA6</td><td>input</td><td>TCELL8:IMUX_C4</td></tr>
<tr><td>FSRDATA7</td><td>input</td><td>TCELL8:IMUX_C3</td></tr>
<tr><td>FSRDATA8</td><td>input</td><td>TCELL8:IMUX_C2</td></tr>
<tr><td>FSRDATA9</td><td>input</td><td>TCELL8:IMUX_C1</td></tr>
<tr><td>FSRDY</td><td>output</td><td>TCELL6:OUT_Q4</td></tr>
<tr><td>FSRETRY</td><td>input</td><td>TCELL8:IMUX_D3</td></tr>
<tr><td>FSRSTN</td><td>input</td><td>TCELL5:IMUX_LSR2</td></tr>
<tr><td>FSSIZE0</td><td>output</td><td>TCELL6:OUT_Q6</td></tr>
<tr><td>FSSIZE1</td><td>output</td><td>TCELL6:OUT_Q5</td></tr>
<tr><td>FSWDATA0</td><td>output</td><td>TCELL8:OUT_F4</td></tr>
<tr><td>FSWDATA1</td><td>output</td><td>TCELL8:OUT_F3</td></tr>
<tr><td>FSWDATA10</td><td>output</td><td>TCELL7:OUT_OFX1</td></tr>
<tr><td>FSWDATA11</td><td>output</td><td>TCELL7:OUT_OFX0</td></tr>
<tr><td>FSWDATA12</td><td>output</td><td>TCELL7:OUT_Q7</td></tr>
<tr><td>FSWDATA13</td><td>output</td><td>TCELL7:OUT_Q6</td></tr>
<tr><td>FSWDATA14</td><td>output</td><td>TCELL7:OUT_Q5</td></tr>
<tr><td>FSWDATA15</td><td>output</td><td>TCELL7:OUT_Q4</td></tr>
<tr><td>FSWDATA16</td><td>output</td><td>TCELL7:OUT_Q3</td></tr>
<tr><td>FSWDATA17</td><td>output</td><td>TCELL7:OUT_Q2</td></tr>
<tr><td>FSWDATA18</td><td>output</td><td>TCELL7:OUT_Q1</td></tr>
<tr><td>FSWDATA19</td><td>output</td><td>TCELL7:OUT_Q0</td></tr>
<tr><td>FSWDATA2</td><td>output</td><td>TCELL8:OUT_F2</td></tr>
<tr><td>FSWDATA20</td><td>output</td><td>TCELL7:OUT_F7</td></tr>
<tr><td>FSWDATA21</td><td>output</td><td>TCELL7:OUT_F6</td></tr>
<tr><td>FSWDATA22</td><td>output</td><td>TCELL7:OUT_F5</td></tr>
<tr><td>FSWDATA23</td><td>output</td><td>TCELL7:OUT_F4</td></tr>
<tr><td>FSWDATA24</td><td>output</td><td>TCELL7:OUT_F3</td></tr>
<tr><td>FSWDATA25</td><td>output</td><td>TCELL7:OUT_F2</td></tr>
<tr><td>FSWDATA26</td><td>output</td><td>TCELL7:OUT_F1</td></tr>
<tr><td>FSWDATA27</td><td>output</td><td>TCELL7:OUT_F0</td></tr>
<tr><td>FSWDATA28</td><td>output</td><td>TCELL6:OUT_OFX6</td></tr>
<tr><td>FSWDATA29</td><td>output</td><td>TCELL6:OUT_OFX5</td></tr>
<tr><td>FSWDATA3</td><td>output</td><td>TCELL8:OUT_F1</td></tr>
<tr><td>FSWDATA30</td><td>output</td><td>TCELL6:OUT_OFX4</td></tr>
<tr><td>FSWDATA31</td><td>output</td><td>TCELL6:OUT_OFX3</td></tr>
<tr><td>FSWDATA32</td><td>output</td><td>TCELL6:OUT_OFX2</td></tr>
<tr><td>FSWDATA33</td><td>output</td><td>TCELL6:OUT_OFX1</td></tr>
<tr><td>FSWDATA34</td><td>output</td><td>TCELL6:OUT_OFX0</td></tr>
<tr><td>FSWDATA35</td><td>output</td><td>TCELL6:OUT_Q7</td></tr>
<tr><td>FSWDATA4</td><td>output</td><td>TCELL8:OUT_F0</td></tr>
<tr><td>FSWDATA5</td><td>output</td><td>TCELL7:OUT_OFX6</td></tr>
<tr><td>FSWDATA6</td><td>output</td><td>TCELL7:OUT_OFX5</td></tr>
<tr><td>FSWDATA7</td><td>output</td><td>TCELL7:OUT_OFX4</td></tr>
<tr><td>FSWDATA8</td><td>output</td><td>TCELL7:OUT_OFX3</td></tr>
<tr><td>FSWDATA9</td><td>output</td><td>TCELL7:OUT_OFX2</td></tr>
<tr><td>FSWRN</td><td>output</td><td>TCELL8:OUT_F5</td></tr>
<tr><td>HCLKCIB</td><td>output</td><td>TCELL8:OUT_F6</td></tr>
<tr><td>MPIRSTN</td><td>input</td><td>TCELL6:IMUX_LSR0</td></tr>
<tr><td>SMIADDR0</td><td>output</td><td>TCELL10:OUT_F7</td></tr>
<tr><td>SMIADDR1</td><td>output</td><td>TCELL10:OUT_F6</td></tr>
<tr><td>SMIADDR2</td><td>output</td><td>TCELL10:OUT_F5</td></tr>
<tr><td>SMIADDR3</td><td>output</td><td>TCELL10:OUT_F4</td></tr>
<tr><td>SMIADDR4</td><td>output</td><td>TCELL10:OUT_F3</td></tr>
<tr><td>SMIADDR5</td><td>output</td><td>TCELL10:OUT_F2</td></tr>
<tr><td>SMIADDR6</td><td>output</td><td>TCELL10:OUT_F1</td></tr>
<tr><td>SMIADDR7</td><td>output</td><td>TCELL10:OUT_F0</td></tr>
<tr><td>SMIADDR8</td><td>output</td><td>TCELL9:OUT_OFX6</td></tr>
<tr><td>SMIADDR9</td><td>output</td><td>TCELL9:OUT_OFX5</td></tr>
<tr><td>SMICLK</td><td>output</td><td>TCELL10:OUT_Q0</td></tr>
<tr><td>SMIRD</td><td>output</td><td>TCELL10:OUT_Q1</td></tr>
<tr><td>SMIRDATA0</td><td>input</td><td>TCELL11:IMUX_C2</td></tr>
<tr><td>SMIRDATA1</td><td>input</td><td>TCELL11:IMUX_C1</td></tr>
<tr><td>SMIRDATA10</td><td>input</td><td>TCELL11:IMUX_B0</td></tr>
<tr><td>SMIRDATA11</td><td>input</td><td>TCELL11:IMUX_A7</td></tr>
<tr><td>SMIRDATA12</td><td>input</td><td>TCELL11:IMUX_A6</td></tr>
<tr><td>SMIRDATA13</td><td>input</td><td>TCELL11:IMUX_A5</td></tr>
<tr><td>SMIRDATA14</td><td>input</td><td>TCELL11:IMUX_A4</td></tr>
<tr><td>SMIRDATA15</td><td>input</td><td>TCELL11:IMUX_A3</td></tr>
<tr><td>SMIRDATA16</td><td>input</td><td>TCELL11:IMUX_A2</td></tr>
<tr><td>SMIRDATA17</td><td>input</td><td>TCELL11:IMUX_A1</td></tr>
<tr><td>SMIRDATA18</td><td>input</td><td>TCELL11:IMUX_A0</td></tr>
<tr><td>SMIRDATA19</td><td>input</td><td>TCELL10:IMUX_D3</td></tr>
<tr><td>SMIRDATA2</td><td>input</td><td>TCELL11:IMUX_C0</td></tr>
<tr><td>SMIRDATA20</td><td>input</td><td>TCELL10:IMUX_D2</td></tr>
<tr><td>SMIRDATA21</td><td>input</td><td>TCELL10:IMUX_D1</td></tr>
<tr><td>SMIRDATA22</td><td>input</td><td>TCELL10:IMUX_D0</td></tr>
<tr><td>SMIRDATA23</td><td>input</td><td>TCELL10:IMUX_C7</td></tr>
<tr><td>SMIRDATA24</td><td>input</td><td>TCELL10:IMUX_C6</td></tr>
<tr><td>SMIRDATA25</td><td>input</td><td>TCELL10:IMUX_C5</td></tr>
<tr><td>SMIRDATA26</td><td>input</td><td>TCELL10:IMUX_C4</td></tr>
<tr><td>SMIRDATA27</td><td>input</td><td>TCELL10:IMUX_C3</td></tr>
<tr><td>SMIRDATA28</td><td>input</td><td>TCELL10:IMUX_C2</td></tr>
<tr><td>SMIRDATA29</td><td>input</td><td>TCELL10:IMUX_C1</td></tr>
<tr><td>SMIRDATA3</td><td>input</td><td>TCELL11:IMUX_B7</td></tr>
<tr><td>SMIRDATA30</td><td>input</td><td>TCELL10:IMUX_C0</td></tr>
<tr><td>SMIRDATA31</td><td>input</td><td>TCELL10:IMUX_B7</td></tr>
<tr><td>SMIRDATA32</td><td>input</td><td>TCELL10:IMUX_B6</td></tr>
<tr><td>SMIRDATA33</td><td>input</td><td>TCELL10:IMUX_B5</td></tr>
<tr><td>SMIRDATA34</td><td>input</td><td>TCELL10:IMUX_B4</td></tr>
<tr><td>SMIRDATA35</td><td>input</td><td>TCELL10:IMUX_B3</td></tr>
<tr><td>SMIRDATA36</td><td>input</td><td>TCELL10:IMUX_B2</td></tr>
<tr><td>SMIRDATA37</td><td>input</td><td>TCELL10:IMUX_B1</td></tr>
<tr><td>SMIRDATA38</td><td>input</td><td>TCELL10:IMUX_B0</td></tr>
<tr><td>SMIRDATA39</td><td>input</td><td>TCELL10:IMUX_A7</td></tr>
<tr><td>SMIRDATA4</td><td>input</td><td>TCELL11:IMUX_B6</td></tr>
<tr><td>SMIRDATA40</td><td>input</td><td>TCELL10:IMUX_A6</td></tr>
<tr><td>SMIRDATA41</td><td>input</td><td>TCELL10:IMUX_A5</td></tr>
<tr><td>SMIRDATA42</td><td>input</td><td>TCELL10:IMUX_A4</td></tr>
<tr><td>SMIRDATA43</td><td>input</td><td>TCELL10:IMUX_A3</td></tr>
<tr><td>SMIRDATA44</td><td>input</td><td>TCELL10:IMUX_A2</td></tr>
<tr><td>SMIRDATA45</td><td>input</td><td>TCELL10:IMUX_A1</td></tr>
<tr><td>SMIRDATA46</td><td>input</td><td>TCELL10:IMUX_A0</td></tr>
<tr><td>SMIRDATA47</td><td>input</td><td>TCELL9:IMUX_D3</td></tr>
<tr><td>SMIRDATA48</td><td>input</td><td>TCELL9:IMUX_D2</td></tr>
<tr><td>SMIRDATA49</td><td>input</td><td>TCELL9:IMUX_D1</td></tr>
<tr><td>SMIRDATA5</td><td>input</td><td>TCELL11:IMUX_B5</td></tr>
<tr><td>SMIRDATA50</td><td>input</td><td>TCELL9:IMUX_D0</td></tr>
<tr><td>SMIRDATA51</td><td>input</td><td>TCELL9:IMUX_C7</td></tr>
<tr><td>SMIRDATA52</td><td>input</td><td>TCELL9:IMUX_C6</td></tr>
<tr><td>SMIRDATA53</td><td>input</td><td>TCELL9:IMUX_C5</td></tr>
<tr><td>SMIRDATA54</td><td>input</td><td>TCELL9:IMUX_C4</td></tr>
<tr><td>SMIRDATA55</td><td>input</td><td>TCELL9:IMUX_C3</td></tr>
<tr><td>SMIRDATA56</td><td>input</td><td>TCELL9:IMUX_C2</td></tr>
<tr><td>SMIRDATA57</td><td>input</td><td>TCELL9:IMUX_C1</td></tr>
<tr><td>SMIRDATA58</td><td>input</td><td>TCELL9:IMUX_C0</td></tr>
<tr><td>SMIRDATA59</td><td>input</td><td>TCELL9:IMUX_B7</td></tr>
<tr><td>SMIRDATA6</td><td>input</td><td>TCELL11:IMUX_B4</td></tr>
<tr><td>SMIRDATA60</td><td>input</td><td>TCELL9:IMUX_B6</td></tr>
<tr><td>SMIRDATA61</td><td>input</td><td>TCELL9:IMUX_B5</td></tr>
<tr><td>SMIRDATA62</td><td>input</td><td>TCELL9:IMUX_B4</td></tr>
<tr><td>SMIRDATA63</td><td>input</td><td>TCELL9:IMUX_B3</td></tr>
<tr><td>SMIRDATA7</td><td>input</td><td>TCELL11:IMUX_B3</td></tr>
<tr><td>SMIRDATA8</td><td>input</td><td>TCELL11:IMUX_B2</td></tr>
<tr><td>SMIRDATA9</td><td>input</td><td>TCELL11:IMUX_B1</td></tr>
<tr><td>SMIRSTN</td><td>output</td><td>TCELL10:OUT_Q2</td></tr>
<tr><td>SMIWDATA</td><td>output</td><td>TCELL10:OUT_Q3</td></tr>
<tr><td>SMIWR</td><td>output</td><td>TCELL10:OUT_Q4</td></tr>
<tr><td>SYSBDEBUG0</td><td>output</td><td>TCELL11:OUT_Q5</td></tr>
<tr><td>SYSBDEBUG1</td><td>output</td><td>TCELL11:OUT_Q4</td></tr>
<tr><td>SYSBDEBUG10</td><td>output</td><td>TCELL11:OUT_F3</td></tr>
<tr><td>SYSBDEBUG11</td><td>output</td><td>TCELL11:OUT_F2</td></tr>
<tr><td>SYSBDEBUG12</td><td>output</td><td>TCELL11:OUT_F1</td></tr>
<tr><td>SYSBDEBUG13</td><td>output</td><td>TCELL11:OUT_F0</td></tr>
<tr><td>SYSBDEBUG14</td><td>output</td><td>TCELL10:OUT_OFX6</td></tr>
<tr><td>SYSBDEBUG15</td><td>output</td><td>TCELL10:OUT_OFX5</td></tr>
<tr><td>SYSBDEBUG16</td><td>output</td><td>TCELL10:OUT_OFX4</td></tr>
<tr><td>SYSBDEBUG17</td><td>output</td><td>TCELL10:OUT_OFX3</td></tr>
<tr><td>SYSBDEBUG18</td><td>output</td><td>TCELL10:OUT_OFX2</td></tr>
<tr><td>SYSBDEBUG19</td><td>output</td><td>TCELL10:OUT_OFX1</td></tr>
<tr><td>SYSBDEBUG2</td><td>output</td><td>TCELL11:OUT_Q3</td></tr>
<tr><td>SYSBDEBUG20</td><td>output</td><td>TCELL10:OUT_OFX0</td></tr>
<tr><td>SYSBDEBUG21</td><td>output</td><td>TCELL10:OUT_Q7</td></tr>
<tr><td>SYSBDEBUG22</td><td>output</td><td>TCELL10:OUT_Q6</td></tr>
<tr><td>SYSBDEBUG23</td><td>output</td><td>TCELL10:OUT_Q5</td></tr>
<tr><td>SYSBDEBUG3</td><td>output</td><td>TCELL11:OUT_Q2</td></tr>
<tr><td>SYSBDEBUG4</td><td>output</td><td>TCELL11:OUT_Q1</td></tr>
<tr><td>SYSBDEBUG5</td><td>output</td><td>TCELL11:OUT_Q0</td></tr>
<tr><td>SYSBDEBUG6</td><td>output</td><td>TCELL11:OUT_F7</td></tr>
<tr><td>SYSBDEBUG7</td><td>output</td><td>TCELL11:OUT_F6</td></tr>
<tr><td>SYSBDEBUG8</td><td>output</td><td>TCELL11:OUT_F5</td></tr>
<tr><td>SYSBDEBUG9</td><td>output</td><td>TCELL11:OUT_F4</td></tr>
<tr><td>SYSRSTN</td><td>input</td><td>TCELL7:IMUX_LSR0</td></tr>
<tr><td>USERIRQI</td><td>input</td><td>TCELL11:IMUX_LSR0</td></tr>
<tr><td>USERIRQO</td><td>output</td><td>TCELL11:OUT_OFX1</td></tr>
<tr><td>USRCLK</td><td>input</td><td>TCELL6:IMUX_CLK0</td></tr>
</tbody>
</table></div>
<h3 id="bel-start"><a class="header" href="#bel-start">Bel START</a></h3>
<div class="table-wrapper"><table>
<caption>scm CONFIG bel START</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STARTCLK</td><td>input</td><td>TCELL7:IMUX_CLK0</td></tr>
</tbody>
</table></div>
<h3 id="bel-osc"><a class="header" href="#bel-osc">Bel OSC</a></h3>
<div class="table-wrapper"><table>
<caption>scm CONFIG bel OSC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFGCLK</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
</tbody>
</table></div>
<h3 id="bel-jtag"><a class="header" href="#bel-jtag">Bel JTAG</a></h3>
<div class="table-wrapper"><table>
<caption>scm CONFIG bel JTAG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>JCE1</td><td>output</td><td>TCELL8:OUT_Q6</td></tr>
<tr><td>JCE2</td><td>output</td><td>TCELL8:OUT_Q5</td></tr>
<tr><td>JCE3</td><td>output</td><td>TCELL8:OUT_Q4</td></tr>
<tr><td>JCE4</td><td>output</td><td>TCELL8:OUT_Q3</td></tr>
<tr><td>JCE5</td><td>output</td><td>TCELL8:OUT_Q2</td></tr>
<tr><td>JCE6</td><td>output</td><td>TCELL8:OUT_Q1</td></tr>
<tr><td>JCE7</td><td>output</td><td>TCELL8:OUT_Q0</td></tr>
<tr><td>JCE8</td><td>output</td><td>TCELL8:OUT_F7</td></tr>
<tr><td>JRSTN</td><td>output</td><td>TCELL8:OUT_Q7</td></tr>
<tr><td>JRTI1</td><td>output</td><td>TCELL9:OUT_F0</td></tr>
<tr><td>JRTI2</td><td>output</td><td>TCELL8:OUT_OFX6</td></tr>
<tr><td>JRTI3</td><td>output</td><td>TCELL8:OUT_OFX5</td></tr>
<tr><td>JRTI4</td><td>output</td><td>TCELL8:OUT_OFX4</td></tr>
<tr><td>JRTI5</td><td>output</td><td>TCELL8:OUT_OFX3</td></tr>
<tr><td>JRTI6</td><td>output</td><td>TCELL8:OUT_OFX2</td></tr>
<tr><td>JRTI7</td><td>output</td><td>TCELL8:OUT_OFX1</td></tr>
<tr><td>JRTI8</td><td>output</td><td>TCELL8:OUT_OFX0</td></tr>
<tr><td>JSHIFT</td><td>output</td><td>TCELL9:OUT_Q2</td></tr>
<tr><td>JTCK</td><td>output</td><td>TCELL9:OUT_Q3</td></tr>
<tr><td>JTDI</td><td>output</td><td>TCELL9:OUT_Q4</td></tr>
<tr><td>JTDO1</td><td>input</td><td>TCELL9:IMUX_A7</td></tr>
<tr><td>JTDO2</td><td>input</td><td>TCELL9:IMUX_A6</td></tr>
<tr><td>JTDO3</td><td>input</td><td>TCELL9:IMUX_A5</td></tr>
<tr><td>JTDO4</td><td>input</td><td>TCELL9:IMUX_A4</td></tr>
<tr><td>JTDO5</td><td>input</td><td>TCELL9:IMUX_A3</td></tr>
<tr><td>JTDO6</td><td>input</td><td>TCELL9:IMUX_A2</td></tr>
<tr><td>JTDO7</td><td>input</td><td>TCELL9:IMUX_A1</td></tr>
<tr><td>JTDO8</td><td>input</td><td>TCELL9:IMUX_A0</td></tr>
<tr><td>JUPDATE</td><td>output</td><td>TCELL9:OUT_Q5</td></tr>
<tr><td>PSRCAP</td><td>output</td><td>TCELL9:OUT_Q6</td></tr>
<tr><td>PSRENABLE1</td><td>output</td><td>TCELL9:OUT_Q7</td></tr>
<tr><td>PSRENABLE2</td><td>output</td><td>TCELL9:OUT_OFX0</td></tr>
<tr><td>PSRENABLE3</td><td>output</td><td>TCELL9:OUT_OFX1</td></tr>
<tr><td>PSROUT1</td><td>input</td><td>TCELL9:IMUX_B0</td></tr>
<tr><td>PSROUT2</td><td>input</td><td>TCELL9:IMUX_B1</td></tr>
<tr><td>PSROUT3</td><td>input</td><td>TCELL9:IMUX_B2</td></tr>
<tr><td>PSRSFTN</td><td>output</td><td>TCELL9:OUT_OFX2</td></tr>
<tr><td>SCANENABLE1</td><td>output</td><td>TCELL9:OUT_Q0</td></tr>
<tr><td>SCANENABLE2</td><td>output</td><td>TCELL9:OUT_F7</td></tr>
<tr><td>SCANENABLE3</td><td>output</td><td>TCELL9:OUT_F6</td></tr>
<tr><td>SCANENABLE4</td><td>output</td><td>TCELL9:OUT_F5</td></tr>
<tr><td>SCANENABLE5</td><td>output</td><td>TCELL9:OUT_F4</td></tr>
<tr><td>SCANENABLE6</td><td>output</td><td>TCELL9:OUT_F3</td></tr>
<tr><td>SCANENABLE7</td><td>output</td><td>TCELL9:OUT_F2</td></tr>
<tr><td>SCANENABLE8</td><td>output</td><td>TCELL9:OUT_F1</td></tr>
<tr><td>SCANI</td><td>output</td><td>TCELL9:OUT_Q1</td></tr>
<tr><td>TCK</td><td>output</td><td>TCELL11:OUT_Q6</td></tr>
<tr><td>TDI</td><td>output</td><td>TCELL11:OUT_Q7</td></tr>
<tr><td>TDO</td><td>input</td><td>TCELL11:IMUX_C4</td></tr>
<tr><td>TMS</td><td>output</td><td>TCELL11:OUT_OFX0</td></tr>
<tr><td>TRESET</td><td>output</td><td>TCELL9:OUT_OFX3</td></tr>
</tbody>
</table></div>
<h3 id="bel-rdbk"><a class="header" href="#bel-rdbk">Bel RDBK</a></h3>
<div class="table-wrapper"><table>
<caption>scm CONFIG bel RDBK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>FFRDCFG</td><td>input</td><td>TCELL9:IMUX_LSR0</td></tr>
<tr><td>FFRDCFGCLK</td><td>input</td><td>TCELL9:IMUX_CLK0</td></tr>
<tr><td>RDDATA</td><td>output</td><td>TCELL9:OUT_OFX4</td></tr>
</tbody>
</table></div>
<h3 id="bel-gsr"><a class="header" href="#bel-gsr">Bel GSR</a></h3>
<div class="table-wrapper"><table>
<caption>scm CONFIG bel GSR</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL12:IMUX_CLK1</td></tr>
<tr><td>USR</td><td>input</td><td>TCELL6:IMUX_D7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm CONFIG bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL4:IMUX_A0</td><td>SYSBUS.DMARDDATA0</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>SYSBUS.DMARDDATA1</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>SYSBUS.DMARDDATA2</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>SYSBUS.DMARDDATA3</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>SYSBUS.DMARDDATA4</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>SYSBUS.DMARDDATA5</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>SYSBUS.DMARDDATA6</td></tr>
<tr><td>TCELL4:IMUX_A7</td><td>SYSBUS.DMARDDATA7</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>SYSBUS.DMARDDATA8</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>SYSBUS.DMARDDATA9</td></tr>
<tr><td>TCELL4:IMUX_B2</td><td>SYSBUS.DMARDDATA10</td></tr>
<tr><td>TCELL4:IMUX_B3</td><td>SYSBUS.DMARDDATA11</td></tr>
<tr><td>TCELL4:IMUX_B4</td><td>SYSBUS.DMARDDATA12</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>SYSBUS.DMARDDATA13</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>SYSBUS.DMARDDATA14</td></tr>
<tr><td>TCELL4:IMUX_B7</td><td>SYSBUS.DMARDDATA15</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>SYSBUS.DMARDDATA16</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>SYSBUS.DMARDDATA17</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>SYSBUS.DMARDDATA18</td></tr>
<tr><td>TCELL4:IMUX_C3</td><td>SYSBUS.DMARDDATA19</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>SYSBUS.DMARDDATA20</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>SYSBUS.DMARDDATA21</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>SYSBUS.DMARDDATA22</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>SYSBUS.DMARDDATA23</td></tr>
<tr><td>TCELL4:IMUX_D0</td><td>SYSBUS.DMARDDATA24</td></tr>
<tr><td>TCELL4:IMUX_D1</td><td>SYSBUS.DMARDDATA25</td></tr>
<tr><td>TCELL4:IMUX_D2</td><td>SYSBUS.DMARDDATA26</td></tr>
<tr><td>TCELL4:IMUX_D3</td><td>SYSBUS.DMARDDATA27</td></tr>
<tr><td>TCELL4:IMUX_CLK0</td><td>SYSBUS.FMCLK</td></tr>
<tr><td>TCELL4:IMUX_LSR0</td><td>SYSBUS.FMIRQ</td></tr>
<tr><td>TCELL4:IMUX_LSR2</td><td>SYSBUS.FMRSTN</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>OSC.CFGCLK</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>SYSBUS.FMACK</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>SYSBUS.FMERR</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>SYSBUS.FMRDATA35</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>SYSBUS.FMRDATA34</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>SYSBUS.FMRDATA33</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>SYSBUS.FMRDATA32</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>SYSBUS.FMRDATA31</td></tr>
<tr><td>TCELL4:OUT_Q0</td><td>SYSBUS.FMRDATA30</td></tr>
<tr><td>TCELL4:OUT_Q1</td><td>SYSBUS.FMRDATA29</td></tr>
<tr><td>TCELL4:OUT_Q2</td><td>SYSBUS.FMRDATA28</td></tr>
<tr><td>TCELL4:OUT_Q3</td><td>SYSBUS.FMRDATA27</td></tr>
<tr><td>TCELL4:OUT_Q4</td><td>SYSBUS.FMRDATA26</td></tr>
<tr><td>TCELL4:OUT_Q5</td><td>SYSBUS.FMRDATA25</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>SYSBUS.FMRDATA24</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>SYSBUS.FMRDATA23</td></tr>
<tr><td>TCELL4:OUT_OFX0</td><td>SYSBUS.FMRDATA22</td></tr>
<tr><td>TCELL4:OUT_OFX1</td><td>SYSBUS.FMRDATA21</td></tr>
<tr><td>TCELL4:OUT_OFX2</td><td>SYSBUS.FMRDATA20</td></tr>
<tr><td>TCELL4:OUT_OFX3</td><td>SYSBUS.FMRDATA19</td></tr>
<tr><td>TCELL4:OUT_OFX4</td><td>SYSBUS.FMRDATA18</td></tr>
<tr><td>TCELL4:OUT_OFX5</td><td>SYSBUS.FMRDATA17</td></tr>
<tr><td>TCELL4:OUT_OFX6</td><td>SYSBUS.FMRDATA16</td></tr>
<tr><td>TCELL5:IMUX_A0</td><td>SYSBUS.DMARDDATA28</td></tr>
<tr><td>TCELL5:IMUX_A1</td><td>SYSBUS.DMARDDATA29</td></tr>
<tr><td>TCELL5:IMUX_A2</td><td>SYSBUS.DMARDDATA30</td></tr>
<tr><td>TCELL5:IMUX_A3</td><td>SYSBUS.DMARDDATA31</td></tr>
<tr><td>TCELL5:IMUX_A4</td><td>SYSBUS.DMARDPARITY0</td></tr>
<tr><td>TCELL5:IMUX_A5</td><td>SYSBUS.DMARDPARITY1</td></tr>
<tr><td>TCELL5:IMUX_A6</td><td>SYSBUS.DMARDPARITY2</td></tr>
<tr><td>TCELL5:IMUX_A7</td><td>SYSBUS.DMARDPARITY3</td></tr>
<tr><td>TCELL5:IMUX_B0</td><td>SYSBUS.DMARETRY</td></tr>
<tr><td>TCELL5:IMUX_B1</td><td>SYSBUS.DMATA</td></tr>
<tr><td>TCELL5:IMUX_B2</td><td>SYSBUS.DMATEA</td></tr>
<tr><td>TCELL5:IMUX_B3</td><td>SYSBUS.DMATRICTL</td></tr>
<tr><td>TCELL5:IMUX_B4</td><td>SYSBUS.DMATRIDATA</td></tr>
<tr><td>TCELL5:IMUX_B5</td><td>SYSBUS.FMADDR17</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>SYSBUS.FMADDR16</td></tr>
<tr><td>TCELL5:IMUX_B7</td><td>SYSBUS.FMADDR15</td></tr>
<tr><td>TCELL5:IMUX_C0</td><td>SYSBUS.FMADDR14</td></tr>
<tr><td>TCELL5:IMUX_C1</td><td>SYSBUS.FMADDR13</td></tr>
<tr><td>TCELL5:IMUX_C2</td><td>SYSBUS.FMADDR12</td></tr>
<tr><td>TCELL5:IMUX_C3</td><td>SYSBUS.FMADDR11</td></tr>
<tr><td>TCELL5:IMUX_C4</td><td>SYSBUS.FMADDR10</td></tr>
<tr><td>TCELL5:IMUX_C5</td><td>SYSBUS.FMADDR9</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>SYSBUS.FMADDR8</td></tr>
<tr><td>TCELL5:IMUX_C7</td><td>SYSBUS.FMADDR7</td></tr>
<tr><td>TCELL5:IMUX_D0</td><td>SYSBUS.FMADDR6</td></tr>
<tr><td>TCELL5:IMUX_D1</td><td>SYSBUS.FMADDR5</td></tr>
<tr><td>TCELL5:IMUX_D2</td><td>SYSBUS.FMADDR4</td></tr>
<tr><td>TCELL5:IMUX_D3</td><td>SYSBUS.FMADDR3</td></tr>
<tr><td>TCELL5:IMUX_CLK0</td><td>SYSBUS.FSCLK</td></tr>
<tr><td>TCELL5:IMUX_LSR0</td><td>SYSBUS.FSIRQ</td></tr>
<tr><td>TCELL5:IMUX_LSR2</td><td>SYSBUS.FSRSTN</td></tr>
<tr><td>TCELL5:OUT_F0</td><td>SYSBUS.FMRDATA15</td></tr>
<tr><td>TCELL5:OUT_F1</td><td>SYSBUS.FMRDATA14</td></tr>
<tr><td>TCELL5:OUT_F2</td><td>SYSBUS.FMRDATA13</td></tr>
<tr><td>TCELL5:OUT_F3</td><td>SYSBUS.FMRDATA12</td></tr>
<tr><td>TCELL5:OUT_F4</td><td>SYSBUS.FMRDATA11</td></tr>
<tr><td>TCELL5:OUT_F5</td><td>SYSBUS.FMRDATA10</td></tr>
<tr><td>TCELL5:OUT_F6</td><td>SYSBUS.FMRDATA9</td></tr>
<tr><td>TCELL5:OUT_F7</td><td>SYSBUS.FMRDATA8</td></tr>
<tr><td>TCELL5:OUT_Q0</td><td>SYSBUS.FMRDATA7</td></tr>
<tr><td>TCELL5:OUT_Q1</td><td>SYSBUS.FMRDATA6</td></tr>
<tr><td>TCELL5:OUT_Q2</td><td>SYSBUS.FMRDATA5</td></tr>
<tr><td>TCELL5:OUT_Q3</td><td>SYSBUS.FMRDATA4</td></tr>
<tr><td>TCELL5:OUT_Q4</td><td>SYSBUS.FMRDATA3</td></tr>
<tr><td>TCELL5:OUT_Q5</td><td>SYSBUS.FMRDATA2</td></tr>
<tr><td>TCELL5:OUT_Q6</td><td>SYSBUS.FMRDATA1</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>SYSBUS.FMRDATA0</td></tr>
<tr><td>TCELL5:OUT_OFX0</td><td>SYSBUS.FMRETRY</td></tr>
<tr><td>TCELL5:OUT_OFX1</td><td>SYSBUS.FSADDR17</td></tr>
<tr><td>TCELL5:OUT_OFX2</td><td>SYSBUS.FSADDR16</td></tr>
<tr><td>TCELL5:OUT_OFX3</td><td>SYSBUS.FSADDR15</td></tr>
<tr><td>TCELL5:OUT_OFX4</td><td>SYSBUS.FSADDR14</td></tr>
<tr><td>TCELL5:OUT_OFX5</td><td>SYSBUS.FSADDR13</td></tr>
<tr><td>TCELL5:OUT_OFX6</td><td>SYSBUS.FSADDR12</td></tr>
<tr><td>TCELL6:IMUX_A0</td><td>SYSBUS.FMADDR2</td></tr>
<tr><td>TCELL6:IMUX_A1</td><td>SYSBUS.FMADDR1</td></tr>
<tr><td>TCELL6:IMUX_A2</td><td>SYSBUS.FMADDR0</td></tr>
<tr><td>TCELL6:IMUX_A3</td><td>SYSBUS.FMBURST</td></tr>
<tr><td>TCELL6:IMUX_A4</td><td>SYSBUS.FMLOCK</td></tr>
<tr><td>TCELL6:IMUX_A5</td><td>SYSBUS.FMRDY</td></tr>
<tr><td>TCELL6:IMUX_A6</td><td>SYSBUS.FMSIZE1</td></tr>
<tr><td>TCELL6:IMUX_A7</td><td>SYSBUS.FMSIZE0</td></tr>
<tr><td>TCELL6:IMUX_B0</td><td>SYSBUS.FMWDATA35</td></tr>
<tr><td>TCELL6:IMUX_B1</td><td>SYSBUS.FMWDATA34</td></tr>
<tr><td>TCELL6:IMUX_B2</td><td>SYSBUS.FMWDATA33</td></tr>
<tr><td>TCELL6:IMUX_B3</td><td>SYSBUS.FMWDATA32</td></tr>
<tr><td>TCELL6:IMUX_B4</td><td>SYSBUS.FMWDATA31</td></tr>
<tr><td>TCELL6:IMUX_B5</td><td>SYSBUS.FMWDATA30</td></tr>
<tr><td>TCELL6:IMUX_B6</td><td>SYSBUS.FMWDATA29</td></tr>
<tr><td>TCELL6:IMUX_B7</td><td>SYSBUS.FMWDATA28</td></tr>
<tr><td>TCELL6:IMUX_C0</td><td>SYSBUS.FMWDATA27</td></tr>
<tr><td>TCELL6:IMUX_C1</td><td>SYSBUS.FMWDATA26</td></tr>
<tr><td>TCELL6:IMUX_C2</td><td>SYSBUS.FMWDATA25</td></tr>
<tr><td>TCELL6:IMUX_C3</td><td>SYSBUS.FMWDATA24</td></tr>
<tr><td>TCELL6:IMUX_C4</td><td>SYSBUS.FMWDATA23</td></tr>
<tr><td>TCELL6:IMUX_C5</td><td>SYSBUS.FMWDATA22</td></tr>
<tr><td>TCELL6:IMUX_C6</td><td>SYSBUS.FMWDATA21</td></tr>
<tr><td>TCELL6:IMUX_C7</td><td>SYSBUS.FMWDATA20</td></tr>
<tr><td>TCELL6:IMUX_D0</td><td>SYSBUS.FMWDATA19</td></tr>
<tr><td>TCELL6:IMUX_D1</td><td>SYSBUS.FMWDATA18</td></tr>
<tr><td>TCELL6:IMUX_D2</td><td>SYSBUS.FMWDATA17</td></tr>
<tr><td>TCELL6:IMUX_D3</td><td>SYSBUS.FMWDATA16</td></tr>
<tr><td>TCELL6:IMUX_D7</td><td>GSR.USR</td></tr>
<tr><td>TCELL6:IMUX_CLK0</td><td>SYSBUS.USRCLK</td></tr>
<tr><td>TCELL6:IMUX_LSR0</td><td>SYSBUS.MPIRSTN</td></tr>
<tr><td>TCELL6:OUT_F0</td><td>SYSBUS.FSADDR11</td></tr>
<tr><td>TCELL6:OUT_F1</td><td>SYSBUS.FSADDR10</td></tr>
<tr><td>TCELL6:OUT_F2</td><td>SYSBUS.FSADDR9</td></tr>
<tr><td>TCELL6:OUT_F3</td><td>SYSBUS.FSADDR8</td></tr>
<tr><td>TCELL6:OUT_F4</td><td>SYSBUS.FSADDR7</td></tr>
<tr><td>TCELL6:OUT_F5</td><td>SYSBUS.FSADDR6</td></tr>
<tr><td>TCELL6:OUT_F6</td><td>SYSBUS.FSADDR5</td></tr>
<tr><td>TCELL6:OUT_F7</td><td>SYSBUS.FSADDR4</td></tr>
<tr><td>TCELL6:OUT_Q0</td><td>SYSBUS.FSADDR3</td></tr>
<tr><td>TCELL6:OUT_Q1</td><td>SYSBUS.FSADDR2</td></tr>
<tr><td>TCELL6:OUT_Q2</td><td>SYSBUS.FSADDR1</td></tr>
<tr><td>TCELL6:OUT_Q3</td><td>SYSBUS.FSADDR0</td></tr>
<tr><td>TCELL6:OUT_Q4</td><td>SYSBUS.FSRDY</td></tr>
<tr><td>TCELL6:OUT_Q5</td><td>SYSBUS.FSSIZE1</td></tr>
<tr><td>TCELL6:OUT_Q6</td><td>SYSBUS.FSSIZE0</td></tr>
<tr><td>TCELL6:OUT_Q7</td><td>SYSBUS.FSWDATA35</td></tr>
<tr><td>TCELL6:OUT_OFX0</td><td>SYSBUS.FSWDATA34</td></tr>
<tr><td>TCELL6:OUT_OFX1</td><td>SYSBUS.FSWDATA33</td></tr>
<tr><td>TCELL6:OUT_OFX2</td><td>SYSBUS.FSWDATA32</td></tr>
<tr><td>TCELL6:OUT_OFX3</td><td>SYSBUS.FSWDATA31</td></tr>
<tr><td>TCELL6:OUT_OFX4</td><td>SYSBUS.FSWDATA30</td></tr>
<tr><td>TCELL6:OUT_OFX5</td><td>SYSBUS.FSWDATA29</td></tr>
<tr><td>TCELL6:OUT_OFX6</td><td>SYSBUS.FSWDATA28</td></tr>
<tr><td>TCELL7:IMUX_A0</td><td>SYSBUS.FMWDATA15</td></tr>
<tr><td>TCELL7:IMUX_A1</td><td>SYSBUS.FMWDATA14</td></tr>
<tr><td>TCELL7:IMUX_A2</td><td>SYSBUS.FMWDATA13</td></tr>
<tr><td>TCELL7:IMUX_A3</td><td>SYSBUS.FMWDATA12</td></tr>
<tr><td>TCELL7:IMUX_A4</td><td>SYSBUS.FMWDATA11</td></tr>
<tr><td>TCELL7:IMUX_A5</td><td>SYSBUS.FMWDATA10</td></tr>
<tr><td>TCELL7:IMUX_A6</td><td>SYSBUS.FMWDATA9</td></tr>
<tr><td>TCELL7:IMUX_A7</td><td>SYSBUS.FMWDATA8</td></tr>
<tr><td>TCELL7:IMUX_B0</td><td>SYSBUS.FMWDATA7</td></tr>
<tr><td>TCELL7:IMUX_B1</td><td>SYSBUS.FMWDATA6</td></tr>
<tr><td>TCELL7:IMUX_B2</td><td>SYSBUS.FMWDATA5</td></tr>
<tr><td>TCELL7:IMUX_B3</td><td>SYSBUS.FMWDATA4</td></tr>
<tr><td>TCELL7:IMUX_B4</td><td>SYSBUS.FMWDATA3</td></tr>
<tr><td>TCELL7:IMUX_B5</td><td>SYSBUS.FMWDATA2</td></tr>
<tr><td>TCELL7:IMUX_B6</td><td>SYSBUS.FMWDATA1</td></tr>
<tr><td>TCELL7:IMUX_B7</td><td>SYSBUS.FMWDATA0</td></tr>
<tr><td>TCELL7:IMUX_C0</td><td>SYSBUS.FMWRN</td></tr>
<tr><td>TCELL7:IMUX_C1</td><td>SYSBUS.FSACK</td></tr>
<tr><td>TCELL7:IMUX_C2</td><td>SYSBUS.FSERR</td></tr>
<tr><td>TCELL7:IMUX_C3</td><td>SYSBUS.FSRDATA35</td></tr>
<tr><td>TCELL7:IMUX_C4</td><td>SYSBUS.FSRDATA34</td></tr>
<tr><td>TCELL7:IMUX_C5</td><td>SYSBUS.FSRDATA33</td></tr>
<tr><td>TCELL7:IMUX_C6</td><td>SYSBUS.FSRDATA32</td></tr>
<tr><td>TCELL7:IMUX_C7</td><td>SYSBUS.FSRDATA31</td></tr>
<tr><td>TCELL7:IMUX_D0</td><td>SYSBUS.FSRDATA30</td></tr>
<tr><td>TCELL7:IMUX_D1</td><td>SYSBUS.FSRDATA29</td></tr>
<tr><td>TCELL7:IMUX_D2</td><td>SYSBUS.FSRDATA28</td></tr>
<tr><td>TCELL7:IMUX_D3</td><td>SYSBUS.FSRDATA27</td></tr>
<tr><td>TCELL7:IMUX_CLK0</td><td>START.STARTCLK</td></tr>
<tr><td>TCELL7:IMUX_LSR0</td><td>SYSBUS.SYSRSTN</td></tr>
<tr><td>TCELL7:OUT_F0</td><td>SYSBUS.FSWDATA27</td></tr>
<tr><td>TCELL7:OUT_F1</td><td>SYSBUS.FSWDATA26</td></tr>
<tr><td>TCELL7:OUT_F2</td><td>SYSBUS.FSWDATA25</td></tr>
<tr><td>TCELL7:OUT_F3</td><td>SYSBUS.FSWDATA24</td></tr>
<tr><td>TCELL7:OUT_F4</td><td>SYSBUS.FSWDATA23</td></tr>
<tr><td>TCELL7:OUT_F5</td><td>SYSBUS.FSWDATA22</td></tr>
<tr><td>TCELL7:OUT_F6</td><td>SYSBUS.FSWDATA21</td></tr>
<tr><td>TCELL7:OUT_F7</td><td>SYSBUS.FSWDATA20</td></tr>
<tr><td>TCELL7:OUT_Q0</td><td>SYSBUS.FSWDATA19</td></tr>
<tr><td>TCELL7:OUT_Q1</td><td>SYSBUS.FSWDATA18</td></tr>
<tr><td>TCELL7:OUT_Q2</td><td>SYSBUS.FSWDATA17</td></tr>
<tr><td>TCELL7:OUT_Q3</td><td>SYSBUS.FSWDATA16</td></tr>
<tr><td>TCELL7:OUT_Q4</td><td>SYSBUS.FSWDATA15</td></tr>
<tr><td>TCELL7:OUT_Q5</td><td>SYSBUS.FSWDATA14</td></tr>
<tr><td>TCELL7:OUT_Q6</td><td>SYSBUS.FSWDATA13</td></tr>
<tr><td>TCELL7:OUT_Q7</td><td>SYSBUS.FSWDATA12</td></tr>
<tr><td>TCELL7:OUT_OFX0</td><td>SYSBUS.FSWDATA11</td></tr>
<tr><td>TCELL7:OUT_OFX1</td><td>SYSBUS.FSWDATA10</td></tr>
<tr><td>TCELL7:OUT_OFX2</td><td>SYSBUS.FSWDATA9</td></tr>
<tr><td>TCELL7:OUT_OFX3</td><td>SYSBUS.FSWDATA8</td></tr>
<tr><td>TCELL7:OUT_OFX4</td><td>SYSBUS.FSWDATA7</td></tr>
<tr><td>TCELL7:OUT_OFX5</td><td>SYSBUS.FSWDATA6</td></tr>
<tr><td>TCELL7:OUT_OFX6</td><td>SYSBUS.FSWDATA5</td></tr>
<tr><td>TCELL8:IMUX_A0</td><td>SYSBUS.FSRDATA26</td></tr>
<tr><td>TCELL8:IMUX_A1</td><td>SYSBUS.FSRDATA25</td></tr>
<tr><td>TCELL8:IMUX_A2</td><td>SYSBUS.FSRDATA24</td></tr>
<tr><td>TCELL8:IMUX_A3</td><td>SYSBUS.FSRDATA23</td></tr>
<tr><td>TCELL8:IMUX_A4</td><td>SYSBUS.FSRDATA22</td></tr>
<tr><td>TCELL8:IMUX_A5</td><td>SYSBUS.FSRDATA21</td></tr>
<tr><td>TCELL8:IMUX_A6</td><td>SYSBUS.FSRDATA20</td></tr>
<tr><td>TCELL8:IMUX_A7</td><td>SYSBUS.FSRDATA19</td></tr>
<tr><td>TCELL8:IMUX_B0</td><td>SYSBUS.FSRDATA18</td></tr>
<tr><td>TCELL8:IMUX_B1</td><td>SYSBUS.FSRDATA17</td></tr>
<tr><td>TCELL8:IMUX_B2</td><td>SYSBUS.FSRDATA16</td></tr>
<tr><td>TCELL8:IMUX_B3</td><td>SYSBUS.FSRDATA15</td></tr>
<tr><td>TCELL8:IMUX_B4</td><td>SYSBUS.FSRDATA14</td></tr>
<tr><td>TCELL8:IMUX_B5</td><td>SYSBUS.FSRDATA13</td></tr>
<tr><td>TCELL8:IMUX_B6</td><td>SYSBUS.FSRDATA12</td></tr>
<tr><td>TCELL8:IMUX_B7</td><td>SYSBUS.FSRDATA11</td></tr>
<tr><td>TCELL8:IMUX_C0</td><td>SYSBUS.FSRDATA10</td></tr>
<tr><td>TCELL8:IMUX_C1</td><td>SYSBUS.FSRDATA9</td></tr>
<tr><td>TCELL8:IMUX_C2</td><td>SYSBUS.FSRDATA8</td></tr>
<tr><td>TCELL8:IMUX_C3</td><td>SYSBUS.FSRDATA7</td></tr>
<tr><td>TCELL8:IMUX_C4</td><td>SYSBUS.FSRDATA6</td></tr>
<tr><td>TCELL8:IMUX_C5</td><td>SYSBUS.FSRDATA5</td></tr>
<tr><td>TCELL8:IMUX_C6</td><td>SYSBUS.FSRDATA4</td></tr>
<tr><td>TCELL8:IMUX_C7</td><td>SYSBUS.FSRDATA3</td></tr>
<tr><td>TCELL8:IMUX_D0</td><td>SYSBUS.FSRDATA2</td></tr>
<tr><td>TCELL8:IMUX_D1</td><td>SYSBUS.FSRDATA1</td></tr>
<tr><td>TCELL8:IMUX_D2</td><td>SYSBUS.FSRDATA0</td></tr>
<tr><td>TCELL8:IMUX_D3</td><td>SYSBUS.FSRETRY</td></tr>
<tr><td>TCELL8:OUT_F0</td><td>SYSBUS.FSWDATA4</td></tr>
<tr><td>TCELL8:OUT_F1</td><td>SYSBUS.FSWDATA3</td></tr>
<tr><td>TCELL8:OUT_F2</td><td>SYSBUS.FSWDATA2</td></tr>
<tr><td>TCELL8:OUT_F3</td><td>SYSBUS.FSWDATA1</td></tr>
<tr><td>TCELL8:OUT_F4</td><td>SYSBUS.FSWDATA0</td></tr>
<tr><td>TCELL8:OUT_F5</td><td>SYSBUS.FSWRN</td></tr>
<tr><td>TCELL8:OUT_F6</td><td>SYSBUS.HCLKCIB</td></tr>
<tr><td>TCELL8:OUT_F7</td><td>JTAG.JCE8</td></tr>
<tr><td>TCELL8:OUT_Q0</td><td>JTAG.JCE7</td></tr>
<tr><td>TCELL8:OUT_Q1</td><td>JTAG.JCE6</td></tr>
<tr><td>TCELL8:OUT_Q2</td><td>JTAG.JCE5</td></tr>
<tr><td>TCELL8:OUT_Q3</td><td>JTAG.JCE4</td></tr>
<tr><td>TCELL8:OUT_Q4</td><td>JTAG.JCE3</td></tr>
<tr><td>TCELL8:OUT_Q5</td><td>JTAG.JCE2</td></tr>
<tr><td>TCELL8:OUT_Q6</td><td>JTAG.JCE1</td></tr>
<tr><td>TCELL8:OUT_Q7</td><td>JTAG.JRSTN</td></tr>
<tr><td>TCELL8:OUT_OFX0</td><td>JTAG.JRTI8</td></tr>
<tr><td>TCELL8:OUT_OFX1</td><td>JTAG.JRTI7</td></tr>
<tr><td>TCELL8:OUT_OFX2</td><td>JTAG.JRTI6</td></tr>
<tr><td>TCELL8:OUT_OFX3</td><td>JTAG.JRTI5</td></tr>
<tr><td>TCELL8:OUT_OFX4</td><td>JTAG.JRTI4</td></tr>
<tr><td>TCELL8:OUT_OFX5</td><td>JTAG.JRTI3</td></tr>
<tr><td>TCELL8:OUT_OFX6</td><td>JTAG.JRTI2</td></tr>
<tr><td>TCELL9:IMUX_A0</td><td>JTAG.JTDO8</td></tr>
<tr><td>TCELL9:IMUX_A1</td><td>JTAG.JTDO7</td></tr>
<tr><td>TCELL9:IMUX_A2</td><td>JTAG.JTDO6</td></tr>
<tr><td>TCELL9:IMUX_A3</td><td>JTAG.JTDO5</td></tr>
<tr><td>TCELL9:IMUX_A4</td><td>JTAG.JTDO4</td></tr>
<tr><td>TCELL9:IMUX_A5</td><td>JTAG.JTDO3</td></tr>
<tr><td>TCELL9:IMUX_A6</td><td>JTAG.JTDO2</td></tr>
<tr><td>TCELL9:IMUX_A7</td><td>JTAG.JTDO1</td></tr>
<tr><td>TCELL9:IMUX_B0</td><td>JTAG.PSROUT1</td></tr>
<tr><td>TCELL9:IMUX_B1</td><td>JTAG.PSROUT2</td></tr>
<tr><td>TCELL9:IMUX_B2</td><td>JTAG.PSROUT3</td></tr>
<tr><td>TCELL9:IMUX_B3</td><td>SYSBUS.SMIRDATA63</td></tr>
<tr><td>TCELL9:IMUX_B4</td><td>SYSBUS.SMIRDATA62</td></tr>
<tr><td>TCELL9:IMUX_B5</td><td>SYSBUS.SMIRDATA61</td></tr>
<tr><td>TCELL9:IMUX_B6</td><td>SYSBUS.SMIRDATA60</td></tr>
<tr><td>TCELL9:IMUX_B7</td><td>SYSBUS.SMIRDATA59</td></tr>
<tr><td>TCELL9:IMUX_C0</td><td>SYSBUS.SMIRDATA58</td></tr>
<tr><td>TCELL9:IMUX_C1</td><td>SYSBUS.SMIRDATA57</td></tr>
<tr><td>TCELL9:IMUX_C2</td><td>SYSBUS.SMIRDATA56</td></tr>
<tr><td>TCELL9:IMUX_C3</td><td>SYSBUS.SMIRDATA55</td></tr>
<tr><td>TCELL9:IMUX_C4</td><td>SYSBUS.SMIRDATA54</td></tr>
<tr><td>TCELL9:IMUX_C5</td><td>SYSBUS.SMIRDATA53</td></tr>
<tr><td>TCELL9:IMUX_C6</td><td>SYSBUS.SMIRDATA52</td></tr>
<tr><td>TCELL9:IMUX_C7</td><td>SYSBUS.SMIRDATA51</td></tr>
<tr><td>TCELL9:IMUX_D0</td><td>SYSBUS.SMIRDATA50</td></tr>
<tr><td>TCELL9:IMUX_D1</td><td>SYSBUS.SMIRDATA49</td></tr>
<tr><td>TCELL9:IMUX_D2</td><td>SYSBUS.SMIRDATA48</td></tr>
<tr><td>TCELL9:IMUX_D3</td><td>SYSBUS.SMIRDATA47</td></tr>
<tr><td>TCELL9:IMUX_CLK0</td><td>RDBK.FFRDCFGCLK</td></tr>
<tr><td>TCELL9:IMUX_LSR0</td><td>RDBK.FFRDCFG</td></tr>
<tr><td>TCELL9:OUT_F0</td><td>JTAG.JRTI1</td></tr>
<tr><td>TCELL9:OUT_F1</td><td>JTAG.SCANENABLE8</td></tr>
<tr><td>TCELL9:OUT_F2</td><td>JTAG.SCANENABLE7</td></tr>
<tr><td>TCELL9:OUT_F3</td><td>JTAG.SCANENABLE6</td></tr>
<tr><td>TCELL9:OUT_F4</td><td>JTAG.SCANENABLE5</td></tr>
<tr><td>TCELL9:OUT_F5</td><td>JTAG.SCANENABLE4</td></tr>
<tr><td>TCELL9:OUT_F6</td><td>JTAG.SCANENABLE3</td></tr>
<tr><td>TCELL9:OUT_F7</td><td>JTAG.SCANENABLE2</td></tr>
<tr><td>TCELL9:OUT_Q0</td><td>JTAG.SCANENABLE1</td></tr>
<tr><td>TCELL9:OUT_Q1</td><td>JTAG.SCANI</td></tr>
<tr><td>TCELL9:OUT_Q2</td><td>JTAG.JSHIFT</td></tr>
<tr><td>TCELL9:OUT_Q3</td><td>JTAG.JTCK</td></tr>
<tr><td>TCELL9:OUT_Q4</td><td>JTAG.JTDI</td></tr>
<tr><td>TCELL9:OUT_Q5</td><td>JTAG.JUPDATE</td></tr>
<tr><td>TCELL9:OUT_Q6</td><td>JTAG.PSRCAP</td></tr>
<tr><td>TCELL9:OUT_Q7</td><td>JTAG.PSRENABLE1</td></tr>
<tr><td>TCELL9:OUT_OFX0</td><td>JTAG.PSRENABLE2</td></tr>
<tr><td>TCELL9:OUT_OFX1</td><td>JTAG.PSRENABLE3</td></tr>
<tr><td>TCELL9:OUT_OFX2</td><td>JTAG.PSRSFTN</td></tr>
<tr><td>TCELL9:OUT_OFX3</td><td>JTAG.TRESET</td></tr>
<tr><td>TCELL9:OUT_OFX4</td><td>RDBK.RDDATA</td></tr>
<tr><td>TCELL9:OUT_OFX5</td><td>SYSBUS.SMIADDR9</td></tr>
<tr><td>TCELL9:OUT_OFX6</td><td>SYSBUS.SMIADDR8</td></tr>
<tr><td>TCELL10:IMUX_A0</td><td>SYSBUS.SMIRDATA46</td></tr>
<tr><td>TCELL10:IMUX_A1</td><td>SYSBUS.SMIRDATA45</td></tr>
<tr><td>TCELL10:IMUX_A2</td><td>SYSBUS.SMIRDATA44</td></tr>
<tr><td>TCELL10:IMUX_A3</td><td>SYSBUS.SMIRDATA43</td></tr>
<tr><td>TCELL10:IMUX_A4</td><td>SYSBUS.SMIRDATA42</td></tr>
<tr><td>TCELL10:IMUX_A5</td><td>SYSBUS.SMIRDATA41</td></tr>
<tr><td>TCELL10:IMUX_A6</td><td>SYSBUS.SMIRDATA40</td></tr>
<tr><td>TCELL10:IMUX_A7</td><td>SYSBUS.SMIRDATA39</td></tr>
<tr><td>TCELL10:IMUX_B0</td><td>SYSBUS.SMIRDATA38</td></tr>
<tr><td>TCELL10:IMUX_B1</td><td>SYSBUS.SMIRDATA37</td></tr>
<tr><td>TCELL10:IMUX_B2</td><td>SYSBUS.SMIRDATA36</td></tr>
<tr><td>TCELL10:IMUX_B3</td><td>SYSBUS.SMIRDATA35</td></tr>
<tr><td>TCELL10:IMUX_B4</td><td>SYSBUS.SMIRDATA34</td></tr>
<tr><td>TCELL10:IMUX_B5</td><td>SYSBUS.SMIRDATA33</td></tr>
<tr><td>TCELL10:IMUX_B6</td><td>SYSBUS.SMIRDATA32</td></tr>
<tr><td>TCELL10:IMUX_B7</td><td>SYSBUS.SMIRDATA31</td></tr>
<tr><td>TCELL10:IMUX_C0</td><td>SYSBUS.SMIRDATA30</td></tr>
<tr><td>TCELL10:IMUX_C1</td><td>SYSBUS.SMIRDATA29</td></tr>
<tr><td>TCELL10:IMUX_C2</td><td>SYSBUS.SMIRDATA28</td></tr>
<tr><td>TCELL10:IMUX_C3</td><td>SYSBUS.SMIRDATA27</td></tr>
<tr><td>TCELL10:IMUX_C4</td><td>SYSBUS.SMIRDATA26</td></tr>
<tr><td>TCELL10:IMUX_C5</td><td>SYSBUS.SMIRDATA25</td></tr>
<tr><td>TCELL10:IMUX_C6</td><td>SYSBUS.SMIRDATA24</td></tr>
<tr><td>TCELL10:IMUX_C7</td><td>SYSBUS.SMIRDATA23</td></tr>
<tr><td>TCELL10:IMUX_D0</td><td>SYSBUS.SMIRDATA22</td></tr>
<tr><td>TCELL10:IMUX_D1</td><td>SYSBUS.SMIRDATA21</td></tr>
<tr><td>TCELL10:IMUX_D2</td><td>SYSBUS.SMIRDATA20</td></tr>
<tr><td>TCELL10:IMUX_D3</td><td>SYSBUS.SMIRDATA19</td></tr>
<tr><td>TCELL10:OUT_F0</td><td>SYSBUS.SMIADDR7</td></tr>
<tr><td>TCELL10:OUT_F1</td><td>SYSBUS.SMIADDR6</td></tr>
<tr><td>TCELL10:OUT_F2</td><td>SYSBUS.SMIADDR5</td></tr>
<tr><td>TCELL10:OUT_F3</td><td>SYSBUS.SMIADDR4</td></tr>
<tr><td>TCELL10:OUT_F4</td><td>SYSBUS.SMIADDR3</td></tr>
<tr><td>TCELL10:OUT_F5</td><td>SYSBUS.SMIADDR2</td></tr>
<tr><td>TCELL10:OUT_F6</td><td>SYSBUS.SMIADDR1</td></tr>
<tr><td>TCELL10:OUT_F7</td><td>SYSBUS.SMIADDR0</td></tr>
<tr><td>TCELL10:OUT_Q0</td><td>SYSBUS.SMICLK</td></tr>
<tr><td>TCELL10:OUT_Q1</td><td>SYSBUS.SMIRD</td></tr>
<tr><td>TCELL10:OUT_Q2</td><td>SYSBUS.SMIRSTN</td></tr>
<tr><td>TCELL10:OUT_Q3</td><td>SYSBUS.SMIWDATA</td></tr>
<tr><td>TCELL10:OUT_Q4</td><td>SYSBUS.SMIWR</td></tr>
<tr><td>TCELL10:OUT_Q5</td><td>SYSBUS.SYSBDEBUG23</td></tr>
<tr><td>TCELL10:OUT_Q6</td><td>SYSBUS.SYSBDEBUG22</td></tr>
<tr><td>TCELL10:OUT_Q7</td><td>SYSBUS.SYSBDEBUG21</td></tr>
<tr><td>TCELL10:OUT_OFX0</td><td>SYSBUS.SYSBDEBUG20</td></tr>
<tr><td>TCELL10:OUT_OFX1</td><td>SYSBUS.SYSBDEBUG19</td></tr>
<tr><td>TCELL10:OUT_OFX2</td><td>SYSBUS.SYSBDEBUG18</td></tr>
<tr><td>TCELL10:OUT_OFX3</td><td>SYSBUS.SYSBDEBUG17</td></tr>
<tr><td>TCELL10:OUT_OFX4</td><td>SYSBUS.SYSBDEBUG16</td></tr>
<tr><td>TCELL10:OUT_OFX5</td><td>SYSBUS.SYSBDEBUG15</td></tr>
<tr><td>TCELL10:OUT_OFX6</td><td>SYSBUS.SYSBDEBUG14</td></tr>
<tr><td>TCELL11:IMUX_A0</td><td>SYSBUS.SMIRDATA18</td></tr>
<tr><td>TCELL11:IMUX_A1</td><td>SYSBUS.SMIRDATA17</td></tr>
<tr><td>TCELL11:IMUX_A2</td><td>SYSBUS.SMIRDATA16</td></tr>
<tr><td>TCELL11:IMUX_A3</td><td>SYSBUS.SMIRDATA15</td></tr>
<tr><td>TCELL11:IMUX_A4</td><td>SYSBUS.SMIRDATA14</td></tr>
<tr><td>TCELL11:IMUX_A5</td><td>SYSBUS.SMIRDATA13</td></tr>
<tr><td>TCELL11:IMUX_A6</td><td>SYSBUS.SMIRDATA12</td></tr>
<tr><td>TCELL11:IMUX_A7</td><td>SYSBUS.SMIRDATA11</td></tr>
<tr><td>TCELL11:IMUX_B0</td><td>SYSBUS.SMIRDATA10</td></tr>
<tr><td>TCELL11:IMUX_B1</td><td>SYSBUS.SMIRDATA9</td></tr>
<tr><td>TCELL11:IMUX_B2</td><td>SYSBUS.SMIRDATA8</td></tr>
<tr><td>TCELL11:IMUX_B3</td><td>SYSBUS.SMIRDATA7</td></tr>
<tr><td>TCELL11:IMUX_B4</td><td>SYSBUS.SMIRDATA6</td></tr>
<tr><td>TCELL11:IMUX_B5</td><td>SYSBUS.SMIRDATA5</td></tr>
<tr><td>TCELL11:IMUX_B6</td><td>SYSBUS.SMIRDATA4</td></tr>
<tr><td>TCELL11:IMUX_B7</td><td>SYSBUS.SMIRDATA3</td></tr>
<tr><td>TCELL11:IMUX_C0</td><td>SYSBUS.SMIRDATA2</td></tr>
<tr><td>TCELL11:IMUX_C1</td><td>SYSBUS.SMIRDATA1</td></tr>
<tr><td>TCELL11:IMUX_C2</td><td>SYSBUS.SMIRDATA0</td></tr>
<tr><td>TCELL11:IMUX_C4</td><td>JTAG.TDO</td></tr>
<tr><td>TCELL11:IMUX_CLK0</td><td>SERDES_CENTER.FFC_CK_CORE_TX</td></tr>
<tr><td>TCELL11:IMUX_LSR0</td><td>SYSBUS.USERIRQI</td></tr>
<tr><td>TCELL11:OUT_F0</td><td>SYSBUS.SYSBDEBUG13</td></tr>
<tr><td>TCELL11:OUT_F1</td><td>SYSBUS.SYSBDEBUG12</td></tr>
<tr><td>TCELL11:OUT_F2</td><td>SYSBUS.SYSBDEBUG11</td></tr>
<tr><td>TCELL11:OUT_F3</td><td>SYSBUS.SYSBDEBUG10</td></tr>
<tr><td>TCELL11:OUT_F4</td><td>SYSBUS.SYSBDEBUG9</td></tr>
<tr><td>TCELL11:OUT_F5</td><td>SYSBUS.SYSBDEBUG8</td></tr>
<tr><td>TCELL11:OUT_F6</td><td>SYSBUS.SYSBDEBUG7</td></tr>
<tr><td>TCELL11:OUT_F7</td><td>SYSBUS.SYSBDEBUG6</td></tr>
<tr><td>TCELL11:OUT_Q0</td><td>SYSBUS.SYSBDEBUG5</td></tr>
<tr><td>TCELL11:OUT_Q1</td><td>SYSBUS.SYSBDEBUG4</td></tr>
<tr><td>TCELL11:OUT_Q2</td><td>SYSBUS.SYSBDEBUG3</td></tr>
<tr><td>TCELL11:OUT_Q3</td><td>SYSBUS.SYSBDEBUG2</td></tr>
<tr><td>TCELL11:OUT_Q4</td><td>SYSBUS.SYSBDEBUG1</td></tr>
<tr><td>TCELL11:OUT_Q5</td><td>SYSBUS.SYSBDEBUG0</td></tr>
<tr><td>TCELL11:OUT_Q6</td><td>JTAG.TCK</td></tr>
<tr><td>TCELL11:OUT_Q7</td><td>JTAG.TDI</td></tr>
<tr><td>TCELL11:OUT_OFX0</td><td>JTAG.TMS</td></tr>
<tr><td>TCELL11:OUT_OFX1</td><td>SYSBUS.USERIRQO</td></tr>
<tr><td>TCELL12:IMUX_CLK1</td><td>GSR.CLK</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../scm/serdes.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ecp/index.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../scm/serdes.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ecp/index.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
