# SystemVerilog Assertions

Class project (Low-Level HW Digital Systems II) to practice systemverilog and systemverilog asserions.

Implemented a cound and a FIFO, defined properties to check the behavior of the modules and created asserions for each one printing pass/fail messages.
