#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 28 15:13:40 2022
# Process ID: 13828
# Current directory: D:/Vteacher/DPath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22712 D:\Vteacher\DPath\DPath.xpr
# Log file: D:/Vteacher/DPath/vivado.log
# Journal file: D:/Vteacher/DPath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vteacher/DPath/DPath.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vteacher/DPath/DPath.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1107.281 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open D:/Vteacher/DPath/DPath.srcs/sources_1/new/ImmGen.v w ]
add_files D:/Vteacher/DPath/DPath.srcs/sources_1/new/ImmGen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/Vfile [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vfile'.
create_ip -name mux4132 -vendor xilinx.com -library user -version 1.0 -module_name mux4132_0
generate_target {instantiation_template} [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mux4132_0'...
generate_target all [get_files  d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mux4132_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mux4132_0'...
catch { config_ip_cache -export [get_ips -all mux4132_0] }
export_ip_user_files -of_objects [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci]
launch_runs mux4132_0_synth_1 -jobs 4
[Thu Apr 28 15:32:00 2022] Launched mux4132_0_synth_1...
Run output will be captured here: D:/Vteacher/DPath/DPath.runs/mux4132_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci] -directory D:/Vteacher/DPath/DPath.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/DPath/DPath.ip_user_files -ipstatic_source_dir D:/Vteacher/DPath/DPath.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/DPath/DPath.cache/compile_simlib/modelsim} {questa=D:/Vteacher/DPath/DPath.cache/compile_simlib/questa} {riviera=D:/Vteacher/DPath/DPath.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/DPath/DPath.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name ALU32 -vendor xilinx.com -library user -version 1.0 -module_name ALU32_0
generate_target {instantiation_template} [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ALU32_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ALU32_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ALU32_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'ALU32_0'...
catch { config_ip_cache -export [get_ips -all ALU32_0] }
export_ip_user_files -of_objects [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci]
launch_runs ALU32_0_synth_1 -jobs 4
[Thu Apr 28 17:05:31 2022] Launched ALU32_0_synth_1...
Run output will be captured here: D:/Vteacher/DPath/DPath.runs/ALU32_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci] -directory D:/Vteacher/DPath/DPath.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/DPath/DPath.ip_user_files -ipstatic_source_dir D:/Vteacher/DPath/DPath.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/DPath/DPath.cache/compile_simlib/modelsim} {questa=D:/Vteacher/DPath/DPath.cache/compile_simlib/questa} {riviera=D:/Vteacher/DPath/DPath.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/DPath/DPath.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/Vteacher/DPath/DPath.srcs/sources_1/new/ALU_L4.v] -no_script -reset -force -quiet
remove_files  D:/Vteacher/DPath/DPath.srcs/sources_1/new/ALU_L4.v
file delete -force D:/Vteacher/DPath/DPath.srcs/sources_1/new/ALU_L4.v
launch_runs synth_1 -jobs 4
[Thu Apr 28 17:11:33 2022] Launched synth_1...
Run output will be captured here: D:/Vteacher/DPath/DPath.runs/synth_1/runme.log
create_project Cctrl D:/Vteacher/Cctrl -part xc7k160tffg676-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1108.020 ; gain = 0.602
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 18:25:49 2022...
