<?xml version="1.0"?>
<!--
  Copyright 2023 NXP

  SPDX-License-Identifier: BSD-3-Clause 
-->
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/5.0/regsPeripheral.xsd"
  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/5.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/5.0/regsPeripheral.xsd">
  <register offset="0" width="8" name="FLW_Configuration" description="FLW Configuration" reset_value="0b11111111">
    <bit_field offset="0" width="1" name="RESTORE_FLW_FLAG" access="RW" reset_value="1" description="FLW Configuration">
      <bit_field_value name="NORMAL" value="0b0" description="Normal, use specified mapping"/>
      <bit_field_value name="UNINITIALIZED" value="0b1" description="Dual Image Boot is uninitialized"/>
    </bit_field>
    <reserved_bit_field offset="1" width="7" reset_value="0x7F"/>
  </register>
  <register offset="0x8" width="32" name="FLW_REGION_ABASE" access="RW" reset_value="0xFFFFFFFF" description="FLW region, the starting address of the alternative boot image">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0xC" width="32" name="FLW_REGION_BCNT" access="RW" reset_value="0xFFFFFFFF" description="FLW region, the size of the alternative boot image in 32 KB blocks">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x10" width="8" name="CONFIGURE_NPX_FOR_NORMAL_BOOT" description="NPX configuration">
    <bit_field offset="0" width="1" name="USE_PRINCE" access="RW" reset_value="1" description="Configure NPX to use PRINCE">
      <bit_field_value name="CONFIGURE_NPX" value="0b0" description="Configure NPX"/>
      <bit_field_value name="NOT_CONFIGURE_NPX" value="0b1" description="Not configure NPX"/>
    </bit_field>
    <bit_field offset="1" width="1" name="GLOBAL_CLOCK" access="RW" reset_value="1" description="Global clock">
      <bit_field_value name="ENABLE" value="0b0" description="Global clock enable"/>
      <bit_field_value name="DISABLE" value="0b1" description="Global clock disable"/>
    </bit_field>
    <bit_field offset="2" width="1" name="SYSTEM_CLOCK" access="RW" reset_value="1" description="System clock">
      <bit_field_value name="ENABLE" value="0b0" description="System clock enable"/>
      <bit_field_value name="DISABLE" value="0b1" description="System clock disable"/>
    </bit_field>
    <bit_field offset="3" width="1" name="GLOBAL_DECRYPTION" access="RW" reset_value="1" description="Global decryption">
      <bit_field_value name="ENABLE" value="0b0" description="Global decryption enable"/>
      <bit_field_value name="DISABLE" value="0b1" description="Global decryption disable"/>
    </bit_field>
    <bit_field offset="4" width="1" name="GLOBAL_ENCRYPTION" access="RW" reset_value="1" description="Global encryption">
      <bit_field_value name="ENABLE" value="0b0" description="Global encryption enable"/>
      <bit_field_value name="DISABLE" value="0b1" description="Global encryption disable"/>
    </bit_field>
    <reserved_bit_field offset="5" width="3" reset_value="0x7"/>
  </register>
  <register offset="0x11" width="8" name="STICKY" description="NPX configuration">
    <bit_field offset="0" width="1" name="CONFIGURE_NPX_REQUIRED" access="RW" reset_value="1" description="Configure NPX required">
      <bit_field_value name="REQUIRED" value="0b0" description="NPX config. required; ROM follows normal boot path"/>
      <bit_field_value name="NOT_REQUIRED" value="0b1" description="Not required, ROM follows Low-power wakeup path"/>
    </bit_field>
    <reserved_bit_field offset="1" width="7" reset_value="0x7F"/>
  </register>
  <register offset="0x18" width="32" name="NPX_REGIONS_VALID" description="NPX regions valid">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x1C" width="32" name="NPX_REGIONS_COUNT" description="NPX regions count">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x20" width="32" name="NPX_REGION_0_VALID" description="NPX region 0 valid">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x24" width="32" name="NPX_REGION_0_START_ADDRESS" description="NPX region 0 start address">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x28" width="32" name="NPX_REGION_0_END_ADDRESS" description="NPX region 0 end address">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x2C" width="32" name="NPX_REGION_1_VALID" description="NPX region 1 valid">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x30" width="32" name="NPX_REGION_1_START_ADDRESS" description="NPX region 1 start address">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x34" width="32" name="NPX_REGION_1_END_ADDRESS" description="NPX region 1 end address">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x38" width="32" name="NPX_REGION_2_VALID" description="NPX region 2 valid">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x3C" width="32" name="NPX_REGION_2_START_ADDRESS" description="NPX region 2 start address">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x40" width="32" name="NPX_REGION_2_END_ADDRESS" description="NPX region 2 end address">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x44" width="32" name="NPX_REGION_3_VALID" description="NPX region 3 valid">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x48" width="32" name="NPX_REGION_3_START_ADDRESS" description="NPX region 3 start address">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x4C" width="32" name="NPX_REGION_3_END_ADDRESS" description="NPX region 3 end address">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x50" width="8" name="BOOT_CONFIGURATION" reset_value="0b11111111" description="Boot configuration">
    <bit_field offset="0" width="1" name="ENABLE_ISP_OR_NOT" access="RW" reset_value="0b1" description="Enable ISP">
      <bit_field_value name="ENABLED" value="0b1" description="Boot config pin enabled"/>
      <bit_field_value name="DISABLED" value="0b0" description="Boot config pin disabled"/>
    </bit_field>
    <bit_field offset="1" width="2" name="BOOT_SPEED" access="RW" reset_value="0b11" description="Boot speed">
      <bit_field_value name="NORMAL_BOOT_32_MHZ" value="0b00" description="Normal Boot (32MHz)"/>
      <bit_field_value name="FAST_BOOT_96_MHZ" value="0b10" description="Fast Boot (96 MHz)"/>
      <bit_field_value name="NORMAL_BOOT_DEFAULT_1" value="0b01" description="Normal Boot (default)"/>
      <bit_field_value name="NORMAL_BOOT_DEFAULT_2" value="0b11" description="Normal Boot (default)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="5" reset_value="0x1F"/>
  </register>
  <register offset="0x60" width="8" name="SECURE_BOOT_OPTIONS" reset_value="0xFF" description="Secure Boot options">
    <bit_field offset="0" width="1" name="SECURE_BOOT_MODE" access="RW" reset_value="1" description="Secure Boot failure mode">
      <bit_field_value name="INFINITE_SLEEP" value="0b0" description="Infinite sleep"/>
      <bit_field_value name="SERIAL_DOWNLOAD" value="0b1" description="Serial download"/>
    </bit_field>
    <bit_field offset="1" width="1" name="SECURE_BOOT_FAILURE_ALERT_PIN" access="RW" reset_value="1" description="Secure Boot failure alert pin">
      <bit_field_value name="ENABLED" value="0b0" description="Secure Boot failure alert pin is enabled"/>
      <bit_field_value name="DISABLED" value="0b1" description="Secure Boot failure alert pin is disabled"/>
    </bit_field>
    <reserved_bit_field offset="2" width="6" reset_value="0x3F"/>
  </register>
  <register offset="0x61" width="8" name="SECURE_BOOT_FAILURE_ALERT_PIN_SELECTION" reset_value="0xFF" description="Secure Boot Failure Alert Pin Selection">
    <bit_field offset="0" width="5" name="PIN_SELECTION" access="RW" reset_value="0b11111" description="Pin selection">
      <bit_field_value name="PIN_0" value="0b00000" description="Pin 0"/>
      <bit_field_value name="PIN_1" value="0b00001" description="Pin 1"/>
      <bit_field_value name="PIN_2" value="0b00010" description="Pin 2"/>
      <bit_field_value name="PIN_3" value="0b00011" description="Pin 3"/>
      <bit_field_value name="PIN_4" value="0b00100" description="Pin 4"/>
      <bit_field_value name="PIN_5" value="0b00101" description="Pin 5"/>
      <bit_field_value name="PIN_6" value="0b00110" description="Pin 6"/>
      <bit_field_value name="PIN_7" value="0b00111" description="Pin 7"/>
      <bit_field_value name="PIN_8" value="0b01000" description="Pin 8"/>
      <bit_field_value name="PIN_9" value="0b01001" description="Pin 9"/>
      <bit_field_value name="PIN_10" value="0b01010" description="Pin 10"/>
      <bit_field_value name="PIN_11" value="0b01011" description="Pin 11"/>
      <bit_field_value name="PIN_12" value="0b01100" description="Pin 12"/>
      <bit_field_value name="PIN_13" value="0b01101" description="Pin 13"/>
      <bit_field_value name="PIN_14" value="0b01110" description="Pin 14"/>
      <bit_field_value name="PIN_15" value="0b01111" description="Pin 15"/>
      <bit_field_value name="PIN_16" value="0b10000" description="Pin 16"/>
      <bit_field_value name="PIN_17" value="0b10001" description="Pin 17"/>
      <bit_field_value name="PIN_18" value="0b10010" description="Pin 18"/>
      <bit_field_value name="PIN_19" value="0b10011" description="Pin 19"/>
      <bit_field_value name="PIN_20" value="0b10100" description="Pin 20"/>
      <bit_field_value name="PIN_21" value="0b10101" description="Pin 21"/>
      <bit_field_value name="PIN_22" value="0b10110" description="Pin 22"/>
      <bit_field_value name="PIN_23" value="0b10111" description="Pin 23"/>
      <bit_field_value name="PIN_24" value="0b11000" description="Pin 24"/>
      <bit_field_value name="PIN_25" value="0b11001" description="Pin 25"/>
      <bit_field_value name="PIN_26" value="0b11010" description="Pin 26"/>
      <bit_field_value name="PIN_27" value="0b11011" description="Pin 27"/>
      <bit_field_value name="PIN_28" value="0b11100" description="Pin 28"/>
      <bit_field_value name="PIN_29" value="0b11101" description="Pin 29"/>
      <bit_field_value name="PIN_30" value="0b11110" description="Pin 30"/>
      <bit_field_value name="PIN_31" value="0b11111" description="Pin 31"/>
    </bit_field>
    <bit_field offset="5" width="3" name="PORT_SELECTION" access="RW" reset_value="0b111" description="Port Selection">
      <bit_field_value name="PORTA" value="0b000" description="Port A"/>
      <bit_field_value name="PORTB" value="0b001" description="Port B"/>
      <bit_field_value name="PORTC" value="0b010" description="Port C"/>
      <bit_field_value name="PORTD" value="0b011" description="Port D"/>
      <bit_field_value name="PORTE" value="0b100" description="Port E"/>
      <bit_field_value name="RESERVED_5" value="0b101" description="RESERVED"/>
      <bit_field_value name="RESERVED_6" value="0b110" description="RESERVED"/>
      <bit_field_value name="RESERVED_7" value="0b111" description="RESERVED"/>
    </bit_field>
  </register>
  <register offset="0x80" width="32" name="BOOT_IMAGE_BASE_ADDRESS3" description="Boot Image Base Address 3">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x90" width="32" name="BOOT_IMAGE_BASE_ADDRESS2" description="Boot Image Base Address 2">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0xA0" width="32" name="BOOT_IMAGE_BASE_ADDRESS1" description="Boot Image Base Address 1">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0xB0" width="32" name="BOOT_IMAGE_BASE_ADDRESS0" description="Boot Image Base Address 0">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x100" width="8" name="PERIPHERALS_ENABLE" description="Peripherals Enable">
    <bit_field offset="0" width="1" name="LPUART1_PERIPHERAL_FOR_ISP" access="RW" reset_value="1" description="LPUART1 peripheral for ISP">
      <bit_field_value name="DISABLED" value="0b0" description="LPUART1 disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="LPUART1 enabled"/>
    </bit_field>
    <bit_field offset="1" width="1" name="LPI2C1_PERIPHERAL_FOR_ISP" access="RW" reset_value="1" description="LPI2C1 peripheral for ISP">
      <bit_field_value name="DISABLED" value="0b0" description="LPI2C1 disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="LPI2C1 enabled"/>
    </bit_field>
    <bit_field offset="2" width="1" name="LPSPI1_PERIPHERAL_FOR_ISP" access="RW" reset_value="1" description="LPSPI1 peripheral for ISP">
      <bit_field_value name="DISABLED" value="0b0" description="LPSPI1 disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="LPSPI1 enabled"/>
    </bit_field>
    <reserved_bit_field offset="3" width="5" reset_value="0x1F"/>
  </register>
  <register offset="0x104" width="16" name="PERIPHERAL_DETECTION_TIMEOUT" description="Peripheral Detection Timeout">
    <bit_field offset="0" width="16" name="FIELD" access="RW" reset_value="0xFFFF" description="Field."/>
  </register>
  <register offset="0x108" width="8" name="I2C_SLAVE_ADDRESS" description="I2C Slave Address">
    <bit_field offset="0" width="8" name="FIELD" access="RW" reset_value="0xFF" description="Field."/>
  </register>
  <register offset="0x110" width="32" name="SSS_LOADABLE_FW_ENTRY_ADDRESS" description="SSS_Loadable_FW_Entry_Address">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0xFFFFFFFF" description="Field."/>
  </register>
  <register offset="0x120" width="32" name="SECURE_HASH_BASED_IMAGE_VERIFICATION" description="Secure Hash based image verification feature">
    <bit_field offset="0" width="32" name="SECURE_HASH_BASED_IMAGE_VERIFICATION_CONFIG" access="RW" reset_value="0xFFFFFFFF" description="Secure Hash based image verification feature">
      <bit_field_value name="DISABLED" value="0b11111111111111111111111111111111" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b01001000010100110100000101001000" description="Enabled"/>
    </bit_field>
  </register>
</regs:peripheral>
