
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 389.176 ; gain = 99.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'ClockDividor' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ClockDividor.v:1]
INFO: [Synth 8-256] done synthesizing module 'ClockDividor' (1#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ClockDividor.v:1]
INFO: [Synth 8-638] synthesizing module 'InputAntiJitter' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v:1]
INFO: [Synth 8-256] done synthesizing module 'InputAntiJitter' (2#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v:1]
INFO: [Synth 8-638] synthesizing module 'Core' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Core.v:3]
INFO: [Synth 8-638] synthesizing module 'Alu' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Alu.v:25]
INFO: [Synth 8-226] default block is never used [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Alu.v:37]
INFO: [Synth 8-256] done synthesizing module 'Alu' (3#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Alu.v:25]
INFO: [Synth 8-638] synthesizing module 'Comparator' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Comparator.v:23]
INFO: [Synth 8-226] default block is never used [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Comparator.v:34]
INFO: [Synth 8-226] default block is never used [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Comparator.v:48]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (4#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Comparator.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/RegFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (5#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/RegFile.v:23]
INFO: [Synth 8-638] synthesizing module 'Csr' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:74]
WARNING: [Synth 8-5788] Register csr_pc_reg in module Csr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:89]
INFO: [Synth 8-256] done synthesizing module 'Csr' (6#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:3]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:154]
INFO: [Synth 8-226] default block is never used [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:212]
INFO: [Synth 8-226] default block is never used [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:231]
INFO: [Synth 8-256] done synthesizing module 'Controller' (7#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:3]
INFO: [Synth 8-638] synthesizing module 'ImmGen' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ImmGen.v:3]
INFO: [Synth 8-256] done synthesizing module 'ImmGen' (8#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ImmGen.v:3]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/PC.v:1]
INFO: [Synth 8-256] done synthesizing module 'PC' (9#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/PC.v:1]
INFO: [Synth 8-256] done synthesizing module 'Core' (10#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Core.v:3]
INFO: [Synth 8-638] synthesizing module 'MACtrl' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/MACtrl.v:23]
INFO: [Synth 8-256] done synthesizing module 'MACtrl' (11#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/MACtrl.v:23]
INFO: [Synth 8-638] synthesizing module 'Mem' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Mem.v:23]
INFO: [Synth 8-638] synthesizing module 'IMem' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/IMem.v:1]
	Parameter SIZE bound to: 8096 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/IMem.v:12]
INFO: [Synth 8-3876] $readmem data file 'imem_data4.mem' is read successfully [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/IMem.v:13]
INFO: [Synth 8-256] done synthesizing module 'IMem' (12#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/IMem.v:1]
INFO: [Synth 8-638] synthesizing module 'DMem' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/DMem.v:1]
	Parameter SIZE bound to: 8096 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/DMem.v:14]
INFO: [Synth 8-3876] $readmem data file 'dmem_data2.mem' is read successfully [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/DMem.v:15]
INFO: [Synth 8-256] done synthesizing module 'DMem' (13#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/DMem.v:1]
INFO: [Synth 8-256] done synthesizing module 'Mem' (14#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Mem.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VGA.v:3]
INFO: [Synth 8-638] synthesizing module 'VgaController' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaController.v:1]
	Parameter HS_1 bound to: 96 - type: integer 
	Parameter VS_1 bound to: 2 - type: integer 
	Parameter HS_2 bound to: 157 - type: integer 
	Parameter VS_2 bound to: 63 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VgaController' (15#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaController.v:1]
INFO: [Synth 8-638] synthesizing module 'VgaDisplay' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDisplay.v:1]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDisplay.v:14]
INFO: [Synth 8-3876] $readmem data file 'vga_debugger.mem' is read successfully [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDisplay.v:15]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDisplay.v:24]
INFO: [Synth 8-3876] $readmem data file 'font_8x16.mem' is read successfully [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDisplay.v:25]
INFO: [Synth 8-256] done synthesizing module 'VgaDisplay' (16#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDisplay.v:1]
INFO: [Synth 8-638] synthesizing module 'VgaDebugger' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDebugger.v:31]
INFO: [Synth 8-638] synthesizing module 'Hex2Ascii' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDebugger.v:3]
INFO: [Synth 8-256] done synthesizing module 'Hex2Ascii' (17#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDebugger.v:3]
INFO: [Synth 8-256] done synthesizing module 'VgaDebugger' (18#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDebugger.v:31]
INFO: [Synth 8-256] done synthesizing module 'VGA' (19#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VGA.v:3]
INFO: [Synth 8-638] synthesizing module 'LEDCtrl' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/LEDCtrl.v:23]
INFO: [Synth 8-256] done synthesizing module 'LEDCtrl' (20#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/LEDCtrl.v:23]
INFO: [Synth 8-256] done synthesizing module 'Top' (21#1) [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Top.v:3]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[31]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[30]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[29]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[28]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[27]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[26]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[25]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[24]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[23]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[22]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[21]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[20]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[19]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[18]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[17]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[16]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[15]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[14]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[13]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[12]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[11]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[10]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[9]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[8]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[7]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[6]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[5]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[4]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[3]
WARNING: [Synth 8-3331] design VGA has unconnected port clk_div[2]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[31]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[30]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[29]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[28]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[27]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[26]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[25]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[24]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[23]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[22]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[21]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[20]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[19]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[18]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[17]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[16]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[15]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[31]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[30]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[29]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[28]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[27]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[26]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[25]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[24]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[23]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[22]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[21]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[20]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[19]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[18]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[17]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[16]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[15]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[6]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[4]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 449.773 ; gain = 160.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 449.773 ; gain = 160.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/imports/Materials/Constraints.xdc]
Finished Parsing XDC File [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/imports/Materials/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/imports/Materials/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 830.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 830.457 ; gain = 540.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 830.457 ; gain = 540.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 830.457 ; gain = 540.906
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_div_reg was removed.  [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ClockDividor.v:11]
WARNING: [Synth 8-6014] Unused sequential element sw_counter_reg was removed.  [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v:29]
WARNING: [Synth 8-6014] Unused sequential element key_counter_reg was removed.  [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v:45]
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mcause_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcause_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mepc_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtvec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "csr_pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ImmSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmp_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "o_dwen" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_daddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_d_idata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5547] Trying to map ROM "mem" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "v_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "fonts_data" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "display_wen" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'r_data_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'ImmSel_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_B_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'cmp_ctrl_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:256]
WARNING: [Synth 8-327] inferring latch for variable 'csr_ctrl_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:158]
WARNING: [Synth 8-327] inferring latch for variable 'CSRSrc_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'o_d_odata_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/MACtrl.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'o_daddr_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/MACtrl.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'o_d_idata_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/MACtrl.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'o_dr1_idata_reg' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/MACtrl.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 830.457 ; gain = 540.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 41    
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   7 Input     28 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	 449 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   8 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	  18 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 7     
	 449 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDividor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InputAntiJitter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module Alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module Comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module Csr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     28 Bit        Muxes := 1     
Module MACtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module VgaController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VgaDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module VgaDebugger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	 449 Input      4 Bit        Muxes := 1     
	 449 Input      1 Bit        Muxes := 1     
Module LEDCtrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mstatus_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mcause_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcause_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mepc_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtvec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "csr_pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inputter/key_y_temp_reg was removed.  [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v:46]
WARNING: [Synth 8-6014] Unused sequential element inputter/key_y_reg was removed.  [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'inputter/sw_reg' and it is trimmed from '16' to '1' bits. [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v:33]
INFO: [Synth 8-5545] ROM "memacc/o_dwen" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memacc/o_daddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memacc/o_d_idata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "vga/vga_controller/v_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "vga/vga_debugger/display_wen" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clock_dividor/clk_div_reg was removed.  [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ClockDividor.v:11]
WARNING: [Synth 8-6014] Unused sequential element inputter/key_counter_reg was removed.  [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v:45]
WARNING: [Synth 8-6014] Unused sequential element inputter/sw_counter_reg was removed.  [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v:29]
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM mem/d_mem/mem_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM vga/vga_display/display_data_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM vga/vga_display/display_data_reg,trying to implement using LUTRAM
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[0] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[0]' (FDCE) to 'core/csr/mcause_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[16] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[16]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[8] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[8]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[24] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[24]' (FDCE) to 'core/csr/mcause_o_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[4] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[4]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[20] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[20]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[12]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[28] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[28]' (FDCE) to 'core/csr/mcause_o_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[17] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[17]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[9] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[9]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[25] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[25]' (FDCE) to 'core/csr/mcause_o_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[5] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[5]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[21] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[21]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[13] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[13]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[29] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[29]' (FDCE) to 'core/csr/mcause_o_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[18] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[18]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[10] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[10]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[26] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[26]' (FDCE) to 'core/csr/mcause_o_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[6]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[22] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[22]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[14] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[14]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mcause_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[19] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[19]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[11]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[27] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[7]' (FDCE) to 'core/csr/mcause_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[23] )
INFO: [Synth 8-3886] merging instance 'core/csr/mcause_o_reg[23]' (FDCE) to 'core/csr/mcause_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\mip_o_reg[31] )
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[31]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[30]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[29]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[28]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[27]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[26]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[25]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[24]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[23]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[22]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[21]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[20]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[19]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[18]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[17]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[16]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[15]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[14]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[13]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[12]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[11]) is unused and will be removed from module Csr.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'core/csr/mip_o_reg[11]/Q' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:63]
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[10]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[9]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[8]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[7]) is unused and will be removed from module Csr.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'core/csr/mip_o_reg[7]/Q' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v:63]
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[6]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[5]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[4]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[3]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[2]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[1]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mip_o_reg[0]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (mcause_o_reg[30]) is unused and will be removed from module Csr.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (memacc/o_daddr_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (clock_dividor/clk_div_reg[25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (clock_dividor/clk_div_reg[26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (clock_dividor/clk_div_reg[27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (clock_dividor/clk_div_reg[28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (clock_dividor/clk_div_reg[29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (clock_dividor/clk_div_reg[30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (clock_dividor/clk_div_reg[31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (inputter/key_x_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (inputter/key_x_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (inputter/key_x_reg[2]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 830.457 ; gain = 540.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|IMem        | p_0_out    | 128x32        | LUT            | 
|VgaDisplay  | p_0_out    | 4096x8        | LUT            | 
|Top         | p_0_out    | 128x32        | LUT            | 
|Top         | p_0_out    | 4096x8        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------+-----------+----------------------+--------------------------------------------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives                                       | 
+------------+----------------------------------+-----------+----------------------+--------------------------------------------------+
|Top         | mem/d_mem/mem_reg                | Implied   | 8 K x 32             | RAM32X1S x 32  RAM128X1S x 32  RAM256X1S x 992   | 
|Top         | vga/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64X1D x 128  RAM64M x 128                     | 
+------------+----------------------------------+-----------+----------------------+--------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 909.559 ; gain = 620.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:38 . Memory (MB): peak = 946.547 ; gain = 656.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------------------+-----------+----------------------+--------------------------------------------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives                                       | 
+------------+----------------------------------+-----------+----------------------+--------------------------------------------------+
|Top         | mem/d_mem/mem_reg                | Implied   | 8 K x 32             | RAM32X1S x 32  RAM128X1S x 32  RAM256X1S x 992   | 
|Top         | vga/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64X1D x 128  RAM64M x 128                     | 
+------------+----------------------------------+-----------+----------------------+--------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:02:44 . Memory (MB): peak = 1042.332 ; gain = 752.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:44 ; elapsed = 00:02:46 . Memory (MB): peak = 1042.332 ; gain = 752.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:44 ; elapsed = 00:02:46 . Memory (MB): peak = 1042.332 ; gain = 752.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:02:46 . Memory (MB): peak = 1042.332 ; gain = 752.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:45 ; elapsed = 00:02:47 . Memory (MB): peak = 1042.332 ; gain = 752.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:46 ; elapsed = 00:02:48 . Memory (MB): peak = 1042.332 ; gain = 752.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:46 ; elapsed = 00:02:48 . Memory (MB): peak = 1042.332 ; gain = 752.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     9|
|2     |CARRY4    |   106|
|3     |LUT1      |    66|
|4     |LUT2      |   231|
|5     |LUT3      |   261|
|6     |LUT4      |   306|
|7     |LUT5      |   550|
|8     |LUT6      |  3189|
|9     |MUXF7     |   658|
|10    |MUXF8     |   138|
|11    |RAM128X1S |    32|
|12    |RAM256X1S |   992|
|13    |RAM32X1S  |    32|
|14    |RAM64M    |   128|
|15    |RAM64X1D  |   128|
|16    |FDCE      |  1247|
|17    |FDRE      |   210|
|18    |FDSE      |     2|
|19    |LD        |   413|
|20    |IBUF      |    23|
|21    |OBUF      |    27|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                |  8748|
|2     |  mem              |Mem             |  1056|
|3     |    d_mem          |DMem            |  1056|
|4     |  clock_dividor    |ClockDividor    |    33|
|5     |  core             |Core            |  4029|
|6     |    controller     |Controller      |   312|
|7     |    csr            |Csr             |   356|
|8     |    pc_0           |PC              |   804|
|9     |    reg_file       |RegFile         |  2556|
|10    |  dr1              |LEDCtrl         |    32|
|11    |  inputter         |InputAntiJitter |   164|
|12    |  memacc           |MACtrl          |   843|
|13    |  vga              |VGA             |  2531|
|14    |    vga_controller |VgaController   |   820|
|15    |    vga_debugger   |VgaDebugger     |  1136|
|16    |    vga_display    |VgaDisplay      |   575|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:46 ; elapsed = 00:02:48 . Memory (MB): peak = 1042.332 ; gain = 752.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:02:36 . Memory (MB): peak = 1042.332 ; gain = 372.098
Synthesis Optimization Complete : Time (s): cpu = 00:02:46 ; elapsed = 00:02:48 . Memory (MB): peak = 1042.332 ; gain = 752.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2650 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1056 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1725 instances were transformed.
  LD => LDCE: 413 instances
  RAM128X1S => RAM128X1S (inverted pins: WCLK) (MUXF7, RAMS64E, RAMS64E): 32 instances
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 992 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 163 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 1042.332 ; gain = 765.277
INFO: [Common 17-1381] The checkpoint 'D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1042.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May  5 15:19:50 2022...
