{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700954671483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700954671484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 20:24:31 2023 " "Processing started: Sat Nov 25 20:24:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700954671484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700954671484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO_5 -c PROJETO_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO_5 -c PROJETO_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700954671485 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700954671737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/subtrator_10_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_10_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_10_BITS-ckt " "Found design unit 1: SUBTRATOR_10_BITS-ckt" {  } { { "arquivos VHDL/subtrator_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_10_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672080 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_10_BITS " "Found entity 1: SUBTRATOR_10_BITS" {  } { { "arquivos VHDL/subtrator_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_10_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/subtrator_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_7_BITS-ckt " "Found design unit 1: SUBTRATOR_7_BITS-ckt" {  } { { "arquivos VHDL/subtrator_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_7_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672081 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_7_BITS " "Found entity 1: SUBTRATOR_7_BITS" {  } { { "arquivos VHDL/subtrator_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/subtrator_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_1_BIT-ckt " "Found design unit 1: SUBTRATOR_1_BIT-ckt" {  } { { "arquivos VHDL/subtrator_1_bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672082 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_1_BIT " "Found entity 1: SUBTRATOR_1_BIT" {  } { { "arquivos VHDL/subtrator_1_bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_10_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_10_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_10_BITS-ckt " "Found design unit 1: REGISTRADOR_10_BITS-ckt" {  } { { "arquivos VHDL/registrador_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_10_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672083 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_10_BITS " "Found entity 1: REGISTRADOR_10_BITS" {  } { { "arquivos VHDL/registrador_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_10_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_7_BITS-ckt " "Found design unit 1: REGISTRADOR_7_BITS-ckt" {  } { { "arquivos VHDL/registrador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_7_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672086 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_7_BITS " "Found entity 1: REGISTRADOR_7_BITS" {  } { { "arquivos VHDL/registrador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_7_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_3_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_3_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_3_BITS-ckt " "Found design unit 1: REGISTRADOR_3_BITS-ckt" {  } { { "arquivos VHDL/registrador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_3_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672089 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_3_BITS " "Found entity 1: REGISTRADOR_3_BITS" {  } { { "arquivos VHDL/registrador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_3_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_2_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_2_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_2_BITS-ckt " "Found design unit 1: REGISTRADOR_2_BITS-ckt" {  } { { "arquivos VHDL/registrador_2_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_2_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672090 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_2_BITS " "Found entity 1: REGISTRADOR_2_BITS" {  } { { "arquivos VHDL/registrador_2_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_2_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_6x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_6x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-ckt " "Found design unit 1: mux_6x1-ckt" {  } { { "arquivos VHDL/Mux_6x1.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Mux_6x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672091 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Found entity 1: mux_6x1" {  } { { "arquivos VHDL/Mux_6x1.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Mux_6x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_2x1_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_7BITS-ckt " "Found design unit 1: mux_2x1_7BITS-ckt" {  } { { "arquivos VHDL/mux_2x1_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_7BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672093 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_7BITS " "Found entity 1: mux_2x1_7BITS" {  } { { "arquivos VHDL/mux_2x1_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_7BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2x1_1bit-ckt " "Found design unit 1: MUX_2x1_1bit-ckt" {  } { { "arquivos VHDL/MUX_2x1_1bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MUX_2x1_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672094 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1_1bit " "Found entity 1: MUX_2x1_1bit" {  } { { "arquivos VHDL/MUX_2x1_1bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MUX_2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/m_j_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/m_j_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_J_7BITS-ckt " "Found design unit 1: M_J_7BITS-ckt" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672096 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_J_7BITS " "Found entity 1: M_J_7BITS" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffjk-logica " "Found design unit 1: ffjk-logica" {  } { { "arquivos VHDL/ffjk.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ffjk.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffjk " "Found entity 1: ffjk" {  } { { "arquivos VHDL/ffjk.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ffjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-logica " "Found design unit 1: ffd-logica" {  } { { "arquivos VHDL/FFD.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/FFD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672099 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "arquivos VHDL/FFD.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/demux_1x6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/demux_1x6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_1x6-ckt " "Found design unit 1: Demux_1x6-ckt" {  } { { "arquivos VHDL/Demux_1x6.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Demux_1x6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x6 " "Found entity 1: Demux_1x6" {  } { { "arquivos VHDL/Demux_1x6.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Demux_1x6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/contador_up_dw_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_up_dw_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_up_dw_7_bits-ckt " "Found design unit 1: contador_up_dw_7_bits-ckt" {  } { { "arquivos VHDL/contador_up_dw_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_up_dw_7_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672103 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_up_dw_7_bits " "Found entity 1: contador_up_dw_7_bits" {  } { { "arquivos VHDL/contador_up_dw_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_up_dw_7_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comparador_zero_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_zero_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR_ZERO_10-CKT " "Found design unit 1: COMPARADOR_ZERO_10-CKT" {  } { { "arquivos VHDL/COMPARADOR_ZERO_10.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672106 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR_ZERO_10 " "Found entity 1: COMPARADOR_ZERO_10" {  } { { "arquivos VHDL/COMPARADOR_ZERO_10.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comparador_zero_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_zero_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR_ZERO_7-CKT " "Found design unit 1: COMPARADOR_ZERO_7-CKT" {  } { { "arquivos VHDL/COMPARADOR_ZERO_7.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672107 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR_ZERO_7 " "Found entity 1: COMPARADOR_ZERO_7" {  } { { "arquivos VHDL/COMPARADOR_ZERO_7.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/bnt_sincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/bnt_sincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bnt_sincrono-ckt " "Found design unit 1: bnt_sincrono-ckt" {  } { { "arquivos VHDL/bnt_sincrono.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/bnt_sincrono.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672109 ""} { "Info" "ISGN_ENTITY_NAME" "1 bnt_sincrono " "Found entity 1: bnt_sincrono" {  } { { "arquivos VHDL/bnt_sincrono.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/bnt_sincrono.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/contador_3_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_3_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_3_bits-ckt " "Found design unit 1: contador_3_bits-ckt" {  } { { "arquivos VHDL/contador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672110 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_3_bits " "Found entity 1: contador_3_bits" {  } { { "arquivos VHDL/contador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/valor_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/valor_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VALOR_M-ckt " "Found design unit 1: VALOR_M-ckt" {  } { { "arquivos VHDL/VALOR_M.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VALOR_M.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672111 ""} { "Info" "ISGN_ENTITY_NAME" "1 VALOR_M " "Found entity 1: VALOR_M" {  } { { "arquivos VHDL/VALOR_M.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VALOR_M.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comp_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comp_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP_5-CKT " "Found design unit 1: COMP_5-CKT" {  } { { "arquivos VHDL/COMP_5.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMP_5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672112 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP_5 " "Found entity 1: COMP_5" {  } { { "arquivos VHDL/COMP_5.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMP_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/reg_estados_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/reg_estados_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_ESTADOS_2-CKT " "Found design unit 1: REG_ESTADOS_2-CKT" {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672113 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_ESTADOS_2 " "Found entity 1: REG_ESTADOS_2" {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/sinal_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/sinal_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SINAL_ESTADO-CKT " "Found design unit 1: SINAL_ESTADO-CKT" {  } { { "arquivos VHDL/SINAL_ESTADO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/SINAL_ESTADO.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672114 ""} { "Info" "ISGN_ENTITY_NAME" "1 SINAL_ESTADO " "Found entity 1: SINAL_ESTADO" {  } { { "arquivos VHDL/SINAL_ESTADO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/SINAL_ESTADO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/vt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/vt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VT-ckt " "Found design unit 1: VT-ckt" {  } { { "arquivos VHDL/VT.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672116 ""} { "Info" "ISGN_ENTITY_NAME" "1 VT " "Found entity 1: VT" {  } { { "arquivos VHDL/VT.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/contador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7_bits-ckt " "Found design unit 1: contador_7_bits-ckt" {  } { { "arquivos VHDL/contador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_7_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672117 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7_bits " "Found entity 1: contador_7_bits" {  } { { "arquivos VHDL/contador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_7_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/bloco_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/bloco_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCO_DE_CONTROLE-CKT " "Found design unit 1: BLOCO_DE_CONTROLE-CKT" {  } { { "arquivos VHDL/BLOCO_DE_CONTROLE.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_DE_CONTROLE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672118 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCO_DE_CONTROLE " "Found entity 1: BLOCO_DE_CONTROLE" {  } { { "arquivos VHDL/BLOCO_DE_CONTROLE.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_DE_CONTROLE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/bloco_operacional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/bloco_operacional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCO_OPERACIONAL-CKT " "Found design unit 1: BLOCO_OPERACIONAL-CKT" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672122 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCO_OPERACIONAL " "Found entity 1: BLOCO_OPERACIONAL" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/cofre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/cofre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COFRE-ckt " "Found design unit 1: COFRE-ckt" {  } { { "arquivos VHDL/COFRE.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672126 ""} { "Info" "ISGN_ENTITY_NAME" "1 COFRE " "Found entity 1: COFRE" {  } { { "arquivos VHDL/COFRE.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comparador_10_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_10_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR_10_BITS-CKT " "Found design unit 1: COMPARADOR_10_BITS-CKT" {  } { { "arquivos VHDL/COMPARADOR_10_BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_10_BITS.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672128 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR_10_BITS " "Found entity 1: COMPARADOR_10_BITS" {  } { { "arquivos VHDL/COMPARADOR_10_BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_10_BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/maquina_de_troco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/maquina_de_troco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAQUINA_DE_TROCO-CKT " "Found design unit 1: MAQUINA_DE_TROCO-CKT" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672129 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAQUINA_DE_TROCO " "Found entity 1: MAQUINA_DE_TROCO" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/ck_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/ck_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ck_div-logica " "Found design unit 1: ck_div-logica" {  } { { "arquivos VHDL/ck_div.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ck_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672130 ""} { "Info" "ISGN_ENTITY_NAME" "1 ck_div " "Found entity 1: ck_div" {  } { { "arquivos VHDL/ck_div.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ck_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_2x1_10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_10BITS-ckt " "Found design unit 1: mux_2x1_10BITS-ckt" {  } { { "arquivos VHDL/mux_2x1_10BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_10BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672131 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_10BITS " "Found entity 1: mux_2x1_10BITS" {  } { { "arquivos VHDL/mux_2x1_10BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_10BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/moeda_j_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOEDA_J_100-CKT " "Found design unit 1: MOEDA_J_100-CKT" {  } { { "arquivos VHDL/MOEDA_J_100.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_100.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672133 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOEDA_J_100 " "Found entity 1: MOEDA_J_100" {  } { { "arquivos VHDL/MOEDA_J_100.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_100.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/moeda_j_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOEDA_J_50-CKT " "Found design unit 1: MOEDA_J_50-CKT" {  } { { "arquivos VHDL/MOEDA_J_50.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_50.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672134 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOEDA_J_50 " "Found entity 1: MOEDA_J_50" {  } { { "arquivos VHDL/MOEDA_J_50.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_50.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/moeda_j_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOEDA_J_10-CKT " "Found design unit 1: MOEDA_J_10-CKT" {  } { { "arquivos VHDL/MOEDA_J_10.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672135 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOEDA_J_10 " "Found entity 1: MOEDA_J_10" {  } { { "arquivos VHDL/MOEDA_J_10.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/moeda_j_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOEDA_J_5-CKT " "Found design unit 1: MOEDA_J_5-CKT" {  } { { "arquivos VHDL/MOEDA_J_5.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672137 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOEDA_J_5 " "Found entity 1: MOEDA_J_5" {  } { { "arquivos VHDL/MOEDA_J_5.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/moeda_j_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOEDA_J_25-CKT " "Found design unit 1: MOEDA_J_25-CKT" {  } { { "arquivos VHDL/MOEDA_J_25.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672138 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOEDA_J_25 " "Found entity 1: MOEDA_J_25" {  } { { "arquivos VHDL/MOEDA_J_25.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/moeda_j_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOEDA_J_1-CKT " "Found design unit 1: MOEDA_J_1-CKT" {  } { { "arquivos VHDL/MOEDA_J_1.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672141 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOEDA_J_1 " "Found entity 1: MOEDA_J_1" {  } { { "arquivos VHDL/MOEDA_J_1.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700954672141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700954672141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAQUINA_DE_TROCO " "Elaborating entity \"MAQUINA_DE_TROCO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700954672171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_OUT MAQUINA_DE_TROCO.vhd(52) " "Verilog HDL or VHDL warning at MAQUINA_DE_TROCO.vhd(52): object \"I_OUT\" assigned a value but never read" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700954672172 "|MAQUINA_DE_TROCO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bnt_sincrono bnt_sincrono:U0 " "Elaborating entity \"bnt_sincrono\" for hierarchy \"bnt_sincrono:U0\"" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "U0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700954672173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd bnt_sincrono:U0\|ffd:FFD1 " "Elaborating entity \"ffd\" for hierarchy \"bnt_sincrono:U0\|ffd:FFD1\"" {  } { { "arquivos VHDL/bnt_sincrono.vhd" "FFD1" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/bnt_sincrono.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700954672174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCO_DE_CONTROLE BLOCO_DE_CONTROLE:U1 " "Elaborating entity \"BLOCO_DE_CONTROLE\" for hierarchy \"BLOCO_DE_CONTROLE:U1\"" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "U1" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700954672177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ESTADOS_2 REG_ESTADOS_2:U2 " "Elaborating entity \"REG_ESTADOS_2\" for hierarchy \"REG_ESTADOS_2:U2\"" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "U2" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700954672178 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "COMUM1 REG_ESTADOS_2.vhd(19) " "VHDL Signal Declaration warning at REG_ESTADOS_2.vhd(19): used implicit default value for signal \"COMUM1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700954672179 "|MAQUINA_DE_TROCO|REG_ESTADOS_2:U2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "comum2 REG_ESTADOS_2.vhd(19) " "VHDL Signal Declaration warning at REG_ESTADOS_2.vhd(19): used implicit default value for signal \"comum2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700954672179 "|MAQUINA_DE_TROCO|REG_ESTADOS_2:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCO_OPERACIONAL BLOCO_OPERACIONAL:U3 " "Elaborating entity \"BLOCO_OPERACIONAL\" for hierarchy \"BLOCO_OPERACIONAL:U3\"" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "U3" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700954672181 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "6 7 BLOCO_OPERACIONAL.vhd(59) " "VHDL expression error at BLOCO_OPERACIONAL.vhd(59): expression has 6 elements, but must have 7 elements" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 59 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1700954672182 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BLOCO_OPERACIONAL:U3 " "Can't elaborate user hierarchy \"BLOCO_OPERACIONAL:U3\"" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "U3" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 62 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700954672183 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700954672283 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 25 20:24:32 2023 " "Processing ended: Sat Nov 25 20:24:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700954672283 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700954672283 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700954672283 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700954672283 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700954672869 ""}
