autoidx 0

module \top
  wire input 1 \clk
  wire width 32 \wire1
  wire width 32 \wire3

  cell $eq $cell4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire1
    connect \B 32'00000000101101110001101100000000
    connect \Y \wire3
  end

  wire width 1 \wire5
  connect \wire5 \wire3 [0]
  wire width 32 \wire6

  cell $add $cell7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire1
    connect \B 32'00000000000000000000000000000001
    connect \Y \wire6
  end

  wire width 32 \wire8

  cell $mux $cell9
    parameter \WIDTH 32
    connect \A \wire6
    connect \B 32'00000000000000000000000000000000
    connect \S \wire5
    connect \Y \wire8
  end


  process $proc2
    


    sync posedge \clk
      update \wire1 \wire8
  end

  wire width 32 \wire10

  cell $eq $cell11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire1
    connect \B 32'00000000000000000000000000000000
    connect \Y \wire10
  end

  wire width 1 \wire12
  connect \wire12 \wire10 [0]
  wire width 1 \wire13

  cell $not $cell14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wire12
    connect \Y \wire13
  end

  wire width 1 \wire15
  connect \wire15 \wire13 [0]
  wire width 32 \wire16
  wire width 32 \wire18

  cell $eq $cell19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire16
    connect \B 32'00000000000000000000000000000010
    connect \Y \wire18
  end

  wire width 1 \wire20
  connect \wire20 \wire18 [0]
  wire width 32 \wire21

  cell $add $cell22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire16
    connect \B 32'00000000000000000000000000000001
    connect \Y \wire21
  end

  wire width 32 \wire23

  cell $mux $cell24
    parameter \WIDTH 32
    connect \A \wire21
    connect \B 32'00000000000000000000000000000000
    connect \S \wire20
    connect \Y \wire23
  end

  wire width 32 \wire25

  cell $mux $cell26
    parameter \WIDTH 32
    connect \A \wire23
    connect \B \wire16
    connect \S \wire15
    connect \Y \wire25
  end


  process $proc17
    


    sync posedge \clk
      update \wire16 \wire25
  end

  wire width 32 \wire27

  cell $eq $cell28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire16
    connect \B 32'00000000000000000000000000000000
    connect \Y \wire27
  end

  wire width 1 \wire29
  connect \wire29 \wire27 [0]
  wire width 32 \wire30

  cell $eq $cell31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire16
    connect \B 32'00000000000000000000000000000001
    connect \Y \wire30
  end

  wire width 1 \wire32
  connect \wire32 \wire30 [0]
  wire width 32 \wire33

  cell $eq $cell34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire16
    connect \B 32'00000000000000000000000000000010
    connect \Y \wire33
  end

  wire width 1 \wire35
  connect \wire35 \wire33 [0]
  wire output 2 \red
  wire output 3 \green
  wire output 4 \blue
  attribute \module_not_derived 1
  cell \SB_RGBA_DRV \RGBA_DRIVER
    parameter \CURRENT_MODE "0b1"
    parameter \RGB0_CURRENT "0b111111"
    parameter \RGB1_CURRENT "0b111111"
    parameter \RGB2_CURRENT "0b111111"
    connect \CURREN 1'1
    connect \RGB0 \red
    connect \RGB0PWM \wire29
    connect \RGB1 \green
    connect \RGB1PWM \wire32
    connect \RGB2 \blue
    connect \RGB2PWM \wire35
    connect \RGBLEDEN 1'1
  end

end
