Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-02_13-13-21/41-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 98060 108780 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     654
Number of terminals:      20
Number of snets:          2
Number of nets:           495

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 193.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13344.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1496.
[INFO DRT-0033] via shape region query size = 160.
[INFO DRT-0033] met2 shape region query size = 101.
[INFO DRT-0033] via2 shape region query size = 128.
[INFO DRT-0033] met3 shape region query size = 109.
[INFO DRT-0033] via3 shape region query size = 128.
[INFO DRT-0033] met4 shape region query size = 36.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 745 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 187 unique inst patterns.
[INFO DRT-0084]   Complete 277 groups.
#scanned instances     = 654
#unique  instances     = 193
#stdCellGenAp          = 5767
#stdCellValidPlanarAp  = 8
#stdCellValidViaAp     = 4593
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1852
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:02, memory = 147.55 (MB), peak = 147.55 (MB)

[INFO DRT-0157] Number of guides:     4430

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1482.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1167.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 707.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 125.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 42.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2231 vertical wires in 1 frboxes and 1292 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 369 vertical wires in 1 frboxes and 469 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 153.31 (MB), peak = 153.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 153.31 (MB), peak = 153.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 155.92 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 160.25 (MB).
    Completing 30% with 124 violations.
    elapsed time = 00:00:09, memory = 173.54 (MB).
    Completing 40% with 245 violations.
    elapsed time = 00:00:09, memory = 176.47 (MB).
    Completing 50% with 245 violations.
    elapsed time = 00:00:13, memory = 200.70 (MB).
    Completing 60% with 338 violations.
    elapsed time = 00:00:19, memory = 214.80 (MB).
[INFO DRT-0199]   Number of violations = 499.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1     65     26      2
Recheck              0     20     23      3
Short                0    305     54      0
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:19, memory = 518.28 (MB), peak = 518.28 (MB)
Total wire length = 16707 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6949 um.
Total wire length on LAYER met2 = 7038 um.
Total wire length on LAYER met3 = 1882 um.
Total wire length on LAYER met4 = 837 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4285.
Up-via summary (total 4285):

-----------------------
 FR_MASTERSLICE       0
            li1    1844
           met1    2128
           met2     239
           met3      74
           met4       0
-----------------------
                   4285


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 499 violations.
    elapsed time = 00:00:00, memory = 524.72 (MB).
    Completing 20% with 499 violations.
    elapsed time = 00:00:00, memory = 526.79 (MB).
    Completing 30% with 499 violations.
    elapsed time = 00:00:00, memory = 526.79 (MB).
    Completing 40% with 499 violations.
    elapsed time = 00:00:00, memory = 526.79 (MB).
    Completing 50% with 500 violations.
    elapsed time = 00:00:00, memory = 262.21 (MB).
    Completing 60% with 500 violations.
    elapsed time = 00:00:05, memory = 262.21 (MB).
    Completing 70% with 480 violations.
    elapsed time = 00:00:05, memory = 275.15 (MB).
    Completing 80% with 480 violations.
    elapsed time = 00:00:07, memory = 275.15 (MB).
    Completing 90% with 437 violations.
    elapsed time = 00:00:22, memory = 275.15 (MB).
    Completing 100% with 350 violations.
    elapsed time = 00:00:22, memory = 275.15 (MB).
[INFO DRT-0199]   Number of violations = 350.
Viol/Layer        met1   met2   met3
Metal Spacing       33     15      1
Short              270     31      0
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:23, memory = 547.38 (MB), peak = 547.38 (MB)
Total wire length = 16593 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6838 um.
Total wire length on LAYER met2 = 6997 um.
Total wire length on LAYER met3 = 1886 um.
Total wire length on LAYER met4 = 870 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4317.
Up-via summary (total 4317):

-----------------------
 FR_MASTERSLICE       0
            li1    1844
           met1    2150
           met2     248
           met3      75
           met4       0
-----------------------
                   4317


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 350 violations.
    elapsed time = 00:00:00, memory = 547.38 (MB).
    Completing 20% with 350 violations.
    elapsed time = 00:00:00, memory = 547.89 (MB).
    Completing 30% with 350 violations.
    elapsed time = 00:00:00, memory = 568.45 (MB).
    Completing 40% with 350 violations.
    elapsed time = 00:00:00, memory = 572.31 (MB).
    Completing 50% with 349 violations.
    elapsed time = 00:00:00, memory = 327.71 (MB).
    Completing 60% with 349 violations.
    elapsed time = 00:00:05, memory = 352.52 (MB).
    Completing 70% with 421 violations.
    elapsed time = 00:00:05, memory = 352.52 (MB).
    Completing 80% with 421 violations.
    elapsed time = 00:00:09, memory = 390.14 (MB).
    Completing 90% with 407 violations.
    elapsed time = 00:00:26, memory = 390.32 (MB).
    Completing 100% with 398 violations.
    elapsed time = 00:00:26, memory = 390.32 (MB).
[INFO DRT-0199]   Number of violations = 398.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     46     11
Short                0    313     26
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:27, memory = 661.52 (MB), peak = 661.52 (MB)
Total wire length = 16503 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6928 um.
Total wire length on LAYER met2 = 6939 um.
Total wire length on LAYER met3 = 1759 um.
Total wire length on LAYER met4 = 876 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4226.
Up-via summary (total 4226):

-----------------------
 FR_MASTERSLICE       0
            li1    1844
           met1    2089
           met2     218
           met3      75
           met4       0
-----------------------
                   4226


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 398 violations.
    elapsed time = 00:00:00, memory = 661.52 (MB).
    Completing 20% with 398 violations.
    elapsed time = 00:00:12, memory = 661.52 (MB).
    Completing 30% with 398 violations.
    elapsed time = 00:00:23, memory = 661.52 (MB).
    Completing 40% with 352 violations.
    elapsed time = 00:00:23, memory = 661.52 (MB).
    Completing 50% with 352 violations.
    elapsed time = 00:00:25, memory = 661.52 (MB).
    Completing 60% with 247 violations.
    elapsed time = 00:00:32, memory = 663.52 (MB).
[INFO DRT-0199]   Number of violations = 180.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     34     10
Short                0    126      9
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:32, memory = 666.80 (MB), peak = 697.77 (MB)
Total wire length = 16438 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6223 um.
Total wire length on LAYER met2 = 6842 um.
Total wire length on LAYER met3 = 2359 um.
Total wire length on LAYER met4 = 1012 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4349.
Up-via summary (total 4349):

-----------------------
 FR_MASTERSLICE       0
            li1    1844
           met1    2080
           met2     335
           met3      90
           met4       0
-----------------------
                   4349


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 180 violations.
    elapsed time = 00:00:00, memory = 666.80 (MB).
    Completing 20% with 180 violations.
    elapsed time = 00:00:00, memory = 666.80 (MB).
    Completing 30% with 180 violations.
    elapsed time = 00:00:00, memory = 666.80 (MB).
    Completing 40% with 180 violations.
    elapsed time = 00:00:00, memory = 686.58 (MB).
    Completing 50% with 134 violations.
    elapsed time = 00:00:00, memory = 408.89 (MB).
    Completing 60% with 134 violations.
    elapsed time = 00:00:05, memory = 446.60 (MB).
    Completing 70% with 121 violations.
    elapsed time = 00:00:05, memory = 449.95 (MB).
    Completing 80% with 121 violations.
    elapsed time = 00:00:07, memory = 449.95 (MB).
    Completing 90% with 119 violations.
    elapsed time = 00:00:11, memory = 449.95 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:11, memory = 449.95 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer        met1   met2
Metal Spacing       17      3
Min Hole             1      0
Short               26      1
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:11, memory = 724.76 (MB), peak = 724.76 (MB)
Total wire length = 16320 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5972 um.
Total wire length on LAYER met2 = 6683 um.
Total wire length on LAYER met3 = 2588 um.
Total wire length on LAYER met4 = 1076 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4375.
Up-via summary (total 4375):

-----------------------
 FR_MASTERSLICE       0
            li1    1844
           met1    2048
           met2     380
           met3     103
           met4       0
-----------------------
                   4375


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 724.76 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:00, memory = 724.76 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 724.76 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:00, memory = 724.76 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:00, memory = 663.81 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:00, memory = 663.81 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:00, memory = 449.63 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:00, memory = 449.63 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:05, memory = 449.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 449.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 724.70 (MB), peak = 724.76 (MB)
Total wire length = 16310 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5886 um.
Total wire length on LAYER met2 = 6712 um.
Total wire length on LAYER met3 = 2654 um.
Total wire length on LAYER met4 = 1055 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4375.
Up-via summary (total 4375):

-----------------------
 FR_MASTERSLICE       0
            li1    1844
           met1    2051
           met2     381
           met3      99
           met4       0
-----------------------
                   4375


[INFO DRT-0198] Complete detail routing.
Total wire length = 16310 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5886 um.
Total wire length on LAYER met2 = 6712 um.
Total wire length on LAYER met3 = 2654 um.
Total wire length on LAYER met4 = 1055 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4375.
Up-via summary (total 4375):

-----------------------
 FR_MASTERSLICE       0
            li1    1844
           met1    2051
           met2     381
           met3      99
           met4       0
-----------------------
                   4375


[INFO DRT-0267] cpu time = 00:02:56, elapsed time = 00:01:59, memory = 724.70 (MB), peak = 724.76 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                62     232.72
  Tap cell                                 99     123.87
  Clock buffer                              3      75.07
  Timing Repair Buffer                     79     501.73
  Inverter                                 16      60.06
  Sequential cell                           8     200.19
  Multi-Input combinational cell          387    2951.58
  Total                                   654    4145.23
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-02_13-13-21/43-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-02_13-13-21/43-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-02_13-13-21/43-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-02_13-13-21/43-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-02_13-13-21/43-openroad-detailedrouting/counter.sdc'…
