Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov 28 05:52:31 2023
| Host         : Fan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file e31x_idle_control_sets_placed.rpt
| Design       : e31x_idle
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   369 |
|    Minimum number of control sets                        |   369 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1390 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   369 |
| >= 0 to < 4        |    94 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    35 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    26 |
| >= 14 to < 16      |    13 |
| >= 16              |   133 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1109 |          308 |
| No           | No                    | Yes                    |             181 |           54 |
| No           | Yes                   | No                     |             643 |          236 |
| Yes          | No                    | No                     |            1523 |          430 |
| Yes          | No                    | Yes                    |             120 |           27 |
| Yes          | Yes                   | No                     |            2890 |          811 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                                           Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                    | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_split_state_reg_1                                                                                                             |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg[0]                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                       |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_3[0]                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1__0_n_0                                       |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_1[0]                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                       |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_4[0]                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1__0_n_0                                       |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                       |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                       |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_2[0]                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1__0_n_0                                       |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                        | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                         |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_5[0]                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1__0_n_0                                       |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                                                          | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                 |                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                    | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]_0                                                                          |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                   |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                          | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_1[0]                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0] |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                         | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                         | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                           | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                |                2 |              2 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_3[0] |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                     |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                         | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                         | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                            |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8][0]                                         | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1__0_n_0                                         |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                         | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                         | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1__0_n_0                                         |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_0                                         |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                 |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                  |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_4[0] |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_9[0]                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                         |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[7]_0[0]                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_6[0] |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[5]_0[0]                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0] |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[6]_0[0]                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]   |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_8[0]                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1__0_n_0                                         |                2 |              2 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_7[0]                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                         |                2 |              2 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_5[0] |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_6[0]                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                         |                2 |              2 |         1.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[4]_1[0]                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0] |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                 |                1 |              2 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]           |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]           |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo           |                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                                                                 |                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]            |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]            |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]           |                1 |              3 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                    | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                   |                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                              | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                  |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                    | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                 |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                               |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                              |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                            |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                        | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                   |                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                           |                2 |              4 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                               |                2 |              4 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                       |                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                       | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              4 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                      | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                         |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                        | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                       | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                    | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                              | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                2 |              5 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                                                                       |                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                          | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                      |                2 |              5 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |              5 |         1.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                                                                     |                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                      |                1 |              5 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                          | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                             | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                2 |              5 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                   |                4 |              5 |         1.25 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                       |                2 |              6 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                |                2 |              6 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                      |                2 |              6 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | e31x_ps_bd_inst/smartconnect_dma/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                      |                1 |              6 |         6.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_0[0]                                                                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                              |                2 |              6 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                      | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1__0_n_0                                                                                                                     |                1 |              6 |         6.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                                                                   | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                                                        |                3 |              6 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                  |                2 |              7 |         3.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                  |                3 |              7 |         2.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                       | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                    |                3 |              8 |         2.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                         |                3 |              8 |         2.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              8 |         2.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rlast_0[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_0[0]                                                                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                   |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |              8 |         1.60 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                             |                3 |              8 |         2.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              8 |         2.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |                4 |              8 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                4 |              8 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              8 |         2.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                            | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                3 |              8 |         2.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                      | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                       |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                       |                2 |              8 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                          | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                   |                2 |              9 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                   |                2 |              9 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              9 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                              |                3 |              9 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                3 |              9 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              9 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              9 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              9 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |              9 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                2 |              9 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                   |                3 |              9 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | bus_reset_gen/SR[0]                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                3 |             10 |         3.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |             10 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                2 |             10 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                5 |             10 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                2 |             10 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                  | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                2 |             10 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                2 |             10 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                6 |             10 |         1.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |             10 |         3.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                   |                4 |             10 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |             10 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                       |                                                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                4 |             12 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                            |                4 |             12 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                   |                3 |             12 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                4 |             12 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             12 |         6.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                            |                6 |             12 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                6 |             12 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                5 |             12 |         2.40 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                  |                2 |             12 |         6.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                5 |             12 |         2.40 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                  |                2 |             12 |         6.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                  |                3 |             12 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                      |                2 |             13 |         6.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                5 |             13 |         2.60 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                        |                5 |             13 |         2.60 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                6 |             13 |         2.17 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                                                   |                                                                                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0      |                3 |             13 |         4.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                        |                5 |             13 |         2.60 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                7 |             13 |         1.86 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                           |                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |                6 |             13 |         2.17 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                5 |             14 |         2.80 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                6 |             14 |         2.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             14 |         3.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                4 |             15 |         3.75 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             15 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             15 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                      |                4 |             15 |         3.75 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                         |                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                      |                5 |             15 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             16 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             16 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/updt_data_reg                                           | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                4 |             16 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                3 |             16 |         5.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                      |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_start_split                                                                                                                                             |                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                        |                4 |             16 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                        |                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                        |                4 |             18 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |             18 |         6.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                      |                3 |             19 |         6.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                                                                             |                                                                                                                                                                                                                                                                      |               10 |             19 |         1.90 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                            | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                              |                5 |             19 |         3.80 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                      |                4 |             20 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                      |                4 |             20 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             20 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                      |                4 |             20 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | clk40_reset_gen/reset_out_reg_n_0                                                                                                                                                                                                                                    |                9 |             20 |         2.22 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                          | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             20 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                           |                3 |             20 |         6.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                      |                4 |             20 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                      |                3 |             20 |         6.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                           |                5 |             21 |         4.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                      |                                                                                                                                                                                                                                                                      |                9 |             21 |         2.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                              |                4 |             23 |         5.75 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                        |                                                                                                                                                                                                                                                                      |               14 |             24 |         1.71 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                                      |                4 |             25 |         6.25 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                      |                4 |             26 |         6.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                           | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                              |                5 |             26 |         5.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             26 |         5.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                9 |             26 |         2.89 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_2[0]                                                                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             26 |         5.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             26 |         5.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             26 |         5.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                6 |             26 |         4.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             26 |         5.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_2[0]                                                                                                                         | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                4 |             26 |         6.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_1[0]                                                                                                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |               10 |             26 |         2.60 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                7 |             26 |         3.71 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                8 |             26 |         3.25 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                            | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             26 |         5.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                        | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                6 |             26 |         4.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             26 |         5.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ch1_updt_curdesc_wren                                                                                                                           | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                7 |             27 |         3.86 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                8 |             27 |         3.38 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |               10 |             27 |         2.70 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                5 |             27 |         5.40 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                     |                8 |             28 |         3.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                5 |             28 |         5.60 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                  | e31x_ps_bd_inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |               13 |             28 |         2.15 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                          | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                7 |             28 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                    |                6 |             29 |         4.83 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |               15 |             29 |         1.93 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                        |                9 |             30 |         3.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                5 |             30 |         6.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                      |                                                                                                                                                                                                                                                                      |                7 |             30 |         4.29 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                      |                4 |             30 |         7.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                            |                6 |             30 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                      |                7 |             30 |         4.29 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                                                      |                7 |             30 |         4.29 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                    |                6 |             31 |         5.17 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                        | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                7 |             31 |         4.43 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                              | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                7 |             31 |         4.43 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |               12 |             32 |         2.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                           | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                           |                7 |             32 |         4.57 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                              |               11 |             32 |         2.91 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |               10 |             32 |         3.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                        |                8 |             32 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                   |               21 |             32 |         1.52 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                    |                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                      | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                            |                9 |             33 |         3.67 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_vector_i[1092]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                      |                8 |             33 |         4.13 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                    |                                                                                                                                                                                                                                                                      |               11 |             33 |         3.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                        |               10 |             33 |         3.30 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                              |                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                          | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                          |               10 |             34 |         3.40 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |               11 |             34 |         3.09 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |               11 |             35 |         3.18 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5[0]                                                                                                          |                8 |             36 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_vector_i[1092]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                               |                                                                                                                                                                                                                                                                      |                8 |             36 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               17 |             39 |         2.29 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                      |                7 |             40 |         5.71 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                            |                9 |             41 |         4.56 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |                9 |             41 |         4.56 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                        | e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             41 |         4.56 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |               10 |             42 |         4.20 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                            |                6 |             43 |         7.17 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                         |                9 |             43 |         4.78 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                      |               10 |             47 |         4.70 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                9 |             47 |         5.22 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               11 |             47 |         4.27 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]   |                                                                                                                                                                                                                                                                      |               14 |             47 |         3.36 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                      |                8 |             47 |         5.88 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               10 |             49 |         4.90 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                      |               10 |             50 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                      |               10 |             50 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                      |               15 |             50 |         3.33 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]   |                                                                                                                                                                                                                                                                      |               17 |             50 |         2.94 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                      |               13 |             50 |         3.85 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                      |               13 |             50 |         3.85 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                      |               10 |             50 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                      |               10 |             50 |         5.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                      |               28 |             53 |         1.89 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                      |               26 |             56 |         2.15 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                      |               21 |             64 |         3.05 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                      |                8 |             64 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               29 |             68 |         2.34 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                       |               15 |             69 |         4.60 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                       |               16 |             72 |         4.50 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               17 |             73 |         4.29 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                   | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               17 |             73 |         4.29 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               27 |             78 |         2.89 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               21 |             78 |         3.71 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                      |               10 |             80 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 | e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                      |               10 |             80 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                        | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                                |               24 |             87 |         3.63 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                          | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                                |               24 |             87 |         3.63 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |               32 |             90 |         2.81 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                      |               12 |             96 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 | e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                      |               13 |            104 |         8.00 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |              169 |            430 |         2.54 |
|  e31x_ps_bd_inst/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |              140 |            680 |         4.86 |
+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


