$date
	Sat Aug 01 10:19:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SOP4 $end
$var wire 1 ! m0 $end
$var wire 1 " m11 $end
$var wire 1 # m2 $end
$var wire 1 $ m3 $end
$var wire 1 % m7 $end
$var wire 1 & m8 $end
$var wire 1 ' m9 $end
$var wire 1 ( nota $end
$var wire 1 ) notb $end
$var wire 1 * notc $end
$var wire 1 + notd $end
$var wire 1 , out $end
$var reg 1 - a $end
$var reg 1 . b $end
$var reg 1 / c $end
$var reg 1 0 d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
1,
1+
1*
1)
1(
0'
0&
0%
0$
0#
0"
1!
$end
#1
0,
0!
0+
10
#2
1,
1#
1+
0*
00
1/
#3
0#
1$
0+
10
#4
0,
1+
0$
1*
0)
00
0/
1.
#5
0+
10
#6
1,
1%
1+
0*
00
1/
#7
0%
1&
0+
10
#8
1'
1+
1*
0&
1)
0(
00
0/
0.
1-
#9
0,
0'
0+
10
#10
1,
1"
1+
0*
00
1/
#11
0,
0"
0+
10
#12
1+
1*
0)
00
0/
1.
#13
0+
10
#14
1+
0*
00
1/
#15
0+
10
#16
