Analysis & Synthesis report for Remake
Sun May 23 09:46:41 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 23 09:46:41 2021   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; Remake                                  ;
; Top-level Entity Name              ; Remake                                  ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 297                                     ;
;     Total combinational functions  ; 297                                     ;
;     Dedicated logic registers      ; 92                                      ;
; Total registers                    ; 92                                      ;
; Total pins                         ; 74                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                          ; Remake             ; Remake             ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                             ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------+
; Remake.bdf                       ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/Remake.bdf                                     ;
; Registers.bdf                    ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/Registers.bdf                                  ;
; EN.bdf                           ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/EN.bdf                                         ;
; FullAdder.bdf                    ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/FullAdder.bdf                                  ;
; MultiUnit.bdf                    ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/MultiUnit.bdf                                  ;
; Multi.bdf                        ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/Multi.bdf                                      ;
; JO.bdf                           ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/JO.bdf                                         ;
; Selector2.bdf                    ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/Selector2.bdf                                  ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/ALU.bdf                                        ;
; ADD8.bdf                         ; yes             ; User Block Diagram/Schematic File        ; F:/Remake/ADD8.bdf                                       ;
; 256Plus1.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/256Plus1.bdf                                   ;
; 2plus1.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/2plus1.bdf                                     ;
; 1bit2chooser.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/1bit2chooser.bdf                               ;
; uAddr.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/uAddr.bdf                                      ;
; 2-4.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/2-4.bdf                                        ;
; Register8.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/Register8.bdf                                  ;
; 3-8.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/3-8.bdf                                        ;
; Driver.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/Driver.bdf                                     ;
; YBDecoder.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/YBDecoder.bdf                                  ;
; 74181.bdf                        ; yes             ; Megafunction                             ; c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf ;
; 74182.bdf                        ; yes             ; Megafunction                             ; c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf ;
; BYDecoder.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/BYDecoder.bdf                                  ;
; TriEn.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Remake/TriEn.bdf                                      ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 297                ;
;                                             ;                    ;
; Total combinational functions               ; 297                ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 232                ;
;     -- 3 input functions                    ; 39                 ;
;     -- <=2 input functions                  ; 26                 ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 297                ;
;     -- arithmetic mode                      ; 0                  ;
;                                             ;                    ;
; Total registers                             ; 92                 ;
;     -- Dedicated logic registers            ; 92                 ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 74                 ;
; Maximum fan-out node                        ; EN:inst43|inst~455 ;
; Maximum fan-out                             ; 52                 ;
; Total fan-out                               ; 1381               ;
; Average fan-out                             ; 2.98               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                         ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Library Name ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; |Remake                       ; 297 (8)           ; 92 (0)       ; 0           ; 0            ; 0       ; 0         ; 74   ; 0            ; |Remake                                                          ; work         ;
;    |256Plus1:PC|              ; 14 (2)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC                                              ; work         ;
;       |2plus1:inst1|          ; 3 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC|2plus1:inst1                                 ; work         ;
;          |1bit2chooser:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC|2plus1:inst1|1bit2chooser:inst2              ; work         ;
;       |2plus1:inst2|          ; 3 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC|2plus1:inst2                                 ; work         ;
;          |1bit2chooser:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC|2plus1:inst2|1bit2chooser:inst2              ; work         ;
;       |2plus1:inst3|          ; 3 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC|2plus1:inst3                                 ; work         ;
;          |1bit2chooser:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC|2plus1:inst3|1bit2chooser:inst2              ; work         ;
;       |2plus1:inst|           ; 3 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC|2plus1:inst                                  ; work         ;
;          |1bit2chooser:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC|2plus1:inst|1bit2chooser:inst2               ; work         ;
;          |1bit2chooser:inst|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:PC|2plus1:inst|1bit2chooser:inst                ; work         ;
;    |256Plus1:uPC|             ; 22 (2)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC                                             ; work         ;
;       |2plus1:inst1|          ; 4 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC|2plus1:inst1                                ; work         ;
;          |1bit2chooser:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC|2plus1:inst1|1bit2chooser:inst2             ; work         ;
;       |2plus1:inst2|          ; 5 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC|2plus1:inst2                                ; work         ;
;          |1bit2chooser:inst2| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC|2plus1:inst2|1bit2chooser:inst2             ; work         ;
;       |2plus1:inst3|          ; 5 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC|2plus1:inst3                                ; work         ;
;          |1bit2chooser:inst2| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2             ; work         ;
;       |2plus1:inst|           ; 6 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC|2plus1:inst                                 ; work         ;
;          |1bit2chooser:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC|2plus1:inst|1bit2chooser:inst2              ; work         ;
;          |1bit2chooser:inst|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|256Plus1:uPC|2plus1:inst|1bit2chooser:inst               ; work         ;
;    |3-8:inst40|               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|3-8:inst40                                               ; work         ;
;    |ALU:inst36|               ; 195 (16)          ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36                                               ; work         ;
;       |ADD8:inst9|            ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|ADD8:inst9                                    ; work         ;
;          |74181:inst2|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|ADD8:inst9|74181:inst2                        ; work         ;
;          |74181:inst3|        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|ADD8:inst9|74181:inst3                        ; work         ;
;          |74182:inst|         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|ADD8:inst9|74182:inst                         ; work         ;
;       |EN:inst10|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|EN:inst10                                     ; work         ;
;       |EN:inst6|              ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|EN:inst6                                      ; work         ;
;       |Multi:inst18|          ; 132 (1)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18                                  ; work         ;
;          |BYDecoder:inst51|   ; 7 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|BYDecoder:inst51                 ; work         ;
;             |74181:inst15|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|BYDecoder:inst51|74181:inst15    ; work         ;
;             |74181:inst|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|BYDecoder:inst51|74181:inst      ; work         ;
;          |BYDecoder:inst52|   ; 8 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|BYDecoder:inst52                 ; work         ;
;             |74181:inst15|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15    ; work         ;
;             |74181:inst|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst      ; work         ;
;          |MultiUnit:inst10|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst10                 ; work         ;
;          |MultiUnit:inst11|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst11                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst11|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst12|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst12                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst12|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst13|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst13                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst13|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst14|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst14                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst14|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst15|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst15                 ; work         ;
;          |MultiUnit:inst16|   ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst16                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst17|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst17                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst18|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst18                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst18|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst19|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst19                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst19|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst20|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst20                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst20|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst21|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst21                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst21|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst22|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst22                 ; work         ;
;          |MultiUnit:inst23|   ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst23                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst24|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst24                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst25|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst25                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst26|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst26                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst26|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst27|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst27                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst27|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst28|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst28                 ; work         ;
;          |MultiUnit:inst29|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst29                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst29|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst2|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst2                  ; work         ;
;          |MultiUnit:inst30|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst30                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst30|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst31|   ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst31                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst31|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst32|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst32                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst33|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst33                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst34|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst34                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst34|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst35|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst35                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst35|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst36|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst36                 ; work         ;
;          |MultiUnit:inst37|   ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst37                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst37|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst38|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst38                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst39|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst39                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst3|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst3                  ; work         ;
;          |MultiUnit:inst40|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst40                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst41|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst41                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst41|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst42|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst42                 ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst42|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst43|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst43                 ; work         ;
;          |MultiUnit:inst44|   ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst44                 ; work         ;
;             |FullAdder:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst44|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst45|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst45                 ; work         ;
;             |FullAdder:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst45|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst46|   ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst46                 ; work         ;
;             |FullAdder:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst46|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst47|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst47                 ; work         ;
;             |FullAdder:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst47|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst48|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst48                 ; work         ;
;             |FullAdder:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst48|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst49|   ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst49                 ; work         ;
;             |FullAdder:inst2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst49|FullAdder:inst2 ; work         ;
;          |MultiUnit:inst4|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst4                  ; work         ;
;          |MultiUnit:inst5|    ; 4 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst5                  ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2  ; work         ;
;          |MultiUnit:inst6|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst6                  ; work         ;
;          |MultiUnit:inst7|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst7                  ; work         ;
;          |MultiUnit:inst8|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst8                  ; work         ;
;             |FullAdder:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2  ; work         ;
;          |MultiUnit:inst9|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|MultiUnit:inst9                  ; work         ;
;          |YBDecoder:inst54|   ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|YBDecoder:inst54                 ; work         ;
;             |74181:inst15|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst15    ; work         ;
;             |74181:inst2|     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2     ; work         ;
;             |74181:inst3|     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst3     ; work         ;
;             |74181:inst|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst      ; work         ;
;             |74182:inst5|     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5     ; work         ;
;       |Register8:inst3|       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Register8:inst3                               ; work         ;
;       |Register8:inst4|       ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|ALU:inst36|Register8:inst4                               ; work         ;
;    |Driver:inst3|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Driver:inst3                                             ; work         ;
;    |EN:inst34|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|EN:inst34                                                ; work         ;
;    |EN:inst43|                ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|EN:inst43                                                ; work         ;
;    |JO:inst41|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|JO:inst41                                                ; work         ;
;    |Register8:IR|             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Register8:IR                                             ; work         ;
;    |Register8:MAR|            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Register8:MAR                                            ; work         ;
;    |Register8:STA|            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Register8:STA                                            ; work         ;
;    |Register8:Y|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Register8:Y                                              ; work         ;
;    |Registers:inst7|          ; 21 (4)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Registers:inst7                                          ; work         ;
;       |2-4:inst2|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Registers:inst7|2-4:inst2                                ; work         ;
;       |EN:inst10|             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Registers:inst7|EN:inst10                                ; work         ;
;       |Register8:R0|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Registers:inst7|Register8:R0                             ; work         ;
;       |Register8:R1|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Registers:inst7|Register8:R1                             ; work         ;
;       |Register8:R2|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Registers:inst7|Register8:R2                             ; work         ;
;    |Selector2:inst28|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|Selector2:inst28                                         ; work         ;
;    |TriEn:MDR|                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|TriEn:MDR                                                ; work         ;
;    |uAddr:inst4|              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remake|uAddr:inst4                                              ; work         ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------+----------------------------------------------+
; Register name                         ; Reason for Removal                           ;
+---------------------------------------+----------------------------------------------+
; ALU:inst36|Register8:inst4|inst       ; Merged with ALU:inst36|Register8:inst4|inst5 ;
; Total Number of Removed Registers = 1 ;                                              ;
+---------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 92    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 25    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun May 23 09:46:35 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Remake -c Remake
Info: Found 1 design units, including 1 entities, in source file Remake.bdf
    Info: Found entity 1: Remake
Info: Found 1 design units, including 1 entities, in source file Registers.bdf
    Info: Found entity 1: Registers
Info: Found 1 design units, including 1 entities, in source file EN.bdf
    Info: Found entity 1: EN
Info: Found 1 design units, including 1 entities, in source file FullAdder.bdf
    Info: Found entity 1: FullAdder
Info: Found 1 design units, including 1 entities, in source file MultiUnit.bdf
    Info: Found entity 1: MultiUnit
Info: Found 1 design units, including 1 entities, in source file Multi.bdf
    Info: Found entity 1: Multi
Info: Found 1 design units, including 1 entities, in source file JO.bdf
    Info: Found entity 1: JO
Info: Found 1 design units, including 1 entities, in source file Selector2.bdf
    Info: Found entity 1: Selector2
Info: Found 1 design units, including 1 entities, in source file ALU.bdf
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file ADD8.bdf
    Info: Found entity 1: ADD8
Info: Elaborating entity "Remake" for the top level hierarchy
Warning: Using design file 256Plus1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 256Plus1
Info: Elaborating entity "256Plus1" for hierarchy "256Plus1:uPC"
Warning: Using design file 2plus1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 2plus1
Info: Elaborating entity "2plus1" for hierarchy "256Plus1:uPC|2plus1:inst3"
Warning: Using design file 1bit2chooser.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 1bit2chooser
Info: Elaborating entity "1bit2chooser" for hierarchy "256Plus1:uPC|2plus1:inst3|1bit2chooser:inst"
Warning: Using design file uAddr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: uAddr
Info: Elaborating entity "uAddr" for hierarchy "uAddr:inst4"
Warning: Using design file 2-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 2-4
Info: Elaborating entity "2-4" for hierarchy "2-4:inst19"
Info: Elaborating entity "JO" for hierarchy "JO:inst41"
Info: Elaborating entity "EN" for hierarchy "JO:inst41|EN:inst11"
Warning: Using design file Register8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Register8
Info: Elaborating entity "Register8" for hierarchy "Register8:Y"
Warning: Using design file 3-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 3-8
Info: Elaborating entity "3-8" for hierarchy "3-8:inst5"
Warning: Using design file Driver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Driver
Info: Elaborating entity "Driver" for hierarchy "Driver:inst3"
Info: Elaborating entity "Registers" for hierarchy "Registers:inst7"
Info: Elaborating entity "Selector2" for hierarchy "Selector2:inst28"
Info: Elaborating entity "ALU" for hierarchy "ALU:inst36"
Info: Elaborating entity "Multi" for hierarchy "ALU:inst36|Multi:inst18"
Warning: Using design file YBDecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: YBDecoder
Info: Elaborating entity "YBDecoder" for hierarchy "ALU:inst36|Multi:inst18|YBDecoder:inst54"
Info: Elaborating entity "74181" for hierarchy "ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst15"
Info: Elaborated megafunction instantiation "ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst15"
Info: Elaborating entity "74182" for hierarchy "ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5"
Info: Elaborated megafunction instantiation "ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5"
Info: Elaborating entity "MultiUnit" for hierarchy "ALU:inst36|Multi:inst18|MultiUnit:inst"
Info: Elaborating entity "FullAdder" for hierarchy "ALU:inst36|Multi:inst18|MultiUnit:inst|FullAdder:inst2"
Warning: Using design file BYDecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: BYDecoder
Info: Elaborating entity "BYDecoder" for hierarchy "ALU:inst36|Multi:inst18|BYDecoder:inst51"
Info: Elaborating entity "ADD8" for hierarchy "ALU:inst36|ADD8:inst9"
Warning: Using design file TriEn.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: TriEn
Info: Elaborating entity "TriEn" for hierarchy "TriEn:MDR"
Info: Ignored 106 buffer(s)
    Info: Ignored 106 SOFT buffer(s)
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state node "ALU:inst36|gdfx_temp6" into a selector
    Warning: Converted tri-state node "ALU:inst36|gdfx_temp5" into a selector
    Warning: Converted tri-state node "ALU:inst36|gdfx_temp4" into a selector
    Warning: Converted tri-state node "ALU:inst36|gdfx_temp3" into a selector
    Warning: Converted tri-state node "ALU:inst36|gdfx_temp2" into a selector
    Warning: Converted tri-state node "ALU:inst36|gdfx_temp1" into a selector
    Warning: Converted tri-state node "ALU:inst36|gdfx_temp0" into a selector
    Warning: Converted tri-state buffer "ALU:inst36|inst19" feeding internal logic into a wire
    Warning: Converted tri-state buffer "JO:inst41|inst4" feeding internal logic into a wire
Warning: Always-enabled tri-state buffer(s) removed
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst42|inst" to the node "uAddr:inst4|inst16" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst37|inst1" to the node "uAddr:inst4|inst15" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst37|inst2" to the node "uAddr:inst4|inst14" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst37|inst3" to the node "uAddr:inst4|inst13" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst37|inst4" to the node "uAddr:inst4|inst12" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst37|inst5" to the node "uAddr:inst4|inst11" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst42|inst6" to the node "uAddr:inst4|inst10" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst37|inst7" to the node "uAddr:inst4|inst" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst8|inst" to the node "EN:inst37|inst" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst8|inst1" to the node "EN:inst37|inst1" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst8|inst2" to the node "EN:inst37|inst2" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst8|inst3" to the node "EN:inst37|inst3" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst8|inst4" to the node "EN:inst37|inst4" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst8|inst5" to the node "EN:inst37|inst5" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst8|inst6" to the node "EN:inst37|inst6" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst8|inst7" to the node "EN:inst37|inst7" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst34|inst" to the node "TriEn:MDR|inst19" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst34|inst1" to the node "TriEn:MDR|inst18" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst34|inst2" to the node "TriEn:MDR|inst17" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst34|inst3" to the node "TriEn:MDR|inst15" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst34|inst4" to the node "TriEn:MDR|inst13" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst34|inst5" to the node "TriEn:MDR|inst11" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst34|inst6" to the node "TriEn:MDR|inst9" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "EN:inst34|inst7" to the node "TriEn:MDR|inst" into a wire
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst36|inst2" to the node "Register8:STA|inst9" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst36|EN:inst10|inst7" to the node "ALU:inst36|Register8:inst3|inst" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "EN:inst43|inst" to the node "Register8:MAR|inst11" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "EN:inst43|inst1" to the node "Register8:MAR|inst10" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst36|EN:inst6|inst2" to the node "Register8:MAR|inst9" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst36|EN:inst6|inst3" to the node "Register8:MAR|inst8" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst36|EN:inst6|inst4" to the node "Register8:MAR|inst7" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst36|EN:inst6|inst5" to the node "Register8:MAR|inst6" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst36|EN:inst6|inst6" to the node "Register8:MAR|inst5" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst36|EN:inst6|inst7" to the node "Register8:MAR|inst" into an OR gate
Info: Implemented 437 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 40 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 363 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sun May 23 09:46:41 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


