

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                           80 # ROP queue latency (default 85)
-dram_latency                          67 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 400.0:800.0:400.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 9e643814a0623dc74a45d4cf4d2d07e1  /tmp/tmp.2mQWalYC0y/gemm__SIZE1_1
1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.2mQWalYC0y/gemm__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.2mQWalYC0y/gemm__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.2mQWalYC0y/gemm__SIZE1_1 > _cuobjdump_complete_output_TrCe5W"
Parsing file _cuobjdump_complete_output_TrCe5W
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/gemm/gemm.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/gemm/gemm.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_0aULAG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_G1Ij6p

kernel '_Z11gemm_kernelPfS_S_' transfer to GPU hardware scheduler
kernel_name = _Z11gemm_kernelPfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 28781998
gpu_sim_insn = 10785652736
gpu_ipc =     374.7361
gpu_tot_sim_cycle = 28781998
gpu_tot_sim_insn = 10785652736
gpu_tot_ipc =     374.7361
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 79071872
gpu_stall_icnt2sh    = 127642315
gpu_total_sim_rate=468086
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16259 (0.0034)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4852032, Miss = 2429568 (0.501), PendingHit = 16455 (0.00339)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16246 (0.00339)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16193 (0.00338)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4852032, Miss = 2429568 (0.501), PendingHit = 16417 (0.00338)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16195 (0.00338)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16231 (0.00339)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16209 (0.00339)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16198 (0.00338)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16212 (0.00339)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16240 (0.00339)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16219 (0.00339)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16236 (0.00339)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4786464, Miss = 2396736 (0.501), PendingHit = 16232 (0.00339)
total_dl1_misses=33619968
total_dl1_accesses=67141632
total_dl1_miss_rate= 0.500732
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 
distro:
10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 10288, 
gpgpu_n_tot_thrd_icount = 10787749888
gpgpu_n_tot_w_icount = 337117184
gpgpu_n_icache_hits = 202080256
gpgpu_n_icache_misses = 1486
gpgpu_n_l1dcache_read_hits = 33294122
gpgpu_n_l1dcache_read_misses = 33847510
gpgpu_n_l1dcache_write_accesses = 32768
gpgpu_n_l1dcache_wirte_misses = 32768
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 97856
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 15922465
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33619968
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15922465
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18944991	W0_Idle:1211073	W0_Scoreboard:443462222	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:337117184
maxmrqlatency = 216 
maxdqlatency = 0 
maxmflatency = 1363 
averagemflatency = 339 
max_icnt2mem_latency = 1177 
max_icnt2sh_latency = 28781997 
mrq_lat_table:2459614 	26410 	12780 	21564 	15298 	13738 	6346 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	173514 	6270425 	25405117 	1803373 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:29 	1283654 	402050 	626270 	1413463 	3189875 	7902806 	13709099 	5021159 	104386 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1588939 	13748026 	17980896 	302038 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	448 	448 	1344 	2240 	4928 	9408 	
mf_lat_pw_table:13952 	0 	0 	0 	0 	0 	0 	1016 	56382 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        52        56        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        58        58        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        60        58        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        50        58        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        46        58        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     33163     33363     33137     33517     58566     57571     33242     33328     33188     32991     33255     33036     33350     33140     32957     32992 
dram[1]:     33250     33294     33356     33651     58408     57736     33142     33300     33451     33438     33224     33110     33326     33107     33096     33249 
dram[2]:     33001     33322     33456     33571     58663     57774     33012     33333     33365     33389     33291     33140     33243     33009     33047     33182 
dram[3]:     33015     33074     33215     33461     58615     57774     33052     33123     33060     33189     33267     32918     33140     32848     32940     33206 
dram[4]:     33034     33277     33245     33532     58612     57817     33004     33488     33227     33127     33259     32867     33185     33003     32985     33019 
average row accesses per activate:
dram[0]: 25.277344 27.769957 24.564920 21.720766 27.320618 27.050360 23.306608 27.517826 27.658703 24.363636 27.244333 27.290159 24.089087 27.313131 27.876289 24.864368 
dram[1]: 25.415554 27.557070 24.733946 21.930984 27.221720 26.714031 23.323923 27.517826 27.588085 24.641336 27.521629 27.428572 24.053373 27.638842 27.733334 25.017733 
dram[2]: 25.157076 27.627668 24.564920 21.712456 27.221720 26.881144 23.484735 27.658703 27.753426 24.585293 27.382278 27.568394 24.053373 27.382278 27.591837 24.712872 
dram[3]: 25.574703 27.627668 24.509090 21.930984 27.520586 26.619469 23.519762 27.801029 27.729683 24.549583 27.244333 27.359190 23.841293 27.290159 27.591837 24.563210 
dram[4]: 25.594936 27.698629 24.215569 21.962563 27.370337 26.619469 23.660915 27.517826 27.658703 24.438583 27.244333 27.290159 23.982262 27.451777 27.662405 24.637814 
average row locality = 2555909/98924 = 25.837097
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     31971     31968     31968     30240     29664     29664     30978     32000     32000     32012     32032     32032     32032     32032     32032     32032 
dram[1]:     31970     31968     31968     30096     29664     29664     30978     32000     32000     32012     32032     32032     32032     32032     32032     32032 
dram[2]:     31968     31968     31968     30096     29664     29664     31124     32000     32000     32012     32032     32032     32032     32032     32032     32032 
dram[3]:     31968     31968     31968     30096     29664     29664     31124     32000     32000     32014     32032     32032     32032     32032     32032     32032 
dram[4]:     31968     31968     31968     30096     29664     29664     31124     32000     32000     32014     32032     32032     32032     32032     32032     32032 
total reads: 2523141
bank skew: 32032/29664 = 1.08
chip skew: 504658/504512 = 1.00
number of total write accesses:
dram[0]:       384       384       384       408       416       416       416       416       416       416       416       416       416       416       416       416 
dram[1]:       384       384       384       410       416       416       416       416       416       416       416       416       416       416       416       416 
dram[2]:       384       384       384       410       416       416       416       416       416       416       416       416       416       416       416       416 
dram[3]:       384       384       384       410       416       416       416       416       416       416       416       416       416       416       416       416 
dram[4]:       384       384       384       410       416       416       416       416       416       416       416       416       416       416       416       416 
total reads: 32768
bank skew: 416/384 = 1.08
chip skew: 6554/6552 = 1.00
average mf latency per bank:
dram[0]:       4386      4516      4502      4352      4443      4486      4330      4476      4543      4410      4493      4513      4402      4434      4496      4433
dram[1]:       4474      4546      4519      4372      4468      4501      4287      4478      4570      4455      4495      4531      4431      4477      4491      4497
dram[2]:       4457      4540      4514      4369      4475      4517      4345      4529      4549      4408      4496      4558      4412      4433      4527      4491
dram[3]:       4407      4542      4521      4363      4458      4502      4325      4480      4545      4395      4476      4515      4477      4453      4483      4458
dram[4]:       4454      4518      4510      4380      4472      4488      4307      4486      4539      4420      4494      4512      4418      4453      4504      4481
maximum mf latency per bank:
dram[0]:       1021      1075      1020      1173      1208      1018      1037      1144      1143      1110      1032       937      1052       996      1135      1041
dram[1]:       1131      1347      1023      1038      1131      1144      1108      1033      1055      1228      1245      1047      1190      1189      1036      1090
dram[2]:       1167      1168      1096      1138      1091      1054      1001       957      1172      1122      1070      1136      1056      1003      1039      1009
dram[3]:       1272      1085      1066      1005      1043      1095      1083      1009      1101      1141      1070      1031       991       993      1061      1182
dram[4]:       1135      1112      1129      1000      1309      1363      1099      1262      1237      1006      1023      1165      1139      1114       980      1054

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64759494 n_nop=63697494 n_act=19799 n_pre=19783 n_req=511209 n_rd=1009314 n_write=13104 bw_util=0.03158
n_activity=7298705 dram_eff=0.2802
bk0: 63942a 64615977i bk1: 63936a 64611680i bk2: 63936a 64611597i bk3: 60480a 64612427i bk4: 59328a 64615296i bk5: 59328a 64613222i bk6: 61956a 64610235i bk7: 64000a 64606440i bk8: 64000a 64602953i bk9: 64024a 64609984i bk10: 64064a 64613098i bk11: 64064a 64605674i bk12: 64064a 64597445i bk13: 64064a 64581538i bk14: 64064a 64572835i bk15: 64064a 64158977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0140444
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64759494 n_nop=63697888 n_act=19745 n_pre=19729 n_req=511066 n_rd=1009024 n_write=13108 bw_util=0.03157
n_activity=7305522 dram_eff=0.2798
bk0: 63940a 64616011i bk1: 63936a 64610880i bk2: 63936a 64611273i bk3: 60192a 64615387i bk4: 59328a 64614621i bk5: 59328a 64614051i bk6: 61956a 64612373i bk7: 64000a 64609509i bk8: 64000a 64604342i bk9: 64024a 64601047i bk10: 64064a 64606487i bk11: 64064a 64608964i bk12: 64064a 64599809i bk13: 64064a 64580771i bk14: 64064a 64575052i bk15: 64064a 64162414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0133654
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64759494 n_nop=63697510 n_act=19790 n_pre=19774 n_req=511210 n_rd=1009312 n_write=13108 bw_util=0.03158
n_activity=7304635 dram_eff=0.2799
bk0: 63936a 64616511i bk1: 63936a 64610748i bk2: 63936a 64612084i bk3: 60192a 64612428i bk4: 59328a 64613596i bk5: 59328a 64614437i bk6: 62248a 64611401i bk7: 64000a 64608650i bk8: 64000a 64604900i bk9: 64024a 64601876i bk10: 64064a 64606236i bk11: 64064a 64610262i bk12: 64064a 64601902i bk13: 64064a 64579907i bk14: 64064a 64576351i bk15: 64064a 64159962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0130644
Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80bfe080, atomic=0 1 entries : 0x2ad181cf66a0 :  mf: uid=285309679, sid04:w01, part=3, addr=0x80bfe080, load , size=128, unknown  status = IN_PARTITION_DRAM (28781997), 

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64759494 n_nop=63697505 n_act=19791 n_pre=19775 n_req=511212 n_rd=1009315 n_write=13108 bw_util=0.03158
n_activity=7300630 dram_eff=0.2801
bk0: 63936a 64616792i bk1: 63936a 64611821i bk2: 63936a 64611718i bk3: 60192a 64611885i bk4: 59328a 64612913i bk5: 59328a 64614677i bk6: 62248a 64612109i bk7: 64000a 64609330i bk8: 64000a 64603584i bk9: 64028a 64601986i bk10: 64064a 64605644i bk11: 64064a 64610026i bk12: 64064a 64602410i bk13: 64064a 64576874i bk14: 64064a 64574409i bk15: 64063a 64161528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.013651
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80bff080, atomic=0 1 entries : 0x2ad174defbc0 :  mf: uid=285309678, sid01:w01, part=4, addr=0x80bff080, load , size=128, unknown  status = IN_PARTITION_DRAM (28781997), 

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64759494 n_nop=63697484 n_act=19801 n_pre=19785 n_req=511212 n_rd=1009316 n_write=13108 bw_util=0.03158
n_activity=7302704 dram_eff=0.28
bk0: 63936a 64615882i bk1: 63936a 64611766i bk2: 63936a 64611971i bk3: 60192a 64610412i bk4: 59328a 64612761i bk5: 59328a 64614298i bk6: 62248a 64613224i bk7: 64000a 64608943i bk8: 64000a 64603882i bk9: 64028a 64600408i bk10: 64064a 64604476i bk11: 64064a 64609316i bk12: 64064a 64603865i bk13: 64064a 64578882i bk14: 64064a 64574502i bk15: 64064a 64160315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0137162
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 6730996, Miss = 504657 (0.075), PendingHit = 1118963 (0.166)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 6728938, Miss = 504512 (0.075), PendingHit = 1120920 (0.167)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 6730956, Miss = 504656 (0.075), PendingHit = 1119725 (0.166)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 6730958, Miss = 504658 (0.075), PendingHit = 1120618 (0.166)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 6730958, Miss = 504658 (0.075), PendingHit = 1120666 (0.166)
L2 Cache Total Miss Rate = 0.075

icnt_total_pkts_mem_to_simt=168132930
icnt_total_pkts_simt_to_mem=33783878

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 220.694
% Accepted packets = 0 at node 0 (avg = 0.0255171)
lat(1) = 220.694;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.117386 0.11735 0.117385 0.117385 0.117385 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 14.1626
% Accepted packets = 0 at node 14 (avg = 0.126991)
lat(2) = 14.1626;
thru(2,:) = [ 0.208221 0.211073 0.208221 0.208221 0.211073 0.208221 0.208221 0.208221 0.208221 0.208221 0.208221 0.208221 0.208221 0.208221 0 0 0 0 0 0 0 0 0 ];
% latency change    = 14.5829
% throughput change = 0.799064
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 220.694 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0255171 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 3787642 402243 98043 35463 71655 28219 63174 27534 62509 27157 62540 27238 63822 28469 66724 31154 110135 32631 96440 32941 91338 33136 87843 33191 85459 34319 84818 35260 83545 35264 82623 35592 82346 35817 81616 36308 80869 36700 82227 36614 81871 37058 80642 38152 81859 38931 84273 40052 87556 42629 91121 45199 95348 47554 98997 50405 98882 49215 98587 46831 99321 45704 99453 44101 101315 43631 102504 43274 103295 44320 100028 45422 103436 47779 107088 50467 112470 53247 117377 56643 120913 58430 122661 58533 119001 52374 114647 46702 113354 44224 112823 41974 113409 41844 114067 41886 113237 42577 104848 43498 107431 44504 109410 45449 110602 46257 112547 46419 113077 45888 112469 44105 108365 40082 106943 38044 106092 37392 106245 36946 104705 36819 103801 36744 101132 36745 96294 36798 97204 36880 97104 36574 97160 36368 97287 36324 96903 35929 96597 35428 96158 35045 95539 34405 95405 34051 94664 34266 95121 34398 94484 33875 92758 33550 92329 33508 92184 33504 92345 33709 92848 33213 92428 32974 92122 33223 91988 32971 92341 32804 92433 32706 91933 32554 91803 32424 92090 32321 92526 32123 91943 31658 91362 31884 91717 31572 92009 31709 92271 31694 92158 31486 91752 31549 92277 31302 92145 31129 92464 30867 91969 30690 92101 30634 91960 30594 92072 30617 92271 30594 91996 30158 91957 29946 92175 29823 92097 29731 92492 29817 92225 29805 91925 29994 91792 29592 92081 29394 91954 29102 91625 29235 92084 29157 91647 28940 91401 28689 91272 28919 90860 28268 91395 28773 90972 28268 90721 28187 90378 28183 90167 28137 90353 27981 90596 27820 89447 27857 89634 27792 89715 27569 89651 27518 89087 27312 89133 27068 88255 27091 88097 27093 87893 27015 88294 26605 87113 26597 87600 26412 87500 26103 86754 26094 86467 25790 86401 25898 86144 25858 85761 25245 84797 25502 84487 24913 84752 25189 84389 24790 83616 24857 83146 24481 82715 24279 82631 24269 82348 23966 81913 23810 81570 23616 80896 23422 80904 23279 80385 23065 80134 23264 79436 22778 78780 22683 78412 22201 78012 22255 77518 22227 77094 21836 76860 21915 76417 21627 75169 21087 74833 21084 74704 20774 73827 20693 73299 20255 72981 20116 72652 19970 71972 19811 71545 19600 71462 19327 70092 19296 69636 19073 69109 18551 69129 18531 68013 18414 67967 18395 67545 18317 66192 17991 66191 17919 65532 17329 64985 17471 64469 17157 63722 16898 62860 16703 62501 16665 62234 16347 61290 16165 60563 15930 60237 15879 59876 15660 59098 15515 59132 15474 58171 15531 57444 14960 56949 15288 56832 14795 55782 14887 55750 14581 54953 14449 54432 14216 54139 13825 53209 13909 52559 13658 52203 13682 51640 13401 51318 13514 50669 13119 50395 13074 49776 12785 49340 12639 49016 12742 48078 12461 47787 12362 47037 12281 46222 12296 46242 11827 45852 11767 45526 11698 44376 11412 44482 11463 43798 11214 43090 11047 42433 11178 42211 10782 41719 10779 41233 10766 40812 10411 40325 10198 39618 10095 39368 10135 39292 9822 38447 9863 38468 9752 37754 9559 36996 9505 36426 9301 36408 9141 35837 9060 35575 8865 34819 8925 34558 8614 34276 8405 33765 8533 33463 8210 32786 8205 32506 8138 31867 7963 31769 7744 31168 7745 30935 7685 30560 7471 30012 7369 29743 7334 29264 7149 29014 7063 28519 7078 28267 6801 27618 6709 27214 6547 27185 6447 26752 6550 26109 6374 26006 6183 25659 6146 25346 5935 24880 6005 24313 5803 24306 5772 23969 5678 23456 5670 23258 5572 22746 5447 22713 5374 22152 5294 22183 5087 21743 4970 21117 5170 21169 4966 20499 4917 20380 4806 20232 4677 19785 4684 19710 4572 19215 4512 19031 4447 18664 4376 18575 4279 17886 4208 18084 4179 17440 4084 17307 4121 16952 4062 16707 3881 16595 3893 16453 3720 16014 3731 15900 3675 15433 3502 15313 3473 15067 3562 14959 3565 14620 3387 14429 3300 14131 3233 14058 3165 13748 3295 13433 3206 13354 3103 13203 3030 12939 2887 12658 2878 12382 2870 12395 2912 12118 2818 11896 2724 11590 2720 11232 2535 11341 2574 11056 2527 11045 2567 10752 2459 10713 2397 10541 2291 10168 2352 10237 2246 9840 2193 9818 2178 9358 2094 9449 2046 9226 2005 9222 2069 8976 1928 9101 1899 8690 1855 8605 1893 8562 1786 8369 1850 8280 1829 8089 1771 8107 1688 7857 1658 7581 1581 7481 1580 7313 1541 7330 1549 7161 1508 7207 1474 7025 1423 7000 1398 6665 1427 6500 1347 6292 1315 6394 1313 6207 1261 6026 1256 5983 1210 5849 1156 5775 1186 5710 1170 5675 1155 5567 1096 5393 1128 5118 1081 5118 1078 5094 982 5034 995 4833 993 4852 968 4648 974 4725 924 4459 894 4425 840 4401 863 4109 809 4126 828 4057 779 4003 781 4014 768 3900 754 3835 771 3766 739 3610 727 3558 742 3392 673 3436 659 3303 647 3374 664 3243 632 3266 623 3179 621 3035 590 2971 585 2942 605 2902 575 2849 553 2792 507 2730 540 2772 513 2716 508 2624 465 2493 516 2514 483 2490 506 2409 438 2418 429 2328 472 2304 438 2288 428 2265 418 2186 420 2135 347 2105 389 1991 356 2018 358 1920 373 1908 369 1915 348 1885 316 1734 351 1818 320 1747 317 1679 268 1630 306 1619 284 1505 277 1614 279 1565 265 1492 230 1492 256 1433 274 1465 245 1366 268 1302 251 1276 249 1263 225 1245 226 1198 213 1238 187 1193 202 1130 202 1136 230 1152 200 1107 201 1038 185 999 166 1063 198 1002 144 1007 153 919 142 994 159 920 157 896 145 925 146 910 137 763 123 798 147 826 152 828 130 786 130 737 138 744 148 746 116 713 120 718 128 716 114 739 100 651 108 648 114 654 95 618 108 683 93 593 93 588 106 572 87 614 95 555 112 544 96 536 90 521 92 498 89 530 87 461 78 504 82 502 93 473 69 434 74 428 81 443 75 412 80 442 77 21070 ];
Traffic[0]class1Average hops = 1 (33652806 samples)
traffic_manager/hop_stats_freq = [ 0 33652806 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 14.1626 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.126991 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 20998 964 468 723 1458621 131195 93270 1141913 5849502 1331971 1322923 1407935 1376734 2373789 1003423 9453801 580952 551440 756476 432743 2686317 137952 128551 178380 103514 713947 30522 28444 40937 23359 183389 6748 6290 9797 5527 48751 1736 1584 2595 1467 13814 505 502 819 332 4219 164 133 206 110 1380 59 54 67 42 442 10 14 30 12 158 6 3 6 3 40 2 0 3 1 18 1 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (33652806 samples)
traffic_manager/hop_stats_freq = [ 0 33652806 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 6 hrs, 24 min, 2 sec (23042 sec)
gpgpu_simulation_rate = 468086 (inst/sec)
gpgpu_simulation_rate = 1249 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU Runtime: 23040.534453s
