Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 16:07:06 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.346        0.000                      0                 1495        0.041        0.000                      0                 1495       48.750        0.000                       0                   567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.346        0.000                      0                 1491        0.041        0.000                      0                 1491       48.750        0.000                       0                   567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.019        0.000                      0                    4        1.127        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.346ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.338ns  (logic 5.774ns (21.923%)  route 20.564ns (78.077%))
  Logic Levels:           25  (LUT2=2 LUT5=11 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 f  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.600    26.402    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.326    26.728 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.972    27.700    sm/D_states_q[7]_i_77_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.150    27.850 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.661    28.511    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.328    28.839 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.741    29.581    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I3_O)        0.124    29.705 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.811    30.516    sm/D_states_q[1]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.124    30.640 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.640    sm/D_states_q[1]_i_2_n_0
    SLICE_X62Y47         MUXF7 (Prop_muxf7_I0_O)      0.212    30.852 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.708    31.560    sm/D_states_d__0[1]
    SLICE_X62Y45         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X62Y45         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X62Y45         FDSE (Setup_fdse_C_D)       -0.242   104.906    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.906    
                         arrival time                         -31.560    
  -------------------------------------------------------------------
                         slack                                 73.346    

Slack (MET) :             73.421ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.272ns  (logic 5.774ns (21.977%)  route 20.498ns (78.023%))
  Logic Levels:           25  (LUT2=2 LUT5=11 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 f  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.600    26.402    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.326    26.728 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.972    27.700    sm/D_states_q[7]_i_77_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.150    27.850 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.661    28.511    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.328    28.839 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.741    29.581    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I3_O)        0.124    29.705 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.811    30.516    sm/D_states_q[1]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.124    30.640 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.640    sm/D_states_q[1]_i_2_n_0
    SLICE_X62Y47         MUXF7 (Prop_muxf7_I0_O)      0.212    30.852 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.643    31.495    sm/D_states_d__0[1]
    SLICE_X62Y47         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.520   104.925    sm/clk_IBUF_BUFG
    SLICE_X62Y47         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X62Y47         FDSE (Setup_fdse_C_D)       -0.233   104.916    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.916    
                         arrival time                         -31.495    
  -------------------------------------------------------------------
                         slack                                 73.421    

Slack (MET) :             73.442ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.228ns  (logic 5.774ns (22.014%)  route 20.454ns (77.986%))
  Logic Levels:           25  (LUT2=2 LUT5=11 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 f  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.600    26.402    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.326    26.728 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.972    27.700    sm/D_states_q[7]_i_77_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.150    27.850 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.661    28.511    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.328    28.839 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.741    29.581    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I3_O)        0.124    29.705 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.811    30.516    sm/D_states_q[1]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.124    30.640 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.640    sm/D_states_q[1]_i_2_n_0
    SLICE_X62Y47         MUXF7 (Prop_muxf7_I0_O)      0.212    30.852 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.599    31.451    sm/D_states_d__0[1]
    SLICE_X62Y47         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.520   104.925    sm/clk_IBUF_BUFG
    SLICE_X62Y47         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X62Y47         FDSE (Setup_fdse_C_D)       -0.256   104.893    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.893    
                         arrival time                         -31.451    
  -------------------------------------------------------------------
                         slack                                 73.442    

Slack (MET) :             73.493ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.228ns  (logic 5.332ns (20.330%)  route 20.896ns (79.670%))
  Logic Levels:           24  (LUT2=3 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.321    26.123    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.326    26.449 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.847    27.297    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    27.421 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.420    27.840    sm/M_alum_out[31]
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.124    27.964 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.396    29.360    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    29.484 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.902    30.386    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    30.510 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.940    31.450    sm/accel_edge_n_0
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X63Y43         FDRE (Setup_fdre_C_CE)      -0.205   104.943    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.943    
                         arrival time                         -31.450    
  -------------------------------------------------------------------
                         slack                                 73.493    

Slack (MET) :             73.493ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.228ns  (logic 5.332ns (20.330%)  route 20.896ns (79.670%))
  Logic Levels:           24  (LUT2=3 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.321    26.123    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.326    26.449 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.847    27.297    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    27.421 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.420    27.840    sm/M_alum_out[31]
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.124    27.964 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.396    29.360    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    29.484 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.902    30.386    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    30.510 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.940    31.450    sm/accel_edge_n_0
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X63Y43         FDRE (Setup_fdre_C_CE)      -0.205   104.943    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        104.943    
                         arrival time                         -31.450    
  -------------------------------------------------------------------
                         slack                                 73.493    

Slack (MET) :             73.493ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.228ns  (logic 5.332ns (20.330%)  route 20.896ns (79.670%))
  Logic Levels:           24  (LUT2=3 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.321    26.123    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.326    26.449 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.847    27.297    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    27.421 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.420    27.840    sm/M_alum_out[31]
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.124    27.964 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.396    29.360    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    29.484 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.902    30.386    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    30.510 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.940    31.450    sm/accel_edge_n_0
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X63Y43         FDRE (Setup_fdre_C_CE)      -0.205   104.943    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        104.943    
                         arrival time                         -31.450    
  -------------------------------------------------------------------
                         slack                                 73.493    

Slack (MET) :             73.493ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.228ns  (logic 5.332ns (20.330%)  route 20.896ns (79.670%))
  Logic Levels:           24  (LUT2=3 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.321    26.123    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.326    26.449 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.847    27.297    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    27.421 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.420    27.840    sm/M_alum_out[31]
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.124    27.964 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.396    29.360    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    29.484 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.902    30.386    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    30.510 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.940    31.450    sm/accel_edge_n_0
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X63Y43         FDRE (Setup_fdre_C_CE)      -0.205   104.943    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        104.943    
                         arrival time                         -31.450    
  -------------------------------------------------------------------
                         slack                                 73.493    

Slack (MET) :             73.520ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.236ns  (logic 5.332ns (20.324%)  route 20.904ns (79.676%))
  Logic Levels:           24  (LUT2=3 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.321    26.123    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.326    26.449 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.847    27.297    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    27.421 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.420    27.840    sm/M_alum_out[31]
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.124    27.964 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.396    29.360    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    29.484 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.902    30.386    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    30.510 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.948    31.458    sm/accel_edge_n_0
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X64Y42         FDRE (Setup_fdre_C_CE)      -0.169   104.978    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.978    
                         arrival time                         -31.458    
  -------------------------------------------------------------------
                         slack                                 73.520    

Slack (MET) :             73.520ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.236ns  (logic 5.332ns (20.324%)  route 20.904ns (79.676%))
  Logic Levels:           24  (LUT2=3 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.321    26.123    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.326    26.449 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.847    27.297    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    27.421 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.420    27.840    sm/M_alum_out[31]
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.124    27.964 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.396    29.360    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    29.484 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.902    30.386    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    30.510 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.948    31.458    sm/accel_edge_n_0
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X64Y42         FDRE (Setup_fdre_C_CE)      -0.169   104.978    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        104.978    
                         arrival time                         -31.458    
  -------------------------------------------------------------------
                         slack                                 73.520    

Slack (MET) :             73.520ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.236ns  (logic 5.332ns (20.324%)  route 20.904ns (79.676%))
  Logic Levels:           24  (LUT2=3 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         2.705     8.383    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X59Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.535 r  sm/D_states_q[7]_i_18/O
                         net (fo=4, routed)           1.946    10.482    sm/D_states_q[7]_i_18_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.332    10.814 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.154    10.967    sm/ram_reg_i_129_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  sm/ram_reg_i_94/O
                         net (fo=34, routed)          2.009    13.100    L_reg/M_sm_ra2[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.807    14.031    sm/M_sm_rd2[5]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.155 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=6, routed)           1.063    15.218    sm/D_states_q_reg[7]_rep_0[5]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124    15.342 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=4, routed)           0.595    15.937    sm/D_registers_q[7][5]_i_3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.150    16.087 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.342    16.429    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.326    16.755 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.377    17.132    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.256 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.603    17.859    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.118    17.977 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.344    18.321    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    18.647 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.615    19.262    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.386 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.468    19.854    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.758    20.736    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.118    20.854 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.740    21.594    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.352    21.946 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.625    22.571    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.318    22.889 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.670    23.559    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I4_O)        0.354    23.913 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.656    24.569    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.320    24.889 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.594    25.483    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.320    25.803 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.321    26.123    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.326    26.449 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.847    27.297    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    27.421 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.420    27.840    sm/M_alum_out[31]
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.124    27.964 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.396    29.360    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    29.484 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.902    30.386    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    30.510 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.948    31.458    sm/accel_edge_n_0
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X64Y42         FDRE (Setup_fdre_C_CE)      -0.169   104.978    sm/D_states_q_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                        104.978    
                         arrival time                         -31.458    
  -------------------------------------------------------------------
                         slack                                 73.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 sm/D_accel_timer_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_selector_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.212ns (51.013%)  route 0.204ns (48.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  sm/D_accel_timer_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  sm/D_accel_timer_q_reg[2]/Q
                         net (fo=7, routed)           0.204     1.906    sm/D_accel_timer_q_reg_n_0_[2]
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.048     1.954 r  sm/D_accel_selector_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    sm/D_accel_selector_q[1]_i_1_n_0
    SLICE_X61Y50         FDRE                                         r  sm/D_accel_selector_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.863     2.052    sm/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  sm/D_accel_selector_q_reg[1]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.107     1.914    sm/D_accel_selector_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.878    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y51         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y51         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.878    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y51         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y51         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.878    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y51         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y51         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.878    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y51         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y51         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sm/D_accel_timer_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_selector_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.657%)  route 0.204ns (49.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  sm/D_accel_timer_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 f  sm/D_accel_timer_q_reg[2]/Q
                         net (fo=7, routed)           0.204     1.906    sm/D_accel_timer_q_reg_n_0_[2]
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.951 r  sm/D_accel_selector_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.951    sm/D_accel_selector_q[0]_i_1_n_0
    SLICE_X61Y50         FDRE                                         r  sm/D_accel_selector_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.863     2.052    sm/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  sm/D_accel_selector_q_reg[0]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.091     1.898    sm/D_accel_selector_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr2/D_raddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.650%)  route 0.221ns (54.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sr2/D_raddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_raddr_q_reg[1]/Q
                         net (fo=5, routed)           0.076     1.728    sr2/ram/Q[1]
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.773 r  sr2/ram/mem_reg_0_3_0_0_i_2__0/O
                         net (fo=4, routed)           0.145     1.918    sr2/ram/mem_reg_0_3_0_0/WE
    SLICE_X56Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.246     1.782    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.829    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr2/D_raddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.650%)  route 0.221ns (54.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sr2/D_raddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_raddr_q_reg[1]/Q
                         net (fo=5, routed)           0.076     1.728    sr2/ram/Q[1]
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.773 r  sr2/ram/mem_reg_0_3_0_0_i_2__0/O
                         net (fo=4, routed)           0.145     1.918    sr2/ram/mem_reg_0_3_0_0/WE
    SLICE_X56Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.246     1.782    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.829    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr2/D_raddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.650%)  route 0.221ns (54.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sr2/D_raddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_raddr_q_reg[1]/Q
                         net (fo=5, routed)           0.076     1.728    sr2/ram/Q[1]
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.773 r  sr2/ram/mem_reg_0_3_0_0_i_2__0/O
                         net (fo=4, routed)           0.145     1.918    sr2/ram/mem_reg_0_3_1_1/WE
    SLICE_X56Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.246     1.782    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.829    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr2/D_raddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.650%)  route 0.221ns (54.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sr2/D_raddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_raddr_q_reg[1]/Q
                         net (fo=5, routed)           0.076     1.728    sr2/ram/Q[1]
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.773 r  sr2/ram/mem_reg_0_3_0_0_i_2__0/O
                         net (fo=4, routed)           0.145     1.918    sr2/ram/mem_reg_0_3_1_1/WE
    SLICE_X56Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.246     1.782    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.829    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y48   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y49   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y46   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y51   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.019ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.000ns (18.234%)  route 4.484ns (81.766%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          2.326     8.066    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.150     8.216 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.344     9.560    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I4_O)        0.332     9.892 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.814    10.706    fifo_reset_cond/AS[0]
    SLICE_X57Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.454   104.859    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   105.118    
                         clock uncertainty           -0.035   105.083    
    SLICE_X57Y49         FDPE (Recov_fdpe_C_PRE)     -0.359   104.724    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.724    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 94.019    

Slack (MET) :             94.019ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.000ns (18.234%)  route 4.484ns (81.766%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          2.326     8.066    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.150     8.216 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.344     9.560    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I4_O)        0.332     9.892 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.814    10.706    fifo_reset_cond/AS[0]
    SLICE_X57Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.454   104.859    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   105.118    
                         clock uncertainty           -0.035   105.083    
    SLICE_X57Y49         FDPE (Recov_fdpe_C_PRE)     -0.359   104.724    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.724    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 94.019    

Slack (MET) :             94.019ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.000ns (18.234%)  route 4.484ns (81.766%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          2.326     8.066    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.150     8.216 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.344     9.560    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I4_O)        0.332     9.892 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.814    10.706    fifo_reset_cond/AS[0]
    SLICE_X57Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.454   104.859    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   105.118    
                         clock uncertainty           -0.035   105.083    
    SLICE_X57Y49         FDPE (Recov_fdpe_C_PRE)     -0.359   104.724    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.724    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 94.019    

Slack (MET) :             94.019ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.000ns (18.234%)  route 4.484ns (81.766%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          2.326     8.066    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.150     8.216 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.344     9.560    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I4_O)        0.332     9.892 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.814    10.706    fifo_reset_cond/AS[0]
    SLICE_X57Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.454   104.859    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   105.118    
                         clock uncertainty           -0.035   105.083    
    SLICE_X57Y49         FDPE (Recov_fdpe_C_PRE)     -0.359   104.724    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.724    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 94.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.209ns (20.081%)  route 0.832ns (79.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDSE (Prop_fdse_C_Q)         0.164     1.703 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=106, routed)         0.530     2.233    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.278 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     2.579    fifo_reset_cond/AS[0]
    SLICE_X57Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X57Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.209ns (20.081%)  route 0.832ns (79.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDSE (Prop_fdse_C_Q)         0.164     1.703 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=106, routed)         0.530     2.233    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.278 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     2.579    fifo_reset_cond/AS[0]
    SLICE_X57Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X57Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.209ns (20.081%)  route 0.832ns (79.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDSE (Prop_fdse_C_Q)         0.164     1.703 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=106, routed)         0.530     2.233    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.278 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     2.579    fifo_reset_cond/AS[0]
    SLICE_X57Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X57Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.209ns (20.081%)  route 0.832ns (79.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDSE (Prop_fdse_C_Q)         0.164     1.703 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=106, routed)         0.530     2.233    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.278 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     2.579    fifo_reset_cond/AS[0]
    SLICE_X57Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X57Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  1.127    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.518ns  (logic 11.356ns (31.971%)  route 24.163ns (68.029%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.996     7.603    L_reg/M_sm_timer[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.727 f  L_reg/L_16f94624_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.790     8.516    L_reg/L_16f94624_remainder0_carry_i_25__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124     8.640 f  L_reg/L_16f94624_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.799     9.439    L_reg/L_16f94624_remainder0_carry_i_12__1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.150     9.589 f  L_reg/L_16f94624_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.273    L_reg/L_16f94624_remainder0_carry_i_20__1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.374    10.647 r  L_reg/L_16f94624_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    11.460    L_reg/L_16f94624_remainder0_carry_i_10__1_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.328    11.788 r  L_reg/L_16f94624_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.396 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.084    L_reg/L_16f94624_remainder0_3[3]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.391 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.689    15.080    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.204 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.817    16.021    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.173 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.729    16.902    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    17.262 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    17.991    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.343 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    19.456    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.782 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.113    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.620 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.620    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.734    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.047 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.969    22.017    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.323 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.471    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.595 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.977    23.573    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.697 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.978    24.675    L_reg/i__carry_i_13__3_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.799 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.825    25.623    L_reg/i__carry_i_18__3_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.747 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.821    26.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.152    26.720 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.080    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.332    27.412 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.412    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.962 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.962    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.076 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.190 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.190    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.412 f  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.240    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.539 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    30.550    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.674 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.879    31.553    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.677 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.946    32.623    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124    32.747 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.555    34.303    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.124    34.427 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.687    37.113    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.669 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.669    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.389ns  (logic 11.587ns (32.741%)  route 23.802ns (67.259%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.996     7.603    L_reg/M_sm_timer[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.727 f  L_reg/L_16f94624_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.790     8.516    L_reg/L_16f94624_remainder0_carry_i_25__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124     8.640 f  L_reg/L_16f94624_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.799     9.439    L_reg/L_16f94624_remainder0_carry_i_12__1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.150     9.589 f  L_reg/L_16f94624_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.273    L_reg/L_16f94624_remainder0_carry_i_20__1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.374    10.647 r  L_reg/L_16f94624_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    11.460    L_reg/L_16f94624_remainder0_carry_i_10__1_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.328    11.788 r  L_reg/L_16f94624_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.396 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.084    L_reg/L_16f94624_remainder0_3[3]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.391 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.689    15.080    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.204 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.817    16.021    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.173 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.729    16.902    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    17.262 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    17.991    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.343 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    19.456    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.782 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.113    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.620 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.620    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.734    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.047 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.969    22.017    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.323 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.471    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.595 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.977    23.573    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.697 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.978    24.675    L_reg/i__carry_i_13__3_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.799 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.825    25.623    L_reg/i__carry_i_18__3_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.747 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.821    26.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.152    26.720 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.080    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.332    27.412 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.412    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.962 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.962    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.076 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.190 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.190    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.412 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.240    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.539 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    30.550    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.674 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.879    31.553    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.677 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.797    32.474    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124    32.598 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.359    33.958    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.150    34.108 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.671    36.779    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.539 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.539    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.366ns  (logic 11.585ns (32.757%)  route 23.781ns (67.243%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.996     7.603    L_reg/M_sm_timer[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.727 f  L_reg/L_16f94624_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.790     8.516    L_reg/L_16f94624_remainder0_carry_i_25__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124     8.640 f  L_reg/L_16f94624_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.799     9.439    L_reg/L_16f94624_remainder0_carry_i_12__1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.150     9.589 f  L_reg/L_16f94624_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.273    L_reg/L_16f94624_remainder0_carry_i_20__1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.374    10.647 r  L_reg/L_16f94624_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    11.460    L_reg/L_16f94624_remainder0_carry_i_10__1_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.328    11.788 r  L_reg/L_16f94624_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.396 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.084    L_reg/L_16f94624_remainder0_3[3]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.391 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.689    15.080    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.204 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.817    16.021    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.173 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.729    16.902    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    17.262 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    17.991    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.343 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    19.456    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.782 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.113    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.620 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.620    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.734    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.047 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.969    22.017    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.323 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.471    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.595 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.977    23.573    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.697 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.978    24.675    L_reg/i__carry_i_13__3_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.799 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.825    25.623    L_reg/i__carry_i_18__3_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.747 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.821    26.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.152    26.720 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.080    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.332    27.412 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.412    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.962 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.962    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.076 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.190 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.190    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.412 f  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.240    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.539 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    30.550    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.674 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.879    31.553    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.677 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.946    32.623    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124    32.747 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.201    33.948    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.152    34.100 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.659    36.759    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.516 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.516    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.367ns  (logic 11.556ns (32.675%)  route 23.810ns (67.325%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.794     7.352    L_reg/M_sm_pac[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.322     7.674 f  L_reg/L_16f94624_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.661     8.335    L_reg/L_16f94624_remainder0_carry__0_i_11_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.661 r  L_reg/L_16f94624_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.313     9.974    L_reg/L_16f94624_remainder0_carry__0_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.154    10.128 f  L_reg/L_16f94624_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.802    L_reg/L_16f94624_remainder0_carry_i_15_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.327    11.129 r  L_reg/L_16f94624_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.882    12.011    L_reg/L_16f94624_remainder0_carry_i_8_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    12.135 r  L_reg/L_16f94624_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.606    aseg_driver/decimal_renderer/DI[2]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.991 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.991    aseg_driver/decimal_renderer/L_16f94624_remainder0_carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.213 f  aseg_driver/decimal_renderer/L_16f94624_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.003    14.216    L_reg/L_16f94624_remainder0[4]
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.327    14.543 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.177    15.720    L_reg/i__carry__1_i_14_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I4_O)        0.326    16.046 f  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.798    16.844    L_reg/i__carry__1_i_15_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.152    16.996 f  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.983    17.979    L_reg/i__carry__1_i_9_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I2_O)        0.326    18.305 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           0.649    18.954    L_reg/i__carry_i_10__0_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.153    19.107 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.808    19.915    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.327    20.242 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.242    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.622 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.622    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.739 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.739    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.054 f  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.032    22.086    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.307    22.393 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.827    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.951 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.054    24.005    L_reg/i__carry_i_14_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.150    24.155 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.686    24.841    L_reg/i__carry_i_25_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.326    25.167 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.681    25.848    L_reg/i__carry_i_20_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.972 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.649    26.621    L_reg/i__carry_i_13_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.771 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.803    27.574    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.326    27.900 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.900    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.450 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.450    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.564 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.564    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.877 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.502    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.306    29.808 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    30.605    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    30.729 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.632    31.361    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I2_O)        0.124    31.485 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.035    32.520    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124    32.644 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.815    33.458    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.124    33.582 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.355    36.937    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.506 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.506    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.355ns  (logic 11.561ns (32.700%)  route 23.794ns (67.300%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.794     7.352    L_reg/M_sm_pac[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.322     7.674 f  L_reg/L_16f94624_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.661     8.335    L_reg/L_16f94624_remainder0_carry__0_i_11_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.661 r  L_reg/L_16f94624_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.313     9.974    L_reg/L_16f94624_remainder0_carry__0_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.154    10.128 f  L_reg/L_16f94624_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.802    L_reg/L_16f94624_remainder0_carry_i_15_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.327    11.129 r  L_reg/L_16f94624_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.882    12.011    L_reg/L_16f94624_remainder0_carry_i_8_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    12.135 r  L_reg/L_16f94624_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.606    aseg_driver/decimal_renderer/DI[2]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.991 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.991    aseg_driver/decimal_renderer/L_16f94624_remainder0_carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.213 f  aseg_driver/decimal_renderer/L_16f94624_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.003    14.216    L_reg/L_16f94624_remainder0[4]
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.327    14.543 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.177    15.720    L_reg/i__carry__1_i_14_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I4_O)        0.326    16.046 f  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.798    16.844    L_reg/i__carry__1_i_15_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.152    16.996 f  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.983    17.979    L_reg/i__carry__1_i_9_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I2_O)        0.326    18.305 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           0.649    18.954    L_reg/i__carry_i_10__0_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.153    19.107 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.808    19.915    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.327    20.242 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.242    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.622 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.622    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.739 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.739    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.054 f  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.032    22.086    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.307    22.393 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.827    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.951 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.054    24.005    L_reg/i__carry_i_14_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.150    24.155 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.686    24.841    L_reg/i__carry_i_25_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.326    25.167 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.681    25.848    L_reg/i__carry_i_20_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.972 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.649    26.621    L_reg/i__carry_i_13_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.771 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.803    27.574    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.326    27.900 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.900    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.450 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.450    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.564 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.564    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.877 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.502    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.306    29.808 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    30.605    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    30.729 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.632    31.361    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I2_O)        0.124    31.485 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.035    32.520    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124    32.644 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.807    33.450    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X30Y49         LUT3 (Prop_lut3_I0_O)        0.124    33.574 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.347    36.921    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.494 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.494    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.314ns  (logic 11.790ns (33.385%)  route 23.524ns (66.615%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.794     7.352    L_reg/M_sm_pac[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.322     7.674 f  L_reg/L_16f94624_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.661     8.335    L_reg/L_16f94624_remainder0_carry__0_i_11_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.661 r  L_reg/L_16f94624_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.313     9.974    L_reg/L_16f94624_remainder0_carry__0_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.154    10.128 f  L_reg/L_16f94624_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.802    L_reg/L_16f94624_remainder0_carry_i_15_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.327    11.129 r  L_reg/L_16f94624_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.882    12.011    L_reg/L_16f94624_remainder0_carry_i_8_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    12.135 r  L_reg/L_16f94624_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.606    aseg_driver/decimal_renderer/DI[2]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.991 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.991    aseg_driver/decimal_renderer/L_16f94624_remainder0_carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.213 f  aseg_driver/decimal_renderer/L_16f94624_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.003    14.216    L_reg/L_16f94624_remainder0[4]
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.327    14.543 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.177    15.720    L_reg/i__carry__1_i_14_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I4_O)        0.326    16.046 f  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.798    16.844    L_reg/i__carry__1_i_15_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.152    16.996 f  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.983    17.979    L_reg/i__carry__1_i_9_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I2_O)        0.326    18.305 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           0.649    18.954    L_reg/i__carry_i_10__0_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.153    19.107 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.808    19.915    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.327    20.242 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.242    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.622 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.622    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.739 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.739    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.054 f  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.032    22.086    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.307    22.393 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.827    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.951 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.054    24.005    L_reg/i__carry_i_14_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.150    24.155 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.686    24.841    L_reg/i__carry_i_25_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.326    25.167 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.681    25.848    L_reg/i__carry_i_20_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.972 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.649    26.621    L_reg/i__carry_i_13_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.771 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.803    27.574    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.326    27.900 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.900    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.450 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.450    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.564 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.564    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.877 f  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.502    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.306    29.808 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    30.605    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    30.729 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.632    31.361    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I2_O)        0.124    31.485 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.035    32.520    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124    32.644 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.815    33.458    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.146    33.604 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.069    36.673    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    40.453 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.453    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.130ns  (logic 11.580ns (32.965%)  route 23.550ns (67.035%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.996     7.603    L_reg/M_sm_timer[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.727 f  L_reg/L_16f94624_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.790     8.516    L_reg/L_16f94624_remainder0_carry_i_25__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124     8.640 f  L_reg/L_16f94624_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.799     9.439    L_reg/L_16f94624_remainder0_carry_i_12__1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.150     9.589 f  L_reg/L_16f94624_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.273    L_reg/L_16f94624_remainder0_carry_i_20__1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.374    10.647 r  L_reg/L_16f94624_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    11.460    L_reg/L_16f94624_remainder0_carry_i_10__1_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.328    11.788 r  L_reg/L_16f94624_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.396 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.084    L_reg/L_16f94624_remainder0_3[3]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.391 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.689    15.080    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.204 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.817    16.021    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.173 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.729    16.902    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    17.262 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    17.991    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.343 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    19.456    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.782 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.113    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.620 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.620    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.734    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.047 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.969    22.017    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.323 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.471    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.595 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.977    23.573    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.697 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.978    24.675    L_reg/i__carry_i_13__3_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.799 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.825    25.623    L_reg/i__carry_i_18__3_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.747 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.821    26.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.152    26.720 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.080    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.332    27.412 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.412    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.962 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.962    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.076 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.190 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.190    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.412 f  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.240    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.539 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    30.550    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.674 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.879    31.553    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.677 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.946    32.623    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124    32.747 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.555    34.303    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.154    34.457 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.073    36.530    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.280 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.280    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.121ns  (logic 11.353ns (32.326%)  route 23.768ns (67.674%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.996     7.603    L_reg/M_sm_timer[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.727 f  L_reg/L_16f94624_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.790     8.516    L_reg/L_16f94624_remainder0_carry_i_25__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124     8.640 f  L_reg/L_16f94624_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.799     9.439    L_reg/L_16f94624_remainder0_carry_i_12__1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.150     9.589 f  L_reg/L_16f94624_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.273    L_reg/L_16f94624_remainder0_carry_i_20__1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.374    10.647 r  L_reg/L_16f94624_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    11.460    L_reg/L_16f94624_remainder0_carry_i_10__1_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.328    11.788 r  L_reg/L_16f94624_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.396 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.084    L_reg/L_16f94624_remainder0_3[3]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.391 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.689    15.080    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.204 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.817    16.021    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.173 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.729    16.902    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    17.262 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    17.991    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.343 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    19.456    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.782 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.113    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.620 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.620    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.734    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.047 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.969    22.017    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.323 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.471    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.595 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.977    23.573    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.697 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.978    24.675    L_reg/i__carry_i_13__3_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.799 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.825    25.623    L_reg/i__carry_i_18__3_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.747 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.821    26.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.152    26.720 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.080    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.332    27.412 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.412    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.962 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.962    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.076 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.190 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.190    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.412 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.240    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.539 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    30.550    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.674 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.879    31.553    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.677 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.797    32.474    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124    32.598 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.524    34.123    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y58         LUT3 (Prop_lut3_I1_O)        0.124    34.247 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.471    36.718    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.271 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.271    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.949ns  (logic 11.344ns (32.459%)  route 23.605ns (67.541%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.996     7.603    L_reg/M_sm_timer[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.727 f  L_reg/L_16f94624_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.790     8.516    L_reg/L_16f94624_remainder0_carry_i_25__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124     8.640 f  L_reg/L_16f94624_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.799     9.439    L_reg/L_16f94624_remainder0_carry_i_12__1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.150     9.589 f  L_reg/L_16f94624_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.273    L_reg/L_16f94624_remainder0_carry_i_20__1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.374    10.647 r  L_reg/L_16f94624_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    11.460    L_reg/L_16f94624_remainder0_carry_i_10__1_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.328    11.788 r  L_reg/L_16f94624_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.396 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.084    L_reg/L_16f94624_remainder0_3[3]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.391 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.689    15.080    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.204 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.817    16.021    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.173 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.729    16.902    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    17.262 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    17.991    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.343 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    19.456    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.782 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.113    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.620 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.620    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.734    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.047 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.969    22.017    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.323 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.471    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.595 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.977    23.573    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    23.697 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.978    24.675    L_reg/i__carry_i_13__3_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.799 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.825    25.623    L_reg/i__carry_i_18__3_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.747 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.821    26.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.152    26.720 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.080    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.332    27.412 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.412    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.962 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.962    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.076 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.190 r  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.190    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.412 f  timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.240    timerseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.539 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    30.550    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.674 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.879    31.553    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.677 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.946    32.623    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124    32.747 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.201    33.948    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.124    34.072 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.484    36.555    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.099 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.099    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.954ns  (logic 11.754ns (33.628%)  route 23.199ns (66.372%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.794     7.352    L_reg/M_sm_pac[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.322     7.674 f  L_reg/L_16f94624_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.661     8.335    L_reg/L_16f94624_remainder0_carry__0_i_11_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.661 r  L_reg/L_16f94624_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.313     9.974    L_reg/L_16f94624_remainder0_carry__0_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.154    10.128 f  L_reg/L_16f94624_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.802    L_reg/L_16f94624_remainder0_carry_i_15_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.327    11.129 r  L_reg/L_16f94624_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.882    12.011    L_reg/L_16f94624_remainder0_carry_i_8_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    12.135 r  L_reg/L_16f94624_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.606    aseg_driver/decimal_renderer/DI[2]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.991 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.991    aseg_driver/decimal_renderer/L_16f94624_remainder0_carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.213 f  aseg_driver/decimal_renderer/L_16f94624_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.003    14.216    L_reg/L_16f94624_remainder0[4]
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.327    14.543 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.177    15.720    L_reg/i__carry__1_i_14_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I4_O)        0.326    16.046 f  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.798    16.844    L_reg/i__carry__1_i_15_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.152    16.996 f  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.983    17.979    L_reg/i__carry__1_i_9_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I2_O)        0.326    18.305 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           0.649    18.954    L_reg/i__carry_i_10__0_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.153    19.107 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.808    19.915    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.327    20.242 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.242    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.622 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.622    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.739 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.739    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.054 f  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.032    22.086    L_reg/L_16f94624_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.307    22.393 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.827    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.951 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.054    24.005    L_reg/i__carry_i_14_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.150    24.155 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.686    24.841    L_reg/i__carry_i_25_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.326    25.167 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.681    25.848    L_reg/i__carry_i_20_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.972 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.649    26.621    L_reg/i__carry_i_13_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.771 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.803    27.574    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.326    27.900 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.900    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.450 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.450    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.564 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.564    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.877 r  aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.502    aseg_driver/decimal_renderer/L_16f94624_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.306    29.808 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    30.605    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    30.729 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.632    31.361    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I2_O)        0.124    31.485 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.035    32.520    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124    32.644 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.621    33.265    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.150    33.415 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.938    36.352    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.740    40.093 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.093    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.111    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.343 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.343    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1687184025[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.415ns (73.973%)  route 0.498ns (26.027%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.593     1.537    forLoop_idx_0_1687184025[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1687184025[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1687184025[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.824    forLoop_idx_0_1687184025[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.869 r  forLoop_idx_0_1687184025[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.352     2.221    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.450 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.450    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1687184025[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.482ns (72.814%)  route 0.553ns (27.186%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.592     1.536    forLoop_idx_0_1687184025[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_1687184025[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  forLoop_idx_0_1687184025[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.139     1.823    forLoop_idx_0_1687184025[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.099     1.922 r  forLoop_idx_0_1687184025[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.414     2.336    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.570 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.570    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.373ns (60.512%)  route 0.896ns (39.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.896     2.566    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.775 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.775    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.383ns (55.838%)  route 1.094ns (44.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.094     2.739    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.981 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.981    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.461ns (57.656%)  route 1.073ns (42.344%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.170     1.847    cond_butt_next_play/D_ctr_q_reg[10]
    SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.892 f  cond_butt_next_play/D_ctr_q[9]_i_2/O
                         net (fo=14, routed)          0.306     2.198    cond_butt_next_play/sel
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.243 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.597     2.840    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     4.069 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.069    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_97921271[3].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.612ns (29.964%)  route 3.767ns (70.036%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.767     5.254    forLoop_idx_0_97921271[3].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X61Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.378 r  forLoop_idx_0_97921271[3].cond_butt_dirs/D_button_state_q_i_1__2/O
                         net (fo=1, routed)           0.000     5.378    forLoop_idx_0_97921271[3].cond_butt_dirs/D_button_state_q_i_1__2_n_0
    SLICE_X61Y52         FDRE                                         r  forLoop_idx_0_97921271[3].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.509     4.913    forLoop_idx_0_97921271[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  forLoop_idx_0_97921271[3].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_97921271[0].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.887ns  (logic 1.626ns (33.274%)  route 3.261ns (66.726%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.261     4.763    forLoop_idx_0_97921271[0].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     4.887 r  forLoop_idx_0_97921271[0].cond_butt_dirs/D_button_state_q_i_1/O
                         net (fo=1, routed)           0.000     4.887    forLoop_idx_0_97921271[0].cond_butt_dirs/D_button_state_q_i_1_n_0
    SLICE_X58Y51         FDRE                                         r  forLoop_idx_0_97921271[0].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.509     4.913    forLoop_idx_0_97921271[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  forLoop_idx_0_97921271[0].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 1.624ns (35.351%)  route 2.970ns (64.649%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.970     4.470    forLoop_idx_0_97921271[1].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X55Y51         LUT5 (Prop_lut5_I3_O)        0.124     4.594 r  forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_i_1__0/O
                         net (fo=1, routed)           0.000     4.594    forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_i_1__0_n_0
    SLICE_X55Y51         FDRE                                         r  forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443     4.847    forLoop_idx_0_97921271[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 1.614ns (35.337%)  route 2.953ns (64.663%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.953     4.443    forLoop_idx_0_97921271[2].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I3_O)        0.124     4.567 r  forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_i_1__1/O
                         net (fo=1, routed)           0.000     4.567    forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_i_1__1_n_0
    SLICE_X53Y54         FDRE                                         r  forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.442     4.846    forLoop_idx_0_97921271[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.126ns  (logic 1.493ns (36.198%)  route 2.632ns (63.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.632     4.126    cond_butt_next_play/sync/D[0]
    SLICE_X64Y37         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.515     4.920    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 1.496ns (39.321%)  route 2.308ns (60.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.308     3.803    reset_cond/AS[0]
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 1.496ns (39.321%)  route 2.308ns (60.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.308     3.803    reset_cond/AS[0]
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 1.496ns (39.321%)  route 2.308ns (60.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.308     3.803    reset_cond/AS[0]
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 1.496ns (39.321%)  route 2.308ns (60.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.308     3.803    reset_cond/AS[0]
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 1.496ns (39.321%)  route 2.308ns (60.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.308     3.803    reset_cond/AS[0]
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1687184025[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.230ns (35.163%)  route 0.424ns (64.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.424     0.654    forLoop_idx_0_1687184025[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1687184025[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.862     2.052    forLoop_idx_0_1687184025[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1687184025[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1687184025[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.236ns (29.399%)  route 0.567ns (70.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.567     0.803    forLoop_idx_0_1687184025[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1687184025[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.862     2.052    forLoop_idx_0_1687184025[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1687184025[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.263ns (21.609%)  route 0.955ns (78.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.955     1.218    reset_cond/AS[0]
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.263ns (21.609%)  route 0.955ns (78.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.955     1.218    reset_cond/AS[0]
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.263ns (21.609%)  route 0.955ns (78.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.955     1.218    reset_cond/AS[0]
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.263ns (21.609%)  route 0.955ns (78.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.955     1.218    reset_cond/AS[0]
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.263ns (21.609%)  route 0.955ns (78.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.955     1.218    reset_cond/AS[0]
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.261ns (19.193%)  route 1.099ns (80.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.099     1.360    cond_butt_next_play/sync/D[0]
    SLICE_X64Y37         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.302ns (18.348%)  route 1.346ns (81.652%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.346     1.603    forLoop_idx_0_97921271[2].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.648 r  forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_i_1__1/O
                         net (fo=1, routed)           0.000     1.648    forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_i_1__1_n_0
    SLICE_X53Y54         FDRE                                         r  forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.834     2.024    forLoop_idx_0_97921271[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  forLoop_idx_0_97921271[2].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.313ns (18.667%)  route 1.362ns (81.333%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.362     1.629    forLoop_idx_0_97921271[1].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X55Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.674 r  forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.674    forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_i_1__0_n_0
    SLICE_X55Y51         FDRE                                         r  forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.835     2.025    forLoop_idx_0_97921271[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  forLoop_idx_0_97921271[1].cond_butt_dirs/D_button_state_q_reg/C





