0.6
2019.2
Nov  6 2019
21:57:16
<<<<<<< HEAD
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1671444137,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/data_ram/ip/data_ram/sim/data_ram.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/inst_ram/ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/inst_ram/ip/inst_ram/sim/inst_ram.v,1671543160,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/adder.v,,inst_ram,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sim_1/imports/lab4/sim/mycpu_tb.v,1671543067,verilog,,,,tb_top,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/adder.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/alu.v,,adder,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/alu.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/aludec.v,,alu,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/aludec.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/controller.v,,aludec,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/controller.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/datapath.v,,controller,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/datapath.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/eqcmp.v,,datapath,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/eqcmp.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/flopenr.v,,eqcmp,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/flopenr.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/flopenrc.v,,flopenr,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/flopenrc.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/flopr.v,,flopenrc,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/flopr.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/floprc.v,,flopr,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/floprc.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/hazard.v,,floprc,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/hazard.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils/instdec.v,,hazard,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/maindec.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/mips.v,,maindec,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/mips.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/mux2.v,,mips,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/mux2.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/mux3.v,,mux2,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/mux3.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/mycpu_top.v,,mux3,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/pc.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/regfile.v,,pc,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/regfile.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/signext.v,,regfile,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/signext.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/sl2.v,,signext,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/sl2.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/top.v,,sl2,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/mycpu_top.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/pc.v,,mycpu_top,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils/defines2.vh,1671543067,verilog,,,,,,,,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils/instdec.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/step_into_mips/lab_4/rtl/maindec.v,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils/defines2.vh,instdec,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/top.v,1671543067,verilog,,C:/Users/Administrator/Desktop/hardware_project-master/vivado/lab4/project_1/project_1.srcs/sim_1/imports/lab4/sim/mycpu_tb.v,,top,,,../../../../project_1.srcs/sources_1/imports/hardware_project/vivado/lab4/rtl/myCPU/utils,,,,,
=======
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1671854882,verilog,,,,glbl,,,,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/data_ram/ip/data_ram/sim/data_ram.v,1671862778,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/inst_ram/ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/inst_ram/ip/inst_ram/sim/inst_ram.v,1671868249,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v,,inst_ram,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sim_1/imports/lab4/sim/mycpu_tb.v,1671854883,verilog,,,,tb_top,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/mycpu_top.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v,,mycpu_top,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils/defines2.vh,1671854883,verilog,,,,,,,,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils/instdec.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils/defines2.vh,instdec,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/top.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/new/unsigned_mult.v,,top,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/new/alu.sv,,adder,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v,1671869521,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils/defines2.vh,aludec,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v,1671868028,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils/defines2.vh,controller,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v,1671861794,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils/defines2.vh,datapath,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v,1671871301,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v,,eqcmp,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v,,flopenr,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v,,flopenrc,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v,,flopr,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v,,floprc,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/new/hilo_reg.v,,hazard,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v,1671870877,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v,,maindec,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v,1671860088,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v,,mips,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v,,mux2,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/mycpu_top.v,,mux3,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v,,pc,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/new/signed_mult.v,,regfile,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v,,signext,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/top.v,,sl2,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/new/alu.sv,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils/defines2.vh,alu,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/new/hilo_reg.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils/instdec.v,,hilo_reg,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/new/signed_mult.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v,,signed_mult,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sources_1/new/unsigned_mult.v,1671854883,verilog,,C:/Users/xc/Desktop/hard/hardware/vivado/lab4/project_1/project_1.srcs/sim_1/imports/lab4/sim/mycpu_tb.v,,unsigned_mult,,,../../../../project_1.srcs/sources_1/imports/lab4/rtl/myCPU/utils,,,,,
>>>>>>> da2b0dd963a0f4c07c08133c48869fa3bb87fc84
