Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar  6 13:43:12 2025
| Host         : clucktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file milestone_1_timing_summary_routed.rpt -pb milestone_1_timing_summary_routed.pb -rpx milestone_1_timing_summary_routed.rpx -warn_on_violation
| Design       : milestone_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     49          
TIMING-20  Warning           Non-clocked latch               6           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (211)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (87)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (211)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ff0/temp_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff0/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff0/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff0/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff0/tick_reg__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff1/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff1/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff1/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff1/tick_reg__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff2/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff2/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff2/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff2/tick_reg__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff3/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff3/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff3/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff3/tick_reg__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff4/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff4/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff4/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff4/tick_reg__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff5/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff5/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff5/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff5/tick_reg__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff6/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff6/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff6/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff1/ff6/tick_reg__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff7/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff7/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff7/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: segment_select_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: segment_select_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: segment_select_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (87)
-------------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.355        0.000                      0                   35        0.280        0.000                      0                   35        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.355        0.000                      0                   35        0.280        0.000                      0                   35        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.704ns (22.305%)  route 2.452ns (77.695%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.653     8.483    ff0/clear
    SLICE_X4Y98          FDRE                                         r  ff0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.604    15.027    ff0/CLK100MHZ
    SLICE_X4Y98          FDRE                                         r  ff0/count_reg[16]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.429    14.838    ff0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.704ns (22.356%)  route 2.445ns (77.644%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.646     8.476    ff0/clear
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.603    15.026    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDRE (Setup_fdre_C_R)       -0.429    14.862    ff0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.704ns (22.356%)  route 2.445ns (77.644%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.646     8.476    ff0/clear
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.603    15.026    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[5]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDRE (Setup_fdre_C_R)       -0.429    14.862    ff0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.704ns (22.356%)  route 2.445ns (77.644%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.646     8.476    ff0/clear
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.603    15.026    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[6]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDRE (Setup_fdre_C_R)       -0.429    14.862    ff0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.704ns (22.356%)  route 2.445ns (77.644%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.646     8.476    ff0/clear
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.603    15.026    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[7]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDRE (Setup_fdre_C_R)       -0.429    14.862    ff0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.704ns (23.328%)  route 2.314ns (76.672%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.515     8.344    ff0/clear
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.604    15.027    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[12]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    ff0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.704ns (23.328%)  route 2.314ns (76.672%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.515     8.344    ff0/clear
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.604    15.027    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[13]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    ff0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.704ns (23.328%)  route 2.314ns (76.672%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.515     8.344    ff0/clear
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.604    15.027    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    ff0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.704ns (23.328%)  route 2.314ns (76.672%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.515     8.344    ff0/clear
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.604    15.027    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[15]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    ff0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.384%)  route 2.307ns (76.616%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.724     5.327    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.984     6.766    ff0/count_reg[4]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124     6.890 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.815     7.706    ff0/count[0]_i_4_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.830 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.507     8.337    ff0/clear
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.603    15.026    ff0/CLK100MHZ
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.837    ff0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  6.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.604     1.523    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff0/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.797    ff0/count_reg[14]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  ff0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    ff0/count_reg[12]_i_1_n_5
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.875     2.040    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[14]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    ff0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    ff0/CLK100MHZ
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.796    ff0/count_reg[2]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  ff0/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.907    ff0/count_reg[0]_i_2_n_5
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    ff0/CLK100MHZ
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    ff0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff0/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.796    ff0/count_reg[6]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  ff0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    ff0/count_reg[4]_i_1_n_5
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.105     1.627    ff0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ff0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    ff0/CLK100MHZ
    SLICE_X5Y95          FDRE                                         r  ff0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff0/temp_reg/Q
                         net (fo=10, routed)          0.193     1.856    ff0/temp
    SLICE_X5Y95          LUT4 (Prop_lut4_I3_O)        0.045     1.901 r  ff0/temp_i_1/O
                         net (fo=1, routed)           0.000     1.901    ff0/temp_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  ff0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    ff0/CLK100MHZ
    SLICE_X5Y95          FDRE                                         r  ff0/temp_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.091     1.613    ff0/temp_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ff0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.604     1.523    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff0/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.797    ff0/count_reg[14]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.941 r  ff0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    ff0/count_reg[12]_i_1_n_4
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.875     2.040    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[15]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    ff0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    ff0/CLK100MHZ
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.796    ff0/count_reg[2]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.940 r  ff0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.940    ff0/count_reg[0]_i_2_n_4
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    ff0/CLK100MHZ
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    ff0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ff0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff0/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.796    ff0/count_reg[6]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.940 r  ff0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    ff0/count_reg[4]_i_1_n_4
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    ff0/CLK100MHZ
    SLICE_X4Y95          FDRE                                         r  ff0/count_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.105     1.627    ff0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ff0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    ff0/CLK100MHZ
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff0/count_reg[0]/Q
                         net (fo=2, routed)           0.184     1.847    ff0/count_reg[0]
    SLICE_X4Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.892 r  ff0/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.892    ff0/count[0]_i_6_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.962 r  ff0/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.962    ff0/count_reg[0]_i_2_n_7
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    ff0/CLK100MHZ
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    ff0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ff0/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.604     1.523    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff0/count_reg[13]/Q
                         net (fo=2, routed)           0.191     1.855    ff0/count_reg[13]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.965 r  ff0/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    ff0/count_reg[12]_i_1_n_6
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.875     2.040    ff0/CLK100MHZ
    SLICE_X4Y97          FDRE                                         r  ff0/count_reg[13]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    ff0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ff0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    ff0/CLK100MHZ
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff0/count_reg[1]/Q
                         net (fo=2, routed)           0.191     1.854    ff0/count_reg[1]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.964 r  ff0/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.964    ff0/count_reg[0]_i_2_n_6
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    ff0/CLK100MHZ
    SLICE_X4Y94          FDRE                                         r  ff0/count_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    ff0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     ff0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     ff0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     ff0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     ff0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     ff0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     ff0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     ff0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     ff0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     ff0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     ff0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     ff0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     ff0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     ff0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     ff0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     ff0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     ff0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     ff0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     ff0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     ff0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     ff0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     ff0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     ff0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     ff0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     ff0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     ff0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     ff0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     ff0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     ff0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     ff0/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.303ns  (logic 4.160ns (44.712%)  route 5.143ns (55.288%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_select_reg[0]/Q
                         net (fo=19, routed)          0.837     1.355    segment_select[0]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     1.479 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.306     5.785    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.303 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.303    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.443ns  (logic 4.449ns (52.700%)  route 3.993ns (47.300%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_select_reg[0]/Q
                         net (fo=19, routed)          0.873     1.391    segment_select[0]
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.149     1.540 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.121     4.660    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.443 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.443    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.198ns  (logic 4.195ns (51.175%)  route 4.003ns (48.825%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segment_select_reg[0]/Q
                         net (fo=19, routed)          0.878     1.396    segment_select[0]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     1.520 r  AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.125     4.645    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.198 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.198    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 4.420ns (55.729%)  route 3.511ns (44.271%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segment_select_reg[0]/Q
                         net (fo=19, routed)          0.845     1.363    segment_select[0]
    SLICE_X2Y97          LUT3 (Prop_lut3_I1_O)        0.146     1.509 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.666     4.175    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.756     7.931 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.931    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 4.366ns (55.090%)  route 3.559ns (44.910%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  segment_select_reg[2]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segment_select_reg[2]/Q
                         net (fo=13, routed)          1.469     1.925    segment_select[2]
    SLICE_X2Y96          LUT3 (Prop_lut3_I2_O)        0.153     2.078 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.090     4.168    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.757     7.925 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.925    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.481ns  (logic 4.116ns (55.016%)  route 3.365ns (44.984%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  segment_select_reg[2]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment_select_reg[2]/Q
                         net (fo=13, routed)          1.469     1.925    segment_select[2]
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.124     2.049 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.896     3.945    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.481 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.481    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 4.316ns (57.798%)  route 3.152ns (42.202%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          LDCE                         0.000     0.000 r  ff2/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X3Y92          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ff2/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           3.152     3.913    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.468 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.468    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 4.194ns (57.640%)  route 3.082ns (42.360%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segment_select_reg[0]/Q
                         net (fo=19, routed)          0.845     1.363    segment_select[0]
    SLICE_X2Y97          LUT3 (Prop_lut3_I1_O)        0.124     1.487 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.237     3.724    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.276 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.276    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.131ns  (logic 4.430ns (62.114%)  route 2.702ns (37.886%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_select_reg[0]/Q
                         net (fo=19, routed)          0.837     1.355    segment_select[0]
    SLICE_X2Y97          LUT3 (Prop_lut3_I2_O)        0.152     1.507 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.372    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.760     7.131 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.131    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff1/SEGMENT_LIGHT_OUT_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 4.322ns (61.077%)  route 2.754ns (38.923%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  ff2/ff1/SEGMENT_LIGHT_OUT_reg[2]/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ff2/ff1/SEGMENT_LIGHT_OUT_reg[2]/Q
                         net (fo=1, routed)           2.754     3.515    SEVEN_SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.076 r  SEVEN_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.076    SEVEN_SEG[5]
    T11                                                               r  SEVEN_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff1/ff5/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff5/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  ff1/ff5/tick_reg/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff5/tick_reg/Q
                         net (fo=1, routed)           0.087     0.228    ff1/ff5/tick_reg_n_0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  ff1/ff5/tick__0_i_1__4/O
                         net (fo=1, routed)           0.000     0.273    ff1/ff5/tick
    SLICE_X2Y94          FDRE                                         r  ff1/ff5/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff1/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE                         0.000     0.000 r  ff1/ff1/tick_reg/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff1/ff1/tick_reg/Q
                         net (fo=1, routed)           0.082     0.246    ff1/ff1/tick_reg_n_0
    SLICE_X7Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff1/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.291    ff1/ff1/tick
    SLICE_X7Y94          FDRE                                         r  ff1/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.728%)  route 0.125ns (40.272%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  ff1/ff1/count_reg[0]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff1/count_reg[0]/Q
                         net (fo=7, routed)           0.125     0.266    ff1/ff1/mux_1[0]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.311 r  ff1/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.311    ff1/ff1/tick_i_1__0_n_0
    SLICE_X6Y94          FDRE                                         r  ff1/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff5/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff5/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  ff1/ff5/tick_reg__0/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ff1/ff5/tick_reg__0/Q
                         net (fo=8, routed)           0.105     0.272    ff1/ff5/tick_5
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.317 r  ff1/ff5/tick_i_1__4/O
                         net (fo=1, routed)           0.000     0.317    ff1/ff5/tick_i_1__4_n_0
    SLICE_X3Y94          FDRE                                         r  ff1/ff5/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff4/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff4/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.212ns (66.582%)  route 0.106ns (33.418%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  ff1/ff4/tick_reg__0/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ff1/ff4/tick_reg__0/Q
                         net (fo=8, routed)           0.106     0.273    ff1/ff4/tick_4
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.045     0.318 r  ff1/ff4/tick_i_1__3/O
                         net (fo=1, routed)           0.000     0.318    ff1/ff4/tick_i_1__3_n_0
    SLICE_X3Y93          FDRE                                         r  ff1/ff4/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff0/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff0/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  ff1/ff0/tick_reg/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff1/ff0/tick_reg/Q
                         net (fo=1, routed)           0.116     0.280    ff1/ff0/tick_reg_n_0
    SLICE_X6Y97          LUT2 (Prop_lut2_I0_O)        0.045     0.325 r  ff1/ff0/tick__0_i_1/O
                         net (fo=1, routed)           0.000     0.325    ff1/ff0/tick
    SLICE_X6Y97          FDRE                                         r  ff1/ff0/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff4/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff4/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff1/ff4/tick_reg/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff4/tick_reg/Q
                         net (fo=1, routed)           0.140     0.281    ff1/ff4/tick_reg_n_0
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.045     0.326 r  ff1/ff4/tick__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.326    ff1/ff4/tick
    SLICE_X2Y93          FDRE                                         r  ff1/ff4/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.284%)  route 0.144ns (43.716%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE                         0.000     0.000 r  ff1/ff3/count_reg[2]/C
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff3/count_reg[2]/Q
                         net (fo=5, routed)           0.144     0.285    ff1/ff3/mux_3[2]
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.045     0.330 r  ff1/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.330    ff1/ff3/tick_i_1__2_n_0
    SLICE_X3Y97          FDRE                                         r  ff1/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff6/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff6/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  ff1/ff6/tick_reg/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff6/tick_reg/Q
                         net (fo=1, routed)           0.157     0.298    ff1/ff6/tick_reg_n_0
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.045     0.343 r  ff1/ff6/tick__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.343    ff1/ff6/tick
    SLICE_X0Y97          FDRE                                         r  ff1/ff6/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff0/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.209ns (59.877%)  route 0.140ns (40.123%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  ff1/ff0/count_reg[2]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff1/ff0/count_reg[2]/Q
                         net (fo=5, routed)           0.140     0.304    ff1/ff0/mux_0[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.045     0.349 r  ff1/ff0/tick_i_1/O
                         net (fo=1, routed)           0.000     0.349    ff1/ff0/tick_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  ff1/ff0/tick_reg/D
  -------------------------------------------------------------------    -------------------





