Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul  7 14:44:24 2025
| Host         : fpga running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
| Design       : fpga
| Device       : xc7vx690tffg1761-3
| Speed File   : -3
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1989
+----------+----------+------------------------------------------------------------------------------+------------+
| Rule     | Severity | Description                                                                  | Violations |
+----------+----------+------------------------------------------------------------------------------+------------+
| LUTAR-1  | Warning  | LUT drives async reset alert                                                 | 9          |
| SYNTH-4  | Warning  | Shallow depth for a dedicated block RAM                                      | 1601       |
| SYNTH-5  | Warning  | Mapped onto distributed RAM because of timing constraints                    | 4          |
| SYNTH-6  | Warning  | Timing of a block RAM might be sub-optimal                                   | 331        |
| SYNTH-16 | Warning  | Address collision                                                            | 1          |
| XDCB-3   | Warning  | Same clock mentioned in multiple groups in the same set_clock_groups command | 1          |
| XDCH-2   | Warning  | Same min and max delay values on IO port                                     | 42         |
+----------+----------+------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE, sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE, sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE, sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE, sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE, sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE, sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE, sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE, sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE, sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE, sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE, sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE, sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE, sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE, sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE, sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE, sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE, sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE, sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE, sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE, sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE, sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE, sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE, sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE, sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE, sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE, sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE, sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE, sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE, sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE, sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE, sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE, sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell si5324_i2c_init_inst/sync_reg[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sync_reset_sfp_inst/sync_reg_reg[0]/PRE, sync_reset_sfp_inst/sync_reg_reg[1]/PRE, sync_reset_sfp_inst/sync_reg_reg[2]/PRE, sync_reset_sfp_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-4#1 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[0].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#2 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[10].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#3 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[11].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#4 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[12].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#5 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[13].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#6 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[14].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#7 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[15].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#8 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[16].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#9 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[17].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#10 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[18].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#11 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[19].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#12 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[1].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#13 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[20].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#14 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[21].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#15 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[22].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#16 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[23].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#17 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[24].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#18 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[25].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#19 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[26].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#20 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[27].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#21 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[28].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#22 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[29].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#23 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[2].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#24 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[30].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#25 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[31].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#26 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[32].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#27 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[33].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#28 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[34].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#29 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[35].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#30 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[36].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#31 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[37].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#32 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[38].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#33 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[39].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#34 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[3].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#35 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[40].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#36 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[41].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#37 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[42].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#38 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[43].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#39 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[44].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#40 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[45].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#41 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[46].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#42 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[47].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#43 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[48].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#44 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[49].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#45 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[4].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#46 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[50].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#47 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[51].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#48 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[52].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#49 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[53].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#50 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[54].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#51 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[55].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#52 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[56].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#53 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[57].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#54 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[58].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#55 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[59].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#56 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[5].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#57 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[60].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#58 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[61].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#59 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[62].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#60 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[63].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#61 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[6].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#62 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[7].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#63 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[8].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#64 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank1_rams[9].u_PF_RAM1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#65 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[0].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#66 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[10].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#67 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[11].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#68 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[12].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#69 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[13].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#70 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[14].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#71 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[15].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#72 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[16].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#73 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[17].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#74 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[18].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#75 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[19].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#76 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[1].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#77 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[20].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#78 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[21].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#79 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[22].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#80 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[23].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#81 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[24].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#82 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[25].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#83 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[26].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#84 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[27].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#85 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[28].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#86 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[29].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#87 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[2].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#88 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[30].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#89 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[31].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#90 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[32].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#91 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[33].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#92 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[34].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#93 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[35].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#94 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[36].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#95 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[37].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#96 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[38].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#97 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[39].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#98 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[3].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#99 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[40].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#100 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[41].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#101 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[42].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#102 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[43].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#103 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[44].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#104 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[45].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#105 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[46].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#106 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[47].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#107 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[48].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#108 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[49].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#109 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[4].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#110 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[50].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#111 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[51].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#112 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[52].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#113 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[53].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#114 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[54].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#115 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[55].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#116 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[56].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#117 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[57].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#118 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[58].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#119 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[59].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#120 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[5].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#121 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[60].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#122 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[61].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#123 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[62].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#124 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[63].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#125 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[6].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#126 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[7].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#127 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[8].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#128 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank2_rams[9].u_PF_RAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#129 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[0].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#130 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[10].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#131 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[11].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#132 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[12].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#133 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[13].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#134 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[14].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#135 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[15].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#136 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[16].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#137 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[17].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#138 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[18].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#139 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[19].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#140 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[1].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#141 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[20].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#142 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[21].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#143 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[22].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#144 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[23].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#145 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[24].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#146 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[25].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#147 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[26].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#148 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[27].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#149 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[28].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#150 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[29].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#151 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[2].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#152 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[30].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#153 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[31].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#154 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[32].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#155 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[33].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#156 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[34].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#157 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[35].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#158 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[36].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#159 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[37].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#160 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[38].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#161 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[39].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#162 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[3].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#163 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[40].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#164 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[41].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#165 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[42].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#166 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[43].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#167 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[44].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#168 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[45].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#169 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[46].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#170 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[47].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#171 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[48].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#172 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[49].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#173 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[4].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#174 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[50].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#175 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[51].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#176 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[52].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#177 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[53].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#178 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[54].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#179 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[55].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#180 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[56].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#181 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[57].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#182 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[58].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#183 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[59].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#184 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[5].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#185 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[60].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#186 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[61].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#187 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[62].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#188 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[63].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#189 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[6].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#190 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[7].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#191 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[8].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#192 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank3_rams[9].u_PF_RAM3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#193 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[0].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#194 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[10].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#195 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[11].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#196 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[12].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#197 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[13].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#198 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[14].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#199 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[15].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#200 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[16].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#201 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[17].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#202 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[18].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#203 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[19].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#204 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[1].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#205 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[20].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#206 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[21].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#207 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[22].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#208 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[23].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#209 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[24].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#210 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[25].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#211 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[26].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#212 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[27].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#213 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[28].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#214 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[29].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#215 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[2].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#216 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[30].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#217 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[31].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#218 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[32].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#219 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[33].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#220 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[34].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#221 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[35].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#222 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[36].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#223 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[37].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#224 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[38].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#225 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[39].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#226 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[3].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#227 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[40].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#228 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[41].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#229 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[42].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#230 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[43].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#231 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[44].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#232 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[45].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#233 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[46].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#234 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[47].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#235 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[48].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#236 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[49].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#237 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[4].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#238 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[50].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#239 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[51].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#240 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[52].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#241 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[53].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#242 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[54].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#243 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[55].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#244 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[56].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#245 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[57].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#246 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[58].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#247 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[59].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#248 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[5].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#249 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[60].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#250 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[61].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#251 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[62].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#252 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[63].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#253 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[6].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#254 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[7].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#255 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[8].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#256 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank4_rams[9].u_PF_RAM4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#257 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[0].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#258 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[10].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#259 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[11].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#260 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[12].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#261 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[13].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#262 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[14].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#263 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[15].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#264 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[16].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#265 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[17].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#266 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[18].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#267 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[19].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#268 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[1].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#269 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[20].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#270 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[21].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#271 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[22].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#272 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[23].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#273 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[24].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#274 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[25].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#275 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[26].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#276 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[27].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#277 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[28].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#278 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[29].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#279 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[2].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#280 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[30].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#281 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[31].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#282 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[32].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#283 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[33].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#284 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[34].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#285 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[35].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#286 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[36].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#287 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[37].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#288 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[38].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#289 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[39].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#290 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[3].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#291 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[40].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#292 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[41].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#293 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[42].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#294 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[43].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#295 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[44].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#296 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[45].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#297 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[46].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#298 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[47].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#299 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[48].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#300 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[49].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#301 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[4].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#302 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[50].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#303 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[51].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#304 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[52].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#305 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[53].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#306 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[54].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#307 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[55].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#308 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[56].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#309 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[57].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#310 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[58].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#311 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[59].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#312 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[5].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#313 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[60].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#314 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[61].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#315 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[62].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#316 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[63].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#317 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[6].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#318 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[7].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#319 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[8].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#320 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank5_rams[9].u_PF_RAM5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#321 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[0].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#322 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[10].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#323 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[11].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#324 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[12].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#325 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[13].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#326 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[14].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#327 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[15].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#328 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[16].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#329 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[17].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#330 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[18].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#331 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[19].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#332 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[1].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#333 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[20].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#334 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[21].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#335 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[22].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#336 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[23].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#337 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[24].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#338 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[25].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#339 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[26].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#340 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[27].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#341 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[28].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#342 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[29].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#343 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[2].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#344 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[30].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#345 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[31].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#346 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[32].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#347 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[33].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#348 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[34].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#349 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[35].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#350 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[36].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#351 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[37].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#352 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[38].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#353 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[39].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#354 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[3].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#355 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[40].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#356 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[41].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#357 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[42].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#358 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[43].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#359 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[44].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#360 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[45].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#361 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[46].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#362 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[47].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#363 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[48].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#364 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[49].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#365 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[4].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#366 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[50].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#367 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[51].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#368 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[52].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#369 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[53].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#370 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[54].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#371 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[55].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#372 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[56].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#373 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[57].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#374 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[58].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#375 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[59].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#376 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[5].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#377 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[60].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#378 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[61].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#379 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[62].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#380 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[63].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#381 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[6].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#382 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[7].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#383 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[8].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#384 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/gen_bank6_rams[9].u_PF_RAM6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#385 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#386 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#387 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_10/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#388 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_100/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#389 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_101/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#390 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_102/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#391 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_103/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#392 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_104/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#393 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_105/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#394 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_106/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#395 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_107/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#396 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_108/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#397 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_109/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#398 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_11/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#399 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_110/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#400 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_111/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#401 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_112/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#402 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_113/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#403 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_114/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#404 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_115/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#405 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_116/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#406 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_117/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#407 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_118/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#408 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_119/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#409 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_12/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#410 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_120/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#411 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_121/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#412 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_122/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#413 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_123/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#414 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_124/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#415 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_125/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#416 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_126/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#417 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_127/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#418 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_128/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#419 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_129/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#420 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_13/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#421 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_130/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#422 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_131/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#423 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_132/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#424 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_133/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#425 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_134/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#426 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_135/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#427 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_136/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#428 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_137/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#429 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_138/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#430 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_139/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#431 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_14/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#432 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_140/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#433 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_141/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#434 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_142/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#435 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_143/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#436 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_144/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#437 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_145/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#438 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_146/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#439 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_147/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#440 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_148/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#441 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_149/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#442 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_15/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#443 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_150/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#444 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_151/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#445 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_152/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#446 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_153/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#447 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_154/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#448 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_155/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#449 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_156/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#450 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_157/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#451 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_158/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#452 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_159/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#453 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_16/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#454 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_160/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#455 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_161/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#456 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_162/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#457 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_163/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#458 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_164/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#459 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_165/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#460 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_166/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#461 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_167/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#462 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_168/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#463 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_169/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#464 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_17/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#465 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_170/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#466 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_171/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#467 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_172/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#468 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_173/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#469 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_174/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#470 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_175/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#471 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_176/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#472 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_177/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#473 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_178/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#474 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_179/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#475 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_18/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#476 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_180/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#477 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_181/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#478 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_182/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#479 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_183/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#480 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_184/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#481 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_185/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#482 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_186/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#483 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_187/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#484 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_188/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#485 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_189/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#486 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_19/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#487 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_190/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#488 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_191/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#489 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_192/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#490 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_193/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#491 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_194/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#492 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_195/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#493 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_196/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#494 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_197/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#495 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_198/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#496 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_199/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#497 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#498 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_20/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#499 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_200/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#500 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_201/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#501 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_202/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#502 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_203/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#503 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_204/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#504 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_205/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#505 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_206/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#506 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_207/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#507 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_208/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#508 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_209/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#509 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_21/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#510 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_210/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#511 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_211/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#512 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_212/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#513 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_213/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#514 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_214/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#515 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_215/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#516 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_216/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#517 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_217/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#518 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_218/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#519 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_219/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#520 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_22/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#521 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_220/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#522 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_221/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#523 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_222/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#524 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_223/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#525 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_224/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#526 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_225/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#527 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_226/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#528 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_227/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#529 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_228/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#530 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_229/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#531 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_23/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#532 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_230/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#533 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_231/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#534 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_232/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#535 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_233/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#536 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_234/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#537 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_235/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#538 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_236/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#539 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_237/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#540 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_238/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#541 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_239/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#542 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_24/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#543 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_240/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#544 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_241/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#545 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_242/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#546 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_243/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#547 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_244/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#548 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_245/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#549 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_246/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#550 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_247/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#551 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_248/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#552 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_249/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#553 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_25/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#554 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_250/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#555 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_251/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#556 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_252/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#557 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_253/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#558 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_254/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#559 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_255/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#560 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_256/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#561 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_257/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#562 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_258/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#563 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_259/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#564 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_26/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#565 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_260/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#566 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_261/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#567 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_262/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#568 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_263/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#569 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_264/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#570 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_265/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#571 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_266/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#572 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_267/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#573 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_268/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#574 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_269/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#575 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_27/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#576 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_270/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#577 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_271/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#578 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_272/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#579 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_273/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#580 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_274/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#581 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_275/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#582 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_276/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#583 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_277/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#584 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_278/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#585 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_279/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#586 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_28/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#587 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_280/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#588 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_281/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#589 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_282/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#590 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_283/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#591 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_284/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#592 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_285/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#593 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_286/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#594 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_287/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#595 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_288/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#596 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_289/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#597 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_29/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#598 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_290/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#599 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_291/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#600 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_292/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#601 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_293/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#602 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_294/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#603 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_295/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#604 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_296/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#605 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_297/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#606 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_298/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#607 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_299/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#608 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#609 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_30/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#610 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_300/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#611 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_301/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#612 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_302/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#613 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_303/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#614 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_304/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#615 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_305/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#616 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_306/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#617 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_307/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#618 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_308/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#619 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_309/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#620 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_31/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#621 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_310/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#622 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_311/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#623 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_312/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#624 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_313/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#625 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_314/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#626 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_315/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#627 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_316/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#628 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_317/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#629 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_318/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#630 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_319/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#631 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_32/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#632 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_320/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#633 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_321/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#634 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_322/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#635 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_323/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#636 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_324/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#637 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_325/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#638 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_326/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#639 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_327/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#640 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_328/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#641 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_329/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#642 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_33/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#643 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_330/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#644 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_331/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#645 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_332/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#646 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_333/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#647 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_334/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#648 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_335/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#649 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_336/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#650 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_337/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#651 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_338/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#652 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_339/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#653 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_34/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#654 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_340/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#655 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_341/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#656 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_342/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#657 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_343/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#658 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_344/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#659 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_345/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#660 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_346/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#661 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_347/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#662 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_348/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#663 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_349/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#664 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_35/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#665 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_350/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#666 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_351/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#667 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_352/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#668 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_353/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#669 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_354/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#670 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_355/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#671 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_356/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#672 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_357/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#673 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_358/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#674 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_359/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#675 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_36/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#676 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_360/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#677 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_361/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#678 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_362/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#679 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_363/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#680 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_364/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#681 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_365/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#682 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_366/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#683 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_367/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#684 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_368/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#685 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_369/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#686 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_37/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#687 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_370/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#688 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_371/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#689 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_372/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#690 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_373/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#691 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_374/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#692 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_375/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#693 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_376/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#694 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_377/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#695 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_378/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#696 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_379/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#697 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_38/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#698 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_380/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#699 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_381/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#700 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_382/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#701 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_383/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#702 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_39/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#703 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#704 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_40/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#705 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_41/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#706 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_42/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#707 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_43/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#708 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_44/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#709 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_45/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#710 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_46/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#711 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_47/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#712 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_48/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#713 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_49/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#714 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#715 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_50/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#716 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_51/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#717 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_52/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#718 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_53/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#719 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_54/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#720 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_55/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#721 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_56/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#722 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_57/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#723 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_58/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#724 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_59/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#725 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#726 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_60/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#727 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_61/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#728 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_62/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#729 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_63/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#730 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_64/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#731 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_65/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#732 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_66/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#733 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_67/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#734 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_68/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#735 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_69/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#736 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_7/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#737 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_70/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#738 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_71/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#739 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_72/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#740 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_73/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#741 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_74/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#742 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_75/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#743 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_76/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#744 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_77/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#745 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_78/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#746 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_79/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#747 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_8/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#748 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_80/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#749 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_81/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#750 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_82/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#751 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_83/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#752 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_84/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#753 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_85/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#754 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_86/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#755 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_87/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#756 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_88/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#757 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_89/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#758 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_9/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#759 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_90/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#760 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_91/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#761 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_92/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#762 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_93/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#763 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_94/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#764 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_95/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#765 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_96/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#766 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_97/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#767 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_98/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#768 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_99/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#769 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#770 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#771 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_10/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#772 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_100/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#773 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_101/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#774 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_102/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#775 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_103/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#776 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_104/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#777 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_105/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#778 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_106/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#779 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_107/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#780 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_108/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#781 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_109/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#782 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_11/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#783 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_110/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#784 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_111/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#785 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_112/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#786 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_113/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#787 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_114/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#788 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_115/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#789 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_116/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#790 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_117/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#791 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_118/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#792 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_119/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#793 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_12/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#794 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_120/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#795 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_121/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#796 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_122/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#797 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_123/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#798 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_124/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#799 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_125/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#800 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_126/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#801 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_127/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#802 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_128/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#803 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_129/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#804 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_13/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#805 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_130/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#806 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_131/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#807 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_132/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#808 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_133/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#809 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_134/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#810 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_135/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#811 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_136/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#812 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_137/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#813 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_138/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#814 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_139/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#815 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_14/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#816 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_140/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#817 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_141/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#818 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_142/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#819 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_143/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#820 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_144/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#821 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_145/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#822 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_146/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#823 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_147/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#824 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_148/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#825 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_149/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#826 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_15/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#827 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_150/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#828 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_151/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#829 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_152/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#830 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_153/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#831 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_154/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#832 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_155/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#833 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_156/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#834 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_157/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#835 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_158/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#836 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_159/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#837 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_16/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#838 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_160/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#839 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_161/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#840 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_162/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#841 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_163/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#842 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_164/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#843 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_165/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#844 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_166/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#845 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_167/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#846 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_168/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#847 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_169/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#848 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_17/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#849 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_170/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#850 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_171/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#851 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_172/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#852 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_173/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#853 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_174/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#854 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_175/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#855 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_176/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#856 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_177/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#857 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_178/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#858 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_179/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#859 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_18/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#860 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_180/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#861 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_181/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#862 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_182/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#863 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_183/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#864 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_184/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#865 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_185/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#866 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_186/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#867 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_187/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#868 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_188/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#869 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_189/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#870 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_19/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#871 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_190/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#872 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_191/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#873 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_192/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#874 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_193/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#875 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_194/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#876 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_195/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#877 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_196/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#878 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_197/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#879 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_198/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#880 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_199/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#881 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#882 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_20/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#883 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_200/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#884 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_201/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#885 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_202/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#886 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_203/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#887 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_204/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#888 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_205/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#889 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_206/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#890 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_207/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#891 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_208/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#892 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_209/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#893 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_21/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#894 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_210/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#895 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_211/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#896 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_212/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#897 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_213/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#898 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_214/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#899 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_215/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#900 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_216/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#901 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_217/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#902 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_218/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#903 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_219/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#904 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_22/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#905 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_220/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#906 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_221/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#907 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_222/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#908 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_223/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#909 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_224/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#910 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_225/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#911 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_226/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#912 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_227/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#913 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_228/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#914 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_229/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#915 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_23/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#916 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_230/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#917 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_231/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#918 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_232/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#919 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_233/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#920 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_234/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#921 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_235/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#922 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_236/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#923 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_237/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#924 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_238/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#925 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_239/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#926 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_24/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#927 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_240/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#928 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_241/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#929 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_242/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#930 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_243/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#931 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_244/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#932 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_245/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#933 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_246/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#934 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_247/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#935 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_248/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#936 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_249/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#937 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_25/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#938 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_250/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#939 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_251/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#940 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_252/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#941 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_253/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#942 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_254/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#943 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_255/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#944 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_256/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#945 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_257/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#946 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_258/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#947 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_259/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#948 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_26/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#949 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_260/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#950 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_261/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#951 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_262/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#952 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_263/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#953 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_264/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#954 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_265/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#955 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_266/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#956 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_267/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#957 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_268/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#958 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_269/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#959 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_27/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#960 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_270/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#961 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_271/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#962 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_272/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#963 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_273/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#964 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_274/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#965 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_275/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#966 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_276/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#967 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_277/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#968 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_278/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#969 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_279/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#970 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_28/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#971 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_280/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#972 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_281/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#973 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_282/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#974 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_283/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#975 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_284/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#976 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_285/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#977 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_286/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#978 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_287/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#979 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_288/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#980 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_289/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#981 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_29/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#982 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_290/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#983 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_291/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#984 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_292/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#985 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_293/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#986 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_294/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#987 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_295/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#988 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_296/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#989 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_297/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#990 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_298/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#991 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_299/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#992 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#993 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_30/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#994 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_300/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#995 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_301/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#996 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_302/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#997 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_303/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#998 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_304/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#999 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_305/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1000 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_306/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1001 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_307/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1002 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_308/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1003 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_309/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1004 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_31/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1005 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_310/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1006 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_311/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1007 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_312/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1008 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_313/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1009 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_314/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1010 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_315/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1011 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_316/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1012 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_317/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1013 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_318/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1014 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_319/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1015 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_32/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1016 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_320/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1017 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_321/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1018 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_322/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1019 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_323/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1020 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_324/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1021 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_325/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1022 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_326/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1023 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_327/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1024 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_328/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1025 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_329/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1026 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_33/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1027 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_330/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1028 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_331/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1029 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_332/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1030 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_333/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1031 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_334/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1032 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_335/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1033 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_336/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1034 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_337/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1035 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_338/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1036 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_339/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1037 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_34/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1038 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_340/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1039 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_341/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1040 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_342/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1041 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_343/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1042 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_344/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1043 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_345/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1044 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_346/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1045 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_347/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1046 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_348/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1047 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_349/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1048 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_35/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1049 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_350/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1050 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_351/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1051 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_352/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1052 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_353/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1053 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_354/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1054 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_355/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1055 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_356/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1056 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_357/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1057 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_358/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1058 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_359/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1059 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_36/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1060 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_360/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1061 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_361/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1062 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_362/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1063 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_363/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1064 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_364/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1065 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_365/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1066 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_366/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1067 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_367/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1068 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_368/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1069 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_369/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1070 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_37/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1071 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_370/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1072 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_371/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1073 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_372/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1074 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_373/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1075 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_374/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1076 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_375/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1077 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_376/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1078 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_377/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1079 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_378/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1080 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_379/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1081 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_38/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1082 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_380/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1083 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_381/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1084 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_382/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1085 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_383/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1086 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_39/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1087 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1088 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_40/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1089 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_41/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1090 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_42/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1091 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_43/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1092 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_44/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1093 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_45/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1094 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_46/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1095 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_47/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1096 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_48/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1097 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_49/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1098 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1099 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_50/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1100 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_51/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1101 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_52/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1102 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_53/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1103 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_54/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1104 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_55/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1105 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_56/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1106 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_57/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1107 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_58/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1108 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_59/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1109 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1110 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_60/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1111 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_61/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1112 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_62/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1113 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_63/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1114 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_64/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1115 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_65/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1116 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_66/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1117 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_67/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1118 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_68/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1119 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_69/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1120 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_7/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1121 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_70/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1122 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_71/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1123 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_72/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1124 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_73/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1125 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_74/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1126 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_75/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1127 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_76/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1128 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_77/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1129 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_78/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1130 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_79/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1131 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_8/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1132 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_80/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1133 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_81/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1134 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_82/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1135 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_83/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1136 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_84/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1137 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_85/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1138 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_86/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1139 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_87/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1140 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_88/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1141 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_89/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1142 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_9/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1143 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_90/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1144 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_91/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1145 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_92/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1146 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_93/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1147 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_94/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1148 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_95/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1149 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_96/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1150 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_97/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1151 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_98/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1152 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_99/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1153 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank0/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1154 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1155 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank10/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1156 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank100/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1157 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank101/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1158 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank102/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1159 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank103/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1160 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank104/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1161 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank105/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1162 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank106/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1163 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank107/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1164 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank108/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1165 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank109/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1166 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank11/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1167 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank110/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1168 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank111/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1169 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank112/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1170 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank113/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1171 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank114/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1172 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank115/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1173 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank116/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1174 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank117/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1175 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank118/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1176 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank119/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1177 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank12/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1178 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank120/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1179 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank121/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1180 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank122/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1181 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank123/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1182 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank124/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1183 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank125/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1184 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank126/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1185 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank127/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1186 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank128/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1187 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank129/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1188 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank13/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1189 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank130/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1190 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank131/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1191 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank132/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1192 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank133/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1193 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank134/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1194 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank135/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1195 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank136/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1196 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank137/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1197 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank138/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1198 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank139/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1199 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank14/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1200 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank140/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1201 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank141/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1202 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank142/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1203 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank143/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1204 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank144/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1205 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank145/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1206 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank146/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1207 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank147/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1208 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank148/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1209 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank149/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1210 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank15/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1211 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank150/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1212 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank151/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1213 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank152/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1214 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank153/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1215 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank154/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1216 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank155/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1217 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank156/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1218 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank157/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1219 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank158/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1220 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank159/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1221 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank16/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1222 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank160/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1223 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank161/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1224 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank162/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1225 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank163/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1226 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank164/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1227 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank165/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1228 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank166/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1229 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank167/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1230 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank168/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1231 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank169/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1232 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank17/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1233 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank170/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1234 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank171/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1235 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank172/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1236 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank173/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1237 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank174/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1238 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank175/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1239 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank176/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1240 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank177/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1241 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank178/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1242 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank179/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1243 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank18/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1244 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank180/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1245 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank181/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1246 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank182/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1247 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank183/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1248 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank184/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1249 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank185/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1250 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank186/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1251 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank187/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1252 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank188/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1253 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank189/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1254 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank19/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1255 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank190/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1256 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank191/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1257 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank192/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1258 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank193/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1259 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank194/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1260 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank195/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1261 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank196/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1262 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank197/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1263 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank198/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1264 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank199/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1265 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank2/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1266 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank20/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1267 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank200/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1268 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank201/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1269 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank202/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1270 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank203/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1271 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank204/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1272 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank205/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1273 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank206/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1274 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank207/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1275 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank208/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1276 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank209/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1277 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank21/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1278 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank210/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1279 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank211/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1280 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank212/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1281 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank213/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1282 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank214/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1283 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank215/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1284 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank216/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1285 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank217/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1286 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank218/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1287 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank219/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1288 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank22/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1289 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank220/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1290 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank221/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1291 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank222/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1292 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank223/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1293 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank224/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1294 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank225/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1295 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank226/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1296 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank227/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1297 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank228/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1298 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank229/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1299 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank23/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1300 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank230/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1301 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank231/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1302 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank232/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1303 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank233/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1304 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank234/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1305 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank235/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1306 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank236/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1307 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank237/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1308 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank238/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1309 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank239/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1310 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank24/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1311 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank240/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1312 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank241/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1313 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank242/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1314 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank243/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1315 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank244/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1316 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank245/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1317 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank246/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1318 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank247/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1319 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank248/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1320 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank249/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1321 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank25/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1322 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank250/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1323 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank251/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1324 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank252/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1325 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank253/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1326 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank254/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1327 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank255/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1328 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank256/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1329 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank257/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1330 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank258/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1331 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank259/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1332 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank26/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1333 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank260/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1334 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank261/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1335 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank262/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1336 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank263/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1337 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank264/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1338 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank265/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1339 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank266/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1340 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank267/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1341 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank268/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1342 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank269/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1343 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank27/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1344 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank270/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1345 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank271/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1346 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank272/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1347 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank273/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1348 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank274/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1349 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank275/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1350 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank276/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1351 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank277/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1352 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank278/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1353 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank279/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1354 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank28/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1355 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank280/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1356 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank281/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1357 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank282/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1358 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank283/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1359 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank284/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1360 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank285/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1361 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank286/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1362 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank287/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1363 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank288/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1364 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank289/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1365 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank29/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1366 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank290/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1367 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank291/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1368 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank292/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1369 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank293/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1370 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank294/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1371 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank295/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1372 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank296/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1373 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank297/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1374 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank298/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1375 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank299/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1376 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank3/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1377 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank30/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1378 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank300/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1379 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank301/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1380 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank302/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1381 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank303/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1382 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank304/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1383 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank305/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1384 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank306/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1385 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank307/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1386 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank308/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1387 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank309/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1388 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank31/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1389 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank310/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1390 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank311/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1391 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank312/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1392 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank313/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1393 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank314/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1394 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank315/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1395 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank316/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1396 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank317/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1397 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank318/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1398 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank319/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1399 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank32/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1400 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank320/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1401 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank321/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1402 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank322/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1403 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank323/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1404 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank324/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1405 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank325/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1406 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank326/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1407 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank327/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1408 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank328/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1409 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank329/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1410 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank33/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1411 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank330/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1412 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank331/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1413 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank332/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1414 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank333/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1415 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank334/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1416 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank335/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1417 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank336/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1418 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank337/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1419 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank338/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1420 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank339/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1421 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank34/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1422 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank340/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1423 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank341/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1424 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank342/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1425 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank343/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1426 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank344/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1427 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank345/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1428 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank346/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1429 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank347/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1430 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank348/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1431 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank349/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1432 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank35/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1433 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank350/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1434 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank351/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1435 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank352/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1436 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank353/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1437 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank354/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1438 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank355/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1439 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank356/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1440 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank357/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1441 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank358/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1442 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank359/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1443 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank36/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1444 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank360/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1445 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank361/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1446 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank362/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1447 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank363/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1448 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank364/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1449 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank365/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1450 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank366/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1451 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank367/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1452 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank368/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1453 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank369/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1454 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank37/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1455 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank370/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1456 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank371/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1457 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank372/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1458 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank373/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1459 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank374/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1460 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank375/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1461 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank376/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1462 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank377/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1463 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank378/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1464 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank379/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1465 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank38/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1466 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank380/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1467 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank381/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1468 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank382/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1469 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank383/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1470 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank39/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1471 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank4/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1472 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank40/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1473 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank41/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1474 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank42/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1475 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank43/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1476 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank44/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1477 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank45/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1478 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank46/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1479 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank47/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1480 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank48/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1481 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank49/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1482 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank5/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1483 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank50/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1484 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank51/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1485 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank52/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1486 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank53/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1487 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank54/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1488 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank55/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1489 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank56/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1490 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank57/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1491 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank58/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1492 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank59/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1493 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank6/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1494 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank60/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1495 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank61/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1496 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank62/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1497 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank63/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1498 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank64/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1499 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank65/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1500 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank66/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1501 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank67/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1502 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank68/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1503 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank69/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1504 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank7/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1505 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank70/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1506 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank71/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1507 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank72/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1508 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank73/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1509 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank74/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1510 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank75/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1511 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank76/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1512 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank77/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1513 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank78/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1514 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank79/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1515 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank8/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1516 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank80/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1517 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank81/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1518 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank82/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1519 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank83/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1520 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank84/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1521 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank85/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1522 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank86/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1523 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank87/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1524 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank88/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1525 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank89/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1526 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank9/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1527 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank90/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1528 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank91/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1529 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank92/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1530 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank93/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1531 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank94/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1532 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank95/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1533 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank96/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1534 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank97/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1535 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank98/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1536 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank99/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1537 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayShift/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1538 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[0].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1539 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[10].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1540 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[11].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1541 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[12].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1542 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[13].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1543 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[14].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1544 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[15].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1545 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[16].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1546 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[17].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1547 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[18].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1548 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[19].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1549 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[1].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1550 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[20].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1551 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[21].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1552 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[22].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1553 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[23].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1554 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[24].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1555 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[25].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1556 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[26].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1557 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[27].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1558 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[28].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1559 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[29].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1560 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[2].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1561 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[30].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1562 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[31].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1563 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[32].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1564 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[33].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1565 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[34].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1566 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[35].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1567 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[36].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1568 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[37].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1569 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[38].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1570 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[39].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1571 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[3].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1572 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[40].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1573 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[41].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1574 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[42].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1575 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[43].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1576 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[44].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1577 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[45].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1578 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[46].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1579 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[47].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1580 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[48].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1581 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[49].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1582 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[4].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1583 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[50].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1584 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[51].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1585 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[52].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1586 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[53].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1587 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[54].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1588 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[55].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1589 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[56].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1590 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[57].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1591 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[58].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1592 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[59].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1593 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[5].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1594 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[60].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1595 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[61].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1596 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[62].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1597 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[63].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1598 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[6].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1599 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[7].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1600 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[8].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#1601 Warning
Shallow depth for a dedicated block RAM  
The instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[9].ram_bank/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[100].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[124].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[126].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[127].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[129].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[130].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[131].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[132].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[155].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[156].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[159].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[161].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[164].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[166].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[187].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[190].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[1].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[27].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[28].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[29].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[2].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[31].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[34].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[36].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[3].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[5].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[62].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[63].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[67].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[68].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#31 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[6].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#32 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[91].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#33 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[92].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#34 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[94].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#35 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[95].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#36 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[98].u_var_node_ram_inst/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#37 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#38 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_1/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#39 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_14/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#40 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_16/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#41 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_17/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#42 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_18/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#43 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_2/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#44 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_28/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#45 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_30/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#46 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_32/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#47 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_33/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#48 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_46/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#49 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_48/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#50 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_49/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#51 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_50/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#52 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_51/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#53 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_56/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#54 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_62/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#55 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_64/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#56 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_65/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#57 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_76/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#58 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_78/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#59 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_8/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#60 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_80/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#61 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_81/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#62 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_82/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#63 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_83/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#64 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_85/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#65 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_92/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#66 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_1_94/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#67 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_12/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#68 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_2/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#69 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_24/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#70 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_28/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#71 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_34/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#72 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_40/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#73 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_44/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#74 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_46/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#75 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_51/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#76 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_60/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#77 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_62/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#78 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_66/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#79 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_76/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#80 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_8/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#81 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_82/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#82 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_83/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#83 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_92/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#84 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_2_94/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#85 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_1/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#86 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_10/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#87 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_112/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#88 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_113/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#89 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_115/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#90 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_119/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#91 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_120/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#92 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_121/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#93 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_122/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#94 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_123/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#95 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_124/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#96 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_128/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#97 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_129/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#98 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_133/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#99 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_135/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#100 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_136/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#101 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_140/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#102 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_176/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#103 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_177/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#104 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_179/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#105 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_182/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#106 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_183/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#107 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_184/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#108 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_185/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#109 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_186/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#110 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_187/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#111 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_188/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#112 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_192/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#113 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_193/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#114 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_195/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#115 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_199/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#116 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_2/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#117 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_200/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#118 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_204/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#119 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_206/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#120 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_240/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#121 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_241/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#122 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_243/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#123 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_246/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#124 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_247/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#125 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_248/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#126 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_249/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#127 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_250/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#128 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_252/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#129 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_257/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#130 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_259/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#131 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_260/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#132 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_263/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#133 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_264/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#134 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_266/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#135 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_290/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#136 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_294/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#137 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_304/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#138 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_306/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#139 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_307/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#140 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_310/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#141 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_311/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#142 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_312/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#143 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_313/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#144 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_314/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#145 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_316/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#146 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_320/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#147 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_321/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#148 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_323/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#149 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_324/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#150 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_327/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#151 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_328/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#152 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_332/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#153 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_334/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#154 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_354/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#155 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_368/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#156 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_369/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#157 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_371/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#158 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_375/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#159 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_376/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#160 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_377/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#161 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_378/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#162 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_379/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#163 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_380/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#164 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_4/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#165 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_48/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#166 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_51/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#167 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_54/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#168 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_55/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#169 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_56/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#170 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_57/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#171 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_58/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#172 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_59/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#173 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_60/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#174 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_65/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#175 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_67/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#176 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_68/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#177 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_7/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#178 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_71/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#179 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_72/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#180 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM1_3_8/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#181 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_1/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#182 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_10/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#183 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_11/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#184 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_112/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#185 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_113/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#186 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_120/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#187 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_121/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#188 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_122/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#189 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_123/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#190 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_126/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#191 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_129/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#192 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_130/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#193 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_131/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#194 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_133/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#195 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_137/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#196 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_138/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#197 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_139/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#198 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_141/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#199 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_142/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#200 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_148/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#201 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_156/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#202 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_158/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#203 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_162/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#204 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_163/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#205 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_166/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#206 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_176/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#207 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_177/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#208 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_178/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#209 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_184/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#210 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_185/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#211 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_186/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#212 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_187/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#213 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_190/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#214 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_193/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#215 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_194/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#216 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_195/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#217 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_196/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#218 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_197/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#219 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_2/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#220 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_200/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#221 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_201/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#222 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_202/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#223 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_203/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#224 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_204/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#225 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_205/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#226 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_206/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#227 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_207/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#228 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_220/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#229 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_222/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#230 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_226/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#231 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_227/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#232 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_236/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#233 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_239/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#234 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_240/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#235 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_241/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#236 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_242/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#237 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_248/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#238 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_249/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#239 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_250/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#240 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_251/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#241 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_254/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#242 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_257/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#243 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_258/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#244 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_259/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#245 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_260/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#246 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_264/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#247 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_265/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#248 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_266/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#249 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_267/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#250 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_28/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#251 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_284/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#252 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_286/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#253 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_289/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#254 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_291/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#255 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_304/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#256 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_305/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#257 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_306/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#258 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_312/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#259 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_313/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#260 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_314/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#261 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_315/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#262 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_317/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#263 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_318/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#264 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_321/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#265 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_322/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#266 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_323/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#267 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_324/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#268 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_325/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#269 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_329/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#270 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_330/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#271 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_331/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#272 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_332/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#273 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_333/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#274 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_334/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#275 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_340/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#276 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_342/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#277 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_343/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#278 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_35/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#279 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_355/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#280 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_368/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#281 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_369/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#282 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_376/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#283 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_377/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#284 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_378/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#285 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_379/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#286 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_382/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#287 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_4/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#288 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_48/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#289 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_49/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#290 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_5/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#291 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_56/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#292 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_57/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#293 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_58/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#294 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_59/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#295 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_62/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#296 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_65/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#297 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_66/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#298 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_67/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#299 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_68/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#300 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_69/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#301 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_72/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#302 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_73/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#303 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_74/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#304 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_75/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#305 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_8/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#306 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_9/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#307 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_92/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#308 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_94/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#309 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_98/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#310 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_BetaMemory/u_CheckNodeRAM2_99/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#311 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank51/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#312 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank65/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#313 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank67/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#314 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/u_VariableDelayData_generic_bank68/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#315 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[16].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#316 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[17].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#317 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[18].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#318 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[19].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#319 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[20].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#320 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[21].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#321 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[22].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#322 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[24].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#323 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[26].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#324 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[28].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#325 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[29].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#326 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[30].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#327 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[32].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#328 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[34].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#329 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[35].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#330 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[36].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#331 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/variable_delay_gen[37].ram_bank/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

XDCB-3#1 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: clk_ldpc_mmcm_out, mmcm_ldpc_clkfb
This is not a valid scenario and should be corrected.
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks clk_200mhz] -group [get_clocks -include_generated_clocks -filter {NAME =~ "*ldpc*"}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 184)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[0]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 51)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[1]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 51)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'i2c_scl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 127)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'i2c_sda' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 127)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_3_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_3_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_3_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_4_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_4_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_4_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_mux_reset' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl i2c_mux_reset}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 125)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_scl' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl i2c_mux_reset}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 125)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_sda' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl i2c_mux_reset}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 125)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_clk_rst' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports sfp_clk_rst]
/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc (Line: 105)
Related violations: <none>


