Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Feb 21 15:29:01 2025
| Host         : PC1343 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    78 |
|    Minimum number of control sets                        |    78 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   217 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    78 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     3 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             431 |          117 |
| No           | No                    | Yes                    |              17 |            3 |
| No           | Yes                   | No                     |             388 |          122 |
| Yes          | No                    | No                     |             664 |          170 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             379 |           94 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                    Enable Signal                                                                   |                                                     Set/Reset Signal                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                         |                1 |              2 |         2.00 |
|  dac_clk_1x                                    |                                                                                                                                                    |                                                                                                                         |                2 |              3 |         1.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                         | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |                1 |              4 |         4.00 |
|  i_daisy/i_rx/CLK                              |                                                                                                                                                    | i_daisy/i_rx/bitslip_cnt[3]_i_1_n_0                                                                                     |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                4 |              4 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                4 |              4 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                           |                4 |              5 |         1.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/p_1_in                                                                 |                4 |              5 |         1.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_register_slice_0/inst/w.w_pipe/p_0_in                                                                   |                4 |              5 |         1.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  adc_clk                                       | ps/axi_slave_gp0/ack_cnt[5]_i_2_n_0                                                                                                                | ps/axi_slave_gp0/ack_cnt[5]_i_1_n_0                                                                                     |                2 |              5 |         2.50 |
|  adc_clk                                       |                                                                                                                                                    | i_daisy/i_tx/RST0                                                                                                       |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                       | ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                     |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                      |                2 |              7 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/E[0]                                                                                                                              | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |                4 |              8 |         2.00 |
|  adc_clk                                       | ps/axi_slave_gp0/bus\\.wen_reg_0[0]                                                                                                                | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |                2 |              8 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[5]_1[0]                                                                                                             | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |                3 |              8 |         2.67 |
|  adc_clk                                       |                                                                                                                                                    | i_hk/daisy_mode[0]                                                                                                      |                3 |              8 |         2.67 |
|  i_daisy/i_rx/CLK                              |                                                                                                                                                    | i_hk/daisy_mode[0]                                                                                                      |                3 |              9 |         3.00 |
|  adc_clk                                       | i_hk/sel                                                                                                                                           | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                7 |             10 |         1.43 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                         |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                         |                4 |             12 |         3.00 |
|  adc_clk                                       | i_daisy/i_tx/par_dat_r[11]_i_1_n_0                                                                                                                 | i_daisy/i_tx/RST0                                                                                                       |                3 |             12 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                         |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                         |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                         |                4 |             13 |         3.25 |
|  adc_clk                                       |                                                                                                                                                    | i_hk/dac_b_selected_reg[12]                                                                                             |                3 |             13 |         4.33 |
|  adc_clk                                       |                                                                                                                                                    | i_hk/dac_a_selected_reg[12]                                                                                             |                4 |             13 |         3.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                         |                2 |             14 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                         |                2 |             14 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_register_slice_0/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                             |                                                                                                                         |                5 |             14 |         2.80 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                         |                3 |             16 |         5.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                |                4 |             16 |         4.00 |
|  i_daisy/i_rx/CLK                              | i_daisy/i_rx/par_val                                                                                                                               | i_daisy/i_rx/SR[0]                                                                                                      |                4 |             16 |         4.00 |
|  adc_clk                                       | i_daisy/i_test/E[0]                                                                                                                                | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |                3 |             16 |         5.33 |
|  adc_clk                                       | i_daisy/tx_rx_dv0                                                                                                                                  | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |                5 |             16 |         3.20 |
|  i_daisy/txp_dv_reg_i_2_n_0                    |                                                                                                                                                    |                                                                                                                         |                6 |             17 |         2.83 |
|  i_daisy/i_rx/par_clk                          |                                                                                                                                                    | i_daisy/i_rx/RST0                                                                                                       |                3 |             17 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |                3 |             17 |         5.67 |
|  adc_clk                                       | i_daisy/tx_cfg_sel0                                                                                                                                | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |                4 |             19 |         4.75 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[4]_1[0]                                                                                                             | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |                3 |             19 |         6.33 |
|  i_daisy/i_rx/par_clk                          |                                                                                                                                                    |                                                                                                                         |                4 |             20 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                         |                6 |             20 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                4 |             20 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_register_slice_0/inst/w.w_pipe/p_1_in_0                                                                                            |                                                                                                                         |                4 |             22 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                         |                6 |             22 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                         |               12 |             24 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                         |                8 |             24 |         3.00 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_wdata                                                                                                                          |                                                                                                                         |                6 |             24 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                           | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                            |                8 |             25 |         3.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                6 |             26 |         4.33 |
|  i_daisy/i_rx/CLK                              |                                                                                                                                                    | i_daisy/i_rx/SR[0]                                                                                                      |                6 |             29 |         4.83 |
|  adc_clk                                       |                                                                                                                                                    | ps/axi_slave_gp0/rd_araddr_reg[8]_0                                                                                     |               10 |             32 |         3.20 |
|  ps/O[0]                                       | pll/pll_0                                                                                                                                          | ps/bbstub_FCLK_RESET0_N                                                                                                 |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                         |                7 |             32 |         4.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                         |                7 |             32 |         4.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                         |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_register_slice_0/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                        |                                                                                                                         |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                           |                                                                                                                         |                7 |             32 |         4.57 |
|  i_daisy/i_rx/CLK                              | i_daisy/i_test/rx_err_inc                                                                                                                          | i_daisy/i_test/rx_err_cnt[0]_i_1_n_0                                                                                    |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                         |                7 |             32 |         4.57 |
|  i_daisy/i_rx/CLK                              | i_daisy/i_test/rx_dat_inc                                                                                                                          | i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0                                                                                    |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                         |                6 |             33 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                         |                6 |             33 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_register_slice_0/inst/r.r_pipe/p_1_in_0                                                                                            |                                                                                                                         |                6 |             33 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                         |                5 |             33 |         6.60 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_awid[11]_i_1_n_0                                                                                                               |                                                                                                                         |                9 |             35 |         3.89 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_arid[11]_i_1_n_0                                                                                                               |                                                                                                                         |                8 |             35 |         4.38 |
|  adc_clk                                       | i_hk/dna_value0                                                                                                                                    | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |               12 |             57 |         4.75 |
|  adc_clk                                       | rstn                                                                                                                                               |                                                                                                                         |               25 |             64 |         2.56 |
|  adc_clk                                       |                                                                                                                                                    | i_daisy/i_test/adc_rstn_reg[0]                                                                                          |               23 |             78 |         3.39 |
|  i_daisy/i_rx/CLK                              |                                                                                                                                                    |                                                                                                                         |               30 |            109 |         3.63 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |               28 |            115 |         4.11 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    |                                                                                                                         |               35 |            119 |         3.40 |
|  adc_clk                                       |                                                                                                                                                    |                                                                                                                         |               41 |            167 |         4.07 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


