Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Aug  4 13:40:22 2023
| Host         : CD-135239 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FEB_timing_summary_routed.rpt -pb FEB_timing_summary_routed.pb -rpx FEB_timing_summary_routed.rpx -warn_on_violation
| Design       : FEB
| Device       : 7s50-fgga484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
HPDR-2     Warning   Port pin INOUT inconsistency                     17          
LUTAR-1    Warning   LUT drives async reset alert                     4           
PDRC-190   Warning   Suboptimally placed synchronized register chain  11          
TIMING-16  Warning   Large setup violation                            1           
TIMING-18  Warning   Missing input or output delay                    53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (39)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.151      -51.690                     61                12830        0.056        0.000                      0                12814        1.625        0.000                       0                  7463  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
VXO_P                                                                                       {0.000 3.125}        6.250           160.000         
  Clk_100MHz_PLL_0                                                                          {0.000 5.000}        10.000          100.000         
  SysClk_PLL_0                                                                              {0.000 3.125}        6.250           160.000         
  clkfbout_PLL_0                                                                            {0.000 3.125}        6.250           160.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VXO_P                                                                                                                                                                                                                                         1.625        0.000                       0                     1  
  Clk_100MHz_PLL_0                                                                                1.147        0.000                      0                11544        0.056        0.000                      0                11544        3.870        0.000                       0                  6879  
  SysClk_PLL_0                                                                                    2.878        0.000                      0                  121        0.132        0.000                      0                  121        2.625        0.000                       0                    97  
  clkfbout_PLL_0                                                                                                                                                                                                                              4.658        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.874        0.000                      0                  928        0.112        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SysClk_PLL_0                                                                                Clk_100MHz_PLL_0                                                                                 -1.151      -51.690                     61                   61        0.065        0.000                      0                   61  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Clk_100MHz_PLL_0                                                                                 32.076        0.000                      0                    8                                                                        
Clk_100MHz_PLL_0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.928        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           Clk_100MHz_PLL_0                                                                            Clk_100MHz_PLL_0                                                                                  6.902        0.000                      0                  105        0.346        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.885        0.000                      0                  100        0.384        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  Clk_100MHz_PLL_0                                                                            
(none)                                                                                      Clk_100MHz_PLL_0                                                                            Clk_100MHz_PLL_0                                                                            
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Clk_100MHz_PLL_0                                                                            
(none)                                                                                      Clk_100MHz_PLL_0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      Clk_100MHz_PLL_0                                                                                                                                                                        
(none)                                                                                      SysClk_PLL_0                                                                                                                                                                            
(none)                                                                                      clkfbout_PLL_0                                                                                                                                                                          
(none)                                                                                                                                                                                  Clk_100MHz_PLL_0                                                                            
(none)                                                                                                                                                                                  SysClk_PLL_0                                                                                
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VXO_P
  To Clock:  VXO_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VXO_P
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { VXO_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 0.588ns (6.747%)  route 8.127ns (93.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.123ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.361    -1.123    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y14         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.348    -0.775 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=77, routed)          8.127     7.352    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_di_i[8]
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.240     7.592 r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[8]_i_1/O
                         net (fo=1, routed)           0.000     7.592    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[8]
    SLICE_X53Y18         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.255     8.462    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_i
    SLICE_X53Y18         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.315     8.777    
                         clock uncertainty           -0.071     8.706    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.033     8.739    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.588ns (6.859%)  route 7.984ns (93.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.123ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.361    -1.123    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y14         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.348    -0.775 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=77, routed)          7.984     7.210    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_di_i[8]
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.240     7.450 r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow[8]_i_1/O
                         net (fo=1, routed)           0.000     7.450    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow[8]
    SLICE_X48Y13         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259     8.466    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_i
    SLICE_X48Y13         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.315     8.781    
                         clock uncertainty           -0.071     8.710    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)        0.032     8.742    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 0.348ns (4.160%)  route 8.018ns (95.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.123ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.361    -1.123    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y14         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.348    -0.775 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=77, routed)          8.018     7.243    ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_di_i[8]
    SLICE_X44Y27         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.248     8.455    ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X44Y27         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism              0.315     8.770    
                         clock uncertainty           -0.071     8.699    
    SLICE_X44Y27         FDRE (Setup_fdre_C_D)       -0.162     8.537    ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 0.538ns (6.240%)  route 8.084ns (93.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.123ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.361    -1.123    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y14         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.433    -0.690 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=77, routed)          8.084     7.394    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/s_di_i[10]
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.105     7.499 r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow[10]_i_1/O
                         net (fo=1, routed)           0.000     7.499    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow[10]
    SLICE_X59Y37         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.327     8.534    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/s_dclk_i
    SLICE_X59Y37         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.315     8.849    
                         clock uncertainty           -0.071     8.778    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.030     8.808    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 0.498ns (5.837%)  route 8.034ns (94.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.123ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.361    -1.123    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y14         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.379    -0.744 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=77, routed)          8.034     7.290    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/s_di_i[15]
    SLICE_X29Y63         LUT5 (Prop_lut5_I4_O)        0.119     7.409 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow[15]_i_1/O
                         net (fo=1, routed)           0.000     7.409    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow[15]
    SLICE_X29Y63         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.241     8.448    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/s_dclk_i
    SLICE_X29Y63         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.309     8.758    
                         clock uncertainty           -0.071     8.687    
    SLICE_X29Y63         FDRE (Setup_fdre_C_D)        0.045     8.732    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 0.484ns (5.640%)  route 8.098ns (94.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.121ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.363    -1.121    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y13         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.742 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=77, routed)          8.098     7.356    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_di_i[7]
    SLICE_X14Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.461 r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow[7]_i_1/O
                         net (fo=1, routed)           0.000     7.461    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow[7]
    SLICE_X14Y40         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.261     8.468    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_dclk_i
    SLICE_X14Y40         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.315     8.783    
                         clock uncertainty           -0.071     8.712    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.072     8.784    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.484ns (5.672%)  route 8.049ns (94.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.121ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.363    -1.121    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y13         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.742 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=77, routed)          8.049     7.307    ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_di_i[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.412 r  ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[7]_i_1/O
                         net (fo=1, routed)           0.000     7.412    ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[7]
    SLICE_X32Y40         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.257     8.464    ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_i
    SLICE_X32Y40         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.315     8.779    
                         clock uncertainty           -0.071     8.708    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)        0.033     8.741    ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 0.484ns (5.709%)  route 7.994ns (94.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.121ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.363    -1.121    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y13         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.742 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          7.994     7.252    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/s_di_i[3]
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.105     7.357 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow[3]_i_1/O
                         net (fo=1, routed)           0.000     7.357    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow[3]
    SLICE_X35Y58         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.240     8.447    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/s_dclk_i
    SLICE_X35Y58         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.309     8.757    
                         clock uncertainty           -0.071     8.686    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.030     8.716    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 0.484ns (5.716%)  route 7.983ns (94.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.121ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.363    -1.121    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y13         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.742 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          7.983     7.241    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/s_di_i[3]
    SLICE_X28Y55         LUT6 (Prop_lut6_I1_O)        0.105     7.346 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow[3]_i_1/O
                         net (fo=1, routed)           0.000     7.346    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow[3]
    SLICE_X28Y55         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.245     8.452    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/s_dclk_i
    SLICE_X28Y55         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.309     8.762    
                         clock uncertainty           -0.071     8.691    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.032     8.723    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 0.538ns (6.312%)  route 7.986ns (93.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.123ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.361    -1.123    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y14         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.433    -0.690 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=77, routed)          7.986     7.296    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_di_i[10]
    SLICE_X56Y39         LUT6 (Prop_lut6_I1_O)        0.105     7.401 r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[10]_i_1/O
                         net (fo=1, routed)           0.000     7.401    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[10]
    SLICE_X56Y39         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.262     8.469    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_i
    SLICE_X56Y39         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.315     8.784    
                         clock uncertainty           -0.071     8.713    
    SLICE_X56Y39         FDRE (Setup_fdre_C_D)        0.076     8.789    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  1.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.740%)  route 0.211ns (62.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.552    -0.479    ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/s_dclk_o
    SLICE_X35Y27         FDRE                                         r  ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.351 r  ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA_reg[9]/Q
                         net (fo=1, routed)           0.211    -0.140    ILA_uC/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[7]_0[9]
    SLICE_X36Y25         FDRE                                         r  ILA_uC/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.816    -0.874    ILA_uC/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/s_dclk_o
    SLICE_X36Y25         FDRE                                         r  ILA_uC/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[9]/C
                         clock pessimism              0.654    -0.220    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.024    -0.196    ILA_uC/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[9]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.035%)  route 0.173ns (53.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.562    -0.469    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/CLK_I
    SLICE_X30Y52         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.321 r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.173    -0.147    ILA_uC/U0/ila_core_inst/u_trig/trigEqOut[12]
    SLICE_X38Y52         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.859    ILA_uC/U0/ila_core_inst/u_trig/DESIGN_CLK_I
    SLICE_X38Y52         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[12]/C
                         clock pessimism              0.654    -0.205    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)        -0.001    -0.206    ILA_uC/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[12]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.442%)  route 0.171ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.557    -0.474    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_i
    SLICE_X34Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.171    -0.155    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X38Y61         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.862    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X38Y61         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                         clock pessimism              0.654    -0.208    
    SLICE_X38Y61         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.006    -0.214    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CE
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.442%)  route 0.171ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.557    -0.474    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_i
    SLICE_X34Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.171    -0.155    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X38Y61         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.862    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X38Y61         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                         clock pessimism              0.654    -0.208    
    SLICE_X38Y61         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.006    -0.214    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.442%)  route 0.171ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.557    -0.474    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_i
    SLICE_X34Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.171    -0.155    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X38Y61         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.862    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X38Y61         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.654    -0.208    
    SLICE_X38Y61         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.006    -0.214    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2/CE
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.442%)  route 0.171ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.557    -0.474    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_i
    SLICE_X34Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.171    -0.155    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X38Y61         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.862    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X38Y61         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.654    -0.208    
    SLICE_X38Y61         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.006    -0.214    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.442%)  route 0.171ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.557    -0.474    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_i
    SLICE_X34Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.171    -0.155    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X38Y61         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.862    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X38Y61         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                         clock pessimism              0.654    -0.208    
    SLICE_X38Y61         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.006    -0.214    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S2/CE
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.442%)  route 0.171ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.557    -0.474    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_i
    SLICE_X34Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.171    -0.155    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X38Y61         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.862    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X38Y61         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism              0.654    -0.208    
    SLICE_X38Y61         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.006    -0.214    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.442%)  route 0.171ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.557    -0.474    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_i
    SLICE_X34Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.171    -0.155    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X38Y61         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.862    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X38Y61         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism              0.654    -0.208    
    SLICE_X38Y61         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.006    -0.214    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S2/CE
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.442%)  route 0.171ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.557    -0.474    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_i
    SLICE_X34Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.171    -0.155    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X38Y61         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.862    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X38Y61         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism              0.654    -0.208    
    SLICE_X38Y61         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.006    -0.214    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_100MHz_PLL_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y6      ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y6      ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y4      ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y4      ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y0      uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y0      uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    PLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y16     uAddrReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y16     uAddrReg_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y31     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y31     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y30     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y31     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y31     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SysClk_PLL_0
  To Clock:  SysClk_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        2.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 Trigger_logic/FMRx1/RxBitWdth_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/FMRx1/RxBitWdth_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.853ns (27.615%)  route 2.236ns (72.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 4.782 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.431    -1.053    Trigger_logic/FMRx1/SysClk
    SLICE_X64Y17         FDCE                                         r  Trigger_logic/FMRx1/RxBitWdth_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.398    -0.655 f  Trigger_logic/FMRx1/RxBitWdth_reg[2]/Q
                         net (fo=15, routed)          0.872     0.217    Trigger_logic/FMRx1/RxBitWdth_reg[2]
    SLICE_X64Y16         LUT4 (Prop_lut4_I0_O)        0.232     0.449 r  Trigger_logic/FMRx1/RxBitWdth[2]_i_4/O
                         net (fo=1, routed)           0.312     0.761    Trigger_logic/FMRx1/RxBitWdth[2]_i_4_n_0
    SLICE_X63Y16         LUT5 (Prop_lut5_I2_O)        0.105     0.866 r  Trigger_logic/FMRx1/RxBitWdth[2]_i_3/O
                         net (fo=5, routed)           0.793     1.659    Trigger_logic/FMRx1/RxBitWdth[2]_i_3_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.118     1.777 r  Trigger_logic/FMRx1/RxBitWdth[3]_i_1/O
                         net (fo=1, routed)           0.259     2.036    Trigger_logic/FMRx1/RxBitWdth[3]_i_1_n_0
    SLICE_X64Y16         FDCE                                         r  Trigger_logic/FMRx1/RxBitWdth_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.325     4.782    Trigger_logic/FMRx1/SysClk
    SLICE_X64Y16         FDCE                                         r  Trigger_logic/FMRx1/RxBitWdth_reg[3]/C
                         clock pessimism              0.391     5.173    
                         clock uncertainty           -0.066     5.107    
    SLICE_X64Y16         FDCE (Setup_fdce_C_D)       -0.193     4.914    Trigger_logic/FMRx1/RxBitWdth_reg[3]
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 Trigger_logic/FMRx1/RxBitWdth_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/FMRx1/RxBitWdth_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.840ns (29.260%)  route 2.031ns (70.740%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 4.781 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.431    -1.053    Trigger_logic/FMRx1/SysClk
    SLICE_X64Y17         FDCE                                         r  Trigger_logic/FMRx1/RxBitWdth_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.398    -0.655 f  Trigger_logic/FMRx1/RxBitWdth_reg[2]/Q
                         net (fo=15, routed)          0.872     0.217    Trigger_logic/FMRx1/RxBitWdth_reg[2]
    SLICE_X64Y16         LUT4 (Prop_lut4_I0_O)        0.232     0.449 r  Trigger_logic/FMRx1/RxBitWdth[2]_i_4/O
                         net (fo=1, routed)           0.312     0.761    Trigger_logic/FMRx1/RxBitWdth[2]_i_4_n_0
    SLICE_X63Y16         LUT5 (Prop_lut5_I2_O)        0.105     0.866 r  Trigger_logic/FMRx1/RxBitWdth[2]_i_3/O
                         net (fo=5, routed)           0.471     1.337    Trigger_logic/FMRx1/RxBitWdth[2]_i_3_n_0
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.105     1.442 r  Trigger_logic/FMRx1/RxBitWdth[0]_i_1/O
                         net (fo=1, routed)           0.376     1.818    Trigger_logic/FMRx1/p_0_in[0]
    SLICE_X64Y17         FDCE                                         r  Trigger_logic/FMRx1/RxBitWdth_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.324     4.781    Trigger_logic/FMRx1/SysClk
    SLICE_X64Y17         FDCE                                         r  Trigger_logic/FMRx1/RxBitWdth_reg[0]/C
                         clock pessimism              0.416     5.197    
                         clock uncertainty           -0.066     5.131    
    SLICE_X64Y17         FDCE (Setup_fdce_C_D)       -0.027     5.104    Trigger_logic/FMRx1/RxBitWdth_reg[0]
  -------------------------------------------------------------------
                         required time                          5.104    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TurnOffTime_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.610ns (23.869%)  route 1.946ns (76.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 4.785 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    -1.116    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    -0.737 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.721    -0.016    Trigger_logic/WRDL[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.105     0.089 r  Trigger_logic/TurnOnTime[8]_i_3/O
                         net (fo=4, routed)           0.594     0.683    Trigger_logic/TurnOnTime[8]_i_3_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.126     0.809 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     1.440    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328     4.785    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[0]/C
                         clock pessimism              0.375     5.160    
                         clock uncertainty           -0.066     5.094    
    SLICE_X62Y11         FDCE (Setup_fdce_C_CE)      -0.346     4.748    Trigger_logic/TurnOffTime_reg[0]
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TurnOffTime_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.610ns (23.869%)  route 1.946ns (76.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 4.785 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    -1.116    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    -0.737 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.721    -0.016    Trigger_logic/WRDL[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.105     0.089 r  Trigger_logic/TurnOnTime[8]_i_3/O
                         net (fo=4, routed)           0.594     0.683    Trigger_logic/TurnOnTime[8]_i_3_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.126     0.809 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     1.440    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328     4.785    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[1]/C
                         clock pessimism              0.375     5.160    
                         clock uncertainty           -0.066     5.094    
    SLICE_X62Y11         FDCE (Setup_fdce_C_CE)      -0.346     4.748    Trigger_logic/TurnOffTime_reg[1]
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TurnOffTime_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.610ns (23.869%)  route 1.946ns (76.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 4.785 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    -1.116    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    -0.737 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.721    -0.016    Trigger_logic/WRDL[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.105     0.089 r  Trigger_logic/TurnOnTime[8]_i_3/O
                         net (fo=4, routed)           0.594     0.683    Trigger_logic/TurnOnTime[8]_i_3_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.126     0.809 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     1.440    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328     4.785    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[2]/C
                         clock pessimism              0.375     5.160    
                         clock uncertainty           -0.066     5.094    
    SLICE_X62Y11         FDCE (Setup_fdce_C_CE)      -0.346     4.748    Trigger_logic/TurnOffTime_reg[2]
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TurnOffTime_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.610ns (23.869%)  route 1.946ns (76.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 4.785 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    -1.116    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    -0.737 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.721    -0.016    Trigger_logic/WRDL[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.105     0.089 r  Trigger_logic/TurnOnTime[8]_i_3/O
                         net (fo=4, routed)           0.594     0.683    Trigger_logic/TurnOnTime[8]_i_3_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.126     0.809 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     1.440    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328     4.785    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[3]/C
                         clock pessimism              0.375     5.160    
                         clock uncertainty           -0.066     5.094    
    SLICE_X62Y11         FDCE (Setup_fdce_C_CE)      -0.346     4.748    Trigger_logic/TurnOffTime_reg[3]
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TurnOffTime_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.610ns (23.869%)  route 1.946ns (76.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 4.785 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    -1.116    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    -0.737 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.721    -0.016    Trigger_logic/WRDL[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.105     0.089 r  Trigger_logic/TurnOnTime[8]_i_3/O
                         net (fo=4, routed)           0.594     0.683    Trigger_logic/TurnOnTime[8]_i_3_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.126     0.809 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     1.440    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDPE                                         r  Trigger_logic/TurnOffTime_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328     4.785    Trigger_logic/SysClk
    SLICE_X62Y11         FDPE                                         r  Trigger_logic/TurnOffTime_reg[5]/C
                         clock pessimism              0.375     5.160    
                         clock uncertainty           -0.066     5.094    
    SLICE_X62Y11         FDPE (Setup_fdpe_C_CE)      -0.346     4.748    Trigger_logic/TurnOffTime_reg[5]
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TurnOffTime_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.610ns (23.869%)  route 1.946ns (76.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 4.785 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    -1.116    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    -0.737 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.721    -0.016    Trigger_logic/WRDL[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.105     0.089 r  Trigger_logic/TurnOnTime[8]_i_3/O
                         net (fo=4, routed)           0.594     0.683    Trigger_logic/TurnOnTime[8]_i_3_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.126     0.809 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     1.440    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDPE                                         r  Trigger_logic/TurnOffTime_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328     4.785    Trigger_logic/SysClk
    SLICE_X62Y11         FDPE                                         r  Trigger_logic/TurnOffTime_reg[6]/C
                         clock pessimism              0.375     5.160    
                         clock uncertainty           -0.066     5.094    
    SLICE_X62Y11         FDPE (Setup_fdpe_C_CE)      -0.346     4.748    Trigger_logic/TurnOffTime_reg[6]
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TurnOffTime_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.610ns (23.869%)  route 1.946ns (76.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 4.785 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    -1.116    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    -0.737 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.721    -0.016    Trigger_logic/WRDL[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.105     0.089 r  Trigger_logic/TurnOnTime[8]_i_3/O
                         net (fo=4, routed)           0.594     0.683    Trigger_logic/TurnOnTime[8]_i_3_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.126     0.809 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     1.440    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328     4.785    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[7]/C
                         clock pessimism              0.375     5.160    
                         clock uncertainty           -0.066     5.094    
    SLICE_X62Y11         FDCE (Setup_fdce_C_CE)      -0.346     4.748    Trigger_logic/TurnOffTime_reg[7]
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TurnOffTime_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.610ns (23.869%)  route 1.946ns (76.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 4.785 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    -1.116    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    -0.737 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.721    -0.016    Trigger_logic/WRDL[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.105     0.089 r  Trigger_logic/TurnOnTime[8]_i_3/O
                         net (fo=4, routed)           0.594     0.683    Trigger_logic/TurnOnTime[8]_i_3_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.126     0.809 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     1.440    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328     4.785    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[8]/C
                         clock pessimism              0.375     5.160    
                         clock uncertainty           -0.066     5.094    
    SLICE_X62Y11         FDCE (Setup_fdce_C_CE)      -0.346     4.748    Trigger_logic/TurnOffTime_reg[8]
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  3.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 RDDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RDDL_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.469    SysClk
    SLICE_X53Y15         FDCE                                         r  RDDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  RDDL_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.261    RDDL[0]
    SLICE_X53Y15         FDCE                                         r  RDDL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.831    -0.859    SysClk
    SLICE_X53Y15         FDCE                                         r  RDDL_reg[1]/C
                         clock pessimism              0.390    -0.469    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.076    -0.393    RDDL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Trigger_logic/TrigReq_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TrigReqD_reg/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.590    -0.441    Trigger_logic/SysClk
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/TrigReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.300 r  Trigger_logic/TrigReq_reg/Q
                         net (fo=6, routed)           0.067    -0.233    Trigger_logic/TrigReq_reg_n_0
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/TrigReqD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.858    -0.832    Trigger_logic/SysClk
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/TrigReqD_reg/C
                         clock pessimism              0.391    -0.441    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.075    -0.366    Trigger_logic/TrigReqD_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Trigger_logic/FMRx1/FM_Decode.RxBtCnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/FMRx1/FM_Decode.RxBtCnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.227%)  route 0.118ns (38.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.588    -0.443    Trigger_logic/FMRx1/SysClk
    SLICE_X61Y17         FDCE                                         r  Trigger_logic/FMRx1/FM_Decode.RxBtCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.302 r  Trigger_logic/FMRx1/FM_Decode.RxBtCnt_reg[0]/Q
                         net (fo=6, routed)           0.118    -0.184    Trigger_logic/FMRx1/FM_Decode.RxBtCnt_reg_n_0_[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.045    -0.139 r  Trigger_logic/FMRx1/FM_Decode.RxBtCnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Trigger_logic/FMRx1/FM_Decode.RxBtCnt[3]_i_1_n_0
    SLICE_X60Y17         FDCE                                         r  Trigger_logic/FMRx1/FM_Decode.RxBtCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.856    -0.834    Trigger_logic/FMRx1/SysClk
    SLICE_X60Y17         FDCE                                         r  Trigger_logic/FMRx1/FM_Decode.RxBtCnt_reg[3]/C
                         clock pessimism              0.404    -0.430    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.120    -0.310    Trigger_logic/FMRx1/FM_Decode.RxBtCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Trigger_logic/FMRx1/Rx_NRZ_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/FMRx1/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.813%)  route 0.126ns (47.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.589    -0.442    Trigger_logic/FMRx1/SysClk
    SLICE_X63Y17         FDCE                                         r  Trigger_logic/FMRx1/Rx_NRZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.301 r  Trigger_logic/FMRx1/Rx_NRZ_reg/Q
                         net (fo=2, routed)           0.126    -0.175    Trigger_logic/FMRx1/Rx_NRZ_reg_n_0
    SLICE_X62Y18         FDCE                                         r  Trigger_logic/FMRx1/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.857    -0.833    Trigger_logic/FMRx1/SysClk
    SLICE_X62Y18         FDCE                                         r  Trigger_logic/FMRx1/data_reg[0]/C
                         clock pessimism              0.404    -0.429    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.070    -0.359    Trigger_logic/FMRx1/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Trigger_logic/TrigReqD_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TrigReq_reg/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.227ns (81.240%)  route 0.052ns (18.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.590    -0.441    Trigger_logic/SysClk
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/TrigReqD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.313 f  Trigger_logic/TrigReqD_reg/Q
                         net (fo=1, routed)           0.052    -0.260    Trigger_logic/FMRx1/TrigReqD
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.099    -0.161 r  Trigger_logic/FMRx1/TrigReq_i_1/O
                         net (fo=1, routed)           0.000    -0.161    Trigger_logic/FMRx1_n_11
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/TrigReq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.858    -0.832    Trigger_logic/SysClk
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/TrigReq_reg/C
                         clock pessimism              0.391    -0.441    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.091    -0.350    Trigger_logic/TrigReq_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Trigger_logic/FMRx1/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/FMRx1/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.890%)  route 0.103ns (42.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.591    -0.440    Trigger_logic/FMRx1/SysClk
    SLICE_X63Y15         FDCE                                         r  Trigger_logic/FMRx1/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.299 r  Trigger_logic/FMRx1/data_reg[10]/Q
                         net (fo=1, routed)           0.103    -0.196    Trigger_logic/FMRx1/Rx1Dat[10]
    SLICE_X63Y15         FDCE                                         r  Trigger_logic/FMRx1/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.860    -0.830    Trigger_logic/FMRx1/SysClk
    SLICE_X63Y15         FDCE                                         r  Trigger_logic/FMRx1/data_reg[11]/C
                         clock pessimism              0.390    -0.440    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.047    -0.393    Trigger_logic/FMRx1/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Trigger_logic/FMRx1/data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/FMRx1/data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.155%)  route 0.110ns (43.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.591    -0.440    Trigger_logic/FMRx1/SysClk
    SLICE_X63Y15         FDCE                                         r  Trigger_logic/FMRx1/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.299 r  Trigger_logic/FMRx1/data_reg[12]/Q
                         net (fo=1, routed)           0.110    -0.189    Trigger_logic/FMRx1/Rx1Dat[12]
    SLICE_X63Y15         FDCE                                         r  Trigger_logic/FMRx1/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.860    -0.830    Trigger_logic/FMRx1/SysClk
    SLICE_X63Y15         FDCE                                         r  Trigger_logic/FMRx1/data_reg[13]/C
                         clock pessimism              0.390    -0.440    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.047    -0.393    Trigger_logic/FMRx1/data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Trigger_logic/FMRx1/FSM_sequential_Rx_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/FMRx1/FSM_sequential_Rx_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.226ns (72.209%)  route 0.087ns (27.791%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.589    -0.442    Trigger_logic/FMRx1/SysClk
    SLICE_X62Y17         FDCE                                         r  Trigger_logic/FMRx1/FSM_sequential_Rx_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.301 r  Trigger_logic/FMRx1/FSM_sequential_Rx_State_reg[0]/Q
                         net (fo=8, routed)           0.087    -0.214    Trigger_logic/FMRx1/Rx_State__0[0]
    SLICE_X62Y17         MUXF7 (Prop_muxf7_S_O)       0.085    -0.129 r  Trigger_logic/FMRx1/FSM_sequential_Rx_State_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    Trigger_logic/FMRx1/Rx_State__1[0]
    SLICE_X62Y17         FDCE                                         r  Trigger_logic/FMRx1/FSM_sequential_Rx_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.858    -0.832    Trigger_logic/FMRx1/SysClk
    SLICE_X62Y17         FDCE                                         r  Trigger_logic/FMRx1/FSM_sequential_Rx_State_reg[0]/C
                         clock pessimism              0.390    -0.442    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.105    -0.337    Trigger_logic/FMRx1/FSM_sequential_Rx_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Trigger_logic/FMRx1/data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/FMRx1/data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.590    -0.441    Trigger_logic/FMRx1/SysClk
    SLICE_X60Y15         FDCE                                         r  Trigger_logic/FMRx1/data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.277 r  Trigger_logic/FMRx1/data_reg[19]/Q
                         net (fo=1, routed)           0.110    -0.166    Trigger_logic/FMRx1/Rx1Dat[19]
    SLICE_X60Y15         FDCE                                         r  Trigger_logic/FMRx1/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.858    -0.832    Trigger_logic/FMRx1/SysClk
    SLICE_X60Y15         FDCE                                         r  Trigger_logic/FMRx1/data_reg[20]/C
                         clock pessimism              0.391    -0.441    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.060    -0.381    Trigger_logic/FMRx1/data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Trigger_logic/TrigReq_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/GPO_reg/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.276%)  route 0.173ns (47.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.590    -0.441    Trigger_logic/SysClk
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/TrigReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.300 r  Trigger_logic/TrigReq_reg/Q
                         net (fo=6, routed)           0.173    -0.127    Trigger_logic/TrigReq_reg_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.048    -0.079 r  Trigger_logic/GPO_i_1/O
                         net (fo=1, routed)           0.000    -0.079    Trigger_logic/GPO_i_1_n_0
    SLICE_X62Y16         FDCE                                         r  Trigger_logic/GPO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.859    -0.831    Trigger_logic/SysClk
    SLICE_X62Y16         FDCE                                         r  Trigger_logic/GPO_reg/C
                         clock pessimism              0.425    -0.406    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.107    -0.299    Trigger_logic/GPO_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk_PLL_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y2    PLL/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X53Y15     RDDL_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X53Y15     RDDL_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X57Y15     WRDL_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X57Y15     WRDL_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X62Y15     Phase_Detector_inst/FBDiv_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X62Y15     Phase_Detector_inst/FBDiv_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X62Y15     Phase_Detector_inst/FBDiv_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X62Y15     Phase_Detector_inst/SqWav_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X53Y15     RDDL_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X53Y15     RDDL_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X53Y15     RDDL_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X53Y15     RDDL_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y15     WRDL_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y15     WRDL_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y15     WRDL_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y15     WRDL_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X62Y15     Phase_Detector_inst/FBDiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X62Y15     Phase_Detector_inst/FBDiv_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X53Y15     RDDL_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X53Y15     RDDL_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X53Y15     RDDL_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X53Y15     RDDL_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y15     WRDL_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y15     WRDL_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y15     WRDL_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y15     WRDL_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X62Y15     Phase_Detector_inst/FBDiv_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X62Y15     Phase_Detector_inst/FBDiv_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_0
  To Clock:  clkfbout_PLL_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         6.250       4.658      BUFGCTRL_X0Y3    PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 1.741ns (28.251%)  route 4.422ns (71.749%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.560 - 33.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.371     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.398     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.651     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.246     5.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.789     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.267     6.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.053     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I1_O)        0.118     7.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.929     8.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I2_O)        0.268     9.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261    35.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.317    35.877    
                         clock uncertainty           -0.035    35.841    
    SLICE_X14Y8          FDRE (Setup_fdre_C_D)        0.072    35.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.913    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 26.874    

Slack (MET) :             27.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.741ns (30.221%)  route 4.020ns (69.779%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.561 - 33.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.371     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.398     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.651     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.246     5.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.789     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.267     6.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.053     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I1_O)        0.118     7.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.527     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.268     8.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X13Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.290    35.851    
                         clock uncertainty           -0.035    35.815    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)        0.032    35.847    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.847    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                 27.210    

Slack (MET) :             27.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 1.741ns (30.242%)  route 4.016ns (69.758%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.561 - 33.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.371     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.398     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.651     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.246     5.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.789     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.267     6.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.053     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I1_O)        0.118     7.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.523     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.268     8.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X13Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.290    35.851    
                         clock uncertainty           -0.035    35.815    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)        0.030    35.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.845    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 27.212    

Slack (MET) :             27.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.741ns (30.892%)  route 3.895ns (69.108%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.561 - 33.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.371     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.398     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.651     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.246     5.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.789     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.267     6.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.053     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I1_O)        0.118     7.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.402     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y7          LUT3 (Prop_lut3_I1_O)        0.268     8.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.290    35.851    
                         clock uncertainty           -0.035    35.815    
    SLICE_X14Y7          FDRE (Setup_fdre_C_D)        0.074    35.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.889    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                 27.377    

Slack (MET) :             27.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 1.741ns (30.914%)  route 3.891ns (69.086%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.561 - 33.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.371     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.398     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.651     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.246     5.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.789     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.267     6.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.053     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I1_O)        0.118     7.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.398     8.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y7          LUT3 (Prop_lut3_I1_O)        0.268     8.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.290    35.851    
                         clock uncertainty           -0.035    35.815    
    SLICE_X14Y7          FDRE (Setup_fdre_C_D)        0.072    35.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.887    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                 27.379    

Slack (MET) :             27.385ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.741ns (30.936%)  route 3.887ns (69.064%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.561 - 33.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.371     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.398     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.651     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.246     5.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.789     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.267     6.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.053     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I1_O)        0.118     7.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.394     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y7          LUT3 (Prop_lut3_I1_O)        0.268     8.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.290    35.851    
                         clock uncertainty           -0.035    35.815    
    SLICE_X14Y7          FDRE (Setup_fdre_C_D)        0.074    35.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.889    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 27.385    

Slack (MET) :             27.387ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.741ns (30.936%)  route 3.887ns (69.064%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.561 - 33.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.371     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.398     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.651     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.246     5.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.789     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.267     6.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.053     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I1_O)        0.118     7.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.394     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y7          LUT3 (Prop_lut3_I1_O)        0.268     8.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.290    35.851    
                         clock uncertainty           -0.035    35.815    
    SLICE_X14Y7          FDRE (Setup_fdre_C_D)        0.076    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 27.387    

Slack (MET) :             27.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.565ns (29.502%)  route 3.740ns (70.498%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.560 - 33.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.371     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.398     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.651     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.246     5.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.789     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.267     6.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.754     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     7.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.546     8.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X13Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261    35.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.290    35.850    
                         clock uncertainty           -0.035    35.814    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)        0.032    35.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                 27.665    

Slack (MET) :             27.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.460ns (28.754%)  route 3.618ns (71.246%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.560 - 33.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.371     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.398     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.651     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.246     5.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.789     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.267     6.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.178     7.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I2_O)        0.105     7.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.954    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X13Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261    35.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.290    35.850    
                         clock uncertainty           -0.035    35.814    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)        0.030    35.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.844    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 27.890    

Slack (MET) :             28.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.903ns (23.896%)  route 2.876ns (76.104%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.558 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.737     4.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I3_O)        0.105     4.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.667     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X29Y6          LUT4 (Prop_lut4_I1_O)        0.105     5.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.352     5.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I4_O)        0.105     6.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.565     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259    35.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.273    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X28Y5          FDRE (Setup_fdre_C_R)       -0.352    35.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.443    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 28.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.885%)  route 0.219ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.128     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.219     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.343     1.288    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.885%)  route 0.219ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.128     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.219     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.343     1.288    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.885%)  route 0.219ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.128     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.219     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.343     1.288    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.885%)  route 0.219ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.128     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.219     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.343     1.288    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.885%)  route 0.219ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.128     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.219     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.343     1.288    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.885%)  route 0.219ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.128     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.219     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.343     1.288    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.885%)  route 0.219ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.128     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.219     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y13         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.343     1.288    
    SLICE_X30Y13         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.885%)  route 0.219ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.128     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.219     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y13         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.343     1.288    
    SLICE_X30Y13         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X45Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X45Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X45Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.379     1.258    
    SLICE_X45Y8          FDCE (Hold_fdce_C_D)         0.075     1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X43Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.379     1.258    
    SLICE_X43Y6          FDPE (Hold_fdpe_C_D)         0.075     1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SysClk_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Setup :           61  Failing Endpoints,  Worst Slack       -1.151ns,  Total Violation      -51.690ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        2.136ns  (logic 0.590ns (27.624%)  route 1.546ns (72.376%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 f  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.735    18.748    OneWire/WRDL[0]
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.105    18.853 r  OneWire/OneWrRdROM[0]_i_3_comp/O
                         net (fo=9, routed)           0.811    19.664    OneWire/OneWrRdROM[0]_i_3_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I1_O)        0.106    19.770 r  OneWire/OneWWrtByte[7]_i_2/O
                         net (fo=1, routed)           0.000    19.770    OneWire/p_2_in[7]
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    18.466    OneWire/clock
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[7]/C
                         clock pessimism              0.238    18.704    
                         clock uncertainty           -0.191    18.513    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.106    18.619    OneWire/OneWWrtByte_reg[7]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -19.770    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -0.986ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWBitCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.941ns  (logic 0.589ns (30.344%)  route 1.352ns (69.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.706    18.719    OneWire/WRDL[0]
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.105    18.824 r  OneWire/TempCtrl[3]_i_1_comp_2/O
                         net (fo=15, routed)          0.646    19.470    OneWire/TempCtrl[3]_i_1_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.105    19.575 r  OneWire/OneWBitCount[3]_i_1/O
                         net (fo=1, routed)           0.000    19.575    OneWire/OneWBitCount__0[3]
    SLICE_X54Y14         FDCE                                         r  OneWire/OneWBitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    18.466    OneWire/clock
    SLICE_X54Y14         FDCE                                         r  OneWire/OneWBitCount_reg[3]/C
                         clock pessimism              0.238    18.704    
                         clock uncertainty           -0.191    18.513    
    SLICE_X54Y14         FDCE (Setup_fdce_C_D)        0.076    18.589    OneWire/OneWBitCount_reg[3]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -19.575    
  -------------------------------------------------------------------
                         slack                                 -0.986    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.936ns  (logic 0.589ns (30.429%)  route 1.347ns (69.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.727    18.740    OneWire/WRDL[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.105    18.845 f  OneWire/OneWWrtByte[7]_i_3_comp_1/O
                         net (fo=2, routed)           0.620    19.465    OneWire/OneWWrtByte[7]_i_3_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.105    19.570 r  OneWire/OneWWrtByte[2]_i_1/O
                         net (fo=1, routed)           0.000    19.570    OneWire/p_2_in[2]
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    18.466    OneWire/clock
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[2]/C
                         clock pessimism              0.238    18.704    
                         clock uncertainty           -0.191    18.513    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.072    18.585    OneWire/OneWWrtByte_reg[2]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                         -19.570    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.936ns  (logic 0.589ns (30.429%)  route 1.347ns (69.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 f  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.735    18.748    OneWire/WRDL[0]
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.105    18.853 r  OneWire/OneWrRdROM[0]_i_3_comp/O
                         net (fo=9, routed)           0.612    19.465    OneWire/OneWrRdROM[0]_i_3_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I3_O)        0.105    19.570 r  OneWire/OneWWrtByte[4]_i_1/O
                         net (fo=1, routed)           0.000    19.570    OneWire/p_2_in[4]
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    18.466    OneWire/clock
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[4]/C
                         clock pessimism              0.238    18.704    
                         clock uncertainty           -0.191    18.513    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.074    18.587    OneWire/OneWWrtByte_reg[4]
  -------------------------------------------------------------------
                         required time                         18.587    
                         arrival time                         -19.570    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.979ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.932ns  (logic 0.589ns (30.492%)  route 1.343ns (69.508%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 f  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.727    18.740    OneWire/WRDL[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.105    18.845 r  OneWire/OneWWrtByte[7]_i_3_comp_1/O
                         net (fo=2, routed)           0.616    19.461    OneWire/OneWWrtByte[7]_i_3_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I2_O)        0.105    19.566 r  OneWire/OneWWrtByte[0]_i_1/O
                         net (fo=1, routed)           0.000    19.566    OneWire/p_2_in[0]
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    18.466    OneWire/clock
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/C
                         clock pessimism              0.238    18.704    
                         clock uncertainty           -0.191    18.513    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.074    18.587    OneWire/OneWWrtByte_reg[0]
  -------------------------------------------------------------------
                         required time                         18.587    
                         arrival time                         -19.566    
  -------------------------------------------------------------------
                         slack                                 -0.979    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.701ns  (logic 0.484ns (28.451%)  route 1.217ns (71.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.728    18.741    OneWire/WRDL[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.105    18.846 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.489    19.335    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  OneWire/OneWWrtByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    18.465    OneWire/clock
    SLICE_X56Y16         FDCE                                         r  OneWire/OneWWrtByte_reg[1]/C
                         clock pessimism              0.238    18.703    
                         clock uncertainty           -0.191    18.512    
    SLICE_X56Y16         FDCE (Setup_fdce_C_CE)      -0.136    18.376    OneWire/OneWWrtByte_reg[1]
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                         -19.335    
  -------------------------------------------------------------------
                         slack                                 -0.959    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.701ns  (logic 0.484ns (28.451%)  route 1.217ns (71.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.728    18.741    OneWire/WRDL[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.105    18.846 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.489    19.335    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  OneWire/OneWWrtByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    18.465    OneWire/clock
    SLICE_X56Y16         FDCE                                         r  OneWire/OneWWrtByte_reg[3]/C
                         clock pessimism              0.238    18.703    
                         clock uncertainty           -0.191    18.512    
    SLICE_X56Y16         FDCE (Setup_fdce_C_CE)      -0.136    18.376    OneWire/OneWWrtByte_reg[3]
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                         -19.335    
  -------------------------------------------------------------------
                         slack                                 -0.959    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.701ns  (logic 0.484ns (28.451%)  route 1.217ns (71.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.728    18.741    OneWire/WRDL[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.105    18.846 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.489    19.335    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  OneWire/OneWWrtByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    18.465    OneWire/clock
    SLICE_X56Y16         FDCE                                         r  OneWire/OneWWrtByte_reg[5]/C
                         clock pessimism              0.238    18.703    
                         clock uncertainty           -0.191    18.512    
    SLICE_X56Y16         FDCE (Setup_fdce_C_CE)      -0.136    18.376    OneWire/OneWWrtByte_reg[5]
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                         -19.335    
  -------------------------------------------------------------------
                         slack                                 -0.959    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.701ns  (logic 0.484ns (28.451%)  route 1.217ns (71.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.728    18.741    OneWire/WRDL[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.105    18.846 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.489    19.335    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  OneWire/OneWWrtByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    18.465    OneWire/clock
    SLICE_X56Y16         FDCE                                         r  OneWire/OneWWrtByte_reg[6]/C
                         clock pessimism              0.238    18.703    
                         clock uncertainty           -0.191    18.512    
    SLICE_X56Y16         FDCE (Setup_fdce_C_CE)      -0.136    18.376    OneWire/OneWWrtByte_reg[6]
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                         -19.335    
  -------------------------------------------------------------------
                         slack                                 -0.959    

Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.786ns  (logic 0.484ns (27.103%)  route 1.302ns (72.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 17.634 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.368    17.634    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.379    18.013 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          1.016    19.029    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[34]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105    19.134 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M_i_2/O
                         net (fo=2, routed)           0.286    19.420    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X57Y16         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    18.465    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X57Y16         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.238    18.703    
                         clock uncertainty           -0.191    18.512    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)       -0.042    18.470    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -19.420    
  -------------------------------------------------------------------
                         slack                                 -0.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 RDDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.457%)  route 0.548ns (79.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.469    SysClk
    SLICE_X53Y15         FDCE                                         r  RDDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  RDDL_reg[0]/Q
                         net (fo=3, routed)           0.548     0.221    ILA_uC/U0/ila_core_inst/TRIGGER_I[36]
    SLICE_X52Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.707    -0.153    
                         clock uncertainty            0.191     0.038    
    SLICE_X52Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.155    ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RDDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.128ns (20.081%)  route 0.509ns (79.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.469    SysClk
    SLICE_X53Y15         FDCE                                         r  RDDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.341 r  RDDL_reg[1]/Q
                         net (fo=2, routed)           0.509     0.169    ILA_uC/U0/ila_core_inst/TRIGGER_I[37]
    SLICE_X52Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism              0.707    -0.153    
                         clock uncertainty            0.191     0.038    
    SLICE_X52Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.100    ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWrRdTmp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.268%)  route 0.496ns (72.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.467    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.496     0.170    OneWire/WRDL[0]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.215 r  OneWire/OneWrRdTmp[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     0.215    OneWire/OneWrRdTmp__0[0]
    SLICE_X55Y14         FDCE                                         r  OneWire/OneWrRdTmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.832    -0.858    OneWire/clock
    SLICE_X55Y14         FDCE                                         r  OneWire/OneWrRdTmp_reg[0]/C
                         clock pessimism              0.707    -0.151    
                         clock uncertainty            0.191     0.040    
    SLICE_X55Y14         FDCE (Hold_fdce_C_D)         0.092     0.132    OneWire/OneWrRdTmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RDDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.071%)  route 0.477ns (71.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.469    SysClk
    SLICE_X53Y15         FDCE                                         r  RDDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  RDDL_reg[0]/Q
                         net (fo=3, routed)           0.242    -0.085    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[36]
    SLICE_X53Y16         LUT2 (Prop_lut2_I0_O)        0.045    -0.040 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M_i_2/O
                         net (fo=2, routed)           0.234     0.194    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X57Y16         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X57Y16         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.707    -0.153    
                         clock uncertainty            0.191     0.038    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.071     0.109    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWBitCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.801%)  route 0.495ns (68.199%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.467    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.326 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.270    -0.056    OneWire/WRDL[1]
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045    -0.011 r  OneWire/TempCtrl[3]_i_1_comp_2/O
                         net (fo=15, routed)          0.226     0.215    OneWire/TempCtrl[3]_i_1_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  OneWire/OneWBitCount[7]_i_2/O
                         net (fo=1, routed)           0.000     0.260    OneWire/OneWBitCount__0[7]
    SLICE_X54Y16         FDCE                                         r  OneWire/OneWBitCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    OneWire/clock
    SLICE_X54Y16         FDCE                                         r  OneWire/OneWBitCount_reg[7]/C
                         clock pessimism              0.707    -0.153    
                         clock uncertainty            0.191     0.038    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.120     0.158    OneWire/OneWBitCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.452%)  route 0.517ns (73.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.467    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.517     0.191    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[34]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.236 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M_i_2/O
                         net (fo=2, routed)           0.000     0.236    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X57Y16         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X57Y16         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.707    -0.153    
                         clock uncertainty            0.191     0.038    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.091     0.129    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 RDDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.226ns (32.634%)  route 0.467ns (67.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.469    SysClk
    SLICE_X53Y15         FDCE                                         r  RDDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.341 r  RDDL_reg[1]/Q
                         net (fo=2, routed)           0.216    -0.125    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[37]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.098    -0.027 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M_i_1/O
                         net (fo=2, routed)           0.251     0.224    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[1]
    SLICE_X53Y17         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.829    -0.861    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X53Y17         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.707    -0.154    
                         clock uncertainty            0.191     0.037    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.075     0.112    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.141ns (19.811%)  route 0.571ns (80.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.467    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  WRDL_reg[0]/Q
                         net (fo=12, routed)          0.571     0.245    ILA_uC/U0/ila_core_inst/TRIGGER_I[34]
    SLICE_X52Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.707    -0.153    
                         clock uncertainty            0.191     0.038    
    SLICE_X52Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.132    ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWBitCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.733%)  route 0.521ns (69.267%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.467    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.326 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.270    -0.056    OneWire/WRDL[1]
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045    -0.011 r  OneWire/TempCtrl[3]_i_1_comp_2/O
                         net (fo=15, routed)          0.251     0.240    OneWire/TempCtrl[3]_i_1_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  OneWire/OneWBitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.285    OneWire/OneWBitCount__0[2]
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.829    -0.861    OneWire/clock
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[2]/C
                         clock pessimism              0.707    -0.154    
                         clock uncertainty            0.191     0.037    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.121     0.158    OneWire/OneWBitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/TempCtrl_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.337%)  route 0.408ns (68.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.467    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.326 f  WRDL_reg[1]/Q
                         net (fo=11, routed)          0.270    -0.056    OneWire/WRDL[1]
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045    -0.011 r  OneWire/TempCtrl[3]_i_1_comp_2/O
                         net (fo=15, routed)          0.138     0.127    OneWire/TempCtrl[3]_i_1_n_0
    SLICE_X55Y16         FDCE                                         r  OneWire/TempCtrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    OneWire/clock
    SLICE_X55Y16         FDCE                                         r  OneWire/TempCtrl_reg[0]/C
                         clock pessimism              0.707    -0.153    
                         clock uncertainty            0.191     0.038    
    SLICE_X55Y16         FDCE (Hold_fdce_C_CE)       -0.039    -0.001    OneWire/TempCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Clk_100MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack       32.076ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.714ns  (logic 0.348ns (48.713%)  route 0.366ns (51.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.366     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y7          FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                 32.076    

Slack (MET) :             32.091ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.697ns  (logic 0.348ns (49.932%)  route 0.349ns (50.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X29Y13         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.349     0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X29Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y12         FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                 32.091    

Slack (MET) :             32.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.691ns  (logic 0.348ns (50.388%)  route 0.343ns (49.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.343     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X44Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y7          FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                 32.097    

Slack (MET) :             32.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.598%)  route 0.356ns (48.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X28Y12         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.356     0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X28Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y11         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 32.190    

Slack (MET) :             32.196ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.731ns  (logic 0.379ns (51.850%)  route 0.352ns (48.150%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.352     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y8          FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 32.196    

Slack (MET) :             32.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.728ns  (logic 0.379ns (52.048%)  route 0.349ns (47.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.349     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y8          FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 32.197    

Slack (MET) :             32.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.379ns (51.958%)  route 0.350ns (48.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.350     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X29Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y11         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 32.198    

Slack (MET) :             32.202ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.723ns  (logic 0.379ns (52.390%)  route 0.344ns (47.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X29Y13         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.344     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X29Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y11         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                 32.202    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_PLL_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.928ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.862ns  (logic 0.348ns (40.377%)  route 0.514ns (59.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X44Y8          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.514     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X45Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y8          FDCE (Setup_fdce_C_D)       -0.210     9.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.936ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.854ns  (logic 0.348ns (40.753%)  route 0.506ns (59.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.506     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y9          FDCE (Setup_fdce_C_D)       -0.210     9.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  8.936    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.857ns  (logic 0.379ns (44.231%)  route 0.478ns (55.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.478     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X28Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y12         FDCE (Setup_fdce_C_D)       -0.073     9.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.847ns  (logic 0.379ns (44.751%)  route 0.468ns (55.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.468     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y9          FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  9.078    

Slack (MET) :             9.088ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.705ns  (logic 0.348ns (49.345%)  route 0.357ns (50.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X28Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y13         FDCE (Setup_fdce_C_D)       -0.207     9.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  9.088    

Slack (MET) :             9.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.769ns  (logic 0.379ns (49.279%)  route 0.390ns (50.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.390     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y12         FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  9.156    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.080%)  route 0.378ns (49.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.378     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X28Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y13         FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.144%)  route 0.377ns (49.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y8          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.377     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y9          FDCE (Setup_fdce_C_D)       -0.073     9.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  9.171    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_100MHz_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        6.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.379ns (14.610%)  route 2.215ns (85.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.215     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.315     8.780    
                         clock uncertainty           -0.071     8.709    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.331     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.379ns (14.610%)  route 2.215ns (85.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.215     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.315     8.780    
                         clock uncertainty           -0.071     8.709    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.331     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.379ns (14.610%)  route 2.215ns (85.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.215     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.315     8.780    
                         clock uncertainty           -0.071     8.709    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.331     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.379ns (14.785%)  route 2.184ns (85.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.184     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.255     8.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.375     8.837    
                         clock uncertainty           -0.071     8.766    
    SLICE_X34Y4          FDCE (Recov_fdce_C_CLR)     -0.292     8.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.379ns (15.470%)  route 2.071ns (84.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.071     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.315     8.780    
                         clock uncertainty           -0.071     8.709    
    SLICE_X39Y4          FDCE (Recov_fdce_C_CLR)     -0.331     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.379ns (15.470%)  route 2.071ns (84.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.071     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.315     8.780    
                         clock uncertainty           -0.071     8.709    
    SLICE_X39Y4          FDCE (Recov_fdce_C_CLR)     -0.331     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.379ns (15.470%)  route 2.071ns (84.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.071     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.315     8.780    
                         clock uncertainty           -0.071     8.709    
    SLICE_X39Y4          FDCE (Recov_fdce_C_CLR)     -0.331     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.379ns (14.785%)  route 2.184ns (85.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.184     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.255     8.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.375     8.837    
                         clock uncertainty           -0.071     8.766    
    SLICE_X34Y4          FDCE (Recov_fdce_C_CLR)     -0.258     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.379ns (15.470%)  route 2.071ns (84.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.071     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.315     8.780    
                         clock uncertainty           -0.071     8.709    
    SLICE_X38Y4          FDCE (Recov_fdce_C_CLR)     -0.258     8.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.379ns (16.325%)  route 1.943ns (83.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.943     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.315     8.780    
                         clock uncertainty           -0.071     8.709    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.331     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  7.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.353%)  route 0.128ns (47.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.562    -0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X29Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.831    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.405    -0.454    
    SLICE_X29Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.353%)  route 0.128ns (47.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.562    -0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X29Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.831    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.405    -0.454    
    SLICE_X29Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.853%)  route 0.131ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.563    -0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.131    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X36Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.831    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X36Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.406    -0.453    
    SLICE_X36Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.353%)  route 0.128ns (47.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.562    -0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X29Y10         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.831    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.405    -0.454    
    SLICE_X29Y10         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.025%)  route 0.203ns (58.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.562    -0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.203    -0.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.425    -0.435    
    SLICE_X34Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.025%)  route 0.203ns (58.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.562    -0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.203    -0.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.425    -0.435    
    SLICE_X34Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.564    -0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDPE (Prop_fdpe_C_Q)         0.128    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.116    -0.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X45Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.834    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.405    -0.451    
    SLICE_X45Y6          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.562    -0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDPE (Prop_fdpe_C_Q)         0.128    -0.341 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.116    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X29Y8          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.405    -0.453    
    SLICE_X29Y8          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.739%)  route 0.189ns (57.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.562    -0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189    -0.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X32Y9          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.831    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X32Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.425    -0.434    
    SLICE_X32Y9          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.739%)  route 0.189ns (57.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.562    -0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189    -0.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X32Y9          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.831    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X32Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.425    -0.434    
    SLICE_X32Y9          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.981ns (26.505%)  route 2.720ns (73.495%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.558 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.507     6.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259    35.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.273    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X29Y6          FDCE (Recov_fdce_C_CLR)     -0.331    35.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.464    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 28.885    

Slack (MET) :             28.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.981ns (26.505%)  route 2.720ns (73.495%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.558 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.507     6.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259    35.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.273    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X29Y6          FDCE (Recov_fdce_C_CLR)     -0.331    35.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.464    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 28.885    

Slack (MET) :             28.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.981ns (26.505%)  route 2.720ns (73.495%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.558 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.507     6.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259    35.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.273    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X29Y6          FDCE (Recov_fdce_C_CLR)     -0.331    35.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.464    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 28.885    

Slack (MET) :             28.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.981ns (26.505%)  route 2.720ns (73.495%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.558 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.507     6.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259    35.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.273    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X29Y6          FDCE (Recov_fdce_C_CLR)     -0.331    35.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.464    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 28.885    

Slack (MET) :             28.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.981ns (26.505%)  route 2.720ns (73.495%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.558 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.507     6.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259    35.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.273    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X29Y6          FDCE (Recov_fdce_C_CLR)     -0.331    35.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.464    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 28.885    

Slack (MET) :             29.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.981ns (27.379%)  route 2.602ns (72.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 35.557 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.258    35.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.273    35.830    
                         clock uncertainty           -0.035    35.794    
    SLICE_X30Y5          FDCE (Recov_fdce_C_CLR)     -0.292    35.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.502    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 29.042    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.981ns (27.379%)  route 2.602ns (72.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 35.557 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.258    35.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.273    35.830    
                         clock uncertainty           -0.035    35.794    
    SLICE_X30Y5          FDCE (Recov_fdce_C_CLR)     -0.258    35.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.536    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 29.076    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.981ns (27.379%)  route 2.602ns (72.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 35.557 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.258    35.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.273    35.830    
                         clock uncertainty           -0.035    35.794    
    SLICE_X30Y5          FDCE (Recov_fdce_C_CLR)     -0.258    35.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.536    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 29.076    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.981ns (27.379%)  route 2.602ns (72.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 35.557 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.258    35.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.273    35.830    
                         clock uncertainty           -0.035    35.794    
    SLICE_X30Y5          FDCE (Recov_fdce_C_CLR)     -0.258    35.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.536    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 29.076    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.981ns (27.379%)  route 2.602ns (72.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 35.557 - 33.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.372     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.348     3.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.240     4.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.126     5.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.267     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222    34.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.258    35.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.273    35.830    
                         clock uncertainty           -0.035    35.794    
    SLICE_X30Y5          FDCE (Recov_fdce_C_CLR)     -0.258    35.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.536    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 29.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.343     1.288    
    SLICE_X29Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.343     1.288    
    SLICE_X29Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.343     1.288    
    SLICE_X29Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.343     1.288    
    SLICE_X29Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.316%)  route 0.192ns (57.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.192     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X28Y14         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X28Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.343     1.289    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.316%)  route 0.192ns (57.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.192     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X28Y14         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X28Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.343     1.289    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.316%)  route 0.192ns (57.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.192     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X28Y14         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.343     1.289    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.316%)  route 0.192ns (57.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.192     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X28Y14         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.343     1.289    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.891%)  route 0.164ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDPE (Prop_fdpe_C_Q)         0.128     1.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.164     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X47Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.343     1.295    
    SLICE_X47Y6          FDPE (Remov_fdpe_C_PRE)     -0.149     1.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.142%)  route 0.191ns (53.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.191     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X46Y10         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.363     1.273    
    SLICE_X46Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.411    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_100MHz_PLL_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.211ns  (logic 1.369ns (22.040%)  route 4.842ns (77.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 f  CpldRst_IBUF_inst/O
                         net (fo=12, routed)          3.420     4.684    resetn
    SLICE_X62Y9          LUT1 (Prop_lut1_I0_O)        0.105     4.789 r  uC_to_LVDSTX_i_1/O
                         net (fo=56, routed)          1.422     6.211    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X55Y1          FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.264    -1.529    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X55Y1          FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.032ns  (logic 0.454ns (14.969%)  route 2.578ns (85.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 f  CpldRst_IBUF_inst/O
                         net (fo=12, routed)          1.833     2.242    resetn
    SLICE_X62Y9          LUT1 (Prop_lut1_I0_O)        0.045     2.287 r  uC_to_LVDSTX_i_1/O
                         net (fo=56, routed)          0.745     3.032    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X55Y1          FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.838    -0.852    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X55Y1          FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_100MHz_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.708ns  (logic 1.841ns (39.106%)  route 2.867ns (60.894%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.022     3.473    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.105     3.578 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     3.578    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[9]
    SLICE_X11Y34         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.256    -1.537    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y34         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 1.841ns (39.323%)  route 2.841ns (60.677%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.996     3.447    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.105     3.552 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     3.552    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[14]
    SLICE_X11Y35         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.257    -1.536    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y35         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.841ns (39.356%)  route 2.837ns (60.644%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.992     3.443    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.105     3.548 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.548    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[13]
    SLICE_X11Y35         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.257    -1.536    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y35         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.612ns  (logic 1.841ns (39.920%)  route 2.771ns (60.080%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.926     3.377    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.105     3.482 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.482    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[2]
    SLICE_X11Y32         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.255    -1.538    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y32         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.841ns (40.094%)  route 2.751ns (59.906%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.906     3.357    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.105     3.462 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     3.462    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[16]
    SLICE_X11Y35         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.257    -1.536    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y35         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.841ns (40.129%)  route 2.747ns (59.871%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.902     3.353    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.105     3.458 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     3.458    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[15]
    SLICE_X11Y35         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.257    -1.536    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y35         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 1.841ns (40.313%)  route 2.726ns (59.687%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.881     3.332    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.105     3.437 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     3.437    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[12]
    SLICE_X11Y34         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.256    -1.537    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y34         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 1.841ns (41.270%)  route 2.620ns (58.730%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.775     3.226    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.105     3.331 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.331    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[10]
    SLICE_X11Y34         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.256    -1.537    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y34         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 1.841ns (41.298%)  route 2.617ns (58.702%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.772     3.223    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.105     3.328 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     3.328    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[11]
    SLICE_X11Y34         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.256    -1.537    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y34         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.446ns  (logic 1.841ns (41.406%)  route 2.605ns (58.594%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.354    -1.130    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X42Y21         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.215 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.516     0.731    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.855 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.330     2.184    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.267     2.451 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.760     3.211    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I0_O)        0.105     3.316 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.316    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[6]
    SLICE_X11Y33         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.256    -1.537    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X11Y33         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.496ns  (logic 0.304ns (61.238%)  route 0.192ns (38.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.127ns
    Source Clock Delay      (SCD):    -1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.251    -1.542    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X41Y18         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.304    -1.238 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.192    -1.046    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X41Y19         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.357    -1.127    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X41Y19         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.496ns  (logic 0.388ns (78.152%)  route 0.108ns (21.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.119ns
    Source Clock Delay      (SCD):    -1.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.256    -1.537    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CFG_CLK
    SLICE_X36Y39         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.304    -1.233 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[14]/Q
                         net (fo=2, routed)           0.108    -1.125    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_0_in[13]
    SLICE_X37Y39         LUT5 (Prop_lut5_I1_O)        0.084    -1.041 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -1.041    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[14]
    SLICE_X37Y39         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.365    -1.119    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X37Y39         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.304ns (57.783%)  route 0.222ns (42.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.133ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.245    -1.548    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X47Y25         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.304    -1.244 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/Q
                         net (fo=2, routed)           0.222    -1.022    ILA_uC/U0/ila_core_inst/debug_data_in[4]
    SLICE_X47Y24         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.351    -1.133    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X47Y24         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[4]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.534ns  (logic 0.279ns (52.283%)  route 0.255ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.244    -1.549    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X33Y23         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.279    -1.270 r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.255    -1.015    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X33Y23         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.350    -1.134    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X33Y23         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.533ns  (logic 0.304ns (57.012%)  route 0.229ns (42.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.245    -1.548    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X28Y23         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.304    -1.244 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.229    -1.015    ILA_uC/U0/ila_core_inst/capture_qual_ctrl_1[1]
    SLICE_X31Y24         FDRE                                         r  ILA_uC/U0/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.349    -1.135    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y24         FDRE                                         r  ILA_uC/U0/ila_core_inst/capture_qual_ctrl_2_reg[1]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.536ns  (logic 0.279ns (52.035%)  route 0.257ns (47.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.243    -1.550    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X32Y25         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.279    -1.271 r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=8, routed)           0.257    -1.014    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X32Y25         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.349    -1.135    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X32Y25         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.536ns  (logic 0.304ns (56.754%)  route 0.232ns (43.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.132ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.244    -1.549    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X36Y23         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.304    -1.245 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           0.232    -1.013    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X36Y22         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.352    -1.132    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X36Y22         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.527ns  (logic 0.304ns (57.698%)  route 0.223ns (42.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.123ns
    Source Clock Delay      (SCD):    -1.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.253    -1.540    ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X15Y19         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.304    -1.236 r  ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_flag_reg/Q
                         net (fo=2, routed)           0.223    -1.013    ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_flag
    SLICE_X14Y19         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.361    -1.123    ILA_uC/U0/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X14Y19         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.279ns (50.968%)  route 0.268ns (49.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.244    -1.549    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X31Y23         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.279    -1.270 r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.268    -1.002    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X31Y23         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.350    -1.134    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X31Y23         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.548ns  (logic 0.347ns (63.304%)  route 0.201ns (36.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.133ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.245    -1.548    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X46Y24         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.347    -1.201 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/Q
                         net (fo=2, routed)           0.201    -1.000    ILA_uC/U0/ila_core_inst/debug_data_in[13]
    SLICE_X47Y24         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.351    -1.133    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X47Y24         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Clk_100MHz_PLL_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.666ns  (logic 0.379ns (22.755%)  route 1.287ns (77.245%))
  Logic Levels:           0  
  Clock Path Skew:        -4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.368     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.379     3.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          1.287     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X42Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    -1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X42Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.648ns  (logic 1.100ns (66.739%)  route 0.548ns (33.261%))
  Logic Levels:           0  
  Clock Path Skew:        -4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.364     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y12         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     3.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.548     4.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.254    -1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.595ns  (logic 1.107ns (69.411%)  route 0.488ns (30.589%))
  Logic Levels:           0  
  Clock Path Skew:        -4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     3.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.488     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X31Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.254    -1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.587ns  (logic 1.087ns (68.502%)  route 0.500ns (31.498%))
  Logic Levels:           0  
  Clock Path Skew:        -4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.364     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y12         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     3.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.500     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.254    -1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.575ns  (logic 1.087ns (69.033%)  route 0.488ns (30.967%))
  Logic Levels:           0  
  Clock Path Skew:        -4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.364     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     3.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.488     4.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X31Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.254    -1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.556ns  (logic 1.081ns (69.480%)  route 0.475ns (30.520%))
  Logic Levels:           0  
  Clock Path Skew:        -4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.364     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     3.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.475     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X31Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.254    -1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.500ns  (logic 1.109ns (73.946%)  route 0.391ns (26.054%))
  Logic Levels:           0  
  Clock Path Skew:        -4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     3.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.391     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.254    -1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.490ns  (logic 0.379ns (25.438%)  route 1.111ns (74.562%))
  Logic Levels:           0  
  Clock Path Skew:        -4.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.379     3.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.111     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X38Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.256    -1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X38Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.450ns  (logic 1.084ns (74.748%)  route 0.366ns (25.252%))
  Logic Levels:           0  
  Clock Path Skew:        -4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.364     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y12         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     3.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.366     4.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.254    -1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.450ns  (logic 1.081ns (74.577%)  route 0.369ns (25.423%))
  Logic Levels:           0  
  Clock Path Skew:        -4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     3.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.369     4.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.254    -1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.148%)  route 0.113ns (46.852%))
  Logic Levels:           0  
  Clock Path Skew:        -2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.128     1.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.113     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.831    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.781%)  route 0.115ns (47.219%))
  Logic Levels:           0  
  Clock Path Skew:        -2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.115     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X42Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X42Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.874%)  route 0.114ns (47.126%))
  Logic Levels:           0  
  Clock Path Skew:        -2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.128     1.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.114     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X42Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.834    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X42Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.625%)  route 0.108ns (43.375%))
  Logic Levels:           0  
  Clock Path Skew:        -2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.108     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X42Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X42Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.689%)  route 0.125ns (49.311%))
  Logic Levels:           0  
  Clock Path Skew:        -2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.128     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.125     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.829    -0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.464%)  route 0.131ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        -2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.128     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.131     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X33Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.828    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X33Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.518%)  route 0.118ns (45.482%))
  Logic Levels:           0  
  Clock Path Skew:        -2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X32Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.118     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X31Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X31Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.671%)  route 0.122ns (46.329%))
  Logic Levels:           0  
  Clock Path Skew:        -2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.122     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.829    -0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.877%)  route 0.126ns (47.123%))
  Logic Levels:           0  
  Clock Path Skew:        -2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.126     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X33Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.828    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X33Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.815%)  route 0.126ns (47.185%))
  Logic Levels:           0  
  Clock Path Skew:        -2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.126     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X33Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.830    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X33Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_100MHz_PLL_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.052ns  (logic 0.379ns (12.418%)  route 2.673ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.673     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.255     2.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.052ns  (logic 0.379ns (12.418%)  route 2.673ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.673     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.255     2.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.052ns  (logic 0.379ns (12.418%)  route 2.673ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.673     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.255     2.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.379ns (14.088%)  route 2.311ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.311     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.379ns (14.088%)  route 2.311ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.311     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.379ns (14.088%)  route 2.311ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.311     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.379ns (14.088%)  route 2.311ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.311     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.379ns (14.088%)  route 2.311ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.311     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.379ns (14.088%)  route 2.311ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.311     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.379ns (14.088%)  route 2.311ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.366    -1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.311     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X41Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    -1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X32Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.279    -1.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.218    -1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X32Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.368     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X32Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    -1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X32Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.279    -1.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.218    -1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X32Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.367     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X32Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    -1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X32Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.279    -1.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.218    -1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.368     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.279ns (53.667%)  route 0.241ns (46.333%))
  Logic Levels:           0  
  Clock Path Skew:        4.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    -1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.255    -1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X35Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.279    -1.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.241    -1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.319ns (60.044%)  route 0.212ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    -1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.255    -1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X34Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.319    -1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.212    -1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X34Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.365     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X34Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.319ns (60.044%)  route 0.212ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    -1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.255    -1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X34Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.319    -1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.212    -1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X34Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X34Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.279ns (48.084%)  route 0.301ns (51.916%))
  Logic Levels:           0  
  Clock Path Skew:        4.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    -1.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.256    -1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X29Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.279    -1.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.301    -0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X28Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.364     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X28Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.279ns (45.717%)  route 0.331ns (54.283%))
  Logic Levels:           0  
  Clock Path Skew:        4.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    -1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.279    -1.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.331    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X33Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.367     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X33Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.279ns (45.493%)  route 0.334ns (54.507%))
  Logic Levels:           0  
  Clock Path Skew:        4.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    -1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.255    -1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X35Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.279    -1.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.334    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X35Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.365     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X35Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.279ns (45.717%)  route 0.331ns (54.283%))
  Logic Levels:           0  
  Clock Path Skew:        4.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    -1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X33Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.279    -1.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.331    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.425     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.368     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.766ns  (logic 4.556ns (30.851%)  route 10.211ns (69.149%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         1.254     1.254 r  uCA_IBUF[1]_inst/O
                         net (fo=72, routed)          5.351     6.605    uControllerRegister/uCA[1]
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.105     6.710 r  uControllerRegister/iCD[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.710    uControllerRegister/iCD[0]_INST_0_i_4_n_0
    SLICE_X62Y9          MUXF7 (Prop_muxf7_I1_O)      0.182     6.892 r  uControllerRegister/iCD[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.618     7.510    uControllerRegister/iCD[0]_INST_0_i_2_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.252     7.762 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.702     8.463    iCD[0]
    SLICE_X54Y11         LUT4 (Prop_lut4_I3_O)        0.105     8.568 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.541    12.109    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       2.657    14.766 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.766    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.718ns  (logic 4.545ns (30.881%)  route 10.173ns (69.119%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=68, routed)          4.942     6.205    OneWire/uCA[0]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.105     6.310 f  OneWire/One_Wire_Out[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.394     6.704    OneWire/One_Wire_Out[9]_INST_0_i_2_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.105     6.809 f  OneWire/One_Wire_Out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.520     7.329    OneWire/One_Wire_Out[9]_INST_0_i_1_n_0
    SLICE_X57Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.453 r  OneWire/One_Wire_Out[9]_INST_0/O
                         net (fo=1, routed)           0.876     8.330    One_Wire_Out[9]
    SLICE_X58Y9          LUT4 (Prop_lut4_I0_O)        0.267     8.597 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.440    12.037    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681    14.718 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.718    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.691ns  (logic 4.255ns (28.962%)  route 10.436ns (71.038%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=68, routed)          5.465     6.727    uControllerRegister/uCA[0]
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.832 r  uControllerRegister/iCD[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.514     7.347    uControllerRegister/iCD[2]_INST_0_i_3_n_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.105     7.452 r  uControllerRegister/iCD[2]_INST_0/O
                         net (fo=1, routed)           0.862     8.314    iCD[2]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.105     8.419 r  uCD_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.595    12.014    uCD_IOBUF[2]_inst/I
    M21                  OBUFT (Prop_obuft_I_O)       2.677    14.691 r  uCD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.691    uCD[2]
    M21                                                               r  uCD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            uCD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.673ns  (logic 4.439ns (30.256%)  route 10.233ns (69.744%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.974     7.496    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.115     7.611 r  OneWire/One_Wire_Out[13]_INST_0/O
                         net (fo=1, routed)           0.812     8.422    One_Wire_Out[13]
    SLICE_X58Y10         LUT4 (Prop_lut4_I0_O)        0.264     8.686 r  uCD_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.293    11.979    uCD_IOBUF[13]_inst/I
    W21                  OBUFT (Prop_obuft_I_O)       2.693    14.673 r  uCD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.673    uCD[13]
    W21                                                               r  uCD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.626ns  (logic 4.524ns (30.932%)  route 10.102ns (69.068%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=68, routed)          5.516     6.779    uControllerRegister/uCA[0]
    SLICE_X62Y10         MUXF7 (Prop_muxf7_S_O)       0.227     7.006 r  uControllerRegister/iCD[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.663     7.669    uControllerRegister/iCD[1]_INST_0_i_2_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.252     7.921 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.459     8.380    iCD[1]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.105     8.485 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.464    11.949    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       2.677    14.626 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.626    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            uCD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.616ns  (logic 4.270ns (29.215%)  route 10.346ns (70.785%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.974     7.496    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.105     7.601 r  OneWire/One_Wire_Out[12]_INST_0/O
                         net (fo=1, routed)           0.772     8.373    One_Wire_Out[12]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.105     8.478 r  uCD_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.445    11.923    uCD_IOBUF[12]_inst/I
    W22                  OBUFT (Prop_obuft_I_O)       2.693    14.616 r  uCD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.616    uCD[12]
    W22                                                               r  uCD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.547ns  (logic 4.253ns (29.237%)  route 10.294ns (70.763%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.193     6.457    uControllerRegister/uCA[3]
    SLICE_X60Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.562 r  uControllerRegister/iCD[15]_INST_0_i_1/O
                         net (fo=13, routed)          1.196     7.757    uControllerRegister/iCD[15]_INST_0_i_1_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.105     7.862 r  uControllerRegister/iCD[7]_INST_0/O
                         net (fo=1, routed)           0.665     8.527    iCD[7]
    SLICE_X57Y12         LUT4 (Prop_lut4_I3_O)        0.105     8.632 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.240    11.872    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       2.675    14.547 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.547    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.447ns  (logic 4.253ns (29.441%)  route 10.194ns (70.559%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.193     6.457    uControllerRegister/uCA[3]
    SLICE_X60Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.562 r  uControllerRegister/iCD[15]_INST_0_i_1/O
                         net (fo=13, routed)          0.750     7.312    uControllerRegister/iCD[15]_INST_0_i_1_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.105     7.417 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.874     8.291    iCD[8]
    SLICE_X56Y9          LUT4 (Prop_lut4_I3_O)        0.105     8.396 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.376    11.772    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       2.675    14.447 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.447    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.421ns  (logic 4.251ns (29.475%)  route 10.170ns (70.525%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.193     6.457    uControllerRegister/uCA[3]
    SLICE_X60Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.562 r  uControllerRegister/iCD[15]_INST_0_i_1/O
                         net (fo=13, routed)          0.690     7.252    uControllerRegister/iCD[15]_INST_0_i_1_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.357 r  uControllerRegister/iCD[6]_INST_0/O
                         net (fo=1, routed)           0.861     8.218    iCD[6]
    SLICE_X56Y10         LUT4 (Prop_lut4_I3_O)        0.105     8.323 r  uCD_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.426    11.749    uCD_IOBUF[6]_inst/I
    P21                  OBUFT (Prop_obuft_I_O)       2.672    14.421 r  uCD_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.421    uCD[6]
    P21                                                               r  uCD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.325ns  (logic 4.268ns (29.794%)  route 10.057ns (70.206%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.193     6.457    uControllerRegister/uCA[3]
    SLICE_X60Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.562 r  uControllerRegister/iCD[15]_INST_0_i_1/O
                         net (fo=13, routed)          0.953     7.515    uControllerRegister/iCD[15]_INST_0_i_1_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I3_O)        0.105     7.620 r  uControllerRegister/iCD[11]_INST_0/O
                         net (fo=1, routed)           0.659     8.279    iCD[11]
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.105     8.384 r  uCD_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.252    11.636    uCD_IOBUF[11]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       2.690    14.325 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.325    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.324ns (51.520%)  route 1.246ns (48.480%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.702     1.745    uCD_IOBUF[15]_inst/T
    Y21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.569 r  uCD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.569    uCD[15]
    Y21                                                               r  uCD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.324ns (50.383%)  route 1.304ns (49.617%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.760     1.803    uCD_IOBUF[13]_inst/T
    W21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.627 r  uCD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.627    uCD[13]
    W21                                                               r  uCD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.324ns (49.928%)  route 1.328ns (50.072%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.784     1.827    uCD_IOBUF[14]_inst/T
    Y22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.651 r  uCD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.651    uCD[14]
    Y22                                                               r  uCD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.324ns (49.206%)  route 1.366ns (50.794%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.823     1.866    uCD_IOBUF[10]_inst/T
    V22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.690 r  uCD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.690    uCD[10]
    V22                                                               r  uCD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.324ns (48.083%)  route 1.429ns (51.917%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.885     1.929    uCD_IOBUF[9]_inst/T
    U22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.753 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.753    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.324ns (47.010%)  route 1.492ns (52.990%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.948     1.992    uCD_IOBUF[12]_inst/T
    W22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.816 r  uCD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.816    uCD[12]
    W22                                                               r  uCD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.324ns (45.984%)  route 1.555ns (54.016%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.011     2.055    uCD_IOBUF[11]_inst/T
    V21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.879 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.879    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.324ns (45.002%)  route 1.618ns (54.998%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.074     2.118    uCD_IOBUF[7]_inst/T
    T22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.942 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.324ns (44.060%)  route 1.681ns (55.940%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.137     2.180    uCD_IOBUF[8]_inst/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.004 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.004    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.186ns  (logic 1.324ns (41.555%)  route 1.862ns (58.445%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[4]_inst/O
                         net (fo=19, routed)          0.496     0.906    uCA_IBUF[4]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.999    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.318     2.362    uCD_IOBUF[5]_inst/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.186 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.186    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_100MHz_PLL_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OneWire/OneWrRdROM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 3.996ns (39.629%)  route 6.088ns (60.371%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.372    -1.112    OneWire/clock
    SLICE_X56Y12         FDCE                                         r  OneWire/OneWrRdROM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.398    -0.714 f  OneWire/OneWrRdROM_reg[3]/Q
                         net (fo=12, routed)          0.648    -0.066    OneWire/OneWrRdROM_reg_n_0_[3]
    SLICE_X55Y13         LUT5 (Prop_lut5_I2_O)        0.258     0.192 r  OneWire/One_Wire_Out[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.603     0.795    OneWire/One_Wire_Out[9]_INST_0_i_4_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.268     1.063 f  OneWire/One_Wire_Out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.520     1.584    OneWire/One_Wire_Out[9]_INST_0_i_1_n_0
    SLICE_X57Y9          LUT2 (Prop_lut2_I1_O)        0.124     1.708 r  OneWire/One_Wire_Out[9]_INST_0/O
                         net (fo=1, routed)           0.876     2.584    One_Wire_Out[9]
    SLICE_X58Y9          LUT4 (Prop_lut4_I0_O)        0.267     2.851 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.440     6.291    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681     8.972 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.972    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.620ns  (logic 3.455ns (35.918%)  route 6.165ns (64.082%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.367    -1.117    OneWire/clock
    SLICE_X55Y16         FDCE                                         r  OneWire/TempCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.348    -0.769 r  OneWire/TempCtrl_reg[0]/Q
                         net (fo=78, routed)          1.392     0.623    OneWire/p_4_in[0]
    SLICE_X54Y9          LUT6 (Prop_lut6_I3_O)        0.240     0.863 r  OneWire/One_Wire_Out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     1.423    OneWire/One_Wire_Out[0]_INST_0_i_2_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I3_O)        0.105     1.528 r  OneWire/One_Wire_Out[0]_INST_0/O
                         net (fo=1, routed)           0.673     2.200    One_Wire_Out[0]
    SLICE_X54Y11         LUT4 (Prop_lut4_I0_O)        0.105     2.305 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.541     5.846    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       2.657     8.503 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.503    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/TestCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.359ns  (logic 3.846ns (41.098%)  route 5.513ns (58.902%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.438    -1.046    uControllerRegister/Clk_100MHz
    SLICE_X60Y7          FDCE                                         r  uControllerRegister/TestCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.398    -0.648 r  uControllerRegister/TestCount_reg[1]/Q
                         net (fo=2, routed)           0.927     0.279    uControllerRegister/TestCount_reg_n_0_[1]
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.232     0.511 r  uControllerRegister/iCD[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.511    uControllerRegister/iCD[1]_INST_0_i_4_n_0
    SLICE_X62Y10         MUXF7 (Prop_muxf7_I1_O)      0.182     0.693 r  uControllerRegister/iCD[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.663     1.356    uControllerRegister/iCD[1]_INST_0_i_2_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.252     1.608 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.459     2.067    iCD[1]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.105     2.172 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.464     5.636    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       2.677     8.313 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.313    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/TestCount_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.132ns  (logic 3.371ns (36.916%)  route 5.761ns (63.084%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.438    -1.046    uControllerRegister/Clk_100MHz
    SLICE_X62Y10         FDCE                                         r  uControllerRegister/TestCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.379    -0.667 r  uControllerRegister/TestCount_reg[18]/Q
                         net (fo=2, routed)           0.789     0.122    uControllerRegister/data2[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.105     0.227 r  uControllerRegister/iCD[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.514     0.741    uControllerRegister/iCD[2]_INST_0_i_3_n_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  uControllerRegister/iCD[2]_INST_0/O
                         net (fo=1, routed)           0.862     1.708    iCD[2]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.105     1.813 r  uCD_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.595     5.409    uCD_IOBUF[2]_inst/I
    M21                  OBUFT (Prop_obuft_I_O)       2.677     8.086 r  uCD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.086    uCD[2]
    M21                                                               r  uCD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/TestCount_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 3.412ns (38.193%)  route 5.522ns (61.807%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.436    -1.048    uControllerRegister/Clk_100MHz
    SLICE_X60Y10         FDCE                                         r  uControllerRegister/TestCount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.398    -0.650 r  uControllerRegister/TestCount_reg[20]/Q
                         net (fo=2, routed)           1.139     0.489    uControllerRegister/data2[4]
    SLICE_X60Y12         LUT6 (Prop_lut6_I3_O)        0.232     0.721 r  uControllerRegister/iCD[4]_INST_0/O
                         net (fo=1, routed)           0.871     1.593    iCD[4]
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.105     1.698 r  uCD_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.511     5.209    uCD_IOBUF[4]_inst/I
    N21                  OBUFT (Prop_obuft_I_O)       2.677     7.887 r  uCD_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.887    uCD[4]
    N21                                                               r  uCD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.929ns  (logic 3.559ns (39.860%)  route 5.370ns (60.140%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.440    -1.044    OneWire/clock
    SLICE_X62Y6          FDCE                                         r  OneWire/TempDat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDCE (Prop_fdce_C_Q)         0.379    -0.665 r  OneWire/TempDat_reg[13]/Q
                         net (fo=2, routed)           0.706     0.041    OneWire/TempDat_reg_n_0_[13]
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.105     0.146 r  OneWire/One_Wire_Out[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     0.706    OneWire/One_Wire_Out[13]_INST_0_i_2_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I2_O)        0.118     0.824 r  OneWire/One_Wire_Out[13]_INST_0/O
                         net (fo=1, routed)           0.812     1.635    One_Wire_Out[13]
    SLICE_X58Y10         LUT4 (Prop_lut4_I0_O)        0.264     1.899 r  uCD_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.293     5.192    uCD_IOBUF[13]_inst/I
    W21                  OBUFT (Prop_obuft_I_O)       2.693     7.885 r  uCD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.885    uCD[13]
    W21                                                               r  uCD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 3.369ns (37.779%)  route 5.549ns (62.221%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.375    -1.109    OneWire/clock
    SLICE_X55Y6          FDCE                                         r  OneWire/TempDat_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.379    -0.730 r  OneWire/TempDat_reg[40]/Q
                         net (fo=2, routed)           0.673    -0.057    OneWire/data4[8]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105     0.048 r  OneWire/One_Wire_Out[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.689     0.737    OneWire/One_Wire_Out[8]_INST_0_i_1_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I4_O)        0.105     0.842 r  OneWire/One_Wire_Out[8]_INST_0/O
                         net (fo=1, routed)           0.811     1.653    One_Wire_Out[8]
    SLICE_X56Y9          LUT4 (Prop_lut4_I0_O)        0.105     1.758 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.376     5.134    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       2.675     7.809 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.809    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.908ns  (logic 3.432ns (38.530%)  route 5.475ns (61.470%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.375    -1.109    OneWire/clock
    SLICE_X56Y6          FDCE                                         r  OneWire/TempDat_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDCE (Prop_fdce_C_Q)         0.433    -0.676 r  OneWire/TempDat_reg[42]/Q
                         net (fo=2, routed)           0.936     0.260    OneWire/data4[10]
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.105     0.365 r  OneWire/One_Wire_Out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.674     1.038    OneWire/One_Wire_Out[10]_INST_0_i_2_n_0
    SLICE_X55Y7          LUT3 (Prop_lut3_I2_O)        0.105     1.143 r  OneWire/One_Wire_Out[10]_INST_0/O
                         net (fo=1, routed)           0.665     1.808    One_Wire_Out[10]
    SLICE_X56Y9          LUT4 (Prop_lut4_I0_O)        0.105     1.913 r  uCD_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.202     5.115    uCD_IOBUF[10]_inst/I
    V22                  OBUFT (Prop_obuft_I_O)       2.684     7.799 r  uCD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.799    uCD[10]
    V22                                                               r  uCD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 3.567ns (40.613%)  route 5.215ns (59.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.437    -1.047    OneWire/clock
    SLICE_X58Y9          FDCE                                         r  OneWire/TempDat_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.379    -0.668 r  OneWire/TempDat_reg[47]/Q
                         net (fo=2, routed)           0.686     0.019    OneWire/data4[15]
    SLICE_X59Y7          LUT6 (Prop_lut6_I5_O)        0.105     0.124 r  OneWire/One_Wire_Out[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.546     0.670    OneWire/One_Wire_Out[15]_INST_0_i_3_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I2_O)        0.119     0.789 r  OneWire/One_Wire_Out[15]_INST_0/O
                         net (fo=1, routed)           0.668     1.457    One_Wire_Out[15]
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.267     1.724 r  uCD_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.315     5.039    uCD_IOBUF[15]_inst/I
    Y21                  OBUFT (Prop_obuft_I_O)       2.697     7.735 r  uCD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.735    uCD[15]
    Y21                                                               r  uCD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.771ns  (logic 3.387ns (38.616%)  route 5.384ns (61.384%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.440    -1.044    OneWire/clock
    SLICE_X62Y6          FDCE                                         r  OneWire/TempDat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDCE (Prop_fdce_C_Q)         0.379    -0.665 r  OneWire/TempDat_reg[12]/Q
                         net (fo=2, routed)           0.792     0.128    OneWire/TempDat_reg_n_0_[12]
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.105     0.233 r  OneWire/One_Wire_Out[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.374     0.607    OneWire/One_Wire_Out[12]_INST_0_i_2_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I2_O)        0.105     0.712 r  OneWire/One_Wire_Out[12]_INST_0/O
                         net (fo=1, routed)           0.772     1.484    One_Wire_Out[12]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.105     1.589 r  uCD_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.445     5.034    uCD_IOBUF[12]_inst/I
    W22                  OBUFT (Prop_obuft_I_O)       2.693     7.727 r  uCD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.727    uCD[12]
    W22                                                               r  uCD[12] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OneWire/TempEn_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Temp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.033ns (48.126%)  route 1.113ns (51.874%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.563    -0.468    OneWire/clock
    SLICE_X54Y12         FDRE                                         r  OneWire/TempEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.304 f  OneWire/TempEn_reg/Q
                         net (fo=5, routed)           0.443     0.139    OneWire/TempEn
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.184 r  OneWire/Temp_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.671     0.855    OneWire/Temp_IOBUF[0]_inst/T
    AA3                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.679 r  OneWire/Temp_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.679    Temp[0]
    AA3                                                               r  Temp[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/MuxEn_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MuxEn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.378ns (61.765%)  route 0.853ns (38.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.591    -0.440    ADC_Mux/Clk_100MHz
    SLICE_X64Y15         FDCE                                         r  ADC_Mux/MuxEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.148    -0.292 r  ADC_Mux/MuxEn_reg[2]/Q
                         net (fo=1, routed)           0.853     0.561    MuxEn_OBUF[2]
    R4                   OBUF (Prop_obuf_I_O)         1.230     1.791 r  MuxEn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.791    MuxEn[2]
    R4                                                                r  MuxEn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/MuxEn_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MuxEn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.390ns (62.162%)  route 0.846ns (37.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.591    -0.440    ADC_Mux/Clk_100MHz
    SLICE_X64Y15         FDCE                                         r  ADC_Mux/MuxEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.148    -0.292 r  ADC_Mux/MuxEn_reg[3]/Q
                         net (fo=1, routed)           0.846     0.555    MuxEn_OBUF[3]
    R3                   OBUF (Prop_obuf_I_O)         1.242     1.797 r  MuxEn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.797    MuxEn[3]
    R3                                                                r  MuxEn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/Muxad_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Muxad[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.371ns (61.173%)  route 0.870ns (38.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.591    -0.440    ADC_Mux/Clk_100MHz
    SLICE_X64Y15         FDCE                                         r  ADC_Mux/Muxad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.148    -0.292 r  ADC_Mux/Muxad_reg[1]/Q
                         net (fo=1, routed)           0.870     0.578    Muxad_OBUF[1]
    N5                   OBUF (Prop_obuf_I_O)         1.223     1.801 r  Muxad_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.801    Muxad[1]
    N5                                                                r  Muxad[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uC_to_LVDSTX/FMTx/Tx_Out_reg[FM]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LVDSTX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.346ns (58.869%)  route 0.941ns (41.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.595    -0.436    uC_to_LVDSTX/FMTx/Clk_100MHz
    SLICE_X62Y3          FDCE                                         r  uC_to_LVDSTX/FMTx/Tx_Out_reg[FM]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.295 r  uC_to_LVDSTX/FMTx/Tx_Out_reg[FM]/Q
                         net (fo=2, routed)           0.941     0.646    LVDSTX_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.205     1.851 r  LVDSTX_OBUF_inst/O
                         net (fo=0)                   0.000     1.851    LVDSTX
    U5                                                                r  LVDSTX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/Muxad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Muxad[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.327ns (57.082%)  route 0.998ns (42.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.591    -0.440    ADC_Mux/Clk_100MHz
    SLICE_X64Y15         FDCE                                         r  ADC_Mux/Muxad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.276 r  ADC_Mux/Muxad_reg[0]/Q
                         net (fo=1, routed)           0.998     0.722    Muxad_OBUF[0]
    M5                   OBUF (Prop_obuf_I_O)         1.163     1.885 r  Muxad_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.885    Muxad[0]
    M5                                                                r  Muxad[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/MuxEn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MuxEn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.347ns (57.926%)  route 0.978ns (42.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.591    -0.440    ADC_Mux/Clk_100MHz
    SLICE_X64Y15         FDCE                                         r  ADC_Mux/MuxEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.276 r  ADC_Mux/MuxEn_reg[0]/Q
                         net (fo=1, routed)           0.978     0.703    MuxEn_OBUF[0]
    L7                   OBUF (Prop_obuf_I_O)         1.183     1.886 r  MuxEn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.886    MuxEn[0]
    L7                                                                r  MuxEn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempEn_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Temp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.104ns (45.779%)  route 1.308ns (54.221%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.563    -0.468    OneWire/clock
    SLICE_X54Y12         FDRE                                         r  OneWire/TempEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.304 f  OneWire/TempEn_reg/Q
                         net (fo=5, routed)           0.443     0.139    OneWire/TempEn
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.043     0.182 r  OneWire/Temp_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.865     1.047    OneWire/Temp_IOBUF[1]_inst/T
    W2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.897     1.944 r  OneWire/Temp_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.944    Temp[1]
    W2                                                                r  Temp[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempEn_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Temp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.033ns (42.453%)  route 1.400ns (57.547%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.563    -0.468    OneWire/clock
    SLICE_X54Y12         FDRE                                         r  OneWire/TempEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.304 f  OneWire/TempEn_reg/Q
                         net (fo=5, routed)           0.494     0.190    OneWire/TempEn
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.235 r  OneWire/Temp_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.906     1.142    OneWire/Temp_IOBUF[2]_inst/T
    Y1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.966 r  OneWire/Temp_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.966    Temp[2]
    Y1                                                                r  Temp[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/MuxEn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MuxEn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.342ns (53.891%)  route 1.148ns (46.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.591    -0.440    ADC_Mux/Clk_100MHz
    SLICE_X64Y15         FDCE                                         r  ADC_Mux/MuxEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.276 r  ADC_Mux/MuxEn_reg[1]/Q
                         net (fo=1, routed)           1.148     0.872    MuxEn_OBUF[1]
    M7                   OBUF (Prop_obuf_I_O)         1.178     2.050 r  MuxEn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.050    MuxEn[1]
    M7                                                                r  MuxEn[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SysClk_PLL_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Phase_Detector_inst/SqWav_reg/C
                            (falling edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            A7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.348ns  (logic 3.276ns (51.607%)  route 3.072ns (48.393%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 fall edge)
                                                      3.125     3.125 f  
    P15                                               0.000     3.125 f  VXO_P (IN)
                         net (fo=0)                   0.000     3.125    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     3.995 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     5.060    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -0.864 f  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     0.560    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.641 f  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.433     2.074    Phase_Detector_inst/SysClk
    SLICE_X62Y15         FDCE                                         r  Phase_Detector_inst/SqWav_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.353     2.427 r  Phase_Detector_inst/SqWav_reg/Q
                         net (fo=1, routed)           0.526     2.953    Phase_Detector_inst/SqWav
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.239     3.192 r  Phase_Detector_inst/A7_INST_0/O
                         net (fo=1, routed)           2.546     5.738    A7_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         2.684     8.422 r  A7_OBUF_inst/O
                         net (fo=0)                   0.000     8.422    A7
    AB20                                                              r  A7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/LEDSrc_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.013ns  (logic 3.517ns (39.020%)  route 5.496ns (60.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.434    -1.050    Trigger_logic/SysClk
    SLICE_X60Y13         FDCE                                         r  Trigger_logic/LEDSrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.398    -0.652 r  Trigger_logic/LEDSrc_reg/Q
                         net (fo=2, routed)           0.371    -0.281    uControllerRegister/LEDSrc
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.232    -0.049 f  uControllerRegister/iCD[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     0.619    uControllerRegister/iCD[2]_INST_0_i_1_n_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.105     0.724 r  uControllerRegister/iCD[2]_INST_0/O
                         net (fo=1, routed)           0.862     1.586    iCD[2]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.105     1.691 r  uCD_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.595     5.287    uCD_IOBUF[2]_inst/I
    M21                  OBUFT (Prop_obuft_I_O)       2.677     7.964 r  uCD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.964    uCD[2]
    M21                                                               r  uCD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/FlashEn_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 3.405ns (40.075%)  route 5.092ns (59.925%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.434    -1.050    Trigger_logic/SysClk
    SLICE_X60Y13         FDCE                                         r  Trigger_logic/FlashEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.433    -0.617 r  Trigger_logic/FlashEn_reg/Q
                         net (fo=5, routed)           0.478    -0.139    uControllerRegister/FlashEn
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.105    -0.034 f  uControllerRegister/iCD[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.372     0.338    uControllerRegister/iCD[0]_INST_0_i_1_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.105     0.443 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.702     1.145    iCD[0]
    SLICE_X54Y11         LUT4 (Prop_lut4_I3_O)        0.105     1.250 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.541     4.790    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       2.657     7.448 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.448    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/PulseSel_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 3.425ns (41.118%)  route 4.905ns (58.882%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.434    -1.050    Trigger_logic/SysClk
    SLICE_X60Y13         FDCE                                         r  Trigger_logic/PulseSel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.433    -0.617 r  Trigger_logic/PulseSel_reg/Q
                         net (fo=5, routed)           0.663     0.046    uControllerRegister/PulseSel
    SLICE_X59Y11         LUT6 (Prop_lut6_I0_O)        0.105     0.151 f  uControllerRegister/iCD[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.320     0.470    uControllerRegister/iCD[1]_INST_0_i_1_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.105     0.575 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.459     1.034    iCD[1]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.105     1.139 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.464     4.603    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       2.677     7.281 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.281    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/Pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.631ns  (logic 3.052ns (54.193%)  route 2.579ns (45.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.437    -1.047    Trigger_logic/SysClk
    SLICE_X63Y11         FDRE                                         r  Trigger_logic/Pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.379    -0.668 r  Trigger_logic/Pulse_reg/Q
                         net (fo=1, routed)           2.579     1.912    Pulse_OBUF
    R2                   OBUF (Prop_obuf_I_O)         2.673     4.584 r  Pulse_OBUF_inst/O
                         net (fo=0)                   0.000     4.584    Pulse
    R2                                                                r  Pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/PulseSel_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PulseSel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.434ns  (logic 3.148ns (57.926%)  route 2.286ns (42.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.434    -1.050    Trigger_logic/SysClk
    SLICE_X60Y13         FDCE                                         r  Trigger_logic/PulseSel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.433    -0.617 r  Trigger_logic/PulseSel_reg/Q
                         net (fo=5, routed)           2.286     1.670    PulseSel_OBUF
    W4                   OBUF (Prop_obuf_I_O)         2.715     4.384 r  PulseSel_OBUF_inst/O
                         net (fo=0)                   0.000     4.384    PulseSel
    W4                                                                r  PulseSel (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trigger_logic/PulseSel_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PulseSel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.395ns (63.294%)  route 0.809ns (36.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.590    -0.441    Trigger_logic/SysClk
    SLICE_X60Y13         FDCE                                         r  Trigger_logic/PulseSel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.277 r  Trigger_logic/PulseSel_reg/Q
                         net (fo=5, routed)           0.809     0.533    PulseSel_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.231     1.764 r  PulseSel_OBUF_inst/O
                         net (fo=0)                   0.000     1.764    PulseSel
    W4                                                                r  PulseSel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/Pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.331ns (58.262%)  route 0.953ns (41.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.593    -0.438    Trigger_logic/SysClk
    SLICE_X63Y11         FDRE                                         r  Trigger_logic/Pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  Trigger_logic/Pulse_reg/Q
                         net (fo=1, routed)           0.953     0.657    Pulse_OBUF
    R2                   OBUF (Prop_obuf_I_O)         1.190     1.847 r  Pulse_OBUF_inst/O
                         net (fo=0)                   0.000     1.847    Pulse
    R2                                                                r  Pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/GPO_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            A7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.428ns (52.125%)  route 1.312ns (47.875%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.590    -0.441    Trigger_logic/SysClk
    SLICE_X62Y16         FDCE                                         r  Trigger_logic/GPO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.128    -0.313 r  Trigger_logic/GPO_reg/Q
                         net (fo=2, routed)           0.267    -0.046    Phase_Detector_inst/GPO
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.099     0.053 r  Phase_Detector_inst/A7_INST_0/O
                         net (fo=1, routed)           1.045     1.098    A7_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.201     2.299 r  A7_OBUF_inst/O
                         net (fo=0)                   0.000     2.299    A7
    AB20                                                              r  A7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/PulseSel_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.721ns  (logic 1.494ns (40.141%)  route 2.227ns (59.859%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.590    -0.441    Trigger_logic/SysClk
    SLICE_X60Y13         FDCE                                         r  Trigger_logic/PulseSel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.277 r  Trigger_logic/PulseSel_reg/Q
                         net (fo=5, routed)           0.308     0.031    uControllerRegister/PulseSel
    SLICE_X59Y11         LUT6 (Prop_lut6_I0_O)        0.045     0.076 f  uControllerRegister/iCD[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     0.215    uControllerRegister/iCD[1]_INST_0_i_1_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.045     0.260 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.255     0.515    iCD[1]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.045     0.560 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     2.086    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       1.195     3.280 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.280    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/FlashEn_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.738ns  (logic 1.474ns (39.428%)  route 2.264ns (60.572%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.590    -0.441    Trigger_logic/SysClk
    SLICE_X60Y13         FDCE                                         r  Trigger_logic/FlashEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.277 r  Trigger_logic/FlashEn_reg/Q
                         net (fo=5, routed)           0.231    -0.046    uControllerRegister/FlashEn
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  uControllerRegister/iCD[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.153     0.152    uControllerRegister/iCD[0]_INST_0_i_1_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.045     0.197 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.343     0.540    iCD[0]
    SLICE_X54Y11         LUT4 (Prop_lut4_I3_O)        0.045     0.585 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.538     2.122    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       1.175     3.297 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.297    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/LEDSrc_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.895ns  (logic 1.530ns (39.292%)  route 2.364ns (60.708%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.590    -0.441    Trigger_logic/SysClk
    SLICE_X60Y13         FDCE                                         r  Trigger_logic/LEDSrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.148    -0.293 r  Trigger_logic/LEDSrc_reg/Q
                         net (fo=2, routed)           0.151    -0.142    uControllerRegister/LEDSrc
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.098    -0.044 f  uControllerRegister/iCD[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.262     0.218    uControllerRegister/iCD[2]_INST_0_i_1_n_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.045     0.263 r  uControllerRegister/iCD[2]_INST_0/O
                         net (fo=1, routed)           0.364     0.627    iCD[2]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.045     0.672 r  uCD_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.587     2.260    uCD_IOBUF[2]_inst/I
    M21                  OBUFT (Prop_obuft_I_O)       1.194     3.454 r  uCD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.454    uCD[2]
    M21                                                               r  uCD[2] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_0'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_0 fall edge)
                                                      3.125     3.125 f  
    P15                                               0.000     3.125 f  VXO_P (IN)
                         net (fo=0)                   0.000     3.125    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     3.538 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     4.018    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     0.873 f  PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     1.406    PLL/inst/clkfbout_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.435 f  PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     2.251    PLL/inst/clkfbout_buf_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_0'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.718ns  (logic 0.077ns (2.833%)  route 2.641ns (97.167%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/clkfbout_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.284    -1.509    PLL/inst/clkfbout_buf_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_100MHz_PLL_0

Max Delay           515 Endpoints
Min Delay           515 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.332ns  (logic 1.870ns (18.101%)  route 8.462ns (81.899%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.966     7.488    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.612 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.320     8.932    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.274     9.206 f  OneWire/TempCtrl[3]_i_2_comp_8/O
                         net (fo=1, routed)           0.507     9.713    OneWire/TempCtrl[3]_i_2_n_0_repN_4
    SLICE_X55Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.818 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.514    10.332    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X54Y16         FDCE                                         r  OneWire/OneWBitCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.258    -1.535    OneWire/clock
    SLICE_X54Y16         FDCE                                         r  OneWire/OneWBitCount_reg[7]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.212ns  (logic 1.870ns (18.314%)  route 8.342ns (81.686%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.966     7.488    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.612 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.320     8.932    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.274     9.206 f  OneWire/TempCtrl[3]_i_2_comp_8/O
                         net (fo=1, routed)           0.507     9.713    OneWire/TempCtrl[3]_i_2_n_0_repN_4
    SLICE_X55Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.818 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.394    10.212    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X54Y14         FDCE                                         r  OneWire/OneWBitCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    -1.534    OneWire/clock
    SLICE_X54Y14         FDCE                                         r  OneWire/OneWBitCount_reg[3]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.212ns  (logic 1.870ns (18.314%)  route 8.342ns (81.686%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.966     7.488    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.612 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.320     8.932    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.274     9.206 f  OneWire/TempCtrl[3]_i_2_comp_8/O
                         net (fo=1, routed)           0.507     9.713    OneWire/TempCtrl[3]_i_2_n_0_repN_4
    SLICE_X55Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.818 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.394    10.212    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X54Y14         FDCE                                         r  OneWire/OneWBitCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    -1.534    OneWire/clock
    SLICE_X54Y14         FDCE                                         r  OneWire/OneWBitCount_reg[5]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.212ns  (logic 1.870ns (18.314%)  route 8.342ns (81.686%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.966     7.488    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.612 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.320     8.932    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.274     9.206 f  OneWire/TempCtrl[3]_i_2_comp_8/O
                         net (fo=1, routed)           0.507     9.713    OneWire/TempCtrl[3]_i_2_n_0_repN_4
    SLICE_X55Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.818 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.394    10.212    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X54Y14         FDCE                                         r  OneWire/OneWBitCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    -1.534    OneWire/clock
    SLICE_X54Y14         FDCE                                         r  OneWire/OneWBitCount_reg[6]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.195ns  (logic 1.870ns (18.345%)  route 8.325ns (81.655%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.966     7.488    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.612 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.320     8.932    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.274     9.206 f  OneWire/TempCtrl[3]_i_2_comp_8/O
                         net (fo=1, routed)           0.507     9.713    OneWire/TempCtrl[3]_i_2_n_0_repN_4
    SLICE_X55Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.818 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.376    10.195    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.257    -1.536    OneWire/clock
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[0]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.195ns  (logic 1.870ns (18.345%)  route 8.325ns (81.655%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.966     7.488    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.612 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.320     8.932    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.274     9.206 f  OneWire/TempCtrl[3]_i_2_comp_8/O
                         net (fo=1, routed)           0.507     9.713    OneWire/TempCtrl[3]_i_2_n_0_repN_4
    SLICE_X55Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.818 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.376    10.195    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.257    -1.536    OneWire/clock
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[1]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.195ns  (logic 1.870ns (18.345%)  route 8.325ns (81.655%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.966     7.488    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.612 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.320     8.932    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.274     9.206 f  OneWire/TempCtrl[3]_i_2_comp_8/O
                         net (fo=1, routed)           0.507     9.713    OneWire/TempCtrl[3]_i_2_n_0_repN_4
    SLICE_X55Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.818 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.376    10.195    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.257    -1.536    OneWire/clock
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[2]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.195ns  (logic 1.870ns (18.345%)  route 8.325ns (81.655%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=15, routed)          4.155     5.417    OneWire/uCA[7]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.105     5.522 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=23, routed)          1.966     7.488    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.612 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.320     8.932    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.274     9.206 f  OneWire/TempCtrl[3]_i_2_comp_8/O
                         net (fo=1, routed)           0.507     9.713    OneWire/TempCtrl[3]_i_2_n_0_repN_4
    SLICE_X55Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.818 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.376    10.195    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.257    -1.536    OneWire/clock
    SLICE_X54Y17         FDCE                                         r  OneWire/OneWBitCount_reg[4]/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            OneWire/OneWWrtByte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.169ns  (logic 1.683ns (18.360%)  route 7.485ns (81.640%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.322     6.585    OneWire/uCA[3]
    SLICE_X58Y15         LUT3 (Prop_lut3_I2_O)        0.105     6.690 f  OneWire/OneWrRdTmp[0]_i_12/O
                         net (fo=3, routed)           0.660     7.350    OneWire/OneWrRdTmp[0]_i_12_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  OneWire/TempCtrl[3]_i_2_comp_3/O
                         net (fo=1, routed)           0.884     8.339    OneWire/TempCtrl[3]_i_2_n_0_repN_3
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.105     8.444 f  OneWire/OneWWrtByte[7]_i_3_comp_1/O
                         net (fo=2, routed)           0.620     9.064    OneWire/OneWWrtByte[7]_i_3_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.105     9.169 r  OneWire/OneWWrtByte[2]_i_1/O
                         net (fo=1, routed)           0.000     9.169    OneWire/p_2_in[2]
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    -1.534    OneWire/clock
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[2]/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            OneWire/OneWWrtByte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.165ns  (logic 1.683ns (18.368%)  route 7.481ns (81.632%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.322     6.585    OneWire/uCA[3]
    SLICE_X58Y15         LUT3 (Prop_lut3_I2_O)        0.105     6.690 r  OneWire/OneWrRdTmp[0]_i_12/O
                         net (fo=3, routed)           0.660     7.350    OneWire/OneWrRdTmp[0]_i_12_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.105     7.455 r  OneWire/TempCtrl[3]_i_2_comp_3/O
                         net (fo=1, routed)           0.884     8.339    OneWire/TempCtrl[3]_i_2_n_0_repN_3
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.105     8.444 r  OneWire/OneWWrtByte[7]_i_3_comp_1/O
                         net (fo=2, routed)           0.616     9.060    OneWire/OneWWrtByte[7]_i_3_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I2_O)        0.105     9.165 r  OneWire/OneWWrtByte[0]_i_1/O
                         net (fo=1, routed)           0.000     9.165    OneWire/p_2_in[0]
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        1.259    -1.534    OneWire/clock
    SLICE_X56Y14         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Temp[0]
                            (input port)
  Destination:            OneWire/TempDat_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.523ns (47.020%)  route 0.589ns (52.980%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA3                                               0.000     0.000 r  Temp[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    OneWire/Temp_IOBUF[0]_inst/IO
    AA3                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  OneWire/Temp_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           0.362     0.795    OneWire/Temp_IBUF[0]
    SLICE_X64Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  OneWire/TempDat[71]_i_5/O
                         net (fo=1, routed)           0.228     1.067    OneWire/TempDat[71]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.112 r  OneWire/TempDat[71]_i_2/O
                         net (fo=1, routed)           0.000     1.112    OneWire/TempDat[71]
    SLICE_X64Y14         FDCE                                         r  OneWire/TempDat_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.861    -0.829    OneWire/clock
    SLICE_X64Y14         FDCE                                         r  OneWire/TempDat_reg[71]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.409ns (29.398%)  route 0.982ns (70.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CpldRst_IBUF_inst/O
                         net (fo=12, routed)          0.982     1.391    ILA_uC/U0/ila_core_inst/TRIGGER_I[0]
    SLICE_X46Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.863    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK

Slack:                    inf
  Source:                 uCWr
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.432ns (29.521%)  route 1.031ns (70.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  uCWr (IN)
                         net (fo=0)                   0.000     0.000    uCWr
    AB21                 IBUF (Prop_ibuf_I_O)         0.432     0.432 r  uCWr_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.463    ILA_uC/U0/ila_core_inst/TRIGGER_I[3]
    SLICE_X46Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.863    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK

Slack:                    inf
  Source:                 CpldCS
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.434ns (29.158%)  route 1.055ns (70.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  CpldCS (IN)
                         net (fo=0)                   0.000     0.000    CpldCS
    AA21                 IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CpldCS_IBUF_inst/O
                         net (fo=5, routed)           1.055     1.489    ILA_uC/U0/ila_core_inst/TRIGGER_I[1]
    SLICE_X46Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.863    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK

Slack:                    inf
  Source:                 uCA[9]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.410ns (25.214%)  route 1.215ns (74.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  uCA[9] (IN)
                         net (fo=0)                   0.000     0.000    uCA[9]
    U19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  uCA_IBUF[9]_inst/O
                         net (fo=16, routed)          1.215     1.624    ILA_uC/U0/ila_core_inst/TRIGGER_I[13]
    SLICE_X52Y15         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.831    -0.859    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y15         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK

Slack:                    inf
  Source:                 uCD[0]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.449ns (27.629%)  route 1.176ns (72.371%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  uCD[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[0]_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  uCD_IOBUF[0]_inst/IBUF/O
                         net (fo=16, routed)          1.176     1.579    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[16]
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.046     1.625 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M_i_16/O
                         net (fo=2, routed)           0.000     1.625    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X48Y38         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.834    -0.856    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X48Y38         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 uCRd
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.397ns (24.414%)  route 1.229ns (75.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  uCRd (IN)
                         net (fo=0)                   0.000     0.000    uCRd
    U17                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  uCRd_IBUF_inst/O
                         net (fo=4, routed)           1.229     1.626    ILA_uC/U0/ila_core_inst/TRIGGER_I[2]
    SLICE_X46Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.827    -0.863    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y16         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK

Slack:                    inf
  Source:                 uCD[15]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.442ns (26.932%)  route 1.199ns (73.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  uCD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[15]_inst/IO
    Y21                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  uCD_IOBUF[15]_inst/IBUF/O
                         net (fo=6, routed)           1.199     1.640    ILA_uC/U0/ila_core_inst/TRIGGER_I[31]
    SLICE_X52Y21         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.825    -0.865    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y21         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK

Slack:                    inf
  Source:                 uCD[13]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.438ns (26.264%)  route 1.231ns (73.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  uCD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[13]_inst/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uCD_IOBUF[13]_inst/IBUF/O
                         net (fo=6, routed)           1.231     1.669    ILA_uC/U0/ila_core_inst/TRIGGER_I[29]
    SLICE_X52Y21         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.825    -0.865    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y21         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK

Slack:                    inf
  Source:                 uCD[8]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.469ns (27.956%)  route 1.209ns (72.044%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T21                                               0.000     0.000 r  uCD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[8]_inst/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[8]_inst/IBUF/O
                         net (fo=11, routed)          1.090     1.510    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[24]
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.049     1.559 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M_i_8/O
                         net (fo=2, routed)           0.120     1.679    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[8]
    SLICE_X53Y38         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=6877, routed)        0.835    -0.855    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X53Y38         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SysClk_PLL_0

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/TmgSrcSel_reg/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.735ns  (logic 1.779ns (23.006%)  route 5.955ns (76.994%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.322     6.585    Trigger_logic/uCA[3]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.709 r  Trigger_logic/TmgSrcSel_i_3/O
                         net (fo=1, routed)           0.123     6.832    Trigger_logic/TmgSrcSel_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.267     7.099 r  Trigger_logic/TmgSrcSel_i_2/O
                         net (fo=2, routed)           0.511     7.610    Trigger_logic/TmgSrcSel0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.125     7.735 r  Trigger_logic/TmgSrcSel_i_1/O
                         net (fo=1, routed)           0.000     7.735    Trigger_logic/TmgSrcSel_i_1_n_0
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/TmgSrcSel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.324    -1.469    Trigger_logic/SysClk
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/TmgSrcSel_reg/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/SlfTrgEn_reg/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.715ns  (logic 1.759ns (22.806%)  route 5.955ns (77.194%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.322     6.585    Trigger_logic/uCA[3]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.709 r  Trigger_logic/TmgSrcSel_i_3/O
                         net (fo=1, routed)           0.123     6.832    Trigger_logic/TmgSrcSel_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.267     7.099 r  Trigger_logic/TmgSrcSel_i_2/O
                         net (fo=2, routed)           0.511     7.610    Trigger_logic/TmgSrcSel0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.105     7.715 r  Trigger_logic/SlfTrgEn_i_1/O
                         net (fo=1, routed)           0.000     7.715    Trigger_logic/SlfTrgEn_i_1_n_0
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/SlfTrgEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.324    -1.469    Trigger_logic/SysClk
    SLICE_X61Y15         FDCE                                         r  Trigger_logic/SlfTrgEn_reg/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.379ns (18.810%)  route 5.954ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.323     6.587    Trigger_logic/uCA[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I1_O)        0.116     6.703 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     7.334    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328    -1.465    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[0]/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.379ns (18.810%)  route 5.954ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.323     6.587    Trigger_logic/uCA[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I1_O)        0.116     6.703 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     7.334    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328    -1.465    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[1]/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.379ns (18.810%)  route 5.954ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.323     6.587    Trigger_logic/uCA[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I1_O)        0.116     6.703 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     7.334    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328    -1.465    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[2]/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.379ns (18.810%)  route 5.954ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.323     6.587    Trigger_logic/uCA[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I1_O)        0.116     6.703 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     7.334    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328    -1.465    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[3]/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.379ns (18.810%)  route 5.954ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.323     6.587    Trigger_logic/uCA[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I1_O)        0.116     6.703 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     7.334    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDPE                                         r  Trigger_logic/TurnOffTime_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328    -1.465    Trigger_logic/SysClk
    SLICE_X62Y11         FDPE                                         r  Trigger_logic/TurnOffTime_reg[5]/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.379ns (18.810%)  route 5.954ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.323     6.587    Trigger_logic/uCA[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I1_O)        0.116     6.703 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     7.334    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDPE                                         r  Trigger_logic/TurnOffTime_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328    -1.465    Trigger_logic/SysClk
    SLICE_X62Y11         FDPE                                         r  Trigger_logic/TurnOffTime_reg[6]/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.379ns (18.810%)  route 5.954ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.323     6.587    Trigger_logic/uCA[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I1_O)        0.116     6.703 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     7.334    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328    -1.465    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[7]/C

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.379ns (18.810%)  route 5.954ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=51, routed)          5.323     6.587    Trigger_logic/uCA[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I1_O)        0.116     6.703 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.631     7.334    Trigger_logic/TurnOffTime0
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          1.328    -1.465    Trigger_logic/SysClk
    SLICE_X62Y11         FDCE                                         r  Trigger_logic/TurnOffTime_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPI0_P
                            (input port)
  Destination:            Trigger_logic/FMRx1/RxDl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.399ns (23.933%)  route 1.268ns (76.067%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y20                                               0.000     0.000 r  GPI0_P (IN)
                         net (fo=0)                   0.000     0.000    GPI0_P
    Y20                  IBUFDS (Prop_ibufds_I_O)     0.399     0.399 r  GPI0DiffIn/O
                         net (fo=1, routed)           1.268     1.667    Trigger_logic/FMRx1/GPI0
    SLICE_X63Y16         FDCE                                         r  Trigger_logic/FMRx1/RxDl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.859    -0.831    Trigger_logic/FMRx1/SysClk
    SLICE_X63Y16         FDCE                                         r  Trigger_logic/FMRx1/RxDl_reg[0]/C

Slack:                    inf
  Source:                 uCRd
                            (input port)
  Destination:            RDDL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.442ns (24.848%)  route 1.337ns (75.152%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  uCRd (IN)
                         net (fo=0)                   0.000     0.000    uCRd
    U17                  IBUF (Prop_ibuf_I_O)         0.397     0.397 f  uCRd_IBUF_inst/O
                         net (fo=4, routed)           1.088     1.485    uCRd_IBUF
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.530 r  uRDDL[0]_i_1/O
                         net (fo=2, routed)           0.248     1.778    RDDL0
    SLICE_X53Y15         FDCE                                         r  RDDL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.831    -0.859    SysClk
    SLICE_X53Y15         FDCE                                         r  RDDL_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            Trigger_logic/Pulse_reg/CE
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.409ns (20.841%)  route 1.553ns (79.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CpldRst_IBUF_inst/O
                         net (fo=12, routed)          1.553     1.962    Trigger_logic/CpldRst
    SLICE_X63Y11         FDRE                                         r  Trigger_logic/Pulse_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.864    -0.826    Trigger_logic/SysClk
    SLICE_X63Y11         FDRE                                         r  Trigger_logic/Pulse_reg/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            Trigger_logic/FMRx1/Rx_Out_reg[Done]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.002ns  (logic 0.454ns (22.674%)  route 1.548ns (77.326%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CpldRst_IBUF_inst/O
                         net (fo=12, routed)          1.548     1.957    Trigger_logic/FMRx1/CpldRst
    SLICE_X61Y16         LUT5 (Prop_lut5_I3_O)        0.045     2.002 r  Trigger_logic/FMRx1/Rx_Out[Done]_i_1/O
                         net (fo=1, routed)           0.000     2.002    Trigger_logic/FMRx1/Rx_Out[Done]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  Trigger_logic/FMRx1/Rx_Out_reg[Done]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.857    -0.833    Trigger_logic/FMRx1/SysClk
    SLICE_X61Y16         FDRE                                         r  Trigger_logic/FMRx1/Rx_Out_reg[Done]/C

Slack:                    inf
  Source:                 uCWr
                            (input port)
  Destination:            WRDL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.025ns  (logic 0.474ns (23.395%)  route 1.552ns (76.605%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 f  uCWr (IN)
                         net (fo=0)                   0.000     0.000    uCWr
    AB21                 IBUF (Prop_ibuf_I_O)         0.432     0.432 f  uCWr_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.710    uCWr_IBUF
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.042     1.752 r  uWRDL[0]_i_1/O
                         net (fo=2, routed)           0.274     2.025    WRDL0
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.831    -0.859    SysClk
    SLICE_X57Y15         FDCE                                         r  WRDL_reg[0]/C

Slack:                    inf
  Source:                 uCD[4]
                            (input port)
  Destination:            Trigger_logic/TurnOnTime_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.217ns  (logic 0.423ns (19.068%)  route 1.794ns (80.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  uCD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[4]_inst/IO
    N21                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  uCD_IOBUF[4]_inst/IBUF/O
                         net (fo=17, routed)          1.794     2.217    Trigger_logic/uCD[4]
    SLICE_X60Y14         FDCE                                         r  Trigger_logic/TurnOnTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.859    -0.831    Trigger_logic/SysClk
    SLICE_X60Y14         FDCE                                         r  Trigger_logic/TurnOnTime_reg[4]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            Trigger_logic/LEDTime_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.223ns  (logic 0.420ns (18.895%)  route 1.803ns (81.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=10, routed)          1.803     2.223    Trigger_logic/uCD[7]
    SLICE_X61Y12         FDCE                                         r  Trigger_logic/LEDTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.860    -0.830    Trigger_logic/SysClk
    SLICE_X61Y12         FDCE                                         r  Trigger_logic/LEDTime_reg[7]/C

Slack:                    inf
  Source:                 uCD[6]
                            (input port)
  Destination:            Trigger_logic/TurnOnTime_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.288ns  (logic 0.418ns (18.251%)  route 1.870ns (81.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  uCD[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[6]_inst/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  uCD_IOBUF[6]_inst/IBUF/O
                         net (fo=11, routed)          1.870     2.288    Trigger_logic/uCD[6]
    SLICE_X60Y14         FDCE                                         r  Trigger_logic/TurnOnTime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.859    -0.831    Trigger_logic/SysClk
    SLICE_X60Y14         FDCE                                         r  Trigger_logic/TurnOnTime_reg[6]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            Trigger_logic/TurnOnTime_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.312ns  (logic 0.420ns (18.168%)  route 1.892ns (81.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=10, routed)          1.892     2.312    Trigger_logic/uCD[7]
    SLICE_X61Y13         FDCE                                         r  Trigger_logic/TurnOnTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.859    -0.831    Trigger_logic/SysClk
    SLICE_X61Y13         FDCE                                         r  Trigger_logic/TurnOnTime_reg[7]/C

Slack:                    inf
  Source:                 uCD[0]
                            (input port)
  Destination:            Trigger_logic/TurnOnTime_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.320ns  (logic 0.403ns (17.367%)  route 1.917ns (82.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  uCD[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[0]_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  uCD_IOBUF[0]_inst/IBUF/O
                         net (fo=16, routed)          1.917     2.320    Trigger_logic/uCD[0]
    SLICE_X60Y14         FDPE                                         r  Trigger_logic/TurnOnTime_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=95, routed)          0.859    -0.831    Trigger_logic/SysClk
    SLICE_X60Y14         FDPE                                         r  Trigger_logic/TurnOnTime_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 0.210ns (5.073%)  route 3.929ns (94.927%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.025     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X29Y5          LUT3 (Prop_lut3_I1_O)        0.105     3.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.899     4.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X12Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.872ns  (logic 0.210ns (5.424%)  route 3.662ns (94.576%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.656     3.767    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X28Y0          LUT4 (Prop_lut4_I2_O)        0.105     3.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[18]_i_1/O
                         net (fo=1, routed)           0.000     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[18]
    SLICE_X28Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X28Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.871ns  (logic 0.210ns (5.425%)  route 3.661ns (94.575%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.655     3.766    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X28Y0          LUT4 (Prop_lut4_I2_O)        0.105     3.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[19]_i_1/O
                         net (fo=1, routed)           0.000     3.871    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[19]
    SLICE_X28Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X28Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.740ns  (logic 0.210ns (5.615%)  route 3.530ns (94.385%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.524     3.635    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.105     3.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[26]_i_1/O
                         net (fo=1, routed)           0.000     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[26]
    SLICE_X28Y1          FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X28Y1          FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.739ns  (logic 0.210ns (5.617%)  route 3.529ns (94.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.523     3.634    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X28Y1          LUT4 (Prop_lut4_I2_O)        0.105     3.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[29]_i_1/O
                         net (fo=1, routed)           0.000     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[29]
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.735ns  (logic 0.210ns (5.623%)  route 3.525ns (94.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.519     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X29Y1          LUT4 (Prop_lut4_I2_O)        0.105     3.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.000     3.735    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X29Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X29Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 0.210ns (5.649%)  route 3.508ns (94.351%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.502     3.613    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X28Y0          LUT4 (Prop_lut4_I2_O)        0.105     3.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[17]_i_1/O
                         net (fo=1, routed)           0.000     3.718    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[17]
    SLICE_X28Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X28Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.697ns  (logic 0.210ns (5.680%)  route 3.487ns (94.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.482     3.592    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X29Y1          LUT4 (Prop_lut4_I2_O)        0.105     3.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[14]_i_1/O
                         net (fo=1, routed)           0.000     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[14]
    SLICE_X29Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X29Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 0.210ns (5.744%)  route 3.446ns (94.256%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.441     3.551    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X31Y3          LUT4 (Prop_lut4_I2_O)        0.105     3.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[7]_i_1/O
                         net (fo=1, routed)           0.000     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[7]
    SLICE_X31Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.258     2.557    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X31Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 0.210ns (5.848%)  route 3.381ns (94.152%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.005     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X14Y6          LUT5 (Prop_lut5_I0_O)        0.105     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.376     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X28Y2          LUT4 (Prop_lut4_I2_O)        0.105     3.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[28]_i_1/O
                         net (fo=1, routed)           0.000     3.591    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[28]
    SLICE_X28Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.259     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X28Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.000ns (0.000%)  route 0.509ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.509     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X29Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X29Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.000ns (0.000%)  route 0.509ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.509     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X29Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X29Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.000ns (0.000%)  route 0.509ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.509     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X29Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X29Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.000ns (0.000%)  route 0.509ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.509     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X29Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X29Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.000ns (0.000%)  route 0.543ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X29Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X29Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.000ns (0.000%)  route 0.559ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.559     0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X30Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X30Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.000ns (0.000%)  route 0.559ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.559     0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X30Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X30Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.000ns (0.000%)  route 0.559ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.559     0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X30Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X30Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.000ns (0.000%)  route 0.559ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.559     0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X30Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X30Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.000ns (0.000%)  route 0.568ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.568     0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X29Y2          FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X29Y2          FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C





