Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/XGK/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 91bafcca3d924fe294e8d65265385205 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TB_behav xil_defaultlib.UART_RAM_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/FPGA/RAMPIC/RAMPIC.srcs/sources_1/new/UART_RAM_TFT.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [E:/FPGA/RAMPIC/RAMPIC.srcs/sources_1/new/UART_RAM_TFT.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
