

================================================================
== Synthesis Summary Report of 'axi_butterworth'
================================================================
+ General Information: 
    * Date:           Tue Jun  4 23:53:48 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        axi_butterworth
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |      Modules      |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |      & Loops      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +-------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ axi_butterworth  |  Timing|   1.12|    15395|  1.540e+05|         -|    15396|     -|        no|     -|  7 (3%)|  1429 (1%)|  1592 (2%)|    -|
    | o loop_stream     |       -|  -7.30|    15393|  1.539e+05|        49|       15|  1024|       yes|     -|       -|          -|          -|    -|
    +-------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+

