- 2025/12/16 (v3.0) Applicable devices have been expanded to AMD Xilinx UltraScale/UltraScale+ FPGAs.
- 2024/06/01 (v2.1) Improve the link initialization process so that the link is stably established.
- 2024/02/27 (v2.0) Add the high-precision mode of the MIKUMARI pulse. Add the port providing the CBT fine timing offset.
- 2023/12/12 (v1.1) Add pwrOnRst input to CBT. It resets the logics driven by clkIndep and clkIdelayRef.
