# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -t 1ns -c -do "run -all" tb 
# Start time: 15:31:53 on Aug 31,2023
# Loading work.tb
# Loading sv_std.std
# Loading work.Top
# Loading work.Accumulate
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# ** Note: $finish    : ../tb/tb.v(29)
#    Time: 63300 us  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 15:32:03 on Aug 31,2023, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
