
State Machine - |LVDS_echo_FPGA12_qsys|LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|LVDS_fpga:fpga2|state_rx
Name state_rx.t11 state_rx.t10 state_rx.t9 state_rx.t8 state_rx.t7 state_rx.t6 state_rx.t5 state_rx.t4 state_rx.t3 state_rx.t2 state_rx.t1 
state_rx.t1 0 0 0 0 0 0 0 0 0 0 0 
state_rx.t2 0 0 0 0 0 0 0 0 0 1 1 
state_rx.t3 0 0 0 0 0 0 0 0 1 0 1 
state_rx.t4 0 0 0 0 0 0 0 1 0 0 1 
state_rx.t5 0 0 0 0 0 0 1 0 0 0 1 
state_rx.t6 0 0 0 0 0 1 0 0 0 0 1 
state_rx.t7 0 0 0 0 1 0 0 0 0 0 1 
state_rx.t8 0 0 0 1 0 0 0 0 0 0 1 
state_rx.t9 0 0 1 0 0 0 0 0 0 0 1 
state_rx.t10 0 1 0 0 0 0 0 0 0 0 1 
state_rx.t11 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|LVDS_fpga:fpga2|next_state_rx
Name next_state_rx.t11 next_state_rx.t10 next_state_rx.t9 next_state_rx.t8 next_state_rx.t7 next_state_rx.t6 next_state_rx.t5 next_state_rx.t4 next_state_rx.t3 next_state_rx.t2 next_state_rx.t1 
next_state_rx.t1 0 0 0 0 0 0 0 0 0 0 0 
next_state_rx.t2 0 0 0 0 0 0 0 0 0 1 1 
next_state_rx.t3 0 0 0 0 0 0 0 0 1 0 1 
next_state_rx.t4 0 0 0 0 0 0 0 1 0 0 1 
next_state_rx.t5 0 0 0 0 0 0 1 0 0 0 1 
next_state_rx.t6 0 0 0 0 0 1 0 0 0 0 1 
next_state_rx.t7 0 0 0 0 1 0 0 0 0 0 1 
next_state_rx.t8 0 0 0 1 0 0 0 0 0 0 1 
next_state_rx.t9 0 0 1 0 0 0 0 0 0 0 1 
next_state_rx.t10 0 1 0 0 0 0 0 0 0 0 1 
next_state_rx.t11 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|LVDS_fpga:fpga2|state_tx
Name state_tx.t9 state_tx.t8 state_tx.t7 state_tx.t6 state_tx.t5 state_tx.t4 state_tx.t3 state_tx.t2 state_tx.t1 state_tx.t0 
state_tx.t0 0 0 0 0 0 0 0 0 0 0 
state_tx.t1 0 0 0 0 0 0 0 0 1 1 
state_tx.t2 0 0 0 0 0 0 0 1 0 1 
state_tx.t3 0 0 0 0 0 0 1 0 0 1 
state_tx.t4 0 0 0 0 0 1 0 0 0 1 
state_tx.t5 0 0 0 0 1 0 0 0 0 1 
state_tx.t6 0 0 0 1 0 0 0 0 0 1 
state_tx.t7 0 0 1 0 0 0 0 0 0 1 
state_tx.t8 0 1 0 0 0 0 0 0 0 1 
state_tx.t9 1 0 0 0 0 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|LVDS_fpga:fpga2|next_state_tx
Name next_state_tx.t9 next_state_tx.t8 next_state_tx.t7 next_state_tx.t6 next_state_tx.t5 next_state_tx.t4 next_state_tx.t3 next_state_tx.t2 next_state_tx.t1 next_state_tx.t0 
next_state_tx.t0 0 0 0 0 0 0 0 0 0 0 
next_state_tx.t1 0 0 0 0 0 0 0 0 1 1 
next_state_tx.t2 0 0 0 0 0 0 0 1 0 1 
next_state_tx.t3 0 0 0 0 0 0 1 0 0 1 
next_state_tx.t4 0 0 0 0 0 1 0 0 0 1 
next_state_tx.t5 0 0 0 0 1 0 0 0 0 1 
next_state_tx.t6 0 0 0 1 0 0 0 0 0 1 
next_state_tx.t7 0 0 1 0 0 0 0 0 0 1 
next_state_tx.t8 0 1 0 0 0 0 0 0 0 1 
next_state_tx.t9 1 0 0 0 0 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|core_state_mkFSMstate
Name core_state_mkFSMstate.1010 core_state_mkFSMstate.1000 core_state_mkFSMstate.0111 core_state_mkFSMstate.0110 core_state_mkFSMstate.0101 core_state_mkFSMstate.0100 core_state_mkFSMstate.0011 core_state_mkFSMstate.0010 core_state_mkFSMstate.0001 core_state_mkFSMstate.0000 
core_state_mkFSMstate.0000 0 0 0 0 0 0 0 0 0 0 
core_state_mkFSMstate.0001 0 0 0 0 0 0 0 0 1 1 
core_state_mkFSMstate.0010 0 0 0 0 0 0 0 1 0 1 
core_state_mkFSMstate.0011 0 0 0 0 0 0 1 0 0 1 
core_state_mkFSMstate.0100 0 0 0 0 0 1 0 0 0 1 
core_state_mkFSMstate.0101 0 0 0 0 1 0 0 0 0 1 
core_state_mkFSMstate.0110 0 0 0 1 0 0 0 0 0 1 
core_state_mkFSMstate.0111 0 0 1 0 0 0 0 0 0 1 
core_state_mkFSMstate.1000 0 1 0 0 0 0 0 0 0 1 
core_state_mkFSMstate.1010 1 0 0 0 0 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|LVDS_fpga:fpga1|state_rx
Name state_rx.t11 state_rx.t10 state_rx.t9 state_rx.t8 state_rx.t7 state_rx.t6 state_rx.t5 state_rx.t4 state_rx.t3 state_rx.t2 state_rx.t1 
state_rx.t1 0 0 0 0 0 0 0 0 0 0 0 
state_rx.t2 0 0 0 0 0 0 0 0 0 1 1 
state_rx.t3 0 0 0 0 0 0 0 0 1 0 1 
state_rx.t4 0 0 0 0 0 0 0 1 0 0 1 
state_rx.t5 0 0 0 0 0 0 1 0 0 0 1 
state_rx.t6 0 0 0 0 0 1 0 0 0 0 1 
state_rx.t7 0 0 0 0 1 0 0 0 0 0 1 
state_rx.t8 0 0 0 1 0 0 0 0 0 0 1 
state_rx.t9 0 0 1 0 0 0 0 0 0 0 1 
state_rx.t10 0 1 0 0 0 0 0 0 0 0 1 
state_rx.t11 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|LVDS_fpga:fpga1|next_state_rx
Name next_state_rx.t11 next_state_rx.t10 next_state_rx.t9 next_state_rx.t8 next_state_rx.t7 next_state_rx.t6 next_state_rx.t5 next_state_rx.t4 next_state_rx.t3 next_state_rx.t2 next_state_rx.t1 
next_state_rx.t1 0 0 0 0 0 0 0 0 0 0 0 
next_state_rx.t2 0 0 0 0 0 0 0 0 0 1 1 
next_state_rx.t3 0 0 0 0 0 0 0 0 1 0 1 
next_state_rx.t4 0 0 0 0 0 0 0 1 0 0 1 
next_state_rx.t5 0 0 0 0 0 0 1 0 0 0 1 
next_state_rx.t6 0 0 0 0 0 1 0 0 0 0 1 
next_state_rx.t7 0 0 0 0 1 0 0 0 0 0 1 
next_state_rx.t8 0 0 0 1 0 0 0 0 0 0 1 
next_state_rx.t9 0 0 1 0 0 0 0 0 0 0 1 
next_state_rx.t10 0 1 0 0 0 0 0 0 0 0 1 
next_state_rx.t11 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|LVDS_fpga:fpga1|state_tx
Name state_tx.t9 state_tx.t8 state_tx.t7 state_tx.t6 state_tx.t5 state_tx.t4 state_tx.t3 state_tx.t2 state_tx.t1 state_tx.t0 
state_tx.t0 0 0 0 0 0 0 0 0 0 0 
state_tx.t1 0 0 0 0 0 0 0 0 1 1 
state_tx.t2 0 0 0 0 0 0 0 1 0 1 
state_tx.t3 0 0 0 0 0 0 1 0 0 1 
state_tx.t4 0 0 0 0 0 1 0 0 0 1 
state_tx.t5 0 0 0 0 1 0 0 0 0 1 
state_tx.t6 0 0 0 1 0 0 0 0 0 1 
state_tx.t7 0 0 1 0 0 0 0 0 0 1 
state_tx.t8 0 1 0 0 0 0 0 0 0 1 
state_tx.t9 1 0 0 0 0 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|LVDS_fpga:fpga1|next_state_tx
Name next_state_tx.t9 next_state_tx.t8 next_state_tx.t7 next_state_tx.t6 next_state_tx.t5 next_state_tx.t4 next_state_tx.t3 next_state_tx.t2 next_state_tx.t1 next_state_tx.t0 
next_state_tx.t0 0 0 0 0 0 0 0 0 0 0 
next_state_tx.t1 0 0 0 0 0 0 0 0 1 1 
next_state_tx.t2 0 0 0 0 0 0 0 1 0 1 
next_state_tx.t3 0 0 0 0 0 0 1 0 0 1 
next_state_tx.t4 0 0 0 0 0 1 0 0 0 1 
next_state_tx.t5 0 0 0 0 1 0 0 0 0 1 
next_state_tx.t6 0 0 0 1 0 0 0 0 0 1 
next_state_tx.t7 0 0 1 0 0 0 0 0 0 1 
next_state_tx.t8 0 1 0 0 0 0 0 0 0 1 
next_state_tx.t9 1 0 0 0 0 0 0 0 0 1 

State Machine - |LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate
Name core_state_mkFSMstate.1010 core_state_mkFSMstate.1000 core_state_mkFSMstate.0111 core_state_mkFSMstate.0110 core_state_mkFSMstate.0101 core_state_mkFSMstate.0100 core_state_mkFSMstate.0011 core_state_mkFSMstate.0010 core_state_mkFSMstate.0001 core_state_mkFSMstate.0000 
core_state_mkFSMstate.0000 0 0 0 0 0 0 0 0 0 0 
core_state_mkFSMstate.0001 0 0 0 0 0 0 0 0 1 1 
core_state_mkFSMstate.0010 0 0 0 0 0 0 0 1 0 1 
core_state_mkFSMstate.0011 0 0 0 0 0 0 1 0 0 1 
core_state_mkFSMstate.0100 0 0 0 0 0 1 0 0 0 1 
core_state_mkFSMstate.0101 0 0 0 0 1 0 0 0 0 1 
core_state_mkFSMstate.0110 0 0 0 1 0 0 0 0 0 1 
core_state_mkFSMstate.0111 0 0 1 0 0 0 0 0 0 1 
core_state_mkFSMstate.1000 0 1 0 0 0 0 0 0 0 1 
core_state_mkFSMstate.1010 1 0 0 0 0 0 0 0 0 1 
