#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 26 21:17:42 2020
# Process ID: 25816
# Current directory: C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.runs/synth_1
# Command line: vivado.exe -log hack_xor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hack_xor.tcl
# Log file: C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.runs/synth_1/hack_xor.vds
# Journal file: C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hack_xor.tcl -notrace
Command: synth_design -top hack_xor -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9968
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hack_xor' [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_xor.vhd:39]
INFO: [Synth 8-3491] module 'hack_and' declared at 'C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_and.vhd:24' bound to instance 'use_and0' of component 'hack_and' [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_xor.vhd:47]
INFO: [Synth 8-638] synthesizing module 'hack_and' [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_and.vhd:30]
INFO: [Synth 8-3491] module 'hack_not' declared at 'C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_not.vhd:22' bound to instance 'output' of component 'hack_not' [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_and.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hack_not' [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_not.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'hack_not' (1#1) [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_not.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'hack_and' (2#1) [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_and.vhd:30]
INFO: [Synth 8-3491] module 'hack_not' declared at 'C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_not.vhd:22' bound to instance 'use_not' of component 'hack_not' [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_xor.vhd:48]
INFO: [Synth 8-3491] module 'hack_or' declared at 'C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_or.vhd:22' bound to instance 'use_or' of component 'hack_or' [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_xor.vhd:49]
INFO: [Synth 8-638] synthesizing module 'hack_or' [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_or.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hack_or' (3#1) [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_or.vhd:28]
INFO: [Synth 8-3491] module 'hack_and' declared at 'C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_and.vhd:24' bound to instance 'use_and1' of component 'hack_and' [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_xor.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'hack_xor' (4#1) [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/sources_1/new/hack_xor.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 996.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 996.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 996.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1006.852 ; gain = 9.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1006.852 ; gain = 9.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1025.926 ; gain = 28.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1031.730 ; gain = 34.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1031.730 ; gain = 34.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1031.730 ; gain = 34.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1031.730 ; gain = 34.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1031.730 ; gain = 34.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1031.730 ; gain = 34.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1031.730 ; gain = 34.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 1031.730 ; gain = 34.734
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1031.730 ; gain = 34.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1043.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 1045.719 ; gain = 48.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/bmitc/Documents/Vivado/nand2tetris/nand2tetris.runs/synth_1/hack_xor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hack_xor_utilization_synth.rpt -pb hack_xor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 26 21:19:57 2020...
