$date
	Sat Jan 13 14:58:39 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pu_accum_tb $end
$var wire 4 ! data_out [3:0] $end
$var reg 1 " RST $end
$var reg 4 # attr_in [3:0] $end
$var reg 1 $ clk $end
$var reg 4 % data_in [3:0] $end
$var reg 1 & signal_init $end
$var reg 1 ' signal_load $end
$var reg 1 ( signal_neg $end
$var reg 1 ) signal_oe $end
$scope module unit_under_test $end
$var wire 4 * attr_in [3:0] $end
$var wire 1 $ clk $end
$var wire 4 + data_in [3:0] $end
$var wire 1 & signal_init $end
$var wire 1 ' signal_load $end
$var wire 1 ( signal_neg $end
$var wire 1 ) signal_oe $end
$var wire 5 , wacc [4:0] $end
$var wire 1 - carry $end
$var reg 5 . acc [4:0] $end
$var reg 4 / attr_out [3:0] $end
$var reg 4 0 data_out [3:0] $end
$var reg 4 1 ext_arg [3:0] $end
$var reg 4 2 int_arg [3:0] $end
$var reg 1 3 overflow $end
$upscope $end
$scope task Initialization $end
$var reg 4 4 id [3:0] $end
$upscope $end
$scope task Load $end
$var reg 4 5 id [3:0] $end
$upscope $end
$scope task Send_attr_in $end
$var reg 4 6 attr [3:0] $end
$upscope $end
$scope task Send_neg $end
$var reg 1 7 x_neg $end
$upscope $end
$scope task Send_value $end
$var reg 4 8 data [3:0] $end
$upscope $end
$scope task nop $end
$upscope $end
$scope task outputdata $end
$var reg 1 9 sig $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9
bx 8
x7
bx 6
bx 5
bx 4
x3
bx 2
bx 1
bx 0
bx /
bx .
x-
bx ,
b0 +
b0 *
0)
0(
0'
0&
b0 %
0$
b0 #
1"
bx !
$end
#5
b0 /
b0 !
b0 0
0"
1$
#10
0$
#15
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
09
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
#205
1$
#210
0$
#215
1$
