irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s039: Started on Nov 20, 2020 at 18:36:30 CST
irun
	/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv
	+incdir+/home/eric/Documents/VLSI/Hw3/N26091530/./src+/home/eric/Documents/VLSI/Hw3/N26091530/./src/AXI+/home/eric/Documents/VLSI/Hw3/N26091530/./include+/home/eric/Documents/VLSI/Hw3/N26091530/./sim
	+define+prog0
	-define CYCLE=10.0
	-define MAX=6000000
	+access+r
	+prog_path=/home/eric/Documents/VLSI/Hw3/N26091530/./sim/prog0

   User defined plus("+") options:
	+prog_path=/home/eric/Documents/VLSI/Hw3/N26091530/./sim/prog0

file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv
`define CYCLE 8.0 // Cycle time
                               |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,2|31): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
    if(rst) state <= `SRAM_WRAPPER_INI;
                                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,146|37): `SRAM_WRAPPER_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 146, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    if(rst) state <= `SRAM_WRAPPER_INI;
                                      |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,146|38): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 146, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_INI   : begin
                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,149|28): `SRAM_WRAPPER_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 149, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_INI   : begin
                                |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,149|32): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 149, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_INI   : begin
                                      |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,149|38): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 149, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
                    state       <= `SRAM_WRAPPER_GETRA;
                                                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,151|53): `SRAM_WRAPPER_GETRA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 151, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
                    state       <= `SRAM_WRAPPER_GETRA;
                                                      |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,151|54): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 151, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
                    state       <= `SRAM_WRAPPER_GETWA;
                                                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,156|53): `SRAM_WRAPPER_GETWA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 156, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
                    state       <= `SRAM_WRAPPER_GETWA;
                                                      |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,156|54): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 156, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
                    state       <= `SRAM_WRAPPER_INI;
                                                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,164|51): `SRAM_WRAPPER_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 164, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
                    state       <= `SRAM_WRAPPER_INI;
                                                    |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,164|52): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 164, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_GETRA : state <= `SRAM_WRAPPER_SEND;
                              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,171|30): `SRAM_WRAPPER_GETRA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 171, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_GETRA : state <= `SRAM_WRAPPER_SEND;
                                      |
ncvlog: *W,EXPLBL (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,171|38): This statement block not labeled.
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 171, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_GETRA : state <= `SRAM_WRAPPER_SEND;
                                         |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,171|41): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 171, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_GETRA : state <= `SRAM_WRAPPER_SEND;
                                                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,171|60): `SRAM_WRAPPER_SEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 171, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_SEND  : state <= (RREADY)?`SRAM_WRAPPER_INI:`SRAM_WRAPPER_SEND;
                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,172|29): `SRAM_WRAPPER_SEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 172, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_SEND  : state <= (RREADY)?`SRAM_WRAPPER_INI:`SRAM_WRAPPER_SEND;
                                |
ncvlog: *E,EXPENM (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,172|32): expecting the keyword 'endmodule' [12.1(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 172, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_SEND  : state <= (RREADY)?`SRAM_WRAPPER_INI:`SRAM_WRAPPER_SEND;
                                                                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,172|68): `SRAM_WRAPPER_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 172, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_SEND  : state <= (RREADY)?`SRAM_WRAPPER_INI:`SRAM_WRAPPER_SEND;
                                                                                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,172|87): `SRAM_WRAPPER_SEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 172, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_GETWA : state <= (WVALID)?`SRAM_WRAPPER_GETW:`SRAM_WRAPPER_GETWA;
                              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,173|30): `SRAM_WRAPPER_GETWA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 173, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_GETWA : state <= (WVALID)?`SRAM_WRAPPER_GETW:`SRAM_WRAPPER_GETWA;
                                                                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,173|69): `SRAM_WRAPPER_GETW: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 173, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_GETWA : state <= (WVALID)?`SRAM_WRAPPER_GETW:`SRAM_WRAPPER_GETWA;
                                                                                         |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,173|89): `SRAM_WRAPPER_GETWA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 173, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_GETW  : state <= `SRAM_WRAPPER_WRITE;
                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,174|29): `SRAM_WRAPPER_GETW: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 174, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_GETW  : state <= `SRAM_WRAPPER_WRITE;
                                                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,174|61): `SRAM_WRAPPER_WRITE: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 174, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_WRITE : state <= (BREADY)?`SRAM_WRAPPER_INI:`SRAM_WRAPPER_WRITE;
                              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,175|30): `SRAM_WRAPPER_WRITE: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 175, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_WRITE : state <= (BREADY)?`SRAM_WRAPPER_INI:`SRAM_WRAPPER_WRITE;
                                                                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,175|68): `SRAM_WRAPPER_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 175, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `SRAM_WRAPPER_WRITE : state <= (BREADY)?`SRAM_WRAPPER_INI:`SRAM_WRAPPER_WRITE;
                                                                                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,175|88): `SRAM_WRAPPER_WRITE: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 175, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `SRAM_WRAPPER_INI: begin
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,182|24): `SRAM_WRAPPER_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 182, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `SRAM_WRAPPER_GETRA: begin
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,205|26): `SRAM_WRAPPER_GETRA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 205, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `SRAM_WRAPPER_SEND: begin
                         |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,228|25): `SRAM_WRAPPER_SEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 228, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `SRAM_WRAPPER_GETWA: begin
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,251|26): `SRAM_WRAPPER_GETWA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 251, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	`SRAM_WRAPPER_GETW: begin
	                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,274|18): `SRAM_WRAPPER_GETW: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 274, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `SRAM_WRAPPER_WRITE: begin
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv,297|26): `SRAM_WRAPPER_WRITE: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/SRAM_wrapper.sv line 297, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 1, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.SRAM_wrapper:sv
		errors: 32, warnings: 1
	module worklib.read_address_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.read_address_decoder:sv
		errors: 0, warnings: 0
	module worklib.read_data_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.read_data_decoder:sv
		errors: 0, warnings: 0
	module worklib.write_address_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.write_address_decoder:sv
		errors: 0, warnings: 0
	module worklib.write_data_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.write_data_decoder:sv
		errors: 0, warnings: 0
	module worklib.write_response_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.write_response_decoder:sv
		errors: 0, warnings: 0
	module worklib.AXI:sv
		errors: 0, warnings: 0
    output  logic[`pc_size-1:0]  pc_out,
                         |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv,5|25): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  logic[`data_size-1:0] data_out,
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv,6|27): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`pc_size-1:0]   pc_in,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv,7|20): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`data_size-1:0] data_in,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv,8|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        data_out <= `data_size'b0;
                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv,18|29): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv line 18, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        data_out <= `data_size'b0;
                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv,26|29): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if_id_reg.sv line 26, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.if_id_reg:sv
		errors: 6, warnings: 0
    output  [`pc_size-1:0] pc_out,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_adder.sv,5|20): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_adder.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`pc_size-1:0] pc_in
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_adder.sv,6|20): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_adder.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.pc_adder:sv
		errors: 2, warnings: 0
    output [`pc_size-1:0] out,
                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_mux.sv,5|19): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_mux.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`pc_size-1:0] in0,
                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_mux.sv,6|19): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_mux.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`pc_size-1:0] in1,
                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_mux.sv,7|19): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_mux.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.pc_mux:sv
		errors: 3, warnings: 0
    output  logic[`pc_size-1:0] pc_out, 
                         |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_reg.sv,5|25): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_reg.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`pc_size-1:0] pc_in, 
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_reg.sv,6|20): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/pc_reg.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.pc_reg:sv
		errors: 2, warnings: 0
    output [`pc_size-1:0] pc_if_id,
                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv,9|19): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output [`data_size-1:0] data_out,  //new(data to id stage)
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv,10|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`pc_size-1:0] branch_pc,
                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv,15|19): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 15, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] data_in,  //new (data from sram)
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv,17|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 17, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`pc_size-1:0] pc_mux_out,pc_add4,pc_reg_out,stallmux_out;
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv,25|14): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 25, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`pc_size-1:0] branch_pc_reg;
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv,28|14): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 28, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        branch_pc_reg <= `pc_size'b0;
                                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv,32|32): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 32, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        branch_pc_reg <= `pc_size'b0;
                                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv,40|32): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/if.sv line 40, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.IF:sv
		errors: 8, warnings: 0
    output logic[`data_size-1:0] data_r1,
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv,5|26): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output logic[`data_size-1:0] data_r2,
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv,6|26): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]    read_r1,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv,7|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]    read_r2,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv,8|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]    write_rd,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv,9|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0]      write_data,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv,10|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0] reg_ [`reg_num-1:0];
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv,16|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv line 16, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0] reg_ [`reg_num-1:0];
                                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv,16|36): `reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/registers.sv line 16, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.registers:sv
		errors: 8, warnings: 0
            aluop = `ALUOP_R;
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,32|27): `ALUOP_R: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 32, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            aluop = `ALUOP_R;
                            |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,32|28): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 32, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            aluop = `ALUOP_I;
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,44|27): `ALUOP_I: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 44, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            aluop = `ALUOP_I;
                            |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,44|28): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 44, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            aluop = `ALUOP_SL;
                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,56|28): `ALUOP_SL: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 56, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            aluop = `ALUOP_SL;
                             |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,56|29): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 56, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            aluop = `ALUOP_SL;
                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,80|28): `ALUOP_SL: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 80, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            aluop = `ALUOP_SL;
                             |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,80|29): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 80, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            aluop = `ALUOP_U;
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,116|27): `ALUOP_U: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 116, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            aluop = `ALUOP_U;
                            |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv,116|28): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/control.sv line 116, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.control:sv
		errors: 10, warnings: 0
    input  [`log_reg_num-1:0]id_ex_rd,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/hazard_detector.sv,14|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/hazard_detector.sv line 14, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]ex_mem_rd,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/hazard_detector.sv,15|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/hazard_detector.sv line 15, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]if_id_r1,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/hazard_detector.sv,16|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/hazard_detector.sv line 16, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]if_id_r2
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/hazard_detector.sv,17|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/hazard_detector.sv line 17, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.hazard_detector:sv
		errors: 4, warnings: 0
    output  logic[`data_size-1:0] imm,
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,5|27): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`ins_size-1:0] ins
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,6|21): `ins_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `I_OP: begin
            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,11|12): `I_OP: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 11, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `I_OP: begin
             |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,11|13): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 11, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `I_OP: begin
                   |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,11|19): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 11, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `I_OP_L: begin
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,19|14): `I_OP_L: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 19, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `I_OP_L: begin
                     |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,19|21): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 19, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `I_OP_J: begin
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,27|14): `I_OP_J: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 27, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `I_OP_J: begin
                     |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,27|21): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 27, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `S_OP: begin
            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,35|12): `S_OP: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 35, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `S_OP: begin
                   |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,35|19): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 35, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `B_OP: begin
            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,46|12): `B_OP: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 46, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `B_OP: begin
                   |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,46|19): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 46, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `U_OP_1: begin
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,59|14): `U_OP_1: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 59, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `U_OP_1: begin
                     |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,59|21): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 59, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `U_OP_2: begin
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,67|14): `U_OP_2: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 67, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `U_OP_2: begin
                     |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,67|21): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 67, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `J_OP: begin
            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,75|12): `J_OP: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 75, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        `J_OP: begin
                   |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,75|19): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 75, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        default: imm = 32'b0;
              |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,88|14): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 88, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    endcase
          |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv,89|10): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/imm_gen.sv line 89, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.imm_gen:sv
		errors: 21, warnings: 0
    output [`data_size-1:0] imm_out,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/shift_left.sv,4|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/shift_left.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] imm_in
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/shift_left.sv,5|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/shift_left.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.shift_left:sv
		errors: 2, warnings: 0
    output logic[`pc_size-1:0]   pc_out,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/addsum.sv,4|24): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/addsum.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`pc_size-1:0]   pc_in,
                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/addsum.sv,5|19): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/addsum.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] r1_in,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/addsum.sv,7|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/addsum.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] imm_in
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/addsum.sv,8|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/addsum.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.addsum:sv
		errors: 4, warnings: 0
    input  [`data_size-1:0]r1_data,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,6|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0]r2_data,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,7|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BEQ: begin
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,14|21): `FUNC3_BEQ: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 14, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BEQ: begin
                      |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,14|22): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 14, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BEQ: begin
                            |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,14|28): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 14, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BNE: begin
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,20|21): `FUNC3_BNE: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 20, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BNE: begin
                            |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,20|28): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 20, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BLT: begin
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,26|21): `FUNC3_BLT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 26, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BLT: begin
                            |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,26|28): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 26, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BGE: begin
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,32|21): `FUNC3_BGE: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 32, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BGE: begin
                            |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,32|28): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 32, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BLTU: begin
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,38|22): `FUNC3_BLTU: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 38, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BLTU: begin
                             |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,38|29): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 38, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BGEU: begin
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,44|22): `FUNC3_BGEU: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 44, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `FUNC3_BGEU: begin
                             |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,44|29): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 44, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            default: begin
                  |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,50|18): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 50, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        endcase 
              |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv,53|14): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/comparison.sv line 53, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.comparison:sv
		errors: 17, warnings: 0
	module worklib.id_mux:sv
		errors: 0, warnings: 0
    output  logic[`log_reg_num-1:0] r1_out,
                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,6|29): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  logic[`log_reg_num-1:0] r2_out,
                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,7|29): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  logic[`log_reg_num-1:0] rd_out,
                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,8|29): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  logic[`pc_size-1:0] pc_out,
                         |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,16|25): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 16, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  logic [`data_size-1:0]imm_out,
                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,18|28): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 18, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  logic [`data_size-1:0]r1_data_out,
                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,20|28): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 20, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  logic [`data_size-1:0]r2_data_out, 
                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,21|28): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 21, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`log_reg_num-1:0] r1_in,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,23|22): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 23, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`log_reg_num-1:0] r2_in,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,24|22): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 24, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`log_reg_num-1:0] rd_in,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,25|22): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 25, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`pc_size-1:0] pc_in,
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,33|18): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 33, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`data_size-1:0]imm_in,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,35|20): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 35, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`data_size-1:0]r1_data_in,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,37|20): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 37, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`data_size-1:0]r2_data_in, 
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv,38|20): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_ex_reg.sv line 38, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.id_ex_reg:sv
		errors: 14, warnings: 0
    output logic [`data_size-1:0] out,
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv,5|27): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 13, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] in0,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv,6|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 13, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] in1,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv,7|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 13, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] in2,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv,8|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 13, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] in3,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv,9|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id_mux_4inputs.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 13, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.id_mux_4inputs:sv
		errors: 5, warnings: 0
	module worklib.id_flush_branch:sv
		errors: 0, warnings: 0
    output  [`log_reg_num-1:0]r1,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,17|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 17, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`log_reg_num-1:0]r2,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,18|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 18, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`log_reg_num-1:0]rd,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,19|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 19, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`data_size-1:0]  r1_data,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,20|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 20, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`data_size-1:0]  r2_data,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,21|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 21, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`data_size-1:0]  imm,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,22|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 22, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`pc_size-1:0]branch_pc,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,31|20): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 31, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`pc_size-1:0]pc_out,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,33|20): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 33, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`log_reg_num-1:0]r1_to_forwarding,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,43|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 43, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`log_reg_num-1:0]r2_to_forwarding,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,44|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 44, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`ins_size-1:0]  ins_in,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,47|21): `ins_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 47, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`pc_size-1:0]   pc_in,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,48|20): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 48, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0]   id_ex_rd,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,53|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 53, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0]   ex_mem_rd,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,54|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 54, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`data_size-1:0]     wb_data,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,55|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 55, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0]   wb_rd, 
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,56|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 56, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`data_size-1:0]     wb_result,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,57|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 57, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`pc_size-1:0] imm_out0;
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,69|14): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 69, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0] r1_data0, r2_data0, r1_data1, r2_data1;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv,70|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/id.sv line 70, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 3, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.ID:sv
		errors: 19, warnings: 0
    `ALUOP_R: begin
           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,15|11): `ALUOP_R: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 15, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    `ALUOP_R: begin
            |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,15|12): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 15, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    `ALUOP_R: begin
                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,15|18): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 15, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0000: out = `ALUADD;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,17|33): `ALUADD: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 17, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0000: out = `ALUADD;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,17|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 17, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b1000: out = `ALUSUB;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,18|33): `ALUSUB: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 18, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b1000: out = `ALUSUB;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,18|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 18, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0001: out = `ALUSLL;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,19|33): `ALUSLL: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 19, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0001: out = `ALUSLL;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,19|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 19, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0010: out = `ALUSLT;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,20|33): `ALUSLT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 20, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0010: out = `ALUSLT;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,20|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 20, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0011: out = `ALUSLTU;
                                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,21|34): `ALUSLTU: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 21, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0011: out = `ALUSLTU;
                                   |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,21|35): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 21, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0100: out = `ALUXOR;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,22|33): `ALUXOR: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 22, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0100: out = `ALUXOR;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,22|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 22, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0101: out = `ALUSRL;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,23|33): `ALUSRL: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 23, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0101: out = `ALUSRL;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,23|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 23, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b1101: out = `ALUSRA;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,24|33): `ALUSRA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 24, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b1101: out = `ALUSRA;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,24|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 24, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0110: out = `ALUOR;
                                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,25|32): `ALUOR: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 25, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0110: out = `ALUOR;
                                 |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,25|33): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 25, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0111: out = `ALUAND;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,26|33): `ALUAND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 26, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            4'b0111: out = `ALUAND;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,26|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 26, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            default: out = `ALUADD;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,27|33): `ALUADD: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 27, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            default: out = `ALUADD;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,27|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 27, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    `ALUOP_U: begin
           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,30|11): `ALUOP_U: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 30, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    `ALUOP_U: begin
                  |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,30|18): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 30, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        out = `ALULUI;
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,31|20): `ALULUI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 31, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        out = `ALULUI;
                     |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,31|21): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 31, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    `ALUOP_I: begin
           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,33|11): `ALUOP_I: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 33, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    `ALUOP_I: begin
                  |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,33|18): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 33, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b000: out = `ALUADD;
                                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,35|32): `ALUADD: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 35, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b000: out = `ALUADD;
                                 |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,35|33): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 35, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b010: out = `ALUSLT;
                                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,36|32): `ALUSLT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 36, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b010: out = `ALUSLT;
                                 |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,36|33): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 36, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b011: out = `ALUSLTU;
                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,37|33): `ALUSLTU: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 37, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b011: out = `ALUSLTU;
                                  |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,37|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 37, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b100: out = `ALUXOR;
                                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,38|32): `ALUXOR: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 38, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b100: out = `ALUXOR;
                                 |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,38|33): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 38, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b110: out = `ALUOR;
                               |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,39|31): `ALUOR: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 39, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b110: out = `ALUOR;
                                |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,39|32): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 39, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b111: out = `ALUAND;
                                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,40|32): `ALUAND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 40, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b111: out = `ALUAND;
                                 |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,40|33): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 40, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b001: out = `ALUSLL;
                                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,41|32): `ALUSLL: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 41, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b001: out = `ALUSLL;
                                 |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,41|33): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 41, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b101: out = ins_30_14_12[3]?`ALUSRA:`ALUSRL; 
                                                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,42|48): `ALUSRA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 42, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b101: out = ins_30_14_12[3]?`ALUSRA:`ALUSRL; 
                                                 |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,42|49): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 42, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b101: out = ins_30_14_12[3]?`ALUSRA:`ALUSRL; 
                                                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,42|56): `ALUSRL: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 42, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            3'b101: out = ins_30_14_12[3]?`ALUSRA:`ALUSRL; 
                                                         |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,42|57): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 42, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    `ALUOP_SL: begin
            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,45|12): `ALUOP_SL: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 45, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    `ALUOP_SL: begin
                   |
ncvlog: *E,EXPIDN (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,45|19): expecting an identifier [SystemVerilog].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 45, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        out = `ALUADD;
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,46|20): `ALUADD: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 46, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        out = `ALUADD;
                     |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,46|21): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 46, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    endcase
          |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv,48|10): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu_control.sv line 48, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.alu_control:sv
		errors: 54, warnings: 0
    output [`data_size-1:0] zero,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,5|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output logic[`data_size-1:0] result,
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,6|26): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] data1,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,7|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] data2,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,8|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`func_size-1:0] func,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,9|21): `func_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUADD :   result = data1+data2;
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,18|18): `ALUADD: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 18, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUADD :   result = data1+data2;
                    |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,18|20): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 18, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUADD :   result = data1+data2;
                               |
ncvlog: *E,CSISYX (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,18|31): case item syntax error [9.5(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 18, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUADD :   result = data1+data2;
                                      |
ncvlog: *E,MISEXX (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,18|38): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 18, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSUB :   result = data1-data2;
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,19|18): `ALUSUB: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 19, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSUB :   result = data1-data2;
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,19|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 19, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSLL :   result = data1<<data2[4:0];
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,20|18): `ALUSLL: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 20, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSLL :   result = data1<<data2[4:0];
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,20|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 20, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSLT :   result = ($signed(data1)<$signed(data2))?32'b1:32'b0;
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,21|18): `ALUSLT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 21, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSLT :   result = ($signed(data1)<$signed(data2))?32'b1:32'b0;
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,21|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 21, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSLTU:   result = (data1<data2)?32'b1:32'b0;
                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,22|19): `ALUSLTU: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 22, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSLTU:   result = (data1<data2)?32'b1:32'b0;
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,22|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 22, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUXOR :   result = data1^data2;
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,23|18): `ALUXOR: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 23, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUXOR :   result = data1^data2;
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,23|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 23, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSRL :   result = data1>>data2[4:0];
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,24|18): `ALUSRL: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 24, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSRL :   result = data1>>data2[4:0];
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,24|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 24, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSRA :   result = $unsigned($signed(data1)>>>data2[4:0]);
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,25|18): `ALUSRA: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 25, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUSRA :   result = $unsigned($signed(data1)>>>data2[4:0]);
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,25|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 25, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUOR  :   result = data1|data2;
                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,26|17): `ALUOR: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 26, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUOR  :   result = data1|data2;
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,26|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 26, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUAND :   result = data1&data2;
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,27|18): `ALUAND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 27, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALUAND :   result = data1&data2;
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,27|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 27, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALULUI :   result = data2;
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,28|18): `ALULUI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 28, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            `ALULUI :   result = data2;
                    |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,28|20): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 28, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
            default :   result = 0;
                  |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,29|18): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 29, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        endcase
              |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv,30|14): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/alu.sv line 30, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.alu:sv
		errors: 31, warnings: 0
    output logic[`data_size-1:0]   result_out,
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv,5|26): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output logic[`data_size-1:0]   data2_out,
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv,6|26): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output logic[`log_reg_num-1:0] rd_out,
                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv,7|28): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0]   result_in,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv,14|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv line 14, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0]   data2_in,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv,15|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv line 15, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0] rd_in,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv,16|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mem_reg.sv line 16, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.ex_mem_reg:sv
		errors: 6, warnings: 0
	module worklib.ex_mux_2bits:sv
		errors: 0, warnings: 0
    output logic[`data_size-1:0] out,
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv,5|26): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] in0,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv,6|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] in1,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv,7|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] in2,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv,8|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0] in3,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv,9|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex_mux_4inputs.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.ex_mux_4inputs:sv
		errors: 5, warnings: 0
    input  [`log_reg_num-1:0]if_id_r1,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv,10|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv line 10, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]if_id_r2,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv,11|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv line 11, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]id_ex_r1,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv,12|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]id_ex_r2,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv,13|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv line 13, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]ex_mem_rd,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv,14|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv line 14, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`log_reg_num-1:0]mem_wb_rd,
                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv,15|23): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/forwarding.sv line 15, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.forwarding:sv
		errors: 6, warnings: 0
    output  [`data_size-1:0]   result,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,12|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`data_size-1:0]   data2_out,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,13|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 13, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`log_reg_num-1:0] rd_out,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,14|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 14, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output  [`data_size-1:0] zero, //connect with the alu zero directly
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,19|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 19, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`data_size-1:0]   data1_in,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,33|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 33, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`data_size-1:0]   data2_in,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,34|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 34, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`data_size-1:0]   imm_in,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,35|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 35, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0] id_r1_in,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,36|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 36, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0] id_r2_in,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,37|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 37, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0] r1_in,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,38|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 38, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0] r2_in,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,39|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 39, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0] rd_in,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,40|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 40, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`data_size-1:0]   wb_data,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,42|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 42, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0] ex_mem_rd,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,43|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 43, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`log_reg_num-1:0] mem_wb_rd,
                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,44|24): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 44, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`data_size-1:0]ex_mem_result,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,47|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 47, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`pc_size-1:0]pc_in,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,49|20): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 49, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0]result0, data1_0, data2_0, data2_1;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv,58|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/ex.sv line 58, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.EX:sv
		errors: 18, warnings: 0
    output logic [`data_size-1:0] result_out,
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv,4|27): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output logic [`log_reg_num-1:0] rd_out,
                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv,5|29): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output logic [`data_size-1:0]mem_out,
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv,9|27): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`data_size-1:0] result_in,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv,11|20): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv line 11, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`log_reg_num-1:0] rd_in,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv,12|22): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`data_size-1:0]mem_in,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv,16|20): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/mem_wb_reg.sv line 16, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.mem_wb_reg:sv
		errors: 6, warnings: 0
    output logic[`data_size-1:0] shifted_data,
                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/data_control.sv,5|26): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/data_control.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0]data
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/data_control.sv,8|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/data_control.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.data_control:sv
		errors: 2, warnings: 0
    output[`data_size-1:0] out,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_mux.sv,4|20): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_mux.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`data_size-1:0] in0,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_mux.sv,5|20): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_mux.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input [`data_size-1:0] in1,
                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_mux.sv,6|20): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_mux.sv line 6, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 7, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.wb_mux:sv
		errors: 3, warnings: 0
    output  logic[`data_size-1:0]out,
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_converter.sv,4|27): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_converter.sv line 4, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input   [`data_size-1:0]in,
                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_converter.sv,5|22): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_converter.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
        for(int i=`data_size-1;i>7;i--)begin
                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_converter.sv,12|27): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/wb_converter.sv line 12, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.wb_converter:sv
		errors: 3, warnings: 0
    output [`data_size-1:0]i_di,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,14|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 14, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    output [`data_size-1:0]d_di,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,20|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 20, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0]i_do,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,22|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 22, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
    input  [`data_size-1:0]d_do,
                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,23|21): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 23, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`pc_size-1:0] pc_if_id_out;
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,39|14): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 39, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0] ins_if_id_out;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,40|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 40, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`pc_size-1:0]branch_pc_0;
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,45|14): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 45, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0]r1_data_0, r2_data_0, imm_0;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,47|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 47, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`log_reg_num-1:0]r1_to_forwarding,r2_to_forwarding;
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,54|18): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 54, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`pc_size-1:0] pc_0;
              |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,55|14): `pc_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 55, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0]result_1;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,59|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 59, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`log_reg_num-1:0]rd_1;
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,60|18): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 60, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0]zero;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,62|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 62, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0]data2_to_control;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,66|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 66, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0]result_0;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,68|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 68, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`log_reg_num-1:0]rd_0;
                  |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,70|18): `log_reg_num: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 70, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0] d_do_out;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,73|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 73, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0]wb_data;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,75|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 75, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
logic [`data_size-1:0]convertdo;
                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv,76|16): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/cpu.sv line 76, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 2, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.cpu:sv
		errors: 19, warnings: 0
	logic [`data_size-1:0]i_di;
	                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,65|17): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 65, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	logic [`data_size-1:0]d_di;
	                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,71|17): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 71, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	logic [`data_size-1:0]i_do;
	                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,73|17): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 73, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	logic [`data_size-1:0]d_do;
	                |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,74|17): `data_size: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 74, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		M0_state <= `CPU_WRAPPER_RM0_INI;
		                               |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,119|33): `CPU_WRAPPER_RM0_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 119, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		M0_state <= `CPU_WRAPPER_RM0_INI;
		                                |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,119|34): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 119, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_INI:   begin
			                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,124|22): `CPU_WRAPPER_RM0_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 124, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_INI:   begin
			                    |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,124|23): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 124, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_INI:   begin
			                            |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,124|31): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 124, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
				M0_state <= (i_oe)?`CPU_WRAPPER_RM0_SEND:`CPU_WRAPPER_RM0_INI;
				                                       |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,125|43): `CPU_WRAPPER_RM0_SEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 125, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
				M0_state <= (i_oe)?`CPU_WRAPPER_RM0_SEND:`CPU_WRAPPER_RM0_INI;
				                                        |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,125|44): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 125, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
				M0_state <= (i_oe)?`CPU_WRAPPER_RM0_SEND:`CPU_WRAPPER_RM0_INI;
				                                                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,125|64): `CPU_WRAPPER_RM0_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 125, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
				M0_state <= (i_oe)?`CPU_WRAPPER_RM0_SEND:`CPU_WRAPPER_RM0_INI;
				                                                             |
ncvlog: *E,ILLPRI (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,125|65): illegal expression primary [4.2(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 125, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_SEND:	M0_state <= (ARREADY_M0)?`CPU_WRAPPER_RM0_WAIT:`CPU_WRAPPER_RM0_SEND;
			                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,128|23): `CPU_WRAPPER_RM0_SEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 128, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_SEND:	M0_state <= (ARREADY_M0)?`CPU_WRAPPER_RM0_WAIT:`CPU_WRAPPER_RM0_SEND;
			                      	       |
ncvlog: *W,EXPLBL (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,128|33): This statement block not labeled.
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 128, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_SEND:	M0_state <= (ARREADY_M0)?`CPU_WRAPPER_RM0_WAIT:`CPU_WRAPPER_RM0_SEND;
			                      	          |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,128|36): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 128, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_SEND:	M0_state <= (ARREADY_M0)?`CPU_WRAPPER_RM0_WAIT:`CPU_WRAPPER_RM0_SEND;
			                      	                        |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,128|50): expecting a statement [9(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 128, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_SEND:	M0_state <= (ARREADY_M0)?`CPU_WRAPPER_RM0_WAIT:`CPU_WRAPPER_RM0_SEND;
			                      	                                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,128|71): `CPU_WRAPPER_RM0_WAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 128, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_SEND:	M0_state <= (ARREADY_M0)?`CPU_WRAPPER_RM0_WAIT:`CPU_WRAPPER_RM0_SEND;
			                      	                                                                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,128|93): `CPU_WRAPPER_RM0_SEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 128, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_WAIT:	M0_state <= (RVALID_M0)?`CPU_WRAPPER_RM0_INI:`CPU_WRAPPER_RM0_WAIT;
			                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,129|23): `CPU_WRAPPER_RM0_WAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 129, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_WAIT:	M0_state <= (RVALID_M0)?`CPU_WRAPPER_RM0_INI:`CPU_WRAPPER_RM0_WAIT;
			                     |
ncvlog: *E,EXPENM (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,129|24): expecting the keyword 'endmodule' [12.1(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 129, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_WAIT:	M0_state <= (RVALID_M0)?`CPU_WRAPPER_RM0_INI:`CPU_WRAPPER_RM0_WAIT;
			                      	                                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,129|69): `CPU_WRAPPER_RM0_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 129, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM0_WAIT:	M0_state <= (RVALID_M0)?`CPU_WRAPPER_RM0_INI:`CPU_WRAPPER_RM0_WAIT;
			                      	                                                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,129|91): `CPU_WRAPPER_RM0_WAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 129, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		`CPU_WRAPPER_RM0_INI: begin
		                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,145|21): `CPU_WRAPPER_RM0_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 145, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		`CPU_WRAPPER_RM0_SEND: begin
		                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,158|22): `CPU_WRAPPER_RM0_SEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 158, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		`CPU_WRAPPER_RM0_WAIT: begin
		                    |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,171|22): `CPU_WRAPPER_RM0_WAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 171, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		M1_state <= `CPU_WRAPPER_RM1_INI;
		                               |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,195|33): `CPU_WRAPPER_RM1_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 195, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_INI: 	begin
			                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,200|22): `CPU_WRAPPER_RM1_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 200, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
				M1_state <= (d_oe)?`CPU_WRAPPER_RM1_RSEND:((d_web_bit)?`CPU_WRAPPER_RM1_WSEND:`CPU_WRAPPER_RM1_INI);
				                                        |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,201|44): `CPU_WRAPPER_RM1_RSEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 201, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
				M1_state <= (d_oe)?`CPU_WRAPPER_RM1_RSEND:((d_web_bit)?`CPU_WRAPPER_RM1_WSEND:`CPU_WRAPPER_RM1_INI);
				                                                                            |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,201|80): `CPU_WRAPPER_RM1_WSEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 201, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
				M1_state <= (d_oe)?`CPU_WRAPPER_RM1_RSEND:((d_web_bit)?`CPU_WRAPPER_RM1_WSEND:`CPU_WRAPPER_RM1_INI);
				                                                                                                 |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,201|101): `CPU_WRAPPER_RM1_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 201, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_RSEND: M1_state <= (ARREADY_M1)?`CPU_WRAPPER_RM1_RWAIT:`CPU_WRAPPER_RM1_RSEND;
			                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,218|24): `CPU_WRAPPER_RM1_RSEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 218, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_RSEND: M1_state <= (ARREADY_M1)?`CPU_WRAPPER_RM1_RWAIT:`CPU_WRAPPER_RM1_RSEND;
			                                                                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,218|73): `CPU_WRAPPER_RM1_RWAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 218, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_RSEND: M1_state <= (ARREADY_M1)?`CPU_WRAPPER_RM1_RWAIT:`CPU_WRAPPER_RM1_RSEND;
			                                                                                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,218|96): `CPU_WRAPPER_RM1_RSEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 218, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_RWAIT: M1_state <= (RVALID_M1)?`CPU_WRAPPER_RM1_INI:`CPU_WRAPPER_RM1_RWAIT;
			                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,219|24): `CPU_WRAPPER_RM1_RWAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 219, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_RWAIT: M1_state <= (RVALID_M1)?`CPU_WRAPPER_RM1_INI:`CPU_WRAPPER_RM1_RWAIT;
			                                                                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,219|70): `CPU_WRAPPER_RM1_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 219, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_RWAIT: M1_state <= (RVALID_M1)?`CPU_WRAPPER_RM1_INI:`CPU_WRAPPER_RM1_RWAIT;
			                                                                                          |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,219|93): `CPU_WRAPPER_RM1_RWAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 219, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_WSEND: M1_state <= (AWREADY_M1)?`CPU_WRAPPER_RM1_WWAIT:`CPU_WRAPPER_RM1_WSEND;
			                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,220|24): `CPU_WRAPPER_RM1_WSEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 220, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_WSEND: M1_state <= (AWREADY_M1)?`CPU_WRAPPER_RM1_WWAIT:`CPU_WRAPPER_RM1_WSEND;
			                                                                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,220|73): `CPU_WRAPPER_RM1_WWAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 220, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_WSEND: M1_state <= (AWREADY_M1)?`CPU_WRAPPER_RM1_WWAIT:`CPU_WRAPPER_RM1_WSEND;
			                                                                                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,220|96): `CPU_WRAPPER_RM1_WSEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 220, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_WWAIT: M1_state <= (WREADY_M1)?`CPU_WRAPPER_RM1_WREADY:`CPU_WRAPPER_RM1_WWAIT;
			                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,221|24): `CPU_WRAPPER_RM1_WWAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 221, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_WWAIT: M1_state <= (WREADY_M1)?`CPU_WRAPPER_RM1_WREADY:`CPU_WRAPPER_RM1_WWAIT;
			                                                                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,221|73): `CPU_WRAPPER_RM1_WREADY: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 221, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_WWAIT: M1_state <= (WREADY_M1)?`CPU_WRAPPER_RM1_WREADY:`CPU_WRAPPER_RM1_WWAIT;
			                                                                                             |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,221|96): `CPU_WRAPPER_RM1_WWAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 221, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_WREADY:M1_state <= (BVALID_M1)?`CPU_WRAPPER_RM1_INI:`CPU_WRAPPER_RM1_WREADY;
			                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,222|25): `CPU_WRAPPER_RM1_WREADY: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 222, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_WREADY:M1_state <= (BVALID_M1)?`CPU_WRAPPER_RM1_INI:`CPU_WRAPPER_RM1_WREADY;
			                                                                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,222|70): `CPU_WRAPPER_RM1_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 222, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
			`CPU_WRAPPER_RM1_WREADY:M1_state <= (BVALID_M1)?`CPU_WRAPPER_RM1_INI:`CPU_WRAPPER_RM1_WREADY;
			                                                                                           |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,222|94): `CPU_WRAPPER_RM1_WREADY: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 222, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		`CPU_WRAPPER_RM1_INI: begin
		                   |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,253|21): `CPU_WRAPPER_RM1_INI: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 253, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		`CPU_WRAPPER_RM1_RSEND: begin
		                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,281|23): `CPU_WRAPPER_RM1_RSEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 281, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		`CPU_WRAPPER_RM1_RWAIT: begin
		                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,308|23): `CPU_WRAPPER_RM1_RWAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 308, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		`CPU_WRAPPER_RM1_WSEND: begin
		                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,335|23): `CPU_WRAPPER_RM1_WSEND: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 335, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		`CPU_WRAPPER_RM1_WWAIT: begin
		                     |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,362|23): `CPU_WRAPPER_RM1_WWAIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 362, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
		`CPU_WRAPPER_RM1_WREADY: begin
		                      |
ncvlog: *E,NOTDIR (/home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv,389|24): `CPU_WRAPPER_RM1_WREADY: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 389, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.cpu_wrapper:sv
		errors: 51, warnings: 1
	module worklib.top:sv
		errors: 0, warnings: 0
	module worklib.SRAM:sv
		errors: 0, warnings: 0
	module worklib.data_array:sv
		errors: 0, warnings: 0
	module worklib.tag_array:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,56|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,78|12): System function '$fscanf' invoked as a task. Return value will be ignored.
  endtask
        |
ncvlog: *E,NOTSTT (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,189|8): expecting a statement [9(IEEE)].
	module worklib.top_tb:sv
		errors: 1, warnings: 2
ncvlog: *W,SPDUSD: Include directory /home/eric/Documents/VLSI/Hw3/N26091530/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
irun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	irun(64)	15.20-s039: Exiting on Nov 20, 2020 at 18:36:31 CST  (total: 00:00:01)
