#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  2 17:58:22 2024
# Process ID: 6540
# Current directory: C:/Users/jpzjo/Downloads/newstream/newstream/rx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24596 C:\Users\jpzjo\Downloads\newstream\newstream\rx\rx.xpr
# Log file: C:/Users/jpzjo/Downloads/newstream/newstream/rx/vivado.log
# Journal file: C:/Users/jpzjo/Downloads/newstream/newstream/rx\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/jpzjo/Downloads/newstream/board_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'rx.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
rx_clk_wiz_0_0
rx_proc_sys_reset_0_0
rx_axi_ethernetlite_0_0
rx_mii_to_rmii_0_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 854.316 ; gain = 256.953
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/rx.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding cell -- xilinx.com:ip:mii_to_rmii:2.0 - mii_to_rmii_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:ov7670_vga:1.0 - ov7670_vga_0
Adding cell -- xilinx.com:module_ref:depacketizer:1.0 - depacketizer_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_25(clk) and /ov7670_vga_0/clk25(undef)
Successfully read diagram <rx> from BD file <C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/rx.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.840 ; gain = 12.840
report_ip_status -name ip_status 
upgrade_ip [get_ips  {rx_mii_to_rmii_0_0 rx_axi_ethernetlite_0_0 rx_clk_wiz_0_0 rx_proc_sys_reset_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/rx.bd'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'eth_mdio_mdc' on parameter 'MDIO BOARD INTERFACE' due to the following failure - 
Value 'eth_mdio_mdc' is out of the range for parameter 'MDIO BOARD INTERFACE(MDIO_BOARD_INTERFACE)' for BD Cell 'rx_axi_ethernetlite_0_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'
INFO: [IP_Flow 19-3420] Updated rx_axi_ethernetlite_0_0 to use current project options
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3438] Customization errors found on 'rx_clk_wiz_0_0'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'rx_clk_wiz_0_0':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'rx_clk_wiz_0_0' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'clock_CLK_OUT2'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'clock_CLK_OUT3'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'resetn'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'rx_clk_wiz_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_100'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_25'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_50'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'resetn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk_out1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'rx_clk_wiz_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'resetn' is not found on the upgraded version of the cell '/clk_wiz_0'. Its connection to the net 'reset_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'clk_25' is not found on the upgraded version of the cell '/clk_wiz_0'. Its connection to the net 'Net2' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'clk_50' is not found on the upgraded version of the cell '/clk_wiz_0'. Its connection to the net 'clk_wiz_0_clk_50' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'clk_100' is not found on the upgraded version of the cell '/clk_wiz_0'. Its connection to the net 'clk_wiz_0_clk_100' has been removed.
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'eth_rmii' on parameter 'RMII BOARD INTERFACE' due to the following failure - 
Value 'eth_rmii' is out of the range for parameter 'RMII BOARD INTERFACE(RMII_BOARD_INTERFACE)' for BD Cell 'rx_mii_to_rmii_0_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'
INFO: [IP_Flow 19-3420] Updated rx_mii_to_rmii_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated rx_proc_sys_reset_0_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'rx_axi_ethernetlite_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/jpzjo/Downloads/newstream/newstream/rx/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'rx_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/jpzjo/Downloads/newstream/newstream/rx/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'rx_mii_to_rmii_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/jpzjo/Downloads/newstream/newstream/rx/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <clk_wiz_0_clk_50> has no source
WARNING: [BD 41-597] NET <clk_wiz_0_clk_100> has no source
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\jpzjo\Downloads\newstream\newstream\rx\rx.srcs\sources_1\bd\rx\rx.bd> 
Wrote  : <C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ui/bd_f34f4546.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jpzjo/Downloads/newstream/newstream/rx/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1675.027 ; gain = 142.309
export_ip_user_files -of_objects [get_ips {rx_mii_to_rmii_0_0 rx_axi_ethernetlite_0_0 rx_clk_wiz_0_0 rx_proc_sys_reset_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/rx.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ila_0/clk
/depacketizer_0/aclk
/axi_ethernetlite_0/s_axi_aclk
/mii_to_rmii_0/ref_clk
/proc_sys_reset_0/slowest_sync_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/rx.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins ila_0/clk]
INFO: [BD 5-455] Automation on '/depacketizer_0/aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_ethernetlite_0/s_axi_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\jpzjo\Downloads\newstream\newstream\rx\rx.srcs\sources_1\bd\rx\rx.bd> 
Wrote  : <C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ui/bd_f34f4546.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /depacketizer_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/blk_mem_gen_0/clkb
/ov7670_vga_0/clk25

WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\jpzjo\Downloads\newstream\newstream\rx\rx.srcs\sources_1\bd\rx\rx.bd> 
WARNING: [BD 41-166] The net:Net2 is not connected to a valid source.
VHDL Output written to : C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v
WARNING: [BD 41-166] The net:Net2 is not connected to a valid source.
VHDL Output written to : C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/sim/rx.v
VHDL Output written to : C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/hdl/rx_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/rx.bd
INFO: [Common 17-681] Processing pending cancel.
update_module_reference rx_ov7670_vga_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/rx.bd'
INFO: [IP_Flow 19-3420] Updated rx_ov7670_vga_0_0 to use current project options
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\jpzjo\Downloads\newstream\newstream\rx\rx.srcs\sources_1\bd\rx\rx.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.484 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /depacketizer_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/blk_mem_gen_0/clkb
/ov7670_vga_0/clk25

WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\jpzjo\Downloads\newstream\newstream\rx\rx.srcs\sources_1\bd\rx\rx.bd> 
WARNING: [BD 41-166] The net:Net2 is not connected to a valid source.
VHDL Output written to : C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v
WARNING: [BD 41-166] The net:Net2 is not connected to a valid source.
VHDL Output written to : C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/sim/rx.v
VHDL Output written to : C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/hdl/rx_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_vga_0 .
Exporting to file C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/hw_handoff/rx.hwh
Generated Block Design Tcl file C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/hw_handoff/rx_bd.tcl
Generated Hardware Definition File C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rx_blk_mem_gen_0_0, cache-ID = 843e11bfd61fb5a5; cache size = 46.267 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rx_ila_0_0, cache-ID = 218a6e41a6fa9dd5; cache size = 46.267 MB.
[Tue Apr  2 18:08:14 2024] Launched rx_depacketizer_0_0_synth_1, rx_mii_to_rmii_0_0_synth_1, rx_proc_sys_reset_0_0_synth_1, rx_clk_wiz_0_0_synth_1, rx_axi_ethernetlite_0_0_synth_1, rx_ov7670_vga_0_0_synth_1, synth_1...
Run output will be captured here:
rx_depacketizer_0_0_synth_1: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_depacketizer_0_0_synth_1/runme.log
rx_mii_to_rmii_0_0_synth_1: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_mii_to_rmii_0_0_synth_1/runme.log
rx_proc_sys_reset_0_0_synth_1: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_proc_sys_reset_0_0_synth_1/runme.log
rx_clk_wiz_0_0_synth_1: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_clk_wiz_0_0_synth_1/runme.log
rx_axi_ethernetlite_0_0_synth_1: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_axi_ethernetlite_0_0_synth_1/runme.log
rx_ov7670_vga_0_0_synth_1: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_ov7670_vga_0_0_synth_1/runme.log
synth_1: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/runme.log
[Tue Apr  2 18:08:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1770.484 ; gain = 0.000
missing close-brace
set_param board.repoPaths "C:\\ECE532\\board_files"4
extra characters after close-quote
missing close-brace
set_param board.repoPaths "C:\\ECE532\\board_files"
C:\ECE532\board_files
close_project
open_project C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/jpzjo/Downloads/newstream/board_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/rx.bd}
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:depacketizer:1.0 - depacketizer_0
Adding cell -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:mii_to_rmii:2.0 - mii_to_rmii_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:module_ref:ov7670_vga:1.0 - ov7670_vga_0
Successfully read diagram <rx> from BD file <C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/rx.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 18:31:38 2024...
