Warnings in file D:\GitHub\50.002-ALU\source\eighteen_seven_seg.luc:
    Line 22, Column 8 : The signal "digit_dec.out" is wider than "sel" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {D:\GitHub\50.002-ALU\work\project.tcl}
# set projDir "D:/GitHub/50.002-ALU/work/vivado"
# set projName "50.002 1D"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "D:/GitHub/50.002-ALU/work/verilog/au_top_0.v" "D:/GitHub/50.002-ALU/work/verilog/reset_conditioner_1.v" "D:/GitHub/50.002-ALU/work/verilog/multi_seven_seg_2.v" "D:/GitHub/50.002-ALU/work/verilog/eighteen_seven_seg_3.v" "D:/GitHub/50.002-ALU/work/verilog/game_4.v" "D:/GitHub/50.002-ALU/work/verilog/counter_5.v" "D:/GitHub/50.002-ALU/work/verilog/lut_6.v" "D:/GitHub/50.002-ALU/work/verilog/decoder_7.v" "D:/GitHub/50.002-ALU/work/verilog/counter_8.v" "D:/GitHub/50.002-ALU/work/verilog/decoder_9.v" "D:/GitHub/50.002-ALU/work/verilog/button_conditioner_10.v" "D:/GitHub/50.002-ALU/work/verilog/edge_detector_11.v" "D:/GitHub/50.002-ALU/work/verilog/counter_12.v" "D:/GitHub/50.002-ALU/work/verilog/controlunit_13.v" "D:/GitHub/50.002-ALU/work/verilog/edge_detector_14.v" "D:/GitHub/50.002-ALU/work/verilog/pipeline_15.v" "D:/GitHub/50.002-ALU/work/verilog/regfile_16.v" "D:/GitHub/50.002-ALU/work/verilog/pn_gen_17.v" "D:/GitHub/50.002-ALU/work/verilog/counter_18.v" "D:/GitHub/50.002-ALU/work/verilog/alu_19.v" "D:/GitHub/50.002-ALU/work/verilog/add_sub16bit_20.v" "D:/GitHub/50.002-ALU/work/verilog/boolean_21.v" "D:/GitHub/50.002-ALU/work/verilog/shifter_22.v" "D:/GitHub/50.002-ALU/work/verilog/comparator_23.v" "D:/GitHub/50.002-ALU/work/verilog/adder1b_24.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "D:/GitHub/50.002-ALU/constraint/override.xdc" "D:/GitHub/50.002-ALU/work/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Thu Dec  3 06:25:34 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Dec  3 06:25:35 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26560
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_2' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_5' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_5.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_5' (2#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_5.v:14]
INFO: [Synth 8-6157] synthesizing module 'lut_6' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/lut_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lut_6' (3#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/lut_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_7' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/decoder_7.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_7' (4#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/decoder_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_2' (5#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'eighteen_seven_seg_3' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/eighteen_seven_seg_3.v:12]
	Parameter DIGITS bound to: 5'b10010 
	Parameter DIV bound to: 4'b1111 
	Parameter DIGIT_BITS bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'counter_8' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_8.v:14]
	Parameter SIZE bound to: 3'b101 
	Parameter DIV bound to: 4'b1111 
	Parameter TOP bound to: 6'b010001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 21'b010001111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (6#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_9' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/decoder_9.v:11]
	Parameter WIDTH bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'decoder_9' (7#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/decoder_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'eighteen_seven_seg_3' (8#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/eighteen_seven_seg_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_4' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/game_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_10' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/button_conditioner_10.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_15' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/pipeline_15.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module '