
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-106-generic) on Sat Aug 01 02:19:46 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/vivado/HLStools/example_vivado/example6'
[2K

vivado_hls> 
[12C[2K

vivado_hls> l
[13C[2K

vivado_hls> ls
[14C
example6_test1.c
example6_test2.c
example6_test3.c
test1
test2
test3
vivado_hls.log
[2K

vivado_hls> 
[12C[2K

vivado_hls> o
[13C[2K

vivado_hls> op
[14C[2K

vivado_hls> ope
[15C[2K

vivado_hls> open
[16C[2K

vivado_hls> open_
[17C[2K

vivado_hls> open_p
[18C[2K

vivado_hls> open_project
[24C[2K

vivado_hls> open_project 
[25C[2K

vivado_hls> open_project t
[26C[2K

vivado_hls> open_project te
[27C[2K

vivado_hls> open_project tes
[28C[2K

vivado_hls> open_project tese
[29C[2K

vivado_hls> open_project teset
[30C[2K

vivado_hls> open_project tese
[29C[2K

vivado_hls> open_project tes
[28C[2K

vivado_hls> open_project test
[29C[2K

vivado_hls> open_project test1
[30C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/example_vivado/example6/test1'.
0
[2K

vivado_hls> 
[12C[2K

vivado_hls> a
[13C[2K

vivado_hls> ad
[14C[2K

vivado_hls> add
[15C[2K

vivado_hls> add_
[16C[2K

vivado_hls> add_f
[17C[2K

vivado_hls> add_files
[21C[2K

vivado_hls> add_files 
[22C[2K

vivado_hls> add_files e
[23C[2K

vivado_hls> add_files ex
[24C[2K

vivado_hls> add_files example6_test
[35C[2K

vivado_hls> add_files example6_test1
[36C[2K

vivado_hls> add_files example6_test1.c
[38C
INFO: [HLS 200-10] Adding design file 'example6_test1.c' to the project
[2K

vivado_hls> 
[12C[2K

vivado_hls> s
[13C[2K

vivado_hls> se
[14C[2K

vivado_hls> set
[15C[2K

vivado_hls> set_
[16C[2K

vivado_hls> set_t
[17C[2K

vivado_hls> set_top
[19C[2K

vivado_hls> set_top 
[20C[2K

vivado_hls> set_top t
[21C[2K

vivado_hls> set_top te
[22C[2K

vivado_hls> set_top tes
[23C[2K

vivado_hls> set_top test
[24C
[2K

vivado_hls> 
[12C[2K

vivado_hls> o
[13C[2K

vivado_hls> op
[14C[2K

vivado_hls> ope
[15C[2K

vivado_hls> open
[16C[2K

vivado_hls> open_
[17C[2K

vivado_hls> open_s
[18C[2K

vivado_hls> open_solution
[25C[2K

vivado_hls> open_solution 
[26C[2K

vivado_hls> open_solution s
[27C[2K

vivado_hls> open_solution so
[28C[2K

vivado_hls> open_solution sol
[29C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/example_vivado/example6/test1/sol'.
/home/vivado/HLStools/example_vivado/example6/test1/vivado_hls.app
[2K

vivado_hls> 
[12C
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2K

vivado_hls> create_clock -period 10ns -name default
[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2K

vivado_hls> 
[12C[2K

vivado_hls> c
[13C[2K

vivado_hls> cs
[14C[2K

[1;32mcsim_design 
csynth_design 
[0m[32mcsh 
csplit 
csplit.exe 
cspmonitor 
[0m
[2K

vivado_hls> cs
[14C[2K

vivado_hls> csy
[15C[2K

vivado_hls> csynth_design
[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'example6_test1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1297 ; free virtual = 33688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1297 ; free virtual = 33688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:56 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1296 ; free virtual = 33687
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test' (example6_test1.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:56 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1296 ; free virtual = 33687
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:56 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1278 ; free virtual = 33669
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:56 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1278 ; free virtual = 33669
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.2 seconds; current allocated memory: 94.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 94.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'test/a' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 94.830 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1274 ; free virtual = 33666
INFO: [VHDL 208-304] Generating VHDL RTL for test.
INFO: [VLOG 209-307] Generating Verilog RTL for test.
[2K

vivado_hls> 
[12CINFO: [HLS 200-112] Total elapsed time: 59.03 seconds; peak allocated memory: 94.830 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Aug  1 02:20:45 2020...
