INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/PLL/PLL.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/PLL/PLL.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/PLL/PLL.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_set
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/PLL/PLL.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/PLL/PLL.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
