#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 15 10:44:19 2018
# Process ID: 8328
# Current directory: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9696 H:\PhD\Vivado\TestingEditingDataAcquistion\RedPitaya\FPGA\release1\fpga\vivado2015_4\red_pitaya.xpr
# Log file: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/vivado.log
# Journal file: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {system_processing_system7_0_0 system_xlconcat_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {system_processing_system7_0_0 system_xlconcat_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd] -directory H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.ip_user_files/sim_scripts -ip_user_files_dir H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.ip_user_files -ipstatic_source_dir H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.cache/compile_simlib/modelsim} {questa=H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.cache/compile_simlib/questa} {riviera=H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.cache/compile_simlib/riviera} {activehdl=H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
refresh_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
close_design
report_ip_status -name ip_status 
open_bd_design {H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd}
open_bd_design {H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
close [ open {H:/PhD/Vivado/Custom Verilog/SignalGeneration.v} w ]
add_files {{H:/PhD/Vivado/Custom Verilog/SignalGeneration.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_bd_design {H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
delete_bd_objs [get_bd_nets xlconcat_0_dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
set_property is_enabled true [get_files  {H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v}]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
