// Seed: 3087521217
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  logic id_3;
  always @(posedge id_3) begin
    id_3 = 1;
  end
  tri   id_4;
  logic id_5;
  assign id_4[1'd0] = 1;
  type_10(
      1'b0, 1, 1'b0
  );
  logic id_6;
endmodule
