// Seed: 1200848208
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
);
  type_7(
      1, id_1, id_1, id_2, id_2.id_0, 1, 1
  );
  assign id_3 = 1;
  logic id_4;
endmodule
