KEY LIBERO "10.0"
KEY CAPTURE "10.0.20.2"
KEY DEFAULT_IMPORT_LOC "D:\work\software\MainBoard\BoardTest\hdl"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "be4aea7f-cec1-4adf-8ec1-cadfcec1cadf"
KEY HDLTechnology "VHDL"
KEY VendorTechnology_Family "SmartFusion"
KEY VendorTechnology_Die "IP6X5M2"
KEY VendorTechnology_Package "fg256"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.5"
KEY VendorTechnology_IO_DEFT_STD "LVTTL"
KEY VendorTechnology_OPCONR "COM"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "D:\Work\marmote\firmware\MainBoard\Max2830Test"
KEY ProjectDescription ""
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "Max2830Test::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
MSS_BFM_LIB
COREAPB3_LIB
COREGPIO_LIB
ENDLIST
LIST LIBRARY_MSS_BFM_LIB
ALIAS=..\component\Actel\SmartFusionMSS\MSS\2.5.106\mti\user_verilog\MSS_BFM_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=..\component\Actel\DirectCore\CoreAPB3\3.0.103\mti\user_vhdl\COREAPB3_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
ENDLIST
LIST LIBRARY_COREGPIO_LIB
ALIAS=COREGPIO_LIB
COMPILE_OPTION=COMPILE
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\SmartFusionMSS\MSS\2.5.106\MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1337714145"
SIZE="944"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.vhd,hdl"
STATE="utd"
TIME="1311100902"
SIZE="17580"
PARENT="<project>\component\Actel\SmartFusionMSS\MSS\2.5.106\MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_CCC\2.0.106\MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1337714143"
SIZE="252"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_CM3\1.0.200\MSS_CM3.cxf,actgen_cxf"
STATE="utd"
TIME="1337714143"
SIZE="252"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_COM\1.0.200\MSS_COM.cxf,actgen_cxf"
STATE="utd"
TIME="1337714143"
SIZE="252"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_DMA\1.0.101\MSS_DMA.cxf,actgen_cxf"
STATE="utd"
TIME="1337714143"
SIZE="252"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_ENVM\2.3.102\MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="253"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_FIC\1.0.101\MSS_FIC.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="252"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_FIO\1.0.203\MSS_FIO.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="252"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_GPIO\1.0.101\MSS_GPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="253"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_INTR\1.0.101\MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="253"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_RESET\1.0.101\MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="254"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_RTC\1.0.100\MSS_RTC.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="252"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_SPI\1.0.102\MSS_SPI.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="252"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_TIMER\1.0.100\MSS_TIMER.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="254"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_UFROM\1.0.100\MSS_UFROM.cxf,actgen_cxf"
STATE="utd"
TIME="1337714144"
SIZE="254"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1337356733"
SIZE="2032"
ENDFILE
VALUE "<project>\component\work\DESIGN_IO\DESIGN_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1337348174"
SIZE="413"
ENDFILE
VALUE "<project>\component\work\Max2830Test\Max2830Test.cxf,actgen_cxf"
STATE="utd"
TIME="1337714158"
SIZE="4753"
ENDFILE
VALUE "<project>\component\work\Max2830Test\Max2830Test.pdc,pdc"
STATE="utd"
TIME="1337714154"
SIZE="2222"
PARENT="<project>\component\work\Max2830Test\Max2830Test.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideDESIGNER"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test\Max2830Test.vhd,hdl"
STATE="utd"
TIME="1337714156"
SIZE="2143"
PARENT="<project>\component\work\Max2830Test\Max2830Test.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1337714156"
SIZE="2284"
PARENT="<project>\component\work\Max2830Test\Max2830Test.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1337714146"
SIZE="11521"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.pdc,pdc"
STATE="utd"
TIME="1337714138"
SIZE="1718"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideDESIGNER"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.vhd,hdl"
STATE="utd"
TIME="1337714146"
SIZE="34741"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\MSS_ACE_0\MSS_ACE_0.log,???"
STATE="utd"
TIME="1337348138"
SIZE="31587"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\MSS_CCC_0\Max2830Test_MSS_tmp_MSS_CCC_0_MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1337714143"
SIZE="496"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\MSS_CCC_0\Max2830Test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd,hdl"
STATE="utd"
TIME="1337714143"
SIZE="7019"
PARENT="<project>\component\work\Max2830Test_MSS\MSS_CCC_0\Max2830Test_MSS_tmp_MSS_CCC_0_MSS_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\MSS_ENVM_0\MSS_ENVM_0.efc,efc"
STATE="utd"
TIME="1337714144"
SIZE="16219"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\mss_tshell.vhd,hdl"
STATE="utd"
TIME="1337714144"
SIZE="22849"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\mss_tshell_syn.sdc,sdc"
STATE="utd"
TIME="1337714144"
SIZE="202"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Max2830Test_MSS\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1337714146"
SIZE="2570"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\designer\impl1\BIBUF_OPEND_MSS.ide_des,ide_des"
STATE="utd"
TIME="1337349839"
SIZE="213"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test.adb,adb"
STATE="utd"
TIME="1337714260"
SIZE="380928"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test.fdb,fdb"
STATE="utd"
TIME="1337714260"
SIZE="73787"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test.ide_des,ide_des"
STATE="utd"
TIME="1337714260"
SIZE="1099"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test_compile_log.rpt,log"
STATE="utd"
TIME="1337714217"
SIZE="29144"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test_fp\Max2830Test.pdb,pdb"
STATE="utd"
TIME="1337781578"
SIZE="83456"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test_fp\Max2830Test.pro,pro"
STATE="utd"
TIME="1337781631"
SIZE="2032"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test_fp\projectData\Max2830Test.pdb,pdb"
STATE="utd"
TIME="1337781631"
SIZE="83456"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test_placeroute_log.rpt,log"
STATE="utd"
TIME="1337714234"
SIZE="2308"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test_prgdata_log.rpt,log"
STATE="utd"
TIME="1337714260"
SIZE="844"
ENDFILE
VALUE "<project>\designer\impl1\Max2830Test_verifytiming_log.rpt,log"
STATE="utd"
TIME="1337714240"
SIZE="1195"
ENDFILE
VALUE "<project>\simulation\CompileDssBfm.tcl,sim"
STATE="utd"
TIME="1311100899"
SIZE="41"
PARENT="<project>\component\Actel\SmartFusionMSS\MSS\2.5.106\MSS.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1337714156"
SIZE="598"
PARENT="<project>\component\work\Max2830Test\Max2830Test.cxf"
ENDFILE
VALUE "<project>\simulation\test.bfm,sim"
STATE="utd"
TIME="1337714143"
SIZE="5496"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\user.bfm,sim"
STATE="utd"
TIME="1337348139"
SIZE="670"
PARENT="<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.cxf"
ENDFILE
VALUE "<project>\synthesis\Max2830Test.edn,syn_edn"
STATE="utd"
TIME="1337714207"
SIZE="98198"
ENDFILE
VALUE "<project>\synthesis\Max2830Test.so,so"
STATE="utd"
TIME="1337714207"
SIZE="238"
ENDFILE
VALUE "<project>\synthesis\Max2830Test_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1337714207"
SIZE="519"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "Max2830Test::work"
FILE "<project>\component\work\Max2830Test\Max2830Test.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\component\work\Max2830Test\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\Max2830Test\Max2830Test.pdc,pdc"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\Max2830Test\testbench.vhd,tb_hdl"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\component\work\Max2830Test_MSS\mss_tshell_syn.sdc,sdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Layout
ideSYNTHESIS(<project>\synthesis\Max2830Test.edn,syn_edn)=StateSuccess
ideDESIGNER(<project>\designer\impl1\Max2830Test.adb,adb)=StateSuccess
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "Max2830Test_MSS::work"
FILE "<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.vhd,hdl"
LIST Other_Association
VALUE "<project>\component\work\Max2830Test_MSS\mss_tshell_syn.sdc,sdc"
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\component\work\Max2830Test_MSS\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.pdc,pdc"
VALUE "<project>\component\work\Max2830Test_MSS\MSS_ENVM_0\MSS_ENVM_0.efc,efc"
VALUE "<project>\simulation\CompileDssBfm.tcl,sim"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\Max2830Test_MSS\testbench.vhd,tb_hdl"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\component\work\Max2830Test_MSS\mss_tshell_syn.sdc,sdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST Max2830Test
VALUE "<project>\component\work\Max2830Test\testbench.vhd,tb_hdl"
ENDLIST
LIST Max2830Test_MSS
VALUE "<project>\component\work\Max2830Test_MSS\testbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST Max2830Test
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\component\work\Max2830Test\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\Max2830Test\Max2830Test.pdc,pdc"
ENDLIST
LIST Max2830Test_MSS
VALUE "<project>\component\work\Max2830Test_MSS\mss_tshell_syn.sdc,sdc"
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\component\work\Max2830Test_MSS\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\Max2830Test_MSS\Max2830Test_MSS.pdc,pdc"
VALUE "<project>\component\work\Max2830Test_MSS\MSS_ENVM_0\MSS_ENVM_0.efc,efc"
VALUE "<project>\simulation\CompileDssBfm.tcl,sim"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DumpVCD=false
VCDFileName=power.vcd
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=TRUE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
FlashProInputFile=fdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="C:\Microsemi\Libero_v10.0\SoftConsole\Eclipse\eclipse.exe"
PARAM=""
BATCH=0
EndProfile
NAME="Synplify Pro AE"
FUNCTION="Synthesis"
TOOL="Synplify Pro AE"
LOCATION="C:\Microsemi\Libero_v10.0\Synopsys\synplify_F201109M\bin\synplify_pro.exe"
PARAM=""
BATCH=0
EndProfile
NAME="ModelSim AE"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_v10.0\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_v10.0\Designer\bin\FlashPro.exe"
PARAM=""
BATCH=0
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "Max2830Test::work"
LIST Impl1
LiberoState=Post_Layout
ideSYNTHESIS(<project>\synthesis\Max2830Test.edn,syn_edn)=StateSuccess
ideDESIGNER(<project>\designer\impl1\Max2830Test.adb,adb)=StateSuccess
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "Max2830Test_MSS::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
StartPage;StartPage
SmartDesign;Max2830Test
SmartDesign;Max2830Test_MSS
Reports;Reports
SmartDesign;DESIGN_FIRMWARE
ACTIVEVIEW;DESIGN_FIRMWARE
ENDLIST
