// Seed: 2576717959
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0 > id_3;
  reg id_4;
  initial begin
    id_4 <= 1;
  end
  assign id_4 = id_3;
endmodule
module module_1 ();
  wor id_1 = 1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    output supply1 id_7,
    output wor id_8,
    output wire id_9,
    input tri id_10,
    output supply1 id_11,
    input wand id_12,
    output tri0 id_13,
    input tri1 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output tri id_17,
    input uwire id_18,
    input supply1 id_19,
    input wand id_20,
    output tri1 id_21,
    input uwire id_22,
    output wire id_23,
    input uwire id_24,
    output wand id_25,
    input wor id_26,
    output uwire id_27,
    input tri id_28,
    input wand id_29
    , id_39, id_40,
    input wor id_30,
    input wire id_31,
    input tri0 id_32,
    output wand id_33,
    input wand id_34,
    output tri id_35,
    output wand id_36,
    output wand id_37
);
  wire id_41 = 1 == id_2;
  module_0(
      id_41, id_40
  );
endmodule
