INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/edge_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/led_ctrl_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_ctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sim_1/new/tesetbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
