0.7
2020.2
Oct 14 2022
05:20:55
F:/Repository/VJU_SoC/common.vh,1740291683,verilog,,,,,,,,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sim_1/new/AXI_Manager.v,1740298547,verilog,,,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sim_1/new/common.vh,AXI_Manager,,,../../../../SoC_1.srcs/sim_1/new,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sim_1/new/tb_top_processor.v,1740294590,verilog,,,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sim_1/new/common.vh;F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/common.vh,tb_top_processor,,,../../../../SoC_1.srcs/sources_1/new,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/ALU.v,1740299920,verilog,,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/BRAM_1024x16b.v,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/common.vh,ALU,,,../../../../SoC_1.srcs/sources_1/new,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/BRAM_1024x16b.v,1740299932,verilog,,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/BRAM_1024x32b.v,,BRAM_1024x16b,,,../../../../SoC_1.srcs/sources_1/new,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/BRAM_1024x32b.v,1740299949,verilog,,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/blk_mem_gen_v8_4.v,,BRAM_1024x32b,,,../../../../SoC_1.srcs/sources_1/new,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/blk_mem_gen_v8_4.v,1740299938,verilog,,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/counter.v,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_5;blk_mem_gen_v8_4_5_mem_module;blk_mem_gen_v8_4_5_output_stage;blk_mem_gen_v8_4_5_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,,../../../../SoC_1.srcs/sources_1/new,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/common.vh,1740299954,verilog,,,,,,,,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/counter.v,1740299958,verilog,,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/top_processor.v,,counter,,,../../../../SoC_1.srcs/sources_1/new,,,,,
F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/top_processor.v,1740299963,verilog,,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sim_1/new/tb_top_processor.v,F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/common.vh,top_processor,,,../../../../SoC_1.srcs/sources_1/new,,,,,
