

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jun  3 21:15:30 2024

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _TRISD	set	3989
    48  0000                     _LATD	set	3980
    49  0000                     _PORTD	set	3971
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FB0                     __pcinit:
    55                           	callstack 0
    56  007FB0                     start_initialization:
    57                           	callstack 0
    58  007FB0                     __initialization:
    59                           	callstack 0
    60  007FB0                     end_of_initialization:
    61                           	callstack 0
    62  007FB0                     __end_of__initialization:
    63                           	callstack 0
    64  007FB0  0100               	movlb	0
    65  007FB2  EFDB  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 13 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FB6                     __ptext0:
   108                           	callstack 0
   109  007FB6                     _main:
   110                           	callstack 31
   111  007FB6                     
   112                           ;main.c: 17:     PORTD = 0x00;
   113  007FB6  0E00               	movlw	0
   114  007FB8  6E83               	movwf	131,c	;volatile
   115                           
   116                           ;main.c: 18:     LATD = 0x00;
   117  007FBA  0E00               	movlw	0
   118  007FBC  6E8C               	movwf	140,c	;volatile
   119                           
   120                           ;main.c: 19:     TRISD = 0x00;
   121  007FBE  0E00               	movlw	0
   122  007FC0  6E95               	movwf	149,c	;volatile
   123  007FC2                     l694:
   124                           
   125                           ;main.c: 28:         LATD = 0xFF;
   126  007FC2  688C               	setf	140,c	;volatile
   127  007FC4                     
   128                           ;main.c: 29:         _delay((unsigned long)((500)*(20000000/4000.0)));
   129  007FC4  0E0D               	movlw	13
   130  007FC6  6E02               	movwf	(??_main+1)^0,c
   131  007FC8  0EAF               	movlw	175
   132  007FCA  6E01               	movwf	??_main^0,c
   133  007FCC  0EB6               	movlw	182
   134  007FCE                     u17:
   135  007FCE  2EE8               	decfsz	wreg,f,c
   136  007FD0  D7FE               	bra	u17
   137  007FD2  2E01               	decfsz	??_main^0,f,c
   138  007FD4  D7FC               	bra	u17
   139  007FD6  2E02               	decfsz	(??_main+1)^0,f,c
   140  007FD8  D7FA               	bra	u17
   141  007FDA  D000               	nop2	
   142  007FDC                     
   143                           ;main.c: 30:         LATD = 0x00;
   144  007FDC  0E00               	movlw	0
   145  007FDE  6E8C               	movwf	140,c	;volatile
   146                           
   147                           ;main.c: 31:         _delay((unsigned long)((500)*(20000000/4000.0)));
   148  007FE0  0E0D               	movlw	13
   149  007FE2  6E02               	movwf	(??_main+1)^0,c
   150  007FE4  0EAF               	movlw	175
   151  007FE6  6E01               	movwf	??_main^0,c
   152  007FE8  0EB6               	movlw	182
   153  007FEA                     u27:
   154  007FEA  2EE8               	decfsz	wreg,f,c
   155  007FEC  D7FE               	bra	u27
   156  007FEE  2E01               	decfsz	??_main^0,f,c
   157  007FF0  D7FC               	bra	u27
   158  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   159  007FF4  D7FA               	bra	u27
   160  007FF6  D000               	nop2	
   161  007FF8  EFE1  F03F         	goto	l694
   162  007FFC  EF00  F000         	goto	start
   163  008000                     __end_of_main:
   164                           	callstack 0
   165  0000                     
   166                           	psect	rparam
   167  0000                     
   168                           	psect	idloc
   169                           
   170                           ;Config register IDLOC0 @ 0x200000
   171                           ;	unspecified, using default values
   172  200000                     	org	2097152
   173  200000  FF                 	db	255
   174                           
   175                           ;Config register IDLOC1 @ 0x200001
   176                           ;	unspecified, using default values
   177  200001                     	org	2097153
   178  200001  FF                 	db	255
   179                           
   180                           ;Config register IDLOC2 @ 0x200002
   181                           ;	unspecified, using default values
   182  200002                     	org	2097154
   183  200002  FF                 	db	255
   184                           
   185                           ;Config register IDLOC3 @ 0x200003
   186                           ;	unspecified, using default values
   187  200003                     	org	2097155
   188  200003  FF                 	db	255
   189                           
   190                           ;Config register IDLOC4 @ 0x200004
   191                           ;	unspecified, using default values
   192  200004                     	org	2097156
   193  200004  FF                 	db	255
   194                           
   195                           ;Config register IDLOC5 @ 0x200005
   196                           ;	unspecified, using default values
   197  200005                     	org	2097157
   198  200005  FF                 	db	255
   199                           
   200                           ;Config register IDLOC6 @ 0x200006
   201                           ;	unspecified, using default values
   202  200006                     	org	2097158
   203  200006  FF                 	db	255
   204                           
   205                           ;Config register IDLOC7 @ 0x200007
   206                           ;	unspecified, using default values
   207  200007                     	org	2097159
   208  200007  FF                 	db	255
   209                           
   210                           	psect	config
   211                           
   212                           ;Config register CONFIG1L @ 0x300000
   213                           ;	PLL Prescaler Selection bits
   214                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   215                           ;	System Clock Postscaler Selection bits
   216                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   217                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   218                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   219  300000                     	org	3145728
   220  300000  00                 	db	0
   221                           
   222                           ;Config register CONFIG1H @ 0x300001
   223                           ;	Oscillator Selection bits
   224                           ;	FOSC = HS, HS oscillator (HS)
   225                           ;	Fail-Safe Clock Monitor Enable bit
   226                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   227                           ;	Internal/External Oscillator Switchover bit
   228                           ;	IESO = OFF, Oscillator Switchover mode disabled
   229  300001                     	org	3145729
   230  300001  0C                 	db	12
   231                           
   232                           ;Config register CONFIG2L @ 0x300002
   233                           ;	Power-up Timer Enable bit
   234                           ;	PWRT = OFF, PWRT disabled
   235                           ;	Brown-out Reset Enable bits
   236                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   237                           ;	Brown-out Reset Voltage bits
   238                           ;	BORV = 3, Minimum setting 2.05V
   239                           ;	USB Voltage Regulator Enable bit
   240                           ;	VREGEN = OFF, USB voltage regulator disabled
   241  300002                     	org	3145730
   242  300002  1F                 	db	31
   243                           
   244                           ;Config register CONFIG2H @ 0x300003
   245                           ;	Watchdog Timer Enable bit
   246                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   247                           ;	Watchdog Timer Postscale Select bits
   248                           ;	WDTPS = 32768, 1:32768
   249  300003                     	org	3145731
   250  300003  1E                 	db	30
   251                           
   252                           ; Padding undefined space
   253  300004                     	org	3145732
   254  300004  FF                 	db	255
   255                           
   256                           ;Config register CONFIG3H @ 0x300005
   257                           ;	CCP2 MUX bit
   258                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   259                           ;	PORTB A/D Enable bit
   260                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   261                           ;	Low-Power Timer 1 Oscillator Enable bit
   262                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   263                           ;	MCLR Pin Enable bit
   264                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   265  300005                     	org	3145733
   266  300005  81                 	db	129
   267                           
   268                           ;Config register CONFIG4L @ 0x300006
   269                           ;	Stack Full/Underflow Reset Enable bit
   270                           ;	STVREN = ON, Stack full/underflow will cause Reset
   271                           ;	Single-Supply ICSP Enable bit
   272                           ;	LVP = OFF, Single-Supply ICSP disabled
   273                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   274                           ;	ICPRT = OFF, ICPORT disabled
   275                           ;	Extended Instruction Set Enable bit
   276                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   277                           ;	Background Debugger Enable bit
   278                           ;	DEBUG = 0x1, unprogrammed default
   279  300006                     	org	3145734
   280  300006  81                 	db	129
   281                           
   282                           ; Padding undefined space
   283  300007                     	org	3145735
   284  300007  FF                 	db	255
   285                           
   286                           ;Config register CONFIG5L @ 0x300008
   287                           ;	Code Protection bit
   288                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   289                           ;	Code Protection bit
   290                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   291                           ;	Code Protection bit
   292                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   293                           ;	Code Protection bit
   294                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   295  300008                     	org	3145736
   296  300008  0F                 	db	15
   297                           
   298                           ;Config register CONFIG5H @ 0x300009
   299                           ;	Boot Block Code Protection bit
   300                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   301                           ;	Data EEPROM Code Protection bit
   302                           ;	CPD = OFF, Data EEPROM is not code-protected
   303  300009                     	org	3145737
   304  300009  C0                 	db	192
   305                           
   306                           ;Config register CONFIG6L @ 0x30000A
   307                           ;	Write Protection bit
   308                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   309                           ;	Write Protection bit
   310                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   311                           ;	Write Protection bit
   312                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   313                           ;	Write Protection bit
   314                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   315  30000A                     	org	3145738
   316  30000A  0F                 	db	15
   317                           
   318                           ;Config register CONFIG6H @ 0x30000B
   319                           ;	Configuration Register Write Protection bit
   320                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   321                           ;	Boot Block Write Protection bit
   322                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   323                           ;	Data EEPROM Write Protection bit
   324                           ;	WRTD = OFF, Data EEPROM is not write-protected
   325  30000B                     	org	3145739
   326  30000B  E0                 	db	224
   327                           
   328                           ;Config register CONFIG7L @ 0x30000C
   329                           ;	Table Read Protection bit
   330                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   331                           ;	Table Read Protection bit
   332                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   333                           ;	Table Read Protection bit
   334                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   335                           ;	Table Read Protection bit
   336                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   337  30000C                     	org	3145740
   338  30000C  0F                 	db	15
   339                           
   340                           ;Config register CONFIG7H @ 0x30000D
   341                           ;	Boot Block Table Read Protection bit
   342                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   343  30000D                     	org	3145741
   344  30000D  40                 	db	64
   345                           tosu	equ	0xFFF
   346                           tosh	equ	0xFFE
   347                           tosl	equ	0xFFD
   348                           stkptr	equ	0xFFC
   349                           pclatu	equ	0xFFB
   350                           pclath	equ	0xFFA
   351                           pcl	equ	0xFF9
   352                           tblptru	equ	0xFF8
   353                           tblptrh	equ	0xFF7
   354                           tblptrl	equ	0xFF6
   355                           tablat	equ	0xFF5
   356                           prodh	equ	0xFF4
   357                           prodl	equ	0xFF3
   358                           indf0	equ	0xFEF
   359                           postinc0	equ	0xFEE
   360                           postdec0	equ	0xFED
   361                           preinc0	equ	0xFEC
   362                           plusw0	equ	0xFEB
   363                           fsr0h	equ	0xFEA
   364                           fsr0l	equ	0xFE9
   365                           wreg	equ	0xFE8
   366                           indf1	equ	0xFE7
   367                           postinc1	equ	0xFE6
   368                           postdec1	equ	0xFE5
   369                           preinc1	equ	0xFE4
   370                           plusw1	equ	0xFE3
   371                           fsr1h	equ	0xFE2
   372                           fsr1l	equ	0xFE1
   373                           bsr	equ	0xFE0
   374                           indf2	equ	0xFDF
   375                           postinc2	equ	0xFDE
   376                           postdec2	equ	0xFDD
   377                           preinc2	equ	0xFDC
   378                           plusw2	equ	0xFDB
   379                           fsr2h	equ	0xFDA
   380                           fsr2l	equ	0xFD9
   381                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jun  3 21:15:30 2024

                     u17 7FCE                       u27 7FEA                      l692 7FB6  
                    l694 7FC2                      l696 7FC4                      l698 7FDC  
                    wreg 000FE8                     _LATD 000F8C                     _main 7FB6  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTD 000F83                    _TRISD 000F95          __initialization 7FB0  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FB0  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FB0                  __ramtop 0800  
                __ptext0 7FB6     end_of_initialization 7FB0      start_initialization 7FB0  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 004A  
               isa$xinst 000000  
