11:19:45 INFO  : Registering command handlers for SDK TCF services
11:19:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\xup\embedded\2018_1_zynq_labs\lab_1\lab_1.sdk\temp_xsdb_launch_script.tcl
11:19:50 INFO  : XSCT server has started successfully.
11:19:50 INFO  : Successfully done setting XSCT server connection channel  
11:19:53 INFO  : Successfully done setting SDK workspace  
11:19:53 INFO  : Processing command line option -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/system_wrapper.hdf.
11:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:21:47 INFO  : 'jtag frequency' command is executed.
11:21:47 INFO  : Sourcing of 'C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:47 INFO  : Context for 'APU' is selected.
11:21:47 INFO  : Hardware design information is loaded from 'C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:47 INFO  : Context for 'APU' is selected.
11:21:47 INFO  : 'stop' command is executed.
11:21:48 INFO  : 'ps7_init' command is executed.
11:21:48 INFO  : 'ps7_post_config' command is executed.
11:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:48 INFO  : The application 'C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:49 INFO  : 'con' command is executed.
11:21:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:21:49 INFO  : Launch script is exported to file 'C:\xup\embedded\2018_1_zynq_labs\lab_1\lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mem_test.elf_on_local.tcl'
11:22:41 INFO  : Disconnected from the channel tcfchan#1.
11:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:42 INFO  : 'jtag frequency' command is executed.
11:22:42 INFO  : Sourcing of 'C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:42 INFO  : Context for 'APU' is selected.
11:22:44 INFO  : Hardware design information is loaded from 'C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:44 INFO  : Context for 'APU' is selected.
11:22:44 INFO  : 'stop' command is executed.
11:22:45 INFO  : 'ps7_init' command is executed.
11:22:45 INFO  : 'ps7_post_config' command is executed.
11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : The application 'C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : 'con' command is executed.
11:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:22:45 INFO  : Launch script is exported to file 'C:\xup\embedded\2018_1_zynq_labs\lab_1\lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mem_test.elf_on_local.tcl'
11:23:00 INFO  : Disconnected from the channel tcfchan#2.
11:52:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\xup\embedded\2018_1_zynq_labs\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
11:52:56 INFO  : XSCT server has started successfully.
11:52:56 INFO  : Successfully done setting XSCT server connection channel  
11:53:00 INFO  : Successfully done setting SDK workspace  
11:53:09 INFO  : Registering command handlers for SDK TCF services
11:53:09 INFO  : Processing command line option -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper.hdf.
11:55:19 INFO  : Registering command handlers for SDK TCF services
11:55:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\xup\embedded\2018_1_zynq_labs\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
11:55:23 INFO  : XSCT server has started successfully.
11:55:25 INFO  : Successfully done setting XSCT server connection channel  
11:55:25 INFO  : Processing command line option -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper.hdf.
11:55:25 INFO  : Successfully done setting SDK workspace  
11:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:57:08 INFO  : FPGA configured successfully with bitstream "C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:31:11 INFO  : FPGA configured successfully with bitstream "C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:31:42 INFO  : 'fpga -state' command is executed.
13:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:31:43 INFO  : 'jtag frequency' command is executed.
13:31:43 INFO  : Sourcing of 'C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:43 INFO  : Context for 'APU' is selected.
13:31:43 INFO  : Hardware design information is loaded from 'C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:43 INFO  : Context for 'APU' is selected.
13:31:43 INFO  : 'stop' command is executed.
13:31:43 INFO  : 'ps7_init' command is executed.
13:31:43 INFO  : 'ps7_post_config' command is executed.
13:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:43 INFO  : The application 'C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/TestApp/Debug/TestApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/TestApp/Debug/TestApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:43 INFO  : Memory regions updated for context APU
13:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:44 INFO  : 'con' command is executed.
13:31:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:31:44 INFO  : Launch script is exported to file 'C:\xup\embedded\2018_1_zynq_labs\lab_2\lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
13:32:16 INFO  : Disconnected from the channel tcfchan#1.
13:36:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\xup\embedded\2018_1_zynq_labs\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
13:36:39 INFO  : XSCT server has started successfully.
13:36:41 INFO  : Successfully done setting XSCT server connection channel  
13:36:41 INFO  : Successfully done setting SDK workspace  
13:36:48 INFO  : Registering command handlers for SDK TCF services
13:36:48 INFO  : Processing command line option -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper.hdf.
13:36:49 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
14:34:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\xup\embedded\2018_1_zynq_labs\lab_4\lab_4.sdk\temp_xsdb_launch_script.tcl
14:34:45 INFO  : XSCT server has started successfully.
14:34:48 INFO  : Successfully done setting XSCT server connection channel  
14:34:48 INFO  : Successfully done setting SDK workspace  
14:34:57 INFO  : Registering command handlers for SDK TCF services
14:34:57 INFO  : Processing command line option -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_4/lab_4.sdk/system_wrapper.hdf.
14:38:31 INFO  : Registering command handlers for SDK TCF services
14:38:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\xup\embedded\2018_1_zynq_labs\lab_4\lab_4.sdk\temp_xsdb_launch_script.tcl
14:38:34 INFO  : XSCT server has started successfully.
14:38:34 INFO  : Successfully done setting XSCT server connection channel  
14:38:37 INFO  : Successfully done setting SDK workspace  
14:38:37 INFO  : Processing command line option -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_4/lab_4.sdk/system_wrapper.hdf.
16:06:41 INFO  : No changes in MSS file content so not generating sources.
16:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:07 INFO  : FPGA configured successfully with bitstream "C:/xup/embedded/2018_1_zynq_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
16:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:57 INFO  : 'fpga -state' command is executed.
16:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:34:58 INFO  : 'jtag frequency' command is executed.
16:34:58 INFO  : Sourcing of 'C:/xup/embedded/2018_1_zynq_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
16:34:58 INFO  : Context for 'APU' is selected.
16:34:58 INFO  : Hardware design information is loaded from 'C:/xup/embedded/2018_1_zynq_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_2/system.hdf'.
16:34:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:58 INFO  : Context for 'APU' is selected.
16:34:58 INFO  : 'stop' command is executed.
16:34:58 INFO  : 'ps7_init' command is executed.
16:34:58 INFO  : 'ps7_post_config' command is executed.
16:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:59 INFO  : The application 'C:/xup/embedded/2018_1_zynq_labs/lab_4/lab_4.sdk/lab_4/Debug/lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/xup/embedded/2018_1_zynq_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/xup/embedded/2018_1_zynq_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/xup/embedded/2018_1_zynq_labs/lab_4/lab_4.sdk/lab_4/Debug/lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:59 INFO  : Memory regions updated for context APU
16:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:59 INFO  : 'con' command is executed.
16:34:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:34:59 INFO  : Launch script is exported to file 'C:\xup\embedded\2018_1_zynq_labs\lab_4\lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
16:39:57 INFO  : Inferring section assignments and sizes from elf file: C:\xup\embedded\2018_1_zynq_labs\lab_4\lab_4.sdk\lab_4\Debug\lab_4.elf
16:40:57 INFO  : Inferring section assignments and sizes from elf file: C:\xup\embedded\2018_1_zynq_labs\lab_4\lab_4.sdk\lab_4\Debug\lab_4.elf
16:50:11 INFO  : Successfully generated C:\xup\embedded\2018_1_zynq_labs\lab_4\lab_4.sdk\lab_4\src\lscript.ld.
16:50:11 INFO  : Applying linker script to all configurations of project lab_4.
16:50:11 INFO  : Setting rebuild state to true for all configurations of project lab_4.
16:54:41 INFO  : Inferring section assignments and sizes from elf file: C:\xup\embedded\2018_1_zynq_labs\lab_4\lab_4.sdk\lab_4\Debug\lab_4.elf
16:54:49 INFO  : Successfully generated C:\xup\embedded\2018_1_zynq_labs\lab_4\lab_4.sdk\lab_4\src\lscript.ld.
16:54:49 INFO  : Applying linker script to all configurations of project lab_4.
16:54:49 INFO  : Setting rebuild state to true for all configurations of project lab_4.
16:55:12 INFO  : Disconnected from the channel tcfchan#1.
09:49:01 INFO  : Registering command handlers for SDK TCF services
09:49:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\xup\embedded\2018_1_zynq_labs\lab_5\lab_5.sdk\temp_xsdb_launch_script.tcl
09:49:19 INFO  : XSCT server has started successfully.
09:49:37 INFO  : Successfully done setting XSCT server connection channel  
09:49:37 INFO  : Processing command line option -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_5/lab_5.sdk/system_wrapper.hdf.
09:49:37 INFO  : Successfully done setting SDK workspace  
10:07:16 INFO  : Registering command handlers for SDK TCF services
10:07:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\xup\embedded\2018_1_zynq_labs\lab_5\lab_5.sdk\temp_xsdb_launch_script.tcl
10:07:20 INFO  : XSCT server has started successfully.
10:07:20 INFO  : Successfully done setting XSCT server connection channel  
10:07:24 INFO  : Successfully done setting SDK workspace  
10:07:24 INFO  : Processing command line option -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_5/lab_5.sdk/system_wrapper.hdf.
11:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:14 INFO  : 'fpga -state' command is executed.
11:23:19 INFO  : Memory regions updated for context APU
11:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:38:19 INFO  : 'fpga -state' command is executed.
11:38:21 INFO  : Memory regions updated for context APU
11:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:38:35 INFO  : FPGA configured successfully with bitstream "C:/xup/embedded/2018_1_zynq_labs/lab_5/lab_5.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
11:38:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:38:43 INFO  : 'fpga -state' command is executed.
11:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:38:43 INFO  : 'jtag frequency' command is executed.
11:38:43 INFO  : Sourcing of 'C:/xup/embedded/2018_1_zynq_labs/lab_5/lab_5.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
11:38:43 INFO  : Context for 'APU' is selected.
11:38:43 INFO  : Hardware design information is loaded from 'C:/xup/embedded/2018_1_zynq_labs/lab_5/lab_5.sdk/system_wrapper_hw_platform_4/system.hdf'.
11:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:43 INFO  : Context for 'APU' is selected.
11:38:43 INFO  : 'stop' command is executed.
11:38:44 INFO  : 'ps7_init' command is executed.
11:38:44 INFO  : 'ps7_post_config' command is executed.
11:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:44 INFO  : The application 'C:/xup/embedded/2018_1_zynq_labs/lab_5/lab_5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/xup/embedded/2018_1_zynq_labs/lab_5/lab_5.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/xup/embedded/2018_1_zynq_labs/lab_5/lab_5.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/xup/embedded/2018_1_zynq_labs/lab_5/lab_5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:44 INFO  : Memory regions updated for context APU
11:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:44 INFO  : 'con' command is executed.
11:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:38:44 INFO  : Launch script is exported to file 'C:\xup\embedded\2018_1_zynq_labs\lab_5\lab_5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab5.elf_on_local.tcl'
12:10:49 INFO  : Disconnected from the channel tcfchan#1.
