
stm32_h7_canpwm_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb58  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  0800bdf8  0800bdf8  0000cdf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2a4  0800c2a4  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c2a4  0800c2a4  0000d2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2ac  0800c2ac  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2ac  0800c2ac  0000d2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c2b0  0800c2b0  0000d2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  24000000  0800c2b4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  240001d8  0800c48c  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240005ec  0800c48c  0000e5ec  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018a46  00000000  00000000  0000e206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028a6  00000000  00000000  00026c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f8  00000000  00000000  000294f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f8f  00000000  00000000  0002a8f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c38e  00000000  00000000  0002b87f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c9e  00000000  00000000  00067c0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00190eec  00000000  00000000  0007f8ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00210797  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006990  00000000  00000000  002107dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0021716c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800bde0 	.word	0x0800bde0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800bde0 	.word	0x0800bde0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000aa8:	4b49      	ldr	r3, [pc, #292]	@ (8000bd0 <SystemInit+0x12c>)
 8000aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aae:	4a48      	ldr	r2, [pc, #288]	@ (8000bd0 <SystemInit+0x12c>)
 8000ab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ab8:	4b45      	ldr	r3, [pc, #276]	@ (8000bd0 <SystemInit+0x12c>)
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	4a44      	ldr	r2, [pc, #272]	@ (8000bd0 <SystemInit+0x12c>)
 8000abe:	f043 0310 	orr.w	r3, r3, #16
 8000ac2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ac4:	4b43      	ldr	r3, [pc, #268]	@ (8000bd4 <SystemInit+0x130>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 030f 	and.w	r3, r3, #15
 8000acc:	2b06      	cmp	r3, #6
 8000ace:	d807      	bhi.n	8000ae0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ad0:	4b40      	ldr	r3, [pc, #256]	@ (8000bd4 <SystemInit+0x130>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f023 030f 	bic.w	r3, r3, #15
 8000ad8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bd4 <SystemInit+0x130>)
 8000ada:	f043 0307 	orr.w	r3, r3, #7
 8000ade:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ae0:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd8 <SystemInit+0x134>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a3c      	ldr	r2, [pc, #240]	@ (8000bd8 <SystemInit+0x134>)
 8000ae6:	f043 0301 	orr.w	r3, r3, #1
 8000aea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000aec:	4b3a      	ldr	r3, [pc, #232]	@ (8000bd8 <SystemInit+0x134>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000af2:	4b39      	ldr	r3, [pc, #228]	@ (8000bd8 <SystemInit+0x134>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	4938      	ldr	r1, [pc, #224]	@ (8000bd8 <SystemInit+0x134>)
 8000af8:	4b38      	ldr	r3, [pc, #224]	@ (8000bdc <SystemInit+0x138>)
 8000afa:	4013      	ands	r3, r2
 8000afc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000afe:	4b35      	ldr	r3, [pc, #212]	@ (8000bd4 <SystemInit+0x130>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f003 0308 	and.w	r3, r3, #8
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d007      	beq.n	8000b1a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b0a:	4b32      	ldr	r3, [pc, #200]	@ (8000bd4 <SystemInit+0x130>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f023 030f 	bic.w	r3, r3, #15
 8000b12:	4a30      	ldr	r2, [pc, #192]	@ (8000bd4 <SystemInit+0x130>)
 8000b14:	f043 0307 	orr.w	r3, r3, #7
 8000b18:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd8 <SystemInit+0x134>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b20:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd8 <SystemInit+0x134>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b26:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd8 <SystemInit+0x134>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd8 <SystemInit+0x134>)
 8000b2e:	4a2c      	ldr	r2, [pc, #176]	@ (8000be0 <SystemInit+0x13c>)
 8000b30:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b32:	4b29      	ldr	r3, [pc, #164]	@ (8000bd8 <SystemInit+0x134>)
 8000b34:	4a2b      	ldr	r2, [pc, #172]	@ (8000be4 <SystemInit+0x140>)
 8000b36:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b38:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <SystemInit+0x134>)
 8000b3a:	4a2b      	ldr	r2, [pc, #172]	@ (8000be8 <SystemInit+0x144>)
 8000b3c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b3e:	4b26      	ldr	r3, [pc, #152]	@ (8000bd8 <SystemInit+0x134>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b44:	4b24      	ldr	r3, [pc, #144]	@ (8000bd8 <SystemInit+0x134>)
 8000b46:	4a28      	ldr	r2, [pc, #160]	@ (8000be8 <SystemInit+0x144>)
 8000b48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b4a:	4b23      	ldr	r3, [pc, #140]	@ (8000bd8 <SystemInit+0x134>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b50:	4b21      	ldr	r3, [pc, #132]	@ (8000bd8 <SystemInit+0x134>)
 8000b52:	4a25      	ldr	r2, [pc, #148]	@ (8000be8 <SystemInit+0x144>)
 8000b54:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b56:	4b20      	ldr	r3, [pc, #128]	@ (8000bd8 <SystemInit+0x134>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd8 <SystemInit+0x134>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a1d      	ldr	r2, [pc, #116]	@ (8000bd8 <SystemInit+0x134>)
 8000b62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b68:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd8 <SystemInit+0x134>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <SystemInit+0x148>)
 8000b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b72:	4a1e      	ldr	r2, [pc, #120]	@ (8000bec <SystemInit+0x148>)
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b78:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf0 <SystemInit+0x14c>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf4 <SystemInit+0x150>)
 8000b80:	4013      	ands	r3, r2
 8000b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b86:	d202      	bcs.n	8000b8e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x154>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000b8e:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <SystemInit+0x134>)
 8000b90:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d113      	bne.n	8000bc4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <SystemInit+0x134>)
 8000b9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ba2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd8 <SystemInit+0x134>)
 8000ba4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ba8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bac:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <SystemInit+0x158>)
 8000bae:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bb2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bb4:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <SystemInit+0x134>)
 8000bb6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bba:	4a07      	ldr	r2, [pc, #28]	@ (8000bd8 <SystemInit+0x134>)
 8000bbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000bc0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000ed00 	.word	0xe000ed00
 8000bd4:	52002000 	.word	0x52002000
 8000bd8:	58024400 	.word	0x58024400
 8000bdc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000be0:	02020200 	.word	0x02020200
 8000be4:	01ff0000 	.word	0x01ff0000
 8000be8:	01010280 	.word	0x01010280
 8000bec:	580000c0 	.word	0x580000c0
 8000bf0:	5c001000 	.word	0x5c001000
 8000bf4:	ffff0000 	.word	0xffff0000
 8000bf8:	51008108 	.word	0x51008108
 8000bfc:	52004000 	.word	0x52004000

08000c00 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c04:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	4a08      	ldr	r2, [pc, #32]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c0a:	f023 0302 	bic.w	r3, r3, #2
 8000c0e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c10:	bf00      	nop
 8000c12:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d0f9      	beq.n	8000c12 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c1e:	bf00      	nop
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	58024800 	.word	0x58024800

08000c30 <Turning_SetAngle>:
    }
}


void Turning_SetAngle(float steer)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1) â†’ (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000c3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c3e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8000cd0 <Turning_SetAngle+0xa0>
 8000c42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c46:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000c4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c4e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000cd4 <Turning_SetAngle+0xa4>
 8000c52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c5a:	d501      	bpl.n	8000c60 <Turning_SetAngle+0x30>
 8000c5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd8 <Turning_SetAngle+0xa8>)
 8000c5e:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000c60:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c64:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000cd0 <Turning_SetAngle+0xa0>
 8000c68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c70:	dd01      	ble.n	8000c76 <Turning_SetAngle+0x46>
 8000c72:	4b1a      	ldr	r3, [pc, #104]	@ (8000cdc <Turning_SetAngle+0xac>)
 8000c74:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 8000c76:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c7a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000ce0 <Turning_SetAngle+0xb0>
 8000c7e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c82:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8000ce4 <Turning_SetAngle+0xb4>
 8000c86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c8a:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000ce0 <Turning_SetAngle+0xb0>
 8000c8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c92:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 8000c96:	4b14      	ldr	r3, [pc, #80]	@ (8000ce8 <Turning_SetAngle+0xb8>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c9c:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 8000c9e:	ed97 0a03 	vldr	s0, [r7, #12]
 8000ca2:	f00b f86f 	bl	800bd84 <lroundf>
 8000ca6:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	da01      	bge.n	8000cb2 <Turning_SetAngle+0x82>
 8000cae:	2300      	movs	r3, #0
 8000cb0:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 8000cb2:	693b      	ldr	r3, [r7, #16]
 8000cb4:	68ba      	ldr	r2, [r7, #8]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d201      	bcs.n	8000cbe <Turning_SetAngle+0x8e>
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 8000cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce8 <Turning_SetAngle+0xb8>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000cc6:	bf00      	nop
 8000cc8:	3718      	adds	r7, #24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	42b40000 	.word	0x42b40000
 8000cd4:	c2b40000 	.word	0xc2b40000
 8000cd8:	c2b40000 	.word	0xc2b40000
 8000cdc:	42b40000 	.word	0x42b40000
 8000ce0:	447a0000 	.word	0x447a0000
 8000ce4:	43340000 	.word	0x43340000
 8000ce8:	24000294 	.word	0x24000294

08000cec <echoTest>:
		Turning_SetAngle(dbg_str);
		StopCarEsc();
	}
}

void echoTest() {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
  while (1) {
	  uint8_t rx_data;
	  if (HAL_UART_Receive(&huart3, &rx_data, 1, 10) == HAL_OK) {
 8000cf2:	1df9      	adds	r1, r7, #7
 8000cf4:	230a      	movs	r3, #10
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4806      	ldr	r0, [pc, #24]	@ (8000d14 <echoTest+0x28>)
 8000cfa:	f005 fc70 	bl	80065de <HAL_UART_Receive>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d1f6      	bne.n	8000cf2 <echoTest+0x6>
		HAL_UART_Transmit(&huart3, &rx_data, 1, HAL_MAX_DELAY);
 8000d04:	1df9      	adds	r1, r7, #7
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	4801      	ldr	r0, [pc, #4]	@ (8000d14 <echoTest+0x28>)
 8000d0e:	f005 fbd8 	bl	80064c2 <HAL_UART_Transmit>
  while (1) {
 8000d12:	e7ee      	b.n	8000cf2 <echoTest+0x6>
 8000d14:	240003c0 	.word	0x240003c0

08000d18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000d1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d22:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	da01      	bge.n	8000d2e <main+0x16>
  {
  Error_Handler();
 8000d2a:	f000 fb49 	bl	80013c0 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d2e:	f000 fe71 	bl	8001a14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d32:	f000 f84f 	bl	8000dd4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000d36:	4b23      	ldr	r3, [pc, #140]	@ (8000dc4 <main+0xac>)
 8000d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d3c:	4a21      	ldr	r2, [pc, #132]	@ (8000dc4 <main+0xac>)
 8000d3e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d46:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc4 <main+0xac>)
 8000d48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000d54:	2000      	movs	r0, #0
 8000d56:	f001 fe55 	bl	8002a04 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f001 fe6b 	bl	8002a38 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000d62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d66:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000d68:	bf00      	nop
 8000d6a:	4b16      	ldr	r3, [pc, #88]	@ (8000dc4 <main+0xac>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d104      	bne.n	8000d80 <main+0x68>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	1e5a      	subs	r2, r3, #1
 8000d7a:	607a      	str	r2, [r7, #4]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	dcf4      	bgt.n	8000d6a <main+0x52>
if ( timeout < 0 )
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	da01      	bge.n	8000d8a <main+0x72>
{
Error_Handler();
 8000d86:	f000 fb1b 	bl	80013c0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d8a:	f000 fa87 	bl	800129c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000d8e:	f000 fa39 	bl	8001204 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000d92:	f000 f89b 	bl	8000ecc <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000d96:	f000 f94d 	bl	8001034 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000d9a:	f000 f999 	bl	80010d0 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8000d9e:	f000 f9e5 	bl	800116c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8000da2:	2100      	movs	r1, #0
 8000da4:	4808      	ldr	r0, [pc, #32]	@ (8000dc8 <main+0xb0>)
 8000da6:	f004 fd7f 	bl	80058a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8000daa:	2100      	movs	r1, #0
 8000dac:	4807      	ldr	r0, [pc, #28]	@ (8000dcc <main+0xb4>)
 8000dae:	f004 fd7b 	bl	80058a8 <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 8000db2:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8000dd0 <main+0xb8>
 8000db6:	f7ff ff3b 	bl	8000c30 <Turning_SetAngle>
//  goDistance(1, 0.5);
//  loopPrintEncoder();
//  goDistanceP(1, 0.001, 0.6);
//  debugSetup();
  echoTest();
 8000dba:	f7ff ff97 	bl	8000cec <echoTest>
//  loopPrintAllCAN();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000dbe:	bf00      	nop
 8000dc0:	e7fd      	b.n	8000dbe <main+0xa6>
 8000dc2:	bf00      	nop
 8000dc4:	58024400 	.word	0x58024400
 8000dc8:	24000294 	.word	0x24000294
 8000dcc:	240002e0 	.word	0x240002e0
 8000dd0:	00000000 	.word	0x00000000

08000dd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b09c      	sub	sp, #112	@ 0x70
 8000dd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dde:	224c      	movs	r2, #76	@ 0x4c
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f007 fcb3 	bl	800874e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000de8:	1d3b      	adds	r3, r7, #4
 8000dea:	2220      	movs	r2, #32
 8000dec:	2100      	movs	r1, #0
 8000dee:	4618      	mov	r0, r3
 8000df0:	f007 fcad 	bl	800874e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000df4:	2004      	movs	r0, #4
 8000df6:	f001 fe33 	bl	8002a60 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	603b      	str	r3, [r7, #0]
 8000dfe:	4b31      	ldr	r3, [pc, #196]	@ (8000ec4 <SystemClock_Config+0xf0>)
 8000e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e02:	4a30      	ldr	r2, [pc, #192]	@ (8000ec4 <SystemClock_Config+0xf0>)
 8000e04:	f023 0301 	bic.w	r3, r3, #1
 8000e08:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ec4 <SystemClock_Config+0xf0>)
 8000e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	603b      	str	r3, [r7, #0]
 8000e14:	4b2c      	ldr	r3, [pc, #176]	@ (8000ec8 <SystemClock_Config+0xf4>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e1c:	4a2a      	ldr	r2, [pc, #168]	@ (8000ec8 <SystemClock_Config+0xf4>)
 8000e1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e22:	6193      	str	r3, [r2, #24]
 8000e24:	4b28      	ldr	r3, [pc, #160]	@ (8000ec8 <SystemClock_Config+0xf4>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e2c:	603b      	str	r3, [r7, #0]
 8000e2e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e30:	bf00      	nop
 8000e32:	4b25      	ldr	r3, [pc, #148]	@ (8000ec8 <SystemClock_Config+0xf4>)
 8000e34:	699b      	ldr	r3, [r3, #24]
 8000e36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e3e:	d1f8      	bne.n	8000e32 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e40:	2302      	movs	r3, #2
 8000e42:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000e44:	2301      	movs	r3, #1
 8000e46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e48:	2340      	movs	r3, #64	@ 0x40
 8000e4a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e50:	2300      	movs	r3, #0
 8000e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e54:	2304      	movs	r3, #4
 8000e56:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e58:	230a      	movs	r3, #10
 8000e5a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e60:	2304      	movs	r3, #4
 8000e62:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e64:	2302      	movs	r3, #2
 8000e66:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000e68:	230c      	movs	r3, #12
 8000e6a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000e70:	2300      	movs	r3, #0
 8000e72:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f001 fe4b 	bl	8002b14 <HAL_RCC_OscConfig>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000e84:	f000 fa9c 	bl	80013c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e88:	233f      	movs	r3, #63	@ 0x3f
 8000e8a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000e90:	2300      	movs	r3, #0
 8000e92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000e94:	2300      	movs	r3, #0
 8000e96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000e9c:	2340      	movs	r3, #64	@ 0x40
 8000e9e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ea8:	1d3b      	adds	r3, r7, #4
 8000eaa:	2101      	movs	r1, #1
 8000eac:	4618      	mov	r0, r3
 8000eae:	f002 fa8b 	bl	80033c8 <HAL_RCC_ClockConfig>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000eb8:	f000 fa82 	bl	80013c0 <Error_Handler>
  }
}
 8000ebc:	bf00      	nop
 8000ebe:	3770      	adds	r7, #112	@ 0x70
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	58000400 	.word	0x58000400
 8000ec8:	58024800 	.word	0x58024800

08000ecc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000ed2:	4b54      	ldr	r3, [pc, #336]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000ed4:	4a54      	ldr	r2, [pc, #336]	@ (8001028 <MX_FDCAN1_Init+0x15c>)
 8000ed6:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000ed8:	4b52      	ldr	r3, [pc, #328]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000ede:	4b51      	ldr	r3, [pc, #324]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000ee4:	4b4f      	ldr	r3, [pc, #316]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000eea:	4b4e      	ldr	r3, [pc, #312]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000ef0:	4b4c      	ldr	r3, [pc, #304]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000ef6:	4b4b      	ldr	r3, [pc, #300]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000ef8:	2202      	movs	r2, #2
 8000efa:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000efc:	4b49      	ldr	r3, [pc, #292]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000efe:	2208      	movs	r2, #8
 8000f00:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000f02:	4b48      	ldr	r3, [pc, #288]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f04:	221f      	movs	r2, #31
 8000f06:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000f08:	4b46      	ldr	r3, [pc, #280]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f0a:	2208      	movs	r2, #8
 8000f0c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000f0e:	4b45      	ldr	r3, [pc, #276]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000f14:	4b43      	ldr	r3, [pc, #268]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000f1a:	4b42      	ldr	r3, [pc, #264]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000f20:	4b40      	ldr	r3, [pc, #256]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000f26:	4b3f      	ldr	r3, [pc, #252]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000f2c:	4b3d      	ldr	r3, [pc, #244]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000f32:	4b3c      	ldr	r3, [pc, #240]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000f38:	4b3a      	ldr	r3, [pc, #232]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f3a:	2232      	movs	r2, #50	@ 0x32
 8000f3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000f3e:	4b39      	ldr	r3, [pc, #228]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f40:	2204      	movs	r2, #4
 8000f42:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000f44:	4b37      	ldr	r3, [pc, #220]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000f4a:	4b36      	ldr	r3, [pc, #216]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000f50:	4b34      	ldr	r3, [pc, #208]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000f56:	4b33      	ldr	r3, [pc, #204]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f58:	2204      	movs	r2, #4
 8000f5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000f5c:	4b31      	ldr	r3, [pc, #196]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000f62:	4b30      	ldr	r3, [pc, #192]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000f68:	4b2e      	ldr	r3, [pc, #184]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f6e:	4b2d      	ldr	r3, [pc, #180]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000f74:	4b2b      	ldr	r3, [pc, #172]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f76:	2204      	movs	r2, #4
 8000f78:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000f7a:	482a      	ldr	r0, [pc, #168]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000f7c:	f000 fecc 	bl	8001d18 <HAL_FDCAN_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000f86:	f000 fa1b 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
      /*AAO+*/
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000f8a:	4b28      	ldr	r3, [pc, #160]	@ (800102c <MX_FDCAN1_Init+0x160>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
        sFilterConfig.FilterIndex = 0;
 8000f90:	4b26      	ldr	r3, [pc, #152]	@ (800102c <MX_FDCAN1_Init+0x160>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	605a      	str	r2, [r3, #4]
        sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000f96:	4b25      	ldr	r3, [pc, #148]	@ (800102c <MX_FDCAN1_Init+0x160>)
 8000f98:	2202      	movs	r2, #2
 8000f9a:	609a      	str	r2, [r3, #8]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000f9c:	4b23      	ldr	r3, [pc, #140]	@ (800102c <MX_FDCAN1_Init+0x160>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	60da      	str	r2, [r3, #12]
        sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 8000fa2:	4b22      	ldr	r3, [pc, #136]	@ (800102c <MX_FDCAN1_Init+0x160>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	611a      	str	r2, [r3, #16]
        sFilterConfig.FilterID2 = 0x000;   // mask = 0 â†’ accept all messages
 8000fa8:	4b20      	ldr	r3, [pc, #128]	@ (800102c <MX_FDCAN1_Init+0x160>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	615a      	str	r2, [r3, #20]

        /* Configure global filter to reject all non-matching frames */
        HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 8000fae:	2301      	movs	r3, #1
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	2202      	movs	r2, #2
 8000fb6:	2102      	movs	r1, #2
 8000fb8:	481a      	ldr	r0, [pc, #104]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000fba:	f001 f901 	bl	80021c0 <HAL_FDCAN_ConfigGlobalFilter>
                                     FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

        if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000fbe:	491b      	ldr	r1, [pc, #108]	@ (800102c <MX_FDCAN1_Init+0x160>)
 8000fc0:	4818      	ldr	r0, [pc, #96]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000fc2:	f001 f887 	bl	80020d4 <HAL_FDCAN_ConfigFilter>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_FDCAN1_Init+0x104>
          {
             /* Filter configuration Error */
             Error_Handler();
 8000fcc:	f000 f9f8 	bl	80013c0 <Error_Handler>
          }
         /* Start the FDCAN module */
        if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000fd0:	4814      	ldr	r0, [pc, #80]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000fd2:	f001 f922 	bl	800221a <HAL_FDCAN_Start>
          }
             /* Start Error */
        if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2101      	movs	r1, #1
 8000fda:	4812      	ldr	r0, [pc, #72]	@ (8001024 <MX_FDCAN1_Init+0x158>)
 8000fdc:	f001 f948 	bl	8002270 <HAL_FDCAN_ActivateNotification>
          }
             /* Notification Error */

         /* Configure Tx buffer message */
        TxHeader.Identifier = 0x111;
 8000fe0:	4b13      	ldr	r3, [pc, #76]	@ (8001030 <MX_FDCAN1_Init+0x164>)
 8000fe2:	f240 1211 	movw	r2, #273	@ 0x111
 8000fe6:	601a      	str	r2, [r3, #0]
        TxHeader.IdType = FDCAN_STANDARD_ID;
 8000fe8:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <MX_FDCAN1_Init+0x164>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	605a      	str	r2, [r3, #4]
        TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000fee:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <MX_FDCAN1_Init+0x164>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
        TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8001030 <MX_FDCAN1_Init+0x164>)
 8000ff6:	2209      	movs	r2, #9
 8000ff8:	60da      	str	r2, [r3, #12]
        TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8001030 <MX_FDCAN1_Init+0x164>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
        TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8001000:	4b0b      	ldr	r3, [pc, #44]	@ (8001030 <MX_FDCAN1_Init+0x164>)
 8001002:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001006:	615a      	str	r2, [r3, #20]
        TxHeader.FDFormat = FDCAN_FD_CAN;
 8001008:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <MX_FDCAN1_Init+0x164>)
 800100a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800100e:	619a      	str	r2, [r3, #24]
        TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001010:	4b07      	ldr	r3, [pc, #28]	@ (8001030 <MX_FDCAN1_Init+0x164>)
 8001012:	2200      	movs	r2, #0
 8001014:	61da      	str	r2, [r3, #28]
        TxHeader.MessageMarker = 0x00;
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <MX_FDCAN1_Init+0x164>)
 8001018:	2200      	movs	r2, #0
 800101a:	621a      	str	r2, [r3, #32]
       /*AAO-*/

  /* USER CODE END FDCAN1_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	240001f4 	.word	0x240001f4
 8001028:	4000a000 	.word	0x4000a000
 800102c:	24000454 	.word	0x24000454
 8001030:	24000474 	.word	0x24000474

08001034 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800103a:	1d3b      	adds	r3, r7, #4
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]
 8001048:	615a      	str	r2, [r3, #20]
 800104a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800104c:	4b1e      	ldr	r3, [pc, #120]	@ (80010c8 <MX_TIM13_Init+0x94>)
 800104e:	4a1f      	ldr	r2, [pc, #124]	@ (80010cc <MX_TIM13_Init+0x98>)
 8001050:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8001052:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_TIM13_Init+0x94>)
 8001054:	224f      	movs	r2, #79	@ 0x4f
 8001056:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001058:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <MX_TIM13_Init+0x94>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 800105e:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_TIM13_Init+0x94>)
 8001060:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001064:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001066:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <MX_TIM13_Init+0x94>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800106c:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_TIM13_Init+0x94>)
 800106e:	2200      	movs	r2, #0
 8001070:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001072:	4815      	ldr	r0, [pc, #84]	@ (80010c8 <MX_TIM13_Init+0x94>)
 8001074:	f004 fb60 	bl	8005738 <HAL_TIM_Base_Init>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 800107e:	f000 f99f 	bl	80013c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001082:	4811      	ldr	r0, [pc, #68]	@ (80010c8 <MX_TIM13_Init+0x94>)
 8001084:	f004 fbaf 	bl	80057e6 <HAL_TIM_PWM_Init>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800108e:	f000 f997 	bl	80013c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001092:	2360      	movs	r3, #96	@ 0x60
 8001094:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001096:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800109a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	2200      	movs	r2, #0
 80010a8:	4619      	mov	r1, r3
 80010aa:	4807      	ldr	r0, [pc, #28]	@ (80010c8 <MX_TIM13_Init+0x94>)
 80010ac:	f004 fd0a 	bl	8005ac4 <HAL_TIM_PWM_ConfigChannel>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 80010b6:	f000 f983 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80010ba:	4803      	ldr	r0, [pc, #12]	@ (80010c8 <MX_TIM13_Init+0x94>)
 80010bc:	f000 fa6a 	bl	8001594 <HAL_TIM_MspPostInit>

}
 80010c0:	bf00      	nop
 80010c2:	3720      	adds	r7, #32
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	24000294 	.word	0x24000294
 80010cc:	40001c00 	.word	0x40001c00

080010d0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
 80010e4:	615a      	str	r2, [r3, #20]
 80010e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80010e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001164 <MX_TIM14_Init+0x94>)
 80010ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001168 <MX_TIM14_Init+0x98>)
 80010ec:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 80010ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001164 <MX_TIM14_Init+0x94>)
 80010f0:	224f      	movs	r2, #79	@ 0x4f
 80010f2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001164 <MX_TIM14_Init+0x94>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 80010fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <MX_TIM14_Init+0x94>)
 80010fc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001100:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001102:	4b18      	ldr	r3, [pc, #96]	@ (8001164 <MX_TIM14_Init+0x94>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001108:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <MX_TIM14_Init+0x94>)
 800110a:	2200      	movs	r2, #0
 800110c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800110e:	4815      	ldr	r0, [pc, #84]	@ (8001164 <MX_TIM14_Init+0x94>)
 8001110:	f004 fb12 	bl	8005738 <HAL_TIM_Base_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 800111a:	f000 f951 	bl	80013c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800111e:	4811      	ldr	r0, [pc, #68]	@ (8001164 <MX_TIM14_Init+0x94>)
 8001120:	f004 fb61 	bl	80057e6 <HAL_TIM_PWM_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 800112a:	f000 f949 	bl	80013c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800112e:	2360      	movs	r3, #96	@ 0x60
 8001130:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001132:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001136:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	2200      	movs	r2, #0
 8001144:	4619      	mov	r1, r3
 8001146:	4807      	ldr	r0, [pc, #28]	@ (8001164 <MX_TIM14_Init+0x94>)
 8001148:	f004 fcbc 	bl	8005ac4 <HAL_TIM_PWM_ConfigChannel>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8001152:	f000 f935 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001156:	4803      	ldr	r0, [pc, #12]	@ (8001164 <MX_TIM14_Init+0x94>)
 8001158:	f000 fa1c 	bl	8001594 <HAL_TIM_MspPostInit>

}
 800115c:	bf00      	nop
 800115e:	3720      	adds	r7, #32
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	240002e0 	.word	0x240002e0
 8001168:	40002000 	.word	0x40002000

0800116c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001170:	4b22      	ldr	r3, [pc, #136]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 8001172:	4a23      	ldr	r2, [pc, #140]	@ (8001200 <MX_USART2_UART_Init+0x94>)
 8001174:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001176:	4b21      	ldr	r3, [pc, #132]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 8001178:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800117c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800117e:	4b1f      	ldr	r3, [pc, #124]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001184:	4b1d      	ldr	r3, [pc, #116]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800118a:	4b1c      	ldr	r3, [pc, #112]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 800118c:	2200      	movs	r2, #0
 800118e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001190:	4b1a      	ldr	r3, [pc, #104]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 8001192:	220c      	movs	r2, #12
 8001194:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001196:	4b19      	ldr	r3, [pc, #100]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800119c:	4b17      	ldr	r3, [pc, #92]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011a2:	4b16      	ldr	r3, [pc, #88]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011a8:	4b14      	ldr	r3, [pc, #80]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011ae:	4b13      	ldr	r3, [pc, #76]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011b4:	4811      	ldr	r0, [pc, #68]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 80011b6:	f005 f934 	bl	8006422 <HAL_UART_Init>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80011c0:	f000 f8fe 	bl	80013c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011c4:	2100      	movs	r1, #0
 80011c6:	480d      	ldr	r0, [pc, #52]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 80011c8:	f006 fa93 	bl	80076f2 <HAL_UARTEx_SetTxFifoThreshold>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80011d2:	f000 f8f5 	bl	80013c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011d6:	2100      	movs	r1, #0
 80011d8:	4808      	ldr	r0, [pc, #32]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 80011da:	f006 fac8 	bl	800776e <HAL_UARTEx_SetRxFifoThreshold>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80011e4:	f000 f8ec 	bl	80013c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80011e8:	4804      	ldr	r0, [pc, #16]	@ (80011fc <MX_USART2_UART_Init+0x90>)
 80011ea:	f006 fa49 	bl	8007680 <HAL_UARTEx_DisableFifoMode>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80011f4:	f000 f8e4 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	2400032c 	.word	0x2400032c
 8001200:	40004400 	.word	0x40004400

08001204 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001208:	4b22      	ldr	r3, [pc, #136]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 800120a:	4a23      	ldr	r2, [pc, #140]	@ (8001298 <MX_USART3_UART_Init+0x94>)
 800120c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800120e:	4b21      	ldr	r3, [pc, #132]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001210:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001214:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001216:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800121c:	4b1d      	ldr	r3, [pc, #116]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 800121e:	2200      	movs	r2, #0
 8001220:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001222:	4b1c      	ldr	r3, [pc, #112]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001228:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 800122a:	220c      	movs	r2, #12
 800122c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122e:	4b19      	ldr	r3, [pc, #100]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001230:	2200      	movs	r2, #0
 8001232:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001234:	4b17      	ldr	r3, [pc, #92]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001236:	2200      	movs	r2, #0
 8001238:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800123a:	4b16      	ldr	r3, [pc, #88]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 800123c:	2200      	movs	r2, #0
 800123e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001240:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001242:	2200      	movs	r2, #0
 8001244:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001246:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001248:	2200      	movs	r2, #0
 800124a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800124c:	4811      	ldr	r0, [pc, #68]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 800124e:	f005 f8e8 	bl	8006422 <HAL_UART_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001258:	f000 f8b2 	bl	80013c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800125c:	2100      	movs	r1, #0
 800125e:	480d      	ldr	r0, [pc, #52]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001260:	f006 fa47 	bl	80076f2 <HAL_UARTEx_SetTxFifoThreshold>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800126a:	f000 f8a9 	bl	80013c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800126e:	2100      	movs	r1, #0
 8001270:	4808      	ldr	r0, [pc, #32]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001272:	f006 fa7c 	bl	800776e <HAL_UARTEx_SetRxFifoThreshold>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800127c:	f000 f8a0 	bl	80013c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001280:	4804      	ldr	r0, [pc, #16]	@ (8001294 <MX_USART3_UART_Init+0x90>)
 8001282:	f006 f9fd 	bl	8007680 <HAL_UARTEx_DisableFifoMode>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800128c:	f000 f898 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	240003c0 	.word	0x240003c0
 8001298:	40004800 	.word	0x40004800

0800129c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08c      	sub	sp, #48	@ 0x30
 80012a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
 80012b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b2:	4b40      	ldr	r3, [pc, #256]	@ (80013b4 <MX_GPIO_Init+0x118>)
 80012b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012b8:	4a3e      	ldr	r2, [pc, #248]	@ (80013b4 <MX_GPIO_Init+0x118>)
 80012ba:	f043 0304 	orr.w	r3, r3, #4
 80012be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012c2:	4b3c      	ldr	r3, [pc, #240]	@ (80013b4 <MX_GPIO_Init+0x118>)
 80012c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012c8:	f003 0304 	and.w	r3, r3, #4
 80012cc:	61bb      	str	r3, [r7, #24]
 80012ce:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012d0:	4b38      	ldr	r3, [pc, #224]	@ (80013b4 <MX_GPIO_Init+0x118>)
 80012d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d6:	4a37      	ldr	r2, [pc, #220]	@ (80013b4 <MX_GPIO_Init+0x118>)
 80012d8:	f043 0320 	orr.w	r3, r3, #32
 80012dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e0:	4b34      	ldr	r3, [pc, #208]	@ (80013b4 <MX_GPIO_Init+0x118>)
 80012e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012e6:	f003 0320 	and.w	r3, r3, #32
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ee:	4b31      	ldr	r3, [pc, #196]	@ (80013b4 <MX_GPIO_Init+0x118>)
 80012f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f4:	4a2f      	ldr	r2, [pc, #188]	@ (80013b4 <MX_GPIO_Init+0x118>)
 80012f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012fe:	4b2d      	ldr	r3, [pc, #180]	@ (80013b4 <MX_GPIO_Init+0x118>)
 8001300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001308:	613b      	str	r3, [r7, #16]
 800130a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130c:	4b29      	ldr	r3, [pc, #164]	@ (80013b4 <MX_GPIO_Init+0x118>)
 800130e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001312:	4a28      	ldr	r2, [pc, #160]	@ (80013b4 <MX_GPIO_Init+0x118>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800131c:	4b25      	ldr	r3, [pc, #148]	@ (80013b4 <MX_GPIO_Init+0x118>)
 800131e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132a:	4b22      	ldr	r3, [pc, #136]	@ (80013b4 <MX_GPIO_Init+0x118>)
 800132c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001330:	4a20      	ldr	r2, [pc, #128]	@ (80013b4 <MX_GPIO_Init+0x118>)
 8001332:	f043 0302 	orr.w	r3, r3, #2
 8001336:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800133a:	4b1e      	ldr	r3, [pc, #120]	@ (80013b4 <MX_GPIO_Init+0x118>)
 800133c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001348:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <MX_GPIO_Init+0x118>)
 800134a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134e:	4a19      	ldr	r2, [pc, #100]	@ (80013b4 <MX_GPIO_Init+0x118>)
 8001350:	f043 0308 	orr.w	r3, r3, #8
 8001354:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001358:	4b16      	ldr	r3, [pc, #88]	@ (80013b4 <MX_GPIO_Init+0x118>)
 800135a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001366:	2200      	movs	r2, #0
 8001368:	f244 0101 	movw	r1, #16385	@ 0x4001
 800136c:	4812      	ldr	r0, [pc, #72]	@ (80013b8 <MX_GPIO_Init+0x11c>)
 800136e:	f001 fb2f 	bl	80029d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001372:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001378:	2300      	movs	r3, #0
 800137a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001380:	f107 031c 	add.w	r3, r7, #28
 8001384:	4619      	mov	r1, r3
 8001386:	480d      	ldr	r0, [pc, #52]	@ (80013bc <MX_GPIO_Init+0x120>)
 8001388:	f001 f972 	bl	8002670 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 800138c:	f244 0301 	movw	r3, #16385	@ 0x4001
 8001390:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001392:	2301      	movs	r3, #1
 8001394:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139a:	2300      	movs	r3, #0
 800139c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139e:	f107 031c 	add.w	r3, r7, #28
 80013a2:	4619      	mov	r1, r3
 80013a4:	4804      	ldr	r0, [pc, #16]	@ (80013b8 <MX_GPIO_Init+0x11c>)
 80013a6:	f001 f963 	bl	8002670 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013aa:	bf00      	nop
 80013ac:	3730      	adds	r7, #48	@ 0x30
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	58024400 	.word	0x58024400
 80013b8:	58020400 	.word	0x58020400
 80013bc:	58020800 	.word	0x58020800

080013c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013c4:	b672      	cpsid	i
}
 80013c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <Error_Handler+0x8>

080013cc <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80013d4:	1d39      	adds	r1, r7, #4
 80013d6:	f04f 33ff 	mov.w	r3, #4294967295
 80013da:	2201      	movs	r2, #1
 80013dc:	4803      	ldr	r0, [pc, #12]	@ (80013ec <__io_putchar+0x20>)
 80013de:	f005 f870 	bl	80064c2 <HAL_UART_Transmit>
  return ch;
 80013e2:	687b      	ldr	r3, [r7, #4]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	240003c0 	.word	0x240003c0

080013f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <HAL_MspInit+0x30>)
 80013f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013fc:	4a08      	ldr	r2, [pc, #32]	@ (8001420 <HAL_MspInit+0x30>)
 80013fe:	f043 0302 	orr.w	r3, r3, #2
 8001402:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001406:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_MspInit+0x30>)
 8001408:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800140c:	f003 0302 	and.w	r3, r3, #2
 8001410:	607b      	str	r3, [r7, #4]
 8001412:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	58024400 	.word	0x58024400

08001424 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b0ba      	sub	sp, #232	@ 0xe8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800143c:	f107 0310 	add.w	r3, r7, #16
 8001440:	22c0      	movs	r2, #192	@ 0xc0
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f007 f982 	bl	800874e <memset>
  if(hfdcan->Instance==FDCAN1)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a31      	ldr	r2, [pc, #196]	@ (8001514 <HAL_FDCAN_MspInit+0xf0>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d15b      	bne.n	800150c <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001454:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001458:	f04f 0300 	mov.w	r3, #0
 800145c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001460:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001464:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001468:	f107 0310 	add.w	r3, r7, #16
 800146c:	4618      	mov	r0, r3
 800146e:	f002 fb37 	bl	8003ae0 <HAL_RCCEx_PeriphCLKConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001478:	f7ff ffa2 	bl	80013c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800147c:	4b26      	ldr	r3, [pc, #152]	@ (8001518 <HAL_FDCAN_MspInit+0xf4>)
 800147e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001482:	4a25      	ldr	r2, [pc, #148]	@ (8001518 <HAL_FDCAN_MspInit+0xf4>)
 8001484:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001488:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800148c:	4b22      	ldr	r3, [pc, #136]	@ (8001518 <HAL_FDCAN_MspInit+0xf4>)
 800148e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800149a:	4b1f      	ldr	r3, [pc, #124]	@ (8001518 <HAL_FDCAN_MspInit+0xf4>)
 800149c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001518 <HAL_FDCAN_MspInit+0xf4>)
 80014a2:	f043 0308 	orr.w	r3, r3, #8
 80014a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <HAL_FDCAN_MspInit+0xf4>)
 80014ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014b0:	f003 0308 	and.w	r3, r3, #8
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 80014b8:	2301      	movs	r3, #1
 80014ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	2302      	movs	r3, #2
 80014c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ca:	2303      	movs	r3, #3
 80014cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80014d0:	2309      	movs	r3, #9
 80014d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 80014d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80014da:	4619      	mov	r1, r3
 80014dc:	480f      	ldr	r0, [pc, #60]	@ (800151c <HAL_FDCAN_MspInit+0xf8>)
 80014de:	f001 f8c7 	bl	8002670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 80014e2:	2302      	movs	r3, #2
 80014e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e8:	2302      	movs	r3, #2
 80014ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ee:	2301      	movs	r3, #1
 80014f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f4:	2303      	movs	r3, #3
 80014f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80014fa:	2309      	movs	r3, #9
 80014fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001500:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001504:	4619      	mov	r1, r3
 8001506:	4805      	ldr	r0, [pc, #20]	@ (800151c <HAL_FDCAN_MspInit+0xf8>)
 8001508:	f001 f8b2 	bl	8002670 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800150c:	bf00      	nop
 800150e:	37e8      	adds	r7, #232	@ 0xe8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	4000a000 	.word	0x4000a000
 8001518:	58024400 	.word	0x58024400
 800151c:	58020c00 	.word	0x58020c00

08001520 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a16      	ldr	r2, [pc, #88]	@ (8001588 <HAL_TIM_Base_MspInit+0x68>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d10f      	bne.n	8001552 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001532:	4b16      	ldr	r3, [pc, #88]	@ (800158c <HAL_TIM_Base_MspInit+0x6c>)
 8001534:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001538:	4a14      	ldr	r2, [pc, #80]	@ (800158c <HAL_TIM_Base_MspInit+0x6c>)
 800153a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800153e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001542:	4b12      	ldr	r3, [pc, #72]	@ (800158c <HAL_TIM_Base_MspInit+0x6c>)
 8001544:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001550:	e013      	b.n	800157a <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a0e      	ldr	r2, [pc, #56]	@ (8001590 <HAL_TIM_Base_MspInit+0x70>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d10e      	bne.n	800157a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800155c:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <HAL_TIM_Base_MspInit+0x6c>)
 800155e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001562:	4a0a      	ldr	r2, [pc, #40]	@ (800158c <HAL_TIM_Base_MspInit+0x6c>)
 8001564:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001568:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800156c:	4b07      	ldr	r3, [pc, #28]	@ (800158c <HAL_TIM_Base_MspInit+0x6c>)
 800156e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	68bb      	ldr	r3, [r7, #8]
}
 800157a:	bf00      	nop
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	40001c00 	.word	0x40001c00
 800158c:	58024400 	.word	0x58024400
 8001590:	40002000 	.word	0x40002000

08001594 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08a      	sub	sp, #40	@ 0x28
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159c:	f107 0314 	add.w	r3, r7, #20
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a26      	ldr	r2, [pc, #152]	@ (800164c <HAL_TIM_MspPostInit+0xb8>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d120      	bne.n	80015f8 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80015b6:	4b26      	ldr	r3, [pc, #152]	@ (8001650 <HAL_TIM_MspPostInit+0xbc>)
 80015b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015bc:	4a24      	ldr	r2, [pc, #144]	@ (8001650 <HAL_TIM_MspPostInit+0xbc>)
 80015be:	f043 0320 	orr.w	r3, r3, #32
 80015c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015c6:	4b22      	ldr	r3, [pc, #136]	@ (8001650 <HAL_TIM_MspPostInit+0xbc>)
 80015c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015cc:	f003 0320 	and.w	r3, r3, #32
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80015d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80015e6:	2309      	movs	r3, #9
 80015e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015ea:	f107 0314 	add.w	r3, r7, #20
 80015ee:	4619      	mov	r1, r3
 80015f0:	4818      	ldr	r0, [pc, #96]	@ (8001654 <HAL_TIM_MspPostInit+0xc0>)
 80015f2:	f001 f83d 	bl	8002670 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80015f6:	e024      	b.n	8001642 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a16      	ldr	r2, [pc, #88]	@ (8001658 <HAL_TIM_MspPostInit+0xc4>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d11f      	bne.n	8001642 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001602:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <HAL_TIM_MspPostInit+0xbc>)
 8001604:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001608:	4a11      	ldr	r2, [pc, #68]	@ (8001650 <HAL_TIM_MspPostInit+0xbc>)
 800160a:	f043 0320 	orr.w	r3, r3, #32
 800160e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001612:	4b0f      	ldr	r3, [pc, #60]	@ (8001650 <HAL_TIM_MspPostInit+0xbc>)
 8001614:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001618:	f003 0320 	and.w	r3, r3, #32
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001620:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001626:	2302      	movs	r3, #2
 8001628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162e:	2300      	movs	r3, #0
 8001630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001632:	2309      	movs	r3, #9
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <HAL_TIM_MspPostInit+0xc0>)
 800163e:	f001 f817 	bl	8002670 <HAL_GPIO_Init>
}
 8001642:	bf00      	nop
 8001644:	3728      	adds	r7, #40	@ 0x28
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40001c00 	.word	0x40001c00
 8001650:	58024400 	.word	0x58024400
 8001654:	58021400 	.word	0x58021400
 8001658:	40002000 	.word	0x40002000

0800165c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b0bc      	sub	sp, #240	@ 0xf0
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001664:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001674:	f107 0318 	add.w	r3, r7, #24
 8001678:	22c0      	movs	r2, #192	@ 0xc0
 800167a:	2100      	movs	r1, #0
 800167c:	4618      	mov	r0, r3
 800167e:	f007 f866 	bl	800874e <memset>
  if(huart->Instance==USART2)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a4d      	ldr	r2, [pc, #308]	@ (80017bc <HAL_UART_MspInit+0x160>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d146      	bne.n	800171a <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800168c:	f04f 0202 	mov.w	r2, #2
 8001690:	f04f 0300 	mov.w	r3, #0
 8001694:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001698:	2300      	movs	r3, #0
 800169a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800169e:	f107 0318 	add.w	r3, r7, #24
 80016a2:	4618      	mov	r0, r3
 80016a4:	f002 fa1c 	bl	8003ae0 <HAL_RCCEx_PeriphCLKConfig>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80016ae:	f7ff fe87 	bl	80013c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016b2:	4b43      	ldr	r3, [pc, #268]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 80016b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016b8:	4a41      	ldr	r2, [pc, #260]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 80016ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016be:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80016c2:	4b3f      	ldr	r3, [pc, #252]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 80016c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016cc:	617b      	str	r3, [r7, #20]
 80016ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d0:	4b3b      	ldr	r3, [pc, #236]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 80016d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016d6:	4a3a      	ldr	r2, [pc, #232]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016e0:	4b37      	ldr	r3, [pc, #220]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 80016e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	613b      	str	r3, [r7, #16]
 80016ec:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016ee:	230c      	movs	r3, #12
 80016f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f4:	2302      	movs	r3, #2
 80016f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2300      	movs	r3, #0
 8001702:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001706:	2307      	movs	r3, #7
 8001708:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001710:	4619      	mov	r1, r3
 8001712:	482c      	ldr	r0, [pc, #176]	@ (80017c4 <HAL_UART_MspInit+0x168>)
 8001714:	f000 ffac 	bl	8002670 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001718:	e04b      	b.n	80017b2 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART3)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a2a      	ldr	r2, [pc, #168]	@ (80017c8 <HAL_UART_MspInit+0x16c>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d146      	bne.n	80017b2 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001724:	f04f 0202 	mov.w	r2, #2
 8001728:	f04f 0300 	mov.w	r3, #0
 800172c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001730:	2300      	movs	r3, #0
 8001732:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001736:	f107 0318 	add.w	r3, r7, #24
 800173a:	4618      	mov	r0, r3
 800173c:	f002 f9d0 	bl	8003ae0 <HAL_RCCEx_PeriphCLKConfig>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <HAL_UART_MspInit+0xee>
      Error_Handler();
 8001746:	f7ff fe3b 	bl	80013c0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800174a:	4b1d      	ldr	r3, [pc, #116]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 800174c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001750:	4a1b      	ldr	r2, [pc, #108]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 8001752:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001756:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800175a:	4b19      	ldr	r3, [pc, #100]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 800175c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001760:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001768:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 800176a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800176e:	4a14      	ldr	r2, [pc, #80]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 8001770:	f043 0308 	orr.w	r3, r3, #8
 8001774:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001778:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <HAL_UART_MspInit+0x164>)
 800177a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800177e:	f003 0308 	and.w	r3, r3, #8
 8001782:	60bb      	str	r3, [r7, #8]
 8001784:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001786:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800178a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178e:	2302      	movs	r3, #2
 8001790:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179a:	2300      	movs	r3, #0
 800179c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80017a0:	2307      	movs	r3, #7
 80017a2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80017aa:	4619      	mov	r1, r3
 80017ac:	4807      	ldr	r0, [pc, #28]	@ (80017cc <HAL_UART_MspInit+0x170>)
 80017ae:	f000 ff5f 	bl	8002670 <HAL_GPIO_Init>
}
 80017b2:	bf00      	nop
 80017b4:	37f0      	adds	r7, #240	@ 0xf0
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40004400 	.word	0x40004400
 80017c0:	58024400 	.word	0x58024400
 80017c4:	58020000 	.word	0x58020000
 80017c8:	40004800 	.word	0x40004800
 80017cc:	58020c00 	.word	0x58020c00

080017d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <NMI_Handler+0x4>

080017d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <HardFault_Handler+0x4>

080017e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <MemManage_Handler+0x4>

080017e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ec:	bf00      	nop
 80017ee:	e7fd      	b.n	80017ec <BusFault_Handler+0x4>

080017f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f4:	bf00      	nop
 80017f6:	e7fd      	b.n	80017f4 <UsageFault_Handler+0x4>

080017f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001806:	b480      	push	{r7}
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001826:	f000 f967 	bl	8001af8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}

0800182e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0
  return 1;
 8001832:	2301      	movs	r3, #1
}
 8001834:	4618      	mov	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <_kill>:

int _kill(int pid, int sig)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
 8001846:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001848:	f006 ffd4 	bl	80087f4 <__errno>
 800184c:	4603      	mov	r3, r0
 800184e:	2216      	movs	r2, #22
 8001850:	601a      	str	r2, [r3, #0]
  return -1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001856:	4618      	mov	r0, r3
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <_exit>:

void _exit (int status)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001866:	f04f 31ff 	mov.w	r1, #4294967295
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f7ff ffe7 	bl	800183e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001870:	bf00      	nop
 8001872:	e7fd      	b.n	8001870 <_exit+0x12>

08001874 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]
 8001884:	e00a      	b.n	800189c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001886:	f3af 8000 	nop.w
 800188a:	4601      	mov	r1, r0
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	1c5a      	adds	r2, r3, #1
 8001890:	60ba      	str	r2, [r7, #8]
 8001892:	b2ca      	uxtb	r2, r1
 8001894:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	3301      	adds	r3, #1
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	dbf0      	blt.n	8001886 <_read+0x12>
  }

  return len;
 80018a4:	687b      	ldr	r3, [r7, #4]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3718      	adds	r7, #24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b086      	sub	sp, #24
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	60f8      	str	r0, [r7, #12]
 80018b6:	60b9      	str	r1, [r7, #8]
 80018b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ba:	2300      	movs	r3, #0
 80018bc:	617b      	str	r3, [r7, #20]
 80018be:	e009      	b.n	80018d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	60ba      	str	r2, [r7, #8]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff fd7f 	bl	80013cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	3301      	adds	r3, #1
 80018d2:	617b      	str	r3, [r7, #20]
 80018d4:	697a      	ldr	r2, [r7, #20]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	429a      	cmp	r2, r3
 80018da:	dbf1      	blt.n	80018c0 <_write+0x12>
  }
  return len;
 80018dc:	687b      	ldr	r3, [r7, #4]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3718      	adds	r7, #24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <_close>:

int _close(int file)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b083      	sub	sp, #12
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
 8001906:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800190e:	605a      	str	r2, [r3, #4]
  return 0;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <_isatty>:

int _isatty(int file)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001926:	2301      	movs	r3, #1
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	3714      	adds	r7, #20
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001958:	4a14      	ldr	r2, [pc, #80]	@ (80019ac <_sbrk+0x5c>)
 800195a:	4b15      	ldr	r3, [pc, #84]	@ (80019b0 <_sbrk+0x60>)
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001964:	4b13      	ldr	r3, [pc, #76]	@ (80019b4 <_sbrk+0x64>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d102      	bne.n	8001972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800196c:	4b11      	ldr	r3, [pc, #68]	@ (80019b4 <_sbrk+0x64>)
 800196e:	4a12      	ldr	r2, [pc, #72]	@ (80019b8 <_sbrk+0x68>)
 8001970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001972:	4b10      	ldr	r3, [pc, #64]	@ (80019b4 <_sbrk+0x64>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	429a      	cmp	r2, r3
 800197e:	d207      	bcs.n	8001990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001980:	f006 ff38 	bl	80087f4 <__errno>
 8001984:	4603      	mov	r3, r0
 8001986:	220c      	movs	r2, #12
 8001988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
 800198e:	e009      	b.n	80019a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001990:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <_sbrk+0x64>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001996:	4b07      	ldr	r3, [pc, #28]	@ (80019b4 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	4a05      	ldr	r2, [pc, #20]	@ (80019b4 <_sbrk+0x64>)
 80019a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019a2:	68fb      	ldr	r3, [r7, #12]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3718      	adds	r7, #24
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	24080000 	.word	0x24080000
 80019b0:	00000400 	.word	0x00000400
 80019b4:	24000498 	.word	0x24000498
 80019b8:	240005f0 	.word	0x240005f0

080019bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80019bc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80019f8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80019c0:	f7ff f91e 	bl	8000c00 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80019c4:	f7ff f86e 	bl	8000aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019c8:	480c      	ldr	r0, [pc, #48]	@ (80019fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019ca:	490d      	ldr	r1, [pc, #52]	@ (8001a00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019d0:	e002      	b.n	80019d8 <LoopCopyDataInit>

080019d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019d6:	3304      	adds	r3, #4

080019d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019dc:	d3f9      	bcc.n	80019d2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019de:	4a0a      	ldr	r2, [pc, #40]	@ (8001a08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019e0:	4c0a      	ldr	r4, [pc, #40]	@ (8001a0c <LoopFillZerobss+0x22>)
  movs r3, #0
 80019e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019e4:	e001      	b.n	80019ea <LoopFillZerobss>

080019e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019e8:	3204      	adds	r2, #4

080019ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019ec:	d3fb      	bcc.n	80019e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ee:	f006 ff07 	bl	8008800 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019f2:	f7ff f991 	bl	8000d18 <main>
  bx  lr
 80019f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019f8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80019fc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001a00:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001a04:	0800c2b4 	.word	0x0800c2b4
  ldr r2, =_sbss
 8001a08:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001a0c:	240005ec 	.word	0x240005ec

08001a10 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a10:	e7fe      	b.n	8001a10 <ADC3_IRQHandler>
	...

08001a14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a1a:	2003      	movs	r0, #3
 8001a1c:	f000 f94a 	bl	8001cb4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001a20:	f001 fe88 	bl	8003734 <HAL_RCC_GetSysClockFreq>
 8001a24:	4602      	mov	r2, r0
 8001a26:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <HAL_Init+0x68>)
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	0a1b      	lsrs	r3, r3, #8
 8001a2c:	f003 030f 	and.w	r3, r3, #15
 8001a30:	4913      	ldr	r1, [pc, #76]	@ (8001a80 <HAL_Init+0x6c>)
 8001a32:	5ccb      	ldrb	r3, [r1, r3]
 8001a34:	f003 031f 	and.w	r3, r3, #31
 8001a38:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <HAL_Init+0x68>)
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	f003 030f 	and.w	r3, r3, #15
 8001a46:	4a0e      	ldr	r2, [pc, #56]	@ (8001a80 <HAL_Init+0x6c>)
 8001a48:	5cd3      	ldrb	r3, [r2, r3]
 8001a4a:	f003 031f 	and.w	r3, r3, #31
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	fa22 f303 	lsr.w	r3, r2, r3
 8001a54:	4a0b      	ldr	r2, [pc, #44]	@ (8001a84 <HAL_Init+0x70>)
 8001a56:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001a58:	4a0b      	ldr	r2, [pc, #44]	@ (8001a88 <HAL_Init+0x74>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a5e:	200f      	movs	r0, #15
 8001a60:	f000 f814 	bl	8001a8c <HAL_InitTick>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e002      	b.n	8001a74 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a6e:	f7ff fcbf 	bl	80013f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	58024400 	.word	0x58024400
 8001a80:	0800be44 	.word	0x0800be44
 8001a84:	24000004 	.word	0x24000004
 8001a88:	24000000 	.word	0x24000000

08001a8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a94:	4b15      	ldr	r3, [pc, #84]	@ (8001aec <HAL_InitTick+0x60>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e021      	b.n	8001ae4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001aa0:	4b13      	ldr	r3, [pc, #76]	@ (8001af0 <HAL_InitTick+0x64>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	4b11      	ldr	r3, [pc, #68]	@ (8001aec <HAL_InitTick+0x60>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aae:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f000 f921 	bl	8001cfe <HAL_SYSTICK_Config>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e00e      	b.n	8001ae4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2b0f      	cmp	r3, #15
 8001aca:	d80a      	bhi.n	8001ae2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001acc:	2200      	movs	r2, #0
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad4:	f000 f8f9 	bl	8001cca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ad8:	4a06      	ldr	r2, [pc, #24]	@ (8001af4 <HAL_InitTick+0x68>)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	e000      	b.n	8001ae4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	2400000c 	.word	0x2400000c
 8001af0:	24000000 	.word	0x24000000
 8001af4:	24000008 	.word	0x24000008

08001af8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001afc:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <HAL_IncTick+0x20>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	461a      	mov	r2, r3
 8001b02:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <HAL_IncTick+0x24>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4413      	add	r3, r2
 8001b08:	4a04      	ldr	r2, [pc, #16]	@ (8001b1c <HAL_IncTick+0x24>)
 8001b0a:	6013      	str	r3, [r2, #0]
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	2400000c 	.word	0x2400000c
 8001b1c:	2400049c 	.word	0x2400049c

08001b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return uwTick;
 8001b24:	4b03      	ldr	r3, [pc, #12]	@ (8001b34 <HAL_GetTick+0x14>)
 8001b26:	681b      	ldr	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	2400049c 	.word	0x2400049c

08001b38 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001b3c:	4b03      	ldr	r3, [pc, #12]	@ (8001b4c <HAL_GetREVID+0x14>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	0c1b      	lsrs	r3, r3, #16
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	5c001000 	.word	0x5c001000

08001b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b60:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <__NVIC_SetPriorityGrouping+0x40>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b66:	68ba      	ldr	r2, [r7, #8]
 8001b68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b78:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <__NVIC_SetPriorityGrouping+0x44>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b7e:	4a04      	ldr	r2, [pc, #16]	@ (8001b90 <__NVIC_SetPriorityGrouping+0x40>)
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	60d3      	str	r3, [r2, #12]
}
 8001b84:	bf00      	nop
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	e000ed00 	.word	0xe000ed00
 8001b94:	05fa0000 	.word	0x05fa0000

08001b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b9c:	4b04      	ldr	r3, [pc, #16]	@ (8001bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	f003 0307 	and.w	r3, r3, #7
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	6039      	str	r1, [r7, #0]
 8001bbe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001bc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	db0a      	blt.n	8001bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	490c      	ldr	r1, [pc, #48]	@ (8001c00 <__NVIC_SetPriority+0x4c>)
 8001bce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bd2:	0112      	lsls	r2, r2, #4
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	440b      	add	r3, r1
 8001bd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bdc:	e00a      	b.n	8001bf4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4908      	ldr	r1, [pc, #32]	@ (8001c04 <__NVIC_SetPriority+0x50>)
 8001be4:	88fb      	ldrh	r3, [r7, #6]
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	3b04      	subs	r3, #4
 8001bec:	0112      	lsls	r2, r2, #4
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	761a      	strb	r2, [r3, #24]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	e000e100 	.word	0xe000e100
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b089      	sub	sp, #36	@ 0x24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f1c3 0307 	rsb	r3, r3, #7
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	bf28      	it	cs
 8001c26:	2304      	movcs	r3, #4
 8001c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	2b06      	cmp	r3, #6
 8001c30:	d902      	bls.n	8001c38 <NVIC_EncodePriority+0x30>
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	3b03      	subs	r3, #3
 8001c36:	e000      	b.n	8001c3a <NVIC_EncodePriority+0x32>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43da      	mvns	r2, r3
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	401a      	ands	r2, r3
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c50:	f04f 31ff 	mov.w	r1, #4294967295
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5a:	43d9      	mvns	r1, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c60:	4313      	orrs	r3, r2
         );
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3724      	adds	r7, #36	@ 0x24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
	...

08001c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c80:	d301      	bcc.n	8001c86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c82:	2301      	movs	r3, #1
 8001c84:	e00f      	b.n	8001ca6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c86:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb0 <SysTick_Config+0x40>)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c8e:	210f      	movs	r1, #15
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295
 8001c94:	f7ff ff8e 	bl	8001bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c98:	4b05      	ldr	r3, [pc, #20]	@ (8001cb0 <SysTick_Config+0x40>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c9e:	4b04      	ldr	r3, [pc, #16]	@ (8001cb0 <SysTick_Config+0x40>)
 8001ca0:	2207      	movs	r2, #7
 8001ca2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	e000e010 	.word	0xe000e010

08001cb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7ff ff47 	bl	8001b50 <__NVIC_SetPriorityGrouping>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b086      	sub	sp, #24
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	60b9      	str	r1, [r7, #8]
 8001cd4:	607a      	str	r2, [r7, #4]
 8001cd6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd8:	f7ff ff5e 	bl	8001b98 <__NVIC_GetPriorityGrouping>
 8001cdc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	6978      	ldr	r0, [r7, #20]
 8001ce4:	f7ff ff90 	bl	8001c08 <NVIC_EncodePriority>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff5f 	bl	8001bb4 <__NVIC_SetPriority>
}
 8001cf6:	bf00      	nop
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff ffb2 	bl	8001c70 <SysTick_Config>
 8001d0c:	4603      	mov	r3, r0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b098      	sub	sp, #96	@ 0x60
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001d20:	4a84      	ldr	r2, [pc, #528]	@ (8001f34 <HAL_FDCAN_Init+0x21c>)
 8001d22:	f107 030c 	add.w	r3, r7, #12
 8001d26:	4611      	mov	r1, r2
 8001d28:	224c      	movs	r2, #76	@ 0x4c
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f006 fd8f 	bl	800884e <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d101      	bne.n	8001d3a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e1c6      	b.n	80020c8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a7e      	ldr	r2, [pc, #504]	@ (8001f38 <HAL_FDCAN_Init+0x220>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d106      	bne.n	8001d52 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d106      	bne.n	8001d6c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7ff fb5c 	bl	8001424 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699a      	ldr	r2, [r3, #24]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 0210 	bic.w	r2, r2, #16
 8001d7a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d7c:	f7ff fed0 	bl	8001b20 <HAL_GetTick>
 8001d80:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001d82:	e014      	b.n	8001dae <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001d84:	f7ff fecc 	bl	8001b20 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b0a      	cmp	r3, #10
 8001d90:	d90d      	bls.n	8001dae <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d98:	f043 0201 	orr.w	r2, r3, #1
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2203      	movs	r2, #3
 8001da6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e18c      	b.n	80020c8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	f003 0308 	and.w	r3, r3, #8
 8001db8:	2b08      	cmp	r3, #8
 8001dba:	d0e3      	beq.n	8001d84 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	699a      	ldr	r2, [r3, #24]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 0201 	orr.w	r2, r2, #1
 8001dca:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dcc:	f7ff fea8 	bl	8001b20 <HAL_GetTick>
 8001dd0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001dd2:	e014      	b.n	8001dfe <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001dd4:	f7ff fea4 	bl	8001b20 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b0a      	cmp	r3, #10
 8001de0:	d90d      	bls.n	8001dfe <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001de8:	f043 0201 	orr.w	r2, r3, #1
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2203      	movs	r2, #3
 8001df6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e164      	b.n	80020c8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0e3      	beq.n	8001dd4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	699a      	ldr	r2, [r3, #24]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f042 0202 	orr.w	r2, r2, #2
 8001e1a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	7c1b      	ldrb	r3, [r3, #16]
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d108      	bne.n	8001e36 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	699a      	ldr	r2, [r3, #24]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e32:	619a      	str	r2, [r3, #24]
 8001e34:	e007      	b.n	8001e46 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	699a      	ldr	r2, [r3, #24]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e44:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	7c5b      	ldrb	r3, [r3, #17]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d108      	bne.n	8001e60 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	699a      	ldr	r2, [r3, #24]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e5c:	619a      	str	r2, [r3, #24]
 8001e5e:	e007      	b.n	8001e70 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	699a      	ldr	r2, [r3, #24]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001e6e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	7c9b      	ldrb	r3, [r3, #18]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d108      	bne.n	8001e8a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699a      	ldr	r2, [r3, #24]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e86:	619a      	str	r2, [r3, #24]
 8001e88:	e007      	b.n	8001e9a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	699a      	ldr	r2, [r3, #24]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001e98:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689a      	ldr	r2, [r3, #8]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	699a      	ldr	r2, [r3, #24]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001ebe:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	691a      	ldr	r2, [r3, #16]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f022 0210 	bic.w	r2, r2, #16
 8001ece:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d108      	bne.n	8001eea <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	699a      	ldr	r2, [r3, #24]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f042 0204 	orr.w	r2, r2, #4
 8001ee6:	619a      	str	r2, [r3, #24]
 8001ee8:	e030      	b.n	8001f4c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d02c      	beq.n	8001f4c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d020      	beq.n	8001f3c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	699a      	ldr	r2, [r3, #24]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001f08:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	691a      	ldr	r2, [r3, #16]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f042 0210 	orr.w	r2, r2, #16
 8001f18:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	2b03      	cmp	r3, #3
 8001f20:	d114      	bne.n	8001f4c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	699a      	ldr	r2, [r3, #24]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f042 0220 	orr.w	r2, r2, #32
 8001f30:	619a      	str	r2, [r3, #24]
 8001f32:	e00b      	b.n	8001f4c <HAL_FDCAN_Init+0x234>
 8001f34:	0800bdf8 	.word	0x0800bdf8
 8001f38:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	699a      	ldr	r2, [r3, #24]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0220 	orr.w	r2, r2, #32
 8001f4a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	3b01      	subs	r3, #1
 8001f52:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69db      	ldr	r3, [r3, #28]
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001f5c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a1b      	ldr	r3, [r3, #32]
 8001f62:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001f64:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001f74:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001f76:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001f80:	d115      	bne.n	8001fae <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f86:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001f90:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	3b01      	subs	r3, #1
 8001f98:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001f9a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001faa:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001fac:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00a      	beq.n	8001fcc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd4:	4413      	add	r3, r2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d011      	beq.n	8001ffe <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001fe2:	f023 0107 	bic.w	r1, r3, #7
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	3360      	adds	r3, #96	@ 0x60
 8001fee:	443b      	add	r3, r7
 8001ff0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002002:	2b00      	cmp	r3, #0
 8002004:	d011      	beq.n	800202a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800200e:	f023 0107 	bic.w	r1, r3, #7
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	3360      	adds	r3, #96	@ 0x60
 800201a:	443b      	add	r3, r7
 800201c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	430a      	orrs	r2, r1
 8002026:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800202e:	2b00      	cmp	r3, #0
 8002030:	d012      	beq.n	8002058 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800203a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	3360      	adds	r3, #96	@ 0x60
 8002046:	443b      	add	r3, r7
 8002048:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800204c:	011a      	lsls	r2, r3, #4
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800205c:	2b00      	cmp	r3, #0
 800205e:	d012      	beq.n	8002086 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002068:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	3360      	adds	r3, #96	@ 0x60
 8002074:	443b      	add	r3, r7
 8002076:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800207a:	021a      	lsls	r2, r3, #8
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	430a      	orrs	r2, r1
 8002082:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a11      	ldr	r2, [pc, #68]	@ (80020d0 <HAL_FDCAN_Init+0x3b8>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d107      	bne.n	80020a0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f022 0203 	bic.w	r2, r2, #3
 800209e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f000 f953 	bl	8002364 <FDCAN_CalcultateRamBlockAddresses>
 80020be:	4603      	mov	r3, r0
 80020c0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80020c4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3760      	adds	r7, #96	@ 0x60
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	4000a000 	.word	0x4000a000

080020d4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b087      	sub	sp, #28
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80020e4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d002      	beq.n	80020f2 <HAL_FDCAN_ConfigFilter+0x1e>
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d157      	bne.n	80021a2 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d12b      	bne.n	8002152 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	2b07      	cmp	r3, #7
 8002100:	d10d      	bne.n	800211e <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	69db      	ldr	r3, [r3, #28]
 800210c:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800210e:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002114:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8002116:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	e00e      	b.n	800213c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800212a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8002132:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002138:	4313      	orrs	r3, r2
 800213a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	697a      	ldr	r2, [r7, #20]
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	e025      	b.n	800219e <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	075a      	lsls	r2, r3, #29
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	4313      	orrs	r3, r2
 800215e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	2b07      	cmp	r3, #7
 8002166:	d103      	bne.n	8002170 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	e006      	b.n	800217e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	079a      	lsls	r2, r3, #30
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	4313      	orrs	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	4413      	add	r3, r2
 800218a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	3304      	adds	r3, #4
 8002196:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800219e:	2300      	movs	r3, #0
 80021a0:	e008      	b.n	80021b4 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021a8:	f043 0202 	orr.w	r2, r3, #2
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
  }
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	371c      	adds	r7, #28
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
 80021cc:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d110      	bne.n	80021fc <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80021e2:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80021e8:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80021f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 80021f8:	2300      	movs	r3, #0
 80021fa:	e008      	b.n	800220e <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002202:	f043 0204 	orr.w	r2, r3, #4
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
  }
}
 800220e:	4618      	mov	r0, r3
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr

0800221a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800221a:	b480      	push	{r7}
 800221c:	b083      	sub	sp, #12
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b01      	cmp	r3, #1
 800222c:	d111      	bne.n	8002252 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2202      	movs	r2, #2
 8002232:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	699a      	ldr	r2, [r3, #24]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 0201 	bic.w	r2, r2, #1
 8002244:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800224e:	2300      	movs	r3, #0
 8002250:	e008      	b.n	8002264 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002258:	f043 0204 	orr.w	r2, r3, #4
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
  }
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002270:	b480      	push	{r7}
 8002272:	b087      	sub	sp, #28
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002282:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002284:	7dfb      	ldrb	r3, [r7, #23]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d002      	beq.n	8002290 <HAL_FDCAN_ActivateNotification+0x20>
 800228a:	7dfb      	ldrb	r3, [r7, #23]
 800228c:	2b02      	cmp	r3, #2
 800228e:	d155      	bne.n	800233c <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	4013      	ands	r3, r2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d108      	bne.n	80022b0 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f042 0201 	orr.w	r2, r2, #1
 80022ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022ae:	e014      	b.n	80022da <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	4013      	ands	r3, r2
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d108      	bne.n	80022d2 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f042 0202 	orr.w	r2, r2, #2
 80022ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022d0:	e003      	b.n	80022da <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2203      	movs	r2, #3
 80022d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d009      	beq.n	80022f8 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d009      	beq.n	8002316 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	430a      	orrs	r2, r1
 8002312:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	4b0f      	ldr	r3, [pc, #60]	@ (800235c <HAL_FDCAN_ActivateNotification+0xec>)
 8002320:	4013      	ands	r3, r2
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	6812      	ldr	r2, [r2, #0]
 8002326:	430b      	orrs	r3, r1
 8002328:	6553      	str	r3, [r2, #84]	@ 0x54
 800232a:	4b0d      	ldr	r3, [pc, #52]	@ (8002360 <HAL_FDCAN_ActivateNotification+0xf0>)
 800232c:	695a      	ldr	r2, [r3, #20]
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	0f9b      	lsrs	r3, r3, #30
 8002332:	490b      	ldr	r1, [pc, #44]	@ (8002360 <HAL_FDCAN_ActivateNotification+0xf0>)
 8002334:	4313      	orrs	r3, r2
 8002336:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8002338:	2300      	movs	r3, #0
 800233a:	e008      	b.n	800234e <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002342:	f043 0202 	orr.w	r2, r3, #2
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
  }
}
 800234e:	4618      	mov	r0, r3
 8002350:	371c      	adds	r7, #28
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	3fcfffff 	.word	0x3fcfffff
 8002360:	4000a800 	.word	0x4000a800

08002364 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002370:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800237a:	4ba7      	ldr	r3, [pc, #668]	@ (8002618 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800237c:	4013      	ands	r3, r2
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	0091      	lsls	r1, r2, #2
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	6812      	ldr	r2, [r2, #0]
 8002386:	430b      	orrs	r3, r1
 8002388:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002394:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800239c:	041a      	lsls	r2, r3, #16
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	4413      	add	r3, r2
 80023b0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80023ba:	4b97      	ldr	r3, [pc, #604]	@ (8002618 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80023bc:	4013      	ands	r3, r2
 80023be:	68ba      	ldr	r2, [r7, #8]
 80023c0:	0091      	lsls	r1, r2, #2
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	6812      	ldr	r2, [r2, #0]
 80023c6:	430b      	orrs	r3, r1
 80023c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023dc:	041a      	lsls	r2, r3, #16
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	68ba      	ldr	r2, [r7, #8]
 80023f0:	4413      	add	r3, r2
 80023f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80023fc:	4b86      	ldr	r3, [pc, #536]	@ (8002618 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80023fe:	4013      	ands	r3, r2
 8002400:	68ba      	ldr	r2, [r7, #8]
 8002402:	0091      	lsls	r1, r2, #2
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	6812      	ldr	r2, [r2, #0]
 8002408:	430b      	orrs	r3, r1
 800240a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002416:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241e:	041a      	lsls	r2, r3, #16
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002432:	fb02 f303 	mul.w	r3, r2, r3
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	4413      	add	r3, r2
 800243a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002444:	4b74      	ldr	r3, [pc, #464]	@ (8002618 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002446:	4013      	ands	r3, r2
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	0091      	lsls	r1, r2, #2
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6812      	ldr	r2, [r2, #0]
 8002450:	430b      	orrs	r3, r1
 8002452:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800245e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002466:	041a      	lsls	r2, r3, #16
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	430a      	orrs	r2, r1
 800246e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800247a:	fb02 f303 	mul.w	r3, r2, r3
 800247e:	68ba      	ldr	r2, [r7, #8]
 8002480:	4413      	add	r3, r2
 8002482:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800248c:	4b62      	ldr	r3, [pc, #392]	@ (8002618 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800248e:	4013      	ands	r3, r2
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	0091      	lsls	r1, r2, #2
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	430b      	orrs	r3, r1
 800249a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80024a6:	fb02 f303 	mul.w	r3, r2, r3
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	4413      	add	r3, r2
 80024ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80024b8:	4b57      	ldr	r3, [pc, #348]	@ (8002618 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80024ba:	4013      	ands	r3, r2
 80024bc:	68ba      	ldr	r2, [r7, #8]
 80024be:	0091      	lsls	r1, r2, #2
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6812      	ldr	r2, [r2, #0]
 80024c4:	430b      	orrs	r3, r1
 80024c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024d2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024da:	041a      	lsls	r2, r3, #16
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	430a      	orrs	r2, r1
 80024e2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	68ba      	ldr	r2, [r7, #8]
 80024ee:	4413      	add	r3, r2
 80024f0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80024fa:	4b47      	ldr	r3, [pc, #284]	@ (8002618 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80024fc:	4013      	ands	r3, r2
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	0091      	lsls	r1, r2, #2
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6812      	ldr	r2, [r2, #0]
 8002506:	430b      	orrs	r3, r1
 8002508:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002514:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800251c:	041a      	lsls	r2, r3, #16
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002530:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002538:	061a      	lsls	r2, r3, #24
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	430a      	orrs	r2, r1
 8002540:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002548:	4b34      	ldr	r3, [pc, #208]	@ (800261c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800254a:	4413      	add	r3, r2
 800254c:	009a      	lsls	r2, r3, #2
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	441a      	add	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	441a      	add	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800257e:	fb01 f303 	mul.w	r3, r1, r3
 8002582:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002584:	441a      	add	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002596:	fb01 f303 	mul.w	r3, r1, r3
 800259a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800259c:	441a      	add	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80025ae:	fb01 f303 	mul.w	r3, r1, r3
 80025b2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80025b4:	441a      	add	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	441a      	add	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025da:	6879      	ldr	r1, [r7, #4]
 80025dc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80025de:	fb01 f303 	mul.w	r3, r1, r3
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	441a      	add	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f6:	6879      	ldr	r1, [r7, #4]
 80025f8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80025fa:	fb01 f303 	mul.w	r3, r1, r3
 80025fe:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002600:	441a      	add	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800260e:	4a04      	ldr	r2, [pc, #16]	@ (8002620 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d915      	bls.n	8002640 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002614:	e006      	b.n	8002624 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002616:	bf00      	nop
 8002618:	ffff0003 	.word	0xffff0003
 800261c:	10002b00 	.word	0x10002b00
 8002620:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800262a:	f043 0220 	orr.w	r2, r3, #32
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2203      	movs	r2, #3
 8002638:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e010      	b.n	8002662 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	e005      	b.n	8002654 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	3304      	adds	r3, #4
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	429a      	cmp	r2, r3
 800265e:	d3f3      	bcc.n	8002648 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop

08002670 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002670:	b480      	push	{r7}
 8002672:	b089      	sub	sp, #36	@ 0x24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800267a:	2300      	movs	r3, #0
 800267c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800267e:	4b89      	ldr	r3, [pc, #548]	@ (80028a4 <HAL_GPIO_Init+0x234>)
 8002680:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002682:	e194      	b.n	80029ae <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	2101      	movs	r1, #1
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	fa01 f303 	lsl.w	r3, r1, r3
 8002690:	4013      	ands	r3, r2
 8002692:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	2b00      	cmp	r3, #0
 8002698:	f000 8186 	beq.w	80029a8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f003 0303 	and.w	r3, r3, #3
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d005      	beq.n	80026b4 <HAL_GPIO_Init+0x44>
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f003 0303 	and.w	r3, r3, #3
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d130      	bne.n	8002716 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	2203      	movs	r2, #3
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	68da      	ldr	r2, [r3, #12]
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	4313      	orrs	r3, r2
 80026dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026ea:	2201      	movs	r2, #1
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43db      	mvns	r3, r3
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	4013      	ands	r3, r2
 80026f8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	091b      	lsrs	r3, r3, #4
 8002700:	f003 0201 	and.w	r2, r3, #1
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	4313      	orrs	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f003 0303 	and.w	r3, r3, #3
 800271e:	2b03      	cmp	r3, #3
 8002720:	d017      	beq.n	8002752 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	2203      	movs	r2, #3
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	43db      	mvns	r3, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4013      	ands	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	689a      	ldr	r2, [r3, #8]
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	69ba      	ldr	r2, [r7, #24]
 8002748:	4313      	orrs	r3, r2
 800274a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f003 0303 	and.w	r3, r3, #3
 800275a:	2b02      	cmp	r3, #2
 800275c:	d123      	bne.n	80027a6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	08da      	lsrs	r2, r3, #3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	3208      	adds	r2, #8
 8002766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800276a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	220f      	movs	r2, #15
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	43db      	mvns	r3, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	4013      	ands	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	691a      	ldr	r2, [r3, #16]
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	f003 0307 	and.w	r3, r3, #7
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4313      	orrs	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	08da      	lsrs	r2, r3, #3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3208      	adds	r2, #8
 80027a0:	69b9      	ldr	r1, [r7, #24]
 80027a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	2203      	movs	r2, #3
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4013      	ands	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f003 0203 	and.w	r2, r3, #3
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 80e0 	beq.w	80029a8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e8:	4b2f      	ldr	r3, [pc, #188]	@ (80028a8 <HAL_GPIO_Init+0x238>)
 80027ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80027ee:	4a2e      	ldr	r2, [pc, #184]	@ (80028a8 <HAL_GPIO_Init+0x238>)
 80027f0:	f043 0302 	orr.w	r3, r3, #2
 80027f4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80027f8:	4b2b      	ldr	r3, [pc, #172]	@ (80028a8 <HAL_GPIO_Init+0x238>)
 80027fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002806:	4a29      	ldr	r2, [pc, #164]	@ (80028ac <HAL_GPIO_Init+0x23c>)
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	089b      	lsrs	r3, r3, #2
 800280c:	3302      	adds	r3, #2
 800280e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002812:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	f003 0303 	and.w	r3, r3, #3
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	220f      	movs	r2, #15
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	43db      	mvns	r3, r3
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	4013      	ands	r3, r2
 8002828:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a20      	ldr	r2, [pc, #128]	@ (80028b0 <HAL_GPIO_Init+0x240>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d052      	beq.n	80028d8 <HAL_GPIO_Init+0x268>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a1f      	ldr	r2, [pc, #124]	@ (80028b4 <HAL_GPIO_Init+0x244>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d031      	beq.n	800289e <HAL_GPIO_Init+0x22e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a1e      	ldr	r2, [pc, #120]	@ (80028b8 <HAL_GPIO_Init+0x248>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d02b      	beq.n	800289a <HAL_GPIO_Init+0x22a>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a1d      	ldr	r2, [pc, #116]	@ (80028bc <HAL_GPIO_Init+0x24c>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d025      	beq.n	8002896 <HAL_GPIO_Init+0x226>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a1c      	ldr	r2, [pc, #112]	@ (80028c0 <HAL_GPIO_Init+0x250>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d01f      	beq.n	8002892 <HAL_GPIO_Init+0x222>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a1b      	ldr	r2, [pc, #108]	@ (80028c4 <HAL_GPIO_Init+0x254>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d019      	beq.n	800288e <HAL_GPIO_Init+0x21e>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a1a      	ldr	r2, [pc, #104]	@ (80028c8 <HAL_GPIO_Init+0x258>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d013      	beq.n	800288a <HAL_GPIO_Init+0x21a>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a19      	ldr	r2, [pc, #100]	@ (80028cc <HAL_GPIO_Init+0x25c>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d00d      	beq.n	8002886 <HAL_GPIO_Init+0x216>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a18      	ldr	r2, [pc, #96]	@ (80028d0 <HAL_GPIO_Init+0x260>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d007      	beq.n	8002882 <HAL_GPIO_Init+0x212>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a17      	ldr	r2, [pc, #92]	@ (80028d4 <HAL_GPIO_Init+0x264>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d101      	bne.n	800287e <HAL_GPIO_Init+0x20e>
 800287a:	2309      	movs	r3, #9
 800287c:	e02d      	b.n	80028da <HAL_GPIO_Init+0x26a>
 800287e:	230a      	movs	r3, #10
 8002880:	e02b      	b.n	80028da <HAL_GPIO_Init+0x26a>
 8002882:	2308      	movs	r3, #8
 8002884:	e029      	b.n	80028da <HAL_GPIO_Init+0x26a>
 8002886:	2307      	movs	r3, #7
 8002888:	e027      	b.n	80028da <HAL_GPIO_Init+0x26a>
 800288a:	2306      	movs	r3, #6
 800288c:	e025      	b.n	80028da <HAL_GPIO_Init+0x26a>
 800288e:	2305      	movs	r3, #5
 8002890:	e023      	b.n	80028da <HAL_GPIO_Init+0x26a>
 8002892:	2304      	movs	r3, #4
 8002894:	e021      	b.n	80028da <HAL_GPIO_Init+0x26a>
 8002896:	2303      	movs	r3, #3
 8002898:	e01f      	b.n	80028da <HAL_GPIO_Init+0x26a>
 800289a:	2302      	movs	r3, #2
 800289c:	e01d      	b.n	80028da <HAL_GPIO_Init+0x26a>
 800289e:	2301      	movs	r3, #1
 80028a0:	e01b      	b.n	80028da <HAL_GPIO_Init+0x26a>
 80028a2:	bf00      	nop
 80028a4:	58000080 	.word	0x58000080
 80028a8:	58024400 	.word	0x58024400
 80028ac:	58000400 	.word	0x58000400
 80028b0:	58020000 	.word	0x58020000
 80028b4:	58020400 	.word	0x58020400
 80028b8:	58020800 	.word	0x58020800
 80028bc:	58020c00 	.word	0x58020c00
 80028c0:	58021000 	.word	0x58021000
 80028c4:	58021400 	.word	0x58021400
 80028c8:	58021800 	.word	0x58021800
 80028cc:	58021c00 	.word	0x58021c00
 80028d0:	58022000 	.word	0x58022000
 80028d4:	58022400 	.word	0x58022400
 80028d8:	2300      	movs	r3, #0
 80028da:	69fa      	ldr	r2, [r7, #28]
 80028dc:	f002 0203 	and.w	r2, r2, #3
 80028e0:	0092      	lsls	r2, r2, #2
 80028e2:	4093      	lsls	r3, r2
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028ea:	4938      	ldr	r1, [pc, #224]	@ (80029cc <HAL_GPIO_Init+0x35c>)
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	089b      	lsrs	r3, r3, #2
 80028f0:	3302      	adds	r3, #2
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80028f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800291e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002926:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	43db      	mvns	r3, r3
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	4013      	ands	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d003      	beq.n	800294c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800294c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	43db      	mvns	r3, r3
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4013      	ands	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d003      	beq.n	8002978 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4313      	orrs	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	43db      	mvns	r3, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4013      	ands	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	4313      	orrs	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	3301      	adds	r3, #1
 80029ac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	fa22 f303 	lsr.w	r3, r2, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f47f ae63 	bne.w	8002684 <HAL_GPIO_Init+0x14>
  }
}
 80029be:	bf00      	nop
 80029c0:	bf00      	nop
 80029c2:	3724      	adds	r7, #36	@ 0x24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	58000400 	.word	0x58000400

080029d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	807b      	strh	r3, [r7, #2]
 80029dc:	4613      	mov	r3, r2
 80029de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029e0:	787b      	ldrb	r3, [r7, #1]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029e6:	887a      	ldrh	r2, [r7, #2]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80029ec:	e003      	b.n	80029f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80029ee:	887b      	ldrh	r3, [r7, #2]
 80029f0:	041a      	lsls	r2, r3, #16
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	619a      	str	r2, [r3, #24]
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002a0c:	4a08      	ldr	r2, [pc, #32]	@ (8002a30 <HAL_HSEM_FastTake+0x2c>)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	3320      	adds	r3, #32
 8002a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a16:	4a07      	ldr	r2, [pc, #28]	@ (8002a34 <HAL_HSEM_FastTake+0x30>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d101      	bne.n	8002a20 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	e000      	b.n	8002a22 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	58026400 	.word	0x58026400
 8002a34:	80000300 	.word	0x80000300

08002a38 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002a42:	4906      	ldr	r1, [pc, #24]	@ (8002a5c <HAL_HSEM_Release+0x24>)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr
 8002a5c:	58026400 	.word	0x58026400

08002a60 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002a68:	4b29      	ldr	r3, [pc, #164]	@ (8002b10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	f003 0307 	and.w	r3, r3, #7
 8002a70:	2b06      	cmp	r3, #6
 8002a72:	d00a      	beq.n	8002a8a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002a74:	4b26      	ldr	r3, [pc, #152]	@ (8002b10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d001      	beq.n	8002a86 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e040      	b.n	8002b08 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002a86:	2300      	movs	r3, #0
 8002a88:	e03e      	b.n	8002b08 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002a8a:	4b21      	ldr	r3, [pc, #132]	@ (8002b10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002a92:	491f      	ldr	r1, [pc, #124]	@ (8002b10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002a9a:	f7ff f841 	bl	8001b20 <HAL_GetTick>
 8002a9e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002aa0:	e009      	b.n	8002ab6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002aa2:	f7ff f83d 	bl	8001b20 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ab0:	d901      	bls.n	8002ab6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e028      	b.n	8002b08 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002ab6:	4b16      	ldr	r3, [pc, #88]	@ (8002b10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002abe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ac2:	d1ee      	bne.n	8002aa2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b1e      	cmp	r3, #30
 8002ac8:	d008      	beq.n	8002adc <HAL_PWREx_ConfigSupply+0x7c>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b2e      	cmp	r3, #46	@ 0x2e
 8002ace:	d005      	beq.n	8002adc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b1d      	cmp	r3, #29
 8002ad4:	d002      	beq.n	8002adc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b2d      	cmp	r3, #45	@ 0x2d
 8002ada:	d114      	bne.n	8002b06 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002adc:	f7ff f820 	bl	8001b20 <HAL_GetTick>
 8002ae0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002ae2:	e009      	b.n	8002af8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002ae4:	f7ff f81c 	bl	8001b20 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002af2:	d901      	bls.n	8002af8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e007      	b.n	8002b08 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002af8:	4b05      	ldr	r3, [pc, #20]	@ (8002b10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b04:	d1ee      	bne.n	8002ae4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	58024800 	.word	0x58024800

08002b14 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08c      	sub	sp, #48	@ 0x30
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d102      	bne.n	8002b28 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	f000 bc48 	b.w	80033b8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f000 8088 	beq.w	8002c46 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b36:	4b99      	ldr	r3, [pc, #612]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b40:	4b96      	ldr	r3, [pc, #600]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b44:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b48:	2b10      	cmp	r3, #16
 8002b4a:	d007      	beq.n	8002b5c <HAL_RCC_OscConfig+0x48>
 8002b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b4e:	2b18      	cmp	r3, #24
 8002b50:	d111      	bne.n	8002b76 <HAL_RCC_OscConfig+0x62>
 8002b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b54:	f003 0303 	and.w	r3, r3, #3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d10c      	bne.n	8002b76 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b5c:	4b8f      	ldr	r3, [pc, #572]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d06d      	beq.n	8002c44 <HAL_RCC_OscConfig+0x130>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d169      	bne.n	8002c44 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	f000 bc21 	b.w	80033b8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b7e:	d106      	bne.n	8002b8e <HAL_RCC_OscConfig+0x7a>
 8002b80:	4b86      	ldr	r3, [pc, #536]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a85      	ldr	r2, [pc, #532]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002b86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b8a:	6013      	str	r3, [r2, #0]
 8002b8c:	e02e      	b.n	8002bec <HAL_RCC_OscConfig+0xd8>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d10c      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x9c>
 8002b96:	4b81      	ldr	r3, [pc, #516]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a80      	ldr	r2, [pc, #512]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002b9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ba0:	6013      	str	r3, [r2, #0]
 8002ba2:	4b7e      	ldr	r3, [pc, #504]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a7d      	ldr	r2, [pc, #500]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002ba8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	e01d      	b.n	8002bec <HAL_RCC_OscConfig+0xd8>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bb8:	d10c      	bne.n	8002bd4 <HAL_RCC_OscConfig+0xc0>
 8002bba:	4b78      	ldr	r3, [pc, #480]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a77      	ldr	r2, [pc, #476]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002bc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bc4:	6013      	str	r3, [r2, #0]
 8002bc6:	4b75      	ldr	r3, [pc, #468]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a74      	ldr	r2, [pc, #464]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002bcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bd0:	6013      	str	r3, [r2, #0]
 8002bd2:	e00b      	b.n	8002bec <HAL_RCC_OscConfig+0xd8>
 8002bd4:	4b71      	ldr	r3, [pc, #452]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a70      	ldr	r2, [pc, #448]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002bda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bde:	6013      	str	r3, [r2, #0]
 8002be0:	4b6e      	ldr	r3, [pc, #440]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a6d      	ldr	r2, [pc, #436]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002be6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d013      	beq.n	8002c1c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf4:	f7fe ff94 	bl	8001b20 <HAL_GetTick>
 8002bf8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bfc:	f7fe ff90 	bl	8001b20 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b64      	cmp	r3, #100	@ 0x64
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e3d4      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c0e:	4b63      	ldr	r3, [pc, #396]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0f0      	beq.n	8002bfc <HAL_RCC_OscConfig+0xe8>
 8002c1a:	e014      	b.n	8002c46 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1c:	f7fe ff80 	bl	8001b20 <HAL_GetTick>
 8002c20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c24:	f7fe ff7c 	bl	8001b20 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b64      	cmp	r3, #100	@ 0x64
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e3c0      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c36:	4b59      	ldr	r3, [pc, #356]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1f0      	bne.n	8002c24 <HAL_RCC_OscConfig+0x110>
 8002c42:	e000      	b.n	8002c46 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f000 80ca 	beq.w	8002de8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c54:	4b51      	ldr	r3, [pc, #324]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c5c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002c5e:	4b4f      	ldr	r3, [pc, #316]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c62:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002c64:	6a3b      	ldr	r3, [r7, #32]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d007      	beq.n	8002c7a <HAL_RCC_OscConfig+0x166>
 8002c6a:	6a3b      	ldr	r3, [r7, #32]
 8002c6c:	2b18      	cmp	r3, #24
 8002c6e:	d156      	bne.n	8002d1e <HAL_RCC_OscConfig+0x20a>
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	f003 0303 	and.w	r3, r3, #3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d151      	bne.n	8002d1e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c7a:	4b48      	ldr	r3, [pc, #288]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d005      	beq.n	8002c92 <HAL_RCC_OscConfig+0x17e>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e392      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002c92:	4b42      	ldr	r3, [pc, #264]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 0219 	bic.w	r2, r3, #25
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	493f      	ldr	r1, [pc, #252]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca4:	f7fe ff3c 	bl	8001b20 <HAL_GetTick>
 8002ca8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cac:	f7fe ff38 	bl	8001b20 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e37c      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002cbe:	4b37      	ldr	r3, [pc, #220]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0304 	and.w	r3, r3, #4
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f0      	beq.n	8002cac <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cca:	f7fe ff35 	bl	8001b38 <HAL_GetREVID>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d817      	bhi.n	8002d08 <HAL_RCC_OscConfig+0x1f4>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	2b40      	cmp	r3, #64	@ 0x40
 8002cde:	d108      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x1de>
 8002ce0:	4b2e      	ldr	r3, [pc, #184]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002ce8:	4a2c      	ldr	r2, [pc, #176]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002cea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cee:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cf0:	e07a      	b.n	8002de8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cf2:	4b2a      	ldr	r3, [pc, #168]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	031b      	lsls	r3, r3, #12
 8002d00:	4926      	ldr	r1, [pc, #152]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d06:	e06f      	b.n	8002de8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d08:	4b24      	ldr	r3, [pc, #144]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	691b      	ldr	r3, [r3, #16]
 8002d14:	061b      	lsls	r3, r3, #24
 8002d16:	4921      	ldr	r1, [pc, #132]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d1c:	e064      	b.n	8002de8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d047      	beq.n	8002db6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002d26:	4b1d      	ldr	r3, [pc, #116]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f023 0219 	bic.w	r2, r3, #25
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	491a      	ldr	r1, [pc, #104]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d38:	f7fe fef2 	bl	8001b20 <HAL_GetTick>
 8002d3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d40:	f7fe feee 	bl	8001b20 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e332      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d52:	4b12      	ldr	r3, [pc, #72]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0304 	and.w	r3, r3, #4
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d0f0      	beq.n	8002d40 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5e:	f7fe feeb 	bl	8001b38 <HAL_GetREVID>
 8002d62:	4603      	mov	r3, r0
 8002d64:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d819      	bhi.n	8002da0 <HAL_RCC_OscConfig+0x28c>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	2b40      	cmp	r3, #64	@ 0x40
 8002d72:	d108      	bne.n	8002d86 <HAL_RCC_OscConfig+0x272>
 8002d74:	4b09      	ldr	r3, [pc, #36]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002d7c:	4a07      	ldr	r2, [pc, #28]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d82:	6053      	str	r3, [r2, #4]
 8002d84:	e030      	b.n	8002de8 <HAL_RCC_OscConfig+0x2d4>
 8002d86:	4b05      	ldr	r3, [pc, #20]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	031b      	lsls	r3, r3, #12
 8002d94:	4901      	ldr	r1, [pc, #4]	@ (8002d9c <HAL_RCC_OscConfig+0x288>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	604b      	str	r3, [r1, #4]
 8002d9a:	e025      	b.n	8002de8 <HAL_RCC_OscConfig+0x2d4>
 8002d9c:	58024400 	.word	0x58024400
 8002da0:	4b9a      	ldr	r3, [pc, #616]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	691b      	ldr	r3, [r3, #16]
 8002dac:	061b      	lsls	r3, r3, #24
 8002dae:	4997      	ldr	r1, [pc, #604]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	604b      	str	r3, [r1, #4]
 8002db4:	e018      	b.n	8002de8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002db6:	4b95      	ldr	r3, [pc, #596]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a94      	ldr	r2, [pc, #592]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002dbc:	f023 0301 	bic.w	r3, r3, #1
 8002dc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc2:	f7fe fead 	bl	8001b20 <HAL_GetTick>
 8002dc6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dca:	f7fe fea9 	bl	8001b20 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e2ed      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ddc:	4b8b      	ldr	r3, [pc, #556]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0304 	and.w	r3, r3, #4
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1f0      	bne.n	8002dca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0310 	and.w	r3, r3, #16
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 80a9 	beq.w	8002f48 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002df6:	4b85      	ldr	r3, [pc, #532]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002dfe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e00:	4b82      	ldr	r3, [pc, #520]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e04:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	2b08      	cmp	r3, #8
 8002e0a:	d007      	beq.n	8002e1c <HAL_RCC_OscConfig+0x308>
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	2b18      	cmp	r3, #24
 8002e10:	d13a      	bne.n	8002e88 <HAL_RCC_OscConfig+0x374>
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f003 0303 	and.w	r3, r3, #3
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d135      	bne.n	8002e88 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e1c:	4b7b      	ldr	r3, [pc, #492]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d005      	beq.n	8002e34 <HAL_RCC_OscConfig+0x320>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	69db      	ldr	r3, [r3, #28]
 8002e2c:	2b80      	cmp	r3, #128	@ 0x80
 8002e2e:	d001      	beq.n	8002e34 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e2c1      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002e34:	f7fe fe80 	bl	8001b38 <HAL_GetREVID>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d817      	bhi.n	8002e72 <HAL_RCC_OscConfig+0x35e>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	2b20      	cmp	r3, #32
 8002e48:	d108      	bne.n	8002e5c <HAL_RCC_OscConfig+0x348>
 8002e4a:	4b70      	ldr	r3, [pc, #448]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002e52:	4a6e      	ldr	r2, [pc, #440]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e54:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002e58:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e5a:	e075      	b.n	8002f48 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002e5c:	4b6b      	ldr	r3, [pc, #428]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	069b      	lsls	r3, r3, #26
 8002e6a:	4968      	ldr	r1, [pc, #416]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e70:	e06a      	b.n	8002f48 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002e72:	4b66      	ldr	r3, [pc, #408]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a1b      	ldr	r3, [r3, #32]
 8002e7e:	061b      	lsls	r3, r3, #24
 8002e80:	4962      	ldr	r1, [pc, #392]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e86:	e05f      	b.n	8002f48 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	69db      	ldr	r3, [r3, #28]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d042      	beq.n	8002f16 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002e90:	4b5e      	ldr	r3, [pc, #376]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a5d      	ldr	r2, [pc, #372]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9c:	f7fe fe40 	bl	8001b20 <HAL_GetTick>
 8002ea0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002ea4:	f7fe fe3c 	bl	8001b20 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e280      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002eb6:	4b55      	ldr	r3, [pc, #340]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0f0      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ec2:	f7fe fe39 	bl	8001b38 <HAL_GetREVID>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d817      	bhi.n	8002f00 <HAL_RCC_OscConfig+0x3ec>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	2b20      	cmp	r3, #32
 8002ed6:	d108      	bne.n	8002eea <HAL_RCC_OscConfig+0x3d6>
 8002ed8:	4b4c      	ldr	r3, [pc, #304]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002ee0:	4a4a      	ldr	r2, [pc, #296]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002ee2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002ee6:	6053      	str	r3, [r2, #4]
 8002ee8:	e02e      	b.n	8002f48 <HAL_RCC_OscConfig+0x434>
 8002eea:	4b48      	ldr	r3, [pc, #288]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	069b      	lsls	r3, r3, #26
 8002ef8:	4944      	ldr	r1, [pc, #272]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	604b      	str	r3, [r1, #4]
 8002efe:	e023      	b.n	8002f48 <HAL_RCC_OscConfig+0x434>
 8002f00:	4b42      	ldr	r3, [pc, #264]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	061b      	lsls	r3, r3, #24
 8002f0e:	493f      	ldr	r1, [pc, #252]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60cb      	str	r3, [r1, #12]
 8002f14:	e018      	b.n	8002f48 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002f16:	4b3d      	ldr	r3, [pc, #244]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a3c      	ldr	r2, [pc, #240]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f22:	f7fe fdfd 	bl	8001b20 <HAL_GetTick>
 8002f26:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f2a:	f7fe fdf9 	bl	8001b20 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e23d      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002f3c:	4b33      	ldr	r3, [pc, #204]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1f0      	bne.n	8002f2a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0308 	and.w	r3, r3, #8
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d036      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	695b      	ldr	r3, [r3, #20]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d019      	beq.n	8002f90 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f5c:	4b2b      	ldr	r3, [pc, #172]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f60:	4a2a      	ldr	r2, [pc, #168]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f62:	f043 0301 	orr.w	r3, r3, #1
 8002f66:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f68:	f7fe fdda 	bl	8001b20 <HAL_GetTick>
 8002f6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002f6e:	e008      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f70:	f7fe fdd6 	bl	8001b20 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e21a      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002f82:	4b22      	ldr	r3, [pc, #136]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d0f0      	beq.n	8002f70 <HAL_RCC_OscConfig+0x45c>
 8002f8e:	e018      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f90:	4b1e      	ldr	r3, [pc, #120]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f94:	4a1d      	ldr	r2, [pc, #116]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002f96:	f023 0301 	bic.w	r3, r3, #1
 8002f9a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9c:	f7fe fdc0 	bl	8001b20 <HAL_GetTick>
 8002fa0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fa4:	f7fe fdbc 	bl	8001b20 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e200      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002fb6:	4b15      	ldr	r3, [pc, #84]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002fb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f0      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0320 	and.w	r3, r3, #32
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d039      	beq.n	8003042 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d01c      	beq.n	8003010 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a0c      	ldr	r2, [pc, #48]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002fdc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002fe0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002fe2:	f7fe fd9d 	bl	8001b20 <HAL_GetTick>
 8002fe6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002fe8:	e008      	b.n	8002ffc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002fea:	f7fe fd99 	bl	8001b20 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d901      	bls.n	8002ffc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e1dd      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ffc:	4b03      	ldr	r3, [pc, #12]	@ (800300c <HAL_RCC_OscConfig+0x4f8>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d0f0      	beq.n	8002fea <HAL_RCC_OscConfig+0x4d6>
 8003008:	e01b      	b.n	8003042 <HAL_RCC_OscConfig+0x52e>
 800300a:	bf00      	nop
 800300c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003010:	4b9b      	ldr	r3, [pc, #620]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a9a      	ldr	r2, [pc, #616]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003016:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800301a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800301c:	f7fe fd80 	bl	8001b20 <HAL_GetTick>
 8003020:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003024:	f7fe fd7c 	bl	8001b20 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e1c0      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003036:	4b92      	ldr	r3, [pc, #584]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1f0      	bne.n	8003024 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	2b00      	cmp	r3, #0
 800304c:	f000 8081 	beq.w	8003152 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003050:	4b8c      	ldr	r3, [pc, #560]	@ (8003284 <HAL_RCC_OscConfig+0x770>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a8b      	ldr	r2, [pc, #556]	@ (8003284 <HAL_RCC_OscConfig+0x770>)
 8003056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800305a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800305c:	f7fe fd60 	bl	8001b20 <HAL_GetTick>
 8003060:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003064:	f7fe fd5c 	bl	8001b20 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e1a0      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003076:	4b83      	ldr	r3, [pc, #524]	@ (8003284 <HAL_RCC_OscConfig+0x770>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d106      	bne.n	8003098 <HAL_RCC_OscConfig+0x584>
 800308a:	4b7d      	ldr	r3, [pc, #500]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 800308c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800308e:	4a7c      	ldr	r2, [pc, #496]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003090:	f043 0301 	orr.w	r3, r3, #1
 8003094:	6713      	str	r3, [r2, #112]	@ 0x70
 8003096:	e02d      	b.n	80030f4 <HAL_RCC_OscConfig+0x5e0>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10c      	bne.n	80030ba <HAL_RCC_OscConfig+0x5a6>
 80030a0:	4b77      	ldr	r3, [pc, #476]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a4:	4a76      	ldr	r2, [pc, #472]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030a6:	f023 0301 	bic.w	r3, r3, #1
 80030aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80030ac:	4b74      	ldr	r3, [pc, #464]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030b0:	4a73      	ldr	r2, [pc, #460]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030b2:	f023 0304 	bic.w	r3, r3, #4
 80030b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030b8:	e01c      	b.n	80030f4 <HAL_RCC_OscConfig+0x5e0>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	2b05      	cmp	r3, #5
 80030c0:	d10c      	bne.n	80030dc <HAL_RCC_OscConfig+0x5c8>
 80030c2:	4b6f      	ldr	r3, [pc, #444]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c6:	4a6e      	ldr	r2, [pc, #440]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030c8:	f043 0304 	orr.w	r3, r3, #4
 80030cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80030ce:	4b6c      	ldr	r3, [pc, #432]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d2:	4a6b      	ldr	r2, [pc, #428]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80030da:	e00b      	b.n	80030f4 <HAL_RCC_OscConfig+0x5e0>
 80030dc:	4b68      	ldr	r3, [pc, #416]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030e0:	4a67      	ldr	r2, [pc, #412]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030e2:	f023 0301 	bic.w	r3, r3, #1
 80030e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030e8:	4b65      	ldr	r3, [pc, #404]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ec:	4a64      	ldr	r2, [pc, #400]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80030ee:	f023 0304 	bic.w	r3, r3, #4
 80030f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d015      	beq.n	8003128 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030fc:	f7fe fd10 	bl	8001b20 <HAL_GetTick>
 8003100:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003102:	e00a      	b.n	800311a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003104:	f7fe fd0c 	bl	8001b20 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003112:	4293      	cmp	r3, r2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e14e      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800311a:	4b59      	ldr	r3, [pc, #356]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 800311c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0ee      	beq.n	8003104 <HAL_RCC_OscConfig+0x5f0>
 8003126:	e014      	b.n	8003152 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003128:	f7fe fcfa 	bl	8001b20 <HAL_GetTick>
 800312c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800312e:	e00a      	b.n	8003146 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003130:	f7fe fcf6 	bl	8001b20 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800313e:	4293      	cmp	r3, r2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e138      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003146:	4b4e      	ldr	r3, [pc, #312]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1ee      	bne.n	8003130 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003156:	2b00      	cmp	r3, #0
 8003158:	f000 812d 	beq.w	80033b6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800315c:	4b48      	ldr	r3, [pc, #288]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003164:	2b18      	cmp	r3, #24
 8003166:	f000 80bd 	beq.w	80032e4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316e:	2b02      	cmp	r3, #2
 8003170:	f040 809e 	bne.w	80032b0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003174:	4b42      	ldr	r3, [pc, #264]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a41      	ldr	r2, [pc, #260]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 800317a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800317e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003180:	f7fe fcce 	bl	8001b20 <HAL_GetTick>
 8003184:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003188:	f7fe fcca 	bl	8001b20 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e10e      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800319a:	4b39      	ldr	r3, [pc, #228]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031a6:	4b36      	ldr	r3, [pc, #216]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80031a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031aa:	4b37      	ldr	r3, [pc, #220]	@ (8003288 <HAL_RCC_OscConfig+0x774>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80031b6:	0112      	lsls	r2, r2, #4
 80031b8:	430a      	orrs	r2, r1
 80031ba:	4931      	ldr	r1, [pc, #196]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	628b      	str	r3, [r1, #40]	@ 0x28
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c4:	3b01      	subs	r3, #1
 80031c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ce:	3b01      	subs	r3, #1
 80031d0:	025b      	lsls	r3, r3, #9
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	431a      	orrs	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031da:	3b01      	subs	r3, #1
 80031dc:	041b      	lsls	r3, r3, #16
 80031de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e8:	3b01      	subs	r3, #1
 80031ea:	061b      	lsls	r3, r3, #24
 80031ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80031f0:	4923      	ldr	r1, [pc, #140]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80031f6:	4b22      	ldr	r3, [pc, #136]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80031f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031fa:	4a21      	ldr	r2, [pc, #132]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 80031fc:	f023 0301 	bic.w	r3, r3, #1
 8003200:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003202:	4b1f      	ldr	r3, [pc, #124]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003204:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003206:	4b21      	ldr	r3, [pc, #132]	@ (800328c <HAL_RCC_OscConfig+0x778>)
 8003208:	4013      	ands	r3, r2
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800320e:	00d2      	lsls	r2, r2, #3
 8003210:	491b      	ldr	r1, [pc, #108]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003212:	4313      	orrs	r3, r2
 8003214:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003216:	4b1a      	ldr	r3, [pc, #104]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321a:	f023 020c 	bic.w	r2, r3, #12
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003222:	4917      	ldr	r1, [pc, #92]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003224:	4313      	orrs	r3, r2
 8003226:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003228:	4b15      	ldr	r3, [pc, #84]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 800322a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800322c:	f023 0202 	bic.w	r2, r3, #2
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003234:	4912      	ldr	r1, [pc, #72]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003236:	4313      	orrs	r3, r2
 8003238:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800323a:	4b11      	ldr	r3, [pc, #68]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 800323c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800323e:	4a10      	ldr	r2, [pc, #64]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003244:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003246:	4b0e      	ldr	r3, [pc, #56]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324a:	4a0d      	ldr	r2, [pc, #52]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 800324c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003250:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003252:	4b0b      	ldr	r3, [pc, #44]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003256:	4a0a      	ldr	r2, [pc, #40]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003258:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800325c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800325e:	4b08      	ldr	r3, [pc, #32]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003262:	4a07      	ldr	r2, [pc, #28]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003264:	f043 0301 	orr.w	r3, r3, #1
 8003268:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800326a:	4b05      	ldr	r3, [pc, #20]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a04      	ldr	r2, [pc, #16]	@ (8003280 <HAL_RCC_OscConfig+0x76c>)
 8003270:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003274:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003276:	f7fe fc53 	bl	8001b20 <HAL_GetTick>
 800327a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800327c:	e011      	b.n	80032a2 <HAL_RCC_OscConfig+0x78e>
 800327e:	bf00      	nop
 8003280:	58024400 	.word	0x58024400
 8003284:	58024800 	.word	0x58024800
 8003288:	fffffc0c 	.word	0xfffffc0c
 800328c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003290:	f7fe fc46 	bl	8001b20 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b02      	cmp	r3, #2
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e08a      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80032a2:	4b47      	ldr	r3, [pc, #284]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0f0      	beq.n	8003290 <HAL_RCC_OscConfig+0x77c>
 80032ae:	e082      	b.n	80033b6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b0:	4b43      	ldr	r3, [pc, #268]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a42      	ldr	r2, [pc, #264]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 80032b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7fe fc30 	bl	8001b20 <HAL_GetTick>
 80032c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c4:	f7fe fc2c 	bl	8001b20 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e070      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032d6:	4b3a      	ldr	r3, [pc, #232]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f0      	bne.n	80032c4 <HAL_RCC_OscConfig+0x7b0>
 80032e2:	e068      	b.n	80033b6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80032e4:	4b36      	ldr	r3, [pc, #216]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 80032e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80032ea:	4b35      	ldr	r3, [pc, #212]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 80032ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ee:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d031      	beq.n	800335c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	f003 0203 	and.w	r2, r3, #3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003302:	429a      	cmp	r2, r3
 8003304:	d12a      	bne.n	800335c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	091b      	lsrs	r3, r3, #4
 800330a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003312:	429a      	cmp	r2, r3
 8003314:	d122      	bne.n	800335c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003320:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003322:	429a      	cmp	r2, r3
 8003324:	d11a      	bne.n	800335c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	0a5b      	lsrs	r3, r3, #9
 800332a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003332:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003334:	429a      	cmp	r2, r3
 8003336:	d111      	bne.n	800335c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	0c1b      	lsrs	r3, r3, #16
 800333c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003344:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003346:	429a      	cmp	r2, r3
 8003348:	d108      	bne.n	800335c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	0e1b      	lsrs	r3, r3, #24
 800334e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003356:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003358:	429a      	cmp	r2, r3
 800335a:	d001      	beq.n	8003360 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e02b      	b.n	80033b8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003360:	4b17      	ldr	r3, [pc, #92]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 8003362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003364:	08db      	lsrs	r3, r3, #3
 8003366:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800336a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	429a      	cmp	r2, r3
 8003374:	d01f      	beq.n	80033b6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003376:	4b12      	ldr	r3, [pc, #72]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 8003378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337a:	4a11      	ldr	r2, [pc, #68]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 800337c:	f023 0301 	bic.w	r3, r3, #1
 8003380:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003382:	f7fe fbcd 	bl	8001b20 <HAL_GetTick>
 8003386:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003388:	bf00      	nop
 800338a:	f7fe fbc9 	bl	8001b20 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	4293      	cmp	r3, r2
 8003394:	d0f9      	beq.n	800338a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003396:	4b0a      	ldr	r3, [pc, #40]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 8003398:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800339a:	4b0a      	ldr	r3, [pc, #40]	@ (80033c4 <HAL_RCC_OscConfig+0x8b0>)
 800339c:	4013      	ands	r3, r2
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80033a2:	00d2      	lsls	r2, r2, #3
 80033a4:	4906      	ldr	r1, [pc, #24]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80033aa:	4b05      	ldr	r3, [pc, #20]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 80033ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ae:	4a04      	ldr	r2, [pc, #16]	@ (80033c0 <HAL_RCC_OscConfig+0x8ac>)
 80033b0:	f043 0301 	orr.w	r3, r3, #1
 80033b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3730      	adds	r7, #48	@ 0x30
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	58024400 	.word	0x58024400
 80033c4:	ffff0007 	.word	0xffff0007

080033c8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d101      	bne.n	80033dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e19c      	b.n	8003716 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033dc:	4b8a      	ldr	r3, [pc, #552]	@ (8003608 <HAL_RCC_ClockConfig+0x240>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 030f 	and.w	r3, r3, #15
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d910      	bls.n	800340c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ea:	4b87      	ldr	r3, [pc, #540]	@ (8003608 <HAL_RCC_ClockConfig+0x240>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f023 020f 	bic.w	r2, r3, #15
 80033f2:	4985      	ldr	r1, [pc, #532]	@ (8003608 <HAL_RCC_ClockConfig+0x240>)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033fa:	4b83      	ldr	r3, [pc, #524]	@ (8003608 <HAL_RCC_ClockConfig+0x240>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 030f 	and.w	r3, r3, #15
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	429a      	cmp	r2, r3
 8003406:	d001      	beq.n	800340c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e184      	b.n	8003716 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0304 	and.w	r3, r3, #4
 8003414:	2b00      	cmp	r3, #0
 8003416:	d010      	beq.n	800343a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691a      	ldr	r2, [r3, #16]
 800341c:	4b7b      	ldr	r3, [pc, #492]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800341e:	699b      	ldr	r3, [r3, #24]
 8003420:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003424:	429a      	cmp	r2, r3
 8003426:	d908      	bls.n	800343a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003428:	4b78      	ldr	r3, [pc, #480]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	4975      	ldr	r1, [pc, #468]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 8003436:	4313      	orrs	r3, r2
 8003438:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0308 	and.w	r3, r3, #8
 8003442:	2b00      	cmp	r3, #0
 8003444:	d010      	beq.n	8003468 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	695a      	ldr	r2, [r3, #20]
 800344a:	4b70      	ldr	r3, [pc, #448]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003452:	429a      	cmp	r2, r3
 8003454:	d908      	bls.n	8003468 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003456:	4b6d      	ldr	r3, [pc, #436]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 8003458:	69db      	ldr	r3, [r3, #28]
 800345a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	496a      	ldr	r1, [pc, #424]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 8003464:	4313      	orrs	r3, r2
 8003466:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0310 	and.w	r3, r3, #16
 8003470:	2b00      	cmp	r3, #0
 8003472:	d010      	beq.n	8003496 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	699a      	ldr	r2, [r3, #24]
 8003478:	4b64      	ldr	r3, [pc, #400]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800347a:	69db      	ldr	r3, [r3, #28]
 800347c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003480:	429a      	cmp	r2, r3
 8003482:	d908      	bls.n	8003496 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003484:	4b61      	ldr	r3, [pc, #388]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 8003486:	69db      	ldr	r3, [r3, #28]
 8003488:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	495e      	ldr	r1, [pc, #376]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 8003492:	4313      	orrs	r3, r2
 8003494:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d010      	beq.n	80034c4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69da      	ldr	r2, [r3, #28]
 80034a6:	4b59      	ldr	r3, [pc, #356]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d908      	bls.n	80034c4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80034b2:	4b56      	ldr	r3, [pc, #344]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	4953      	ldr	r1, [pc, #332]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0302 	and.w	r3, r3, #2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d010      	beq.n	80034f2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	68da      	ldr	r2, [r3, #12]
 80034d4:	4b4d      	ldr	r3, [pc, #308]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	f003 030f 	and.w	r3, r3, #15
 80034dc:	429a      	cmp	r2, r3
 80034de:	d908      	bls.n	80034f2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034e0:	4b4a      	ldr	r3, [pc, #296]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	f023 020f 	bic.w	r2, r3, #15
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	4947      	ldr	r1, [pc, #284]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d055      	beq.n	80035aa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80034fe:	4b43      	ldr	r3, [pc, #268]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	4940      	ldr	r1, [pc, #256]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800350c:	4313      	orrs	r3, r2
 800350e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	2b02      	cmp	r3, #2
 8003516:	d107      	bne.n	8003528 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003518:	4b3c      	ldr	r3, [pc, #240]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d121      	bne.n	8003568 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e0f6      	b.n	8003716 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	2b03      	cmp	r3, #3
 800352e:	d107      	bne.n	8003540 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003530:	4b36      	ldr	r3, [pc, #216]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d115      	bne.n	8003568 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e0ea      	b.n	8003716 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d107      	bne.n	8003558 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003548:	4b30      	ldr	r3, [pc, #192]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003550:	2b00      	cmp	r3, #0
 8003552:	d109      	bne.n	8003568 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0de      	b.n	8003716 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003558:	4b2c      	ldr	r3, [pc, #176]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0304 	and.w	r3, r3, #4
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e0d6      	b.n	8003716 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003568:	4b28      	ldr	r3, [pc, #160]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	f023 0207 	bic.w	r2, r3, #7
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4925      	ldr	r1, [pc, #148]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 8003576:	4313      	orrs	r3, r2
 8003578:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800357a:	f7fe fad1 	bl	8001b20 <HAL_GetTick>
 800357e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003580:	e00a      	b.n	8003598 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003582:	f7fe facd 	bl	8001b20 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003590:	4293      	cmp	r3, r2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e0be      	b.n	8003716 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003598:	4b1c      	ldr	r3, [pc, #112]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d1eb      	bne.n	8003582 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d010      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	4b14      	ldr	r3, [pc, #80]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	f003 030f 	and.w	r3, r3, #15
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d208      	bcs.n	80035d8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035c6:	4b11      	ldr	r3, [pc, #68]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	f023 020f 	bic.w	r2, r3, #15
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	490e      	ldr	r1, [pc, #56]	@ (800360c <HAL_RCC_ClockConfig+0x244>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003608 <HAL_RCC_ClockConfig+0x240>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 030f 	and.w	r3, r3, #15
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d214      	bcs.n	8003610 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e6:	4b08      	ldr	r3, [pc, #32]	@ (8003608 <HAL_RCC_ClockConfig+0x240>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f023 020f 	bic.w	r2, r3, #15
 80035ee:	4906      	ldr	r1, [pc, #24]	@ (8003608 <HAL_RCC_ClockConfig+0x240>)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f6:	4b04      	ldr	r3, [pc, #16]	@ (8003608 <HAL_RCC_ClockConfig+0x240>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	429a      	cmp	r2, r3
 8003602:	d005      	beq.n	8003610 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e086      	b.n	8003716 <HAL_RCC_ClockConfig+0x34e>
 8003608:	52002000 	.word	0x52002000
 800360c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0304 	and.w	r3, r3, #4
 8003618:	2b00      	cmp	r3, #0
 800361a:	d010      	beq.n	800363e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	691a      	ldr	r2, [r3, #16]
 8003620:	4b3f      	ldr	r3, [pc, #252]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003628:	429a      	cmp	r2, r3
 800362a:	d208      	bcs.n	800363e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800362c:	4b3c      	ldr	r3, [pc, #240]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	4939      	ldr	r1, [pc, #228]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 800363a:	4313      	orrs	r3, r2
 800363c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0308 	and.w	r3, r3, #8
 8003646:	2b00      	cmp	r3, #0
 8003648:	d010      	beq.n	800366c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	695a      	ldr	r2, [r3, #20]
 800364e:	4b34      	ldr	r3, [pc, #208]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003656:	429a      	cmp	r2, r3
 8003658:	d208      	bcs.n	800366c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800365a:	4b31      	ldr	r3, [pc, #196]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	492e      	ldr	r1, [pc, #184]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 8003668:	4313      	orrs	r3, r2
 800366a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0310 	and.w	r3, r3, #16
 8003674:	2b00      	cmp	r3, #0
 8003676:	d010      	beq.n	800369a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	699a      	ldr	r2, [r3, #24]
 800367c:	4b28      	ldr	r3, [pc, #160]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003684:	429a      	cmp	r2, r3
 8003686:	d208      	bcs.n	800369a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003688:	4b25      	ldr	r3, [pc, #148]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 800368a:	69db      	ldr	r3, [r3, #28]
 800368c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	4922      	ldr	r1, [pc, #136]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 8003696:	4313      	orrs	r3, r2
 8003698:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0320 	and.w	r3, r3, #32
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d010      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	69da      	ldr	r2, [r3, #28]
 80036aa:	4b1d      	ldr	r3, [pc, #116]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d208      	bcs.n	80036c8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80036b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 80036b8:	6a1b      	ldr	r3, [r3, #32]
 80036ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	4917      	ldr	r1, [pc, #92]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80036c8:	f000 f834 	bl	8003734 <HAL_RCC_GetSysClockFreq>
 80036cc:	4602      	mov	r2, r0
 80036ce:	4b14      	ldr	r3, [pc, #80]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 80036d0:	699b      	ldr	r3, [r3, #24]
 80036d2:	0a1b      	lsrs	r3, r3, #8
 80036d4:	f003 030f 	and.w	r3, r3, #15
 80036d8:	4912      	ldr	r1, [pc, #72]	@ (8003724 <HAL_RCC_ClockConfig+0x35c>)
 80036da:	5ccb      	ldrb	r3, [r1, r3]
 80036dc:	f003 031f 	and.w	r3, r3, #31
 80036e0:	fa22 f303 	lsr.w	r3, r2, r3
 80036e4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80036e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003720 <HAL_RCC_ClockConfig+0x358>)
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	f003 030f 	and.w	r3, r3, #15
 80036ee:	4a0d      	ldr	r2, [pc, #52]	@ (8003724 <HAL_RCC_ClockConfig+0x35c>)
 80036f0:	5cd3      	ldrb	r3, [r2, r3]
 80036f2:	f003 031f 	and.w	r3, r3, #31
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	fa22 f303 	lsr.w	r3, r2, r3
 80036fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003728 <HAL_RCC_ClockConfig+0x360>)
 80036fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003700:	4a0a      	ldr	r2, [pc, #40]	@ (800372c <HAL_RCC_ClockConfig+0x364>)
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003706:	4b0a      	ldr	r3, [pc, #40]	@ (8003730 <HAL_RCC_ClockConfig+0x368>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4618      	mov	r0, r3
 800370c:	f7fe f9be 	bl	8001a8c <HAL_InitTick>
 8003710:	4603      	mov	r3, r0
 8003712:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003714:	7bfb      	ldrb	r3, [r7, #15]
}
 8003716:	4618      	mov	r0, r3
 8003718:	3718      	adds	r7, #24
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	58024400 	.word	0x58024400
 8003724:	0800be44 	.word	0x0800be44
 8003728:	24000004 	.word	0x24000004
 800372c:	24000000 	.word	0x24000000
 8003730:	24000008 	.word	0x24000008

08003734 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003734:	b480      	push	{r7}
 8003736:	b089      	sub	sp, #36	@ 0x24
 8003738:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800373a:	4bb3      	ldr	r3, [pc, #716]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003742:	2b18      	cmp	r3, #24
 8003744:	f200 8155 	bhi.w	80039f2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003748:	a201      	add	r2, pc, #4	@ (adr r2, 8003750 <HAL_RCC_GetSysClockFreq+0x1c>)
 800374a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800374e:	bf00      	nop
 8003750:	080037b5 	.word	0x080037b5
 8003754:	080039f3 	.word	0x080039f3
 8003758:	080039f3 	.word	0x080039f3
 800375c:	080039f3 	.word	0x080039f3
 8003760:	080039f3 	.word	0x080039f3
 8003764:	080039f3 	.word	0x080039f3
 8003768:	080039f3 	.word	0x080039f3
 800376c:	080039f3 	.word	0x080039f3
 8003770:	080037db 	.word	0x080037db
 8003774:	080039f3 	.word	0x080039f3
 8003778:	080039f3 	.word	0x080039f3
 800377c:	080039f3 	.word	0x080039f3
 8003780:	080039f3 	.word	0x080039f3
 8003784:	080039f3 	.word	0x080039f3
 8003788:	080039f3 	.word	0x080039f3
 800378c:	080039f3 	.word	0x080039f3
 8003790:	080037e1 	.word	0x080037e1
 8003794:	080039f3 	.word	0x080039f3
 8003798:	080039f3 	.word	0x080039f3
 800379c:	080039f3 	.word	0x080039f3
 80037a0:	080039f3 	.word	0x080039f3
 80037a4:	080039f3 	.word	0x080039f3
 80037a8:	080039f3 	.word	0x080039f3
 80037ac:	080039f3 	.word	0x080039f3
 80037b0:	080037e7 	.word	0x080037e7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037b4:	4b94      	ldr	r3, [pc, #592]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0320 	and.w	r3, r3, #32
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d009      	beq.n	80037d4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80037c0:	4b91      	ldr	r3, [pc, #580]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	08db      	lsrs	r3, r3, #3
 80037c6:	f003 0303 	and.w	r3, r3, #3
 80037ca:	4a90      	ldr	r2, [pc, #576]	@ (8003a0c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80037cc:	fa22 f303 	lsr.w	r3, r2, r3
 80037d0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80037d2:	e111      	b.n	80039f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80037d4:	4b8d      	ldr	r3, [pc, #564]	@ (8003a0c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80037d6:	61bb      	str	r3, [r7, #24]
      break;
 80037d8:	e10e      	b.n	80039f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80037da:	4b8d      	ldr	r3, [pc, #564]	@ (8003a10 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80037dc:	61bb      	str	r3, [r7, #24]
      break;
 80037de:	e10b      	b.n	80039f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80037e0:	4b8c      	ldr	r3, [pc, #560]	@ (8003a14 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80037e2:	61bb      	str	r3, [r7, #24]
      break;
 80037e4:	e108      	b.n	80039f8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80037e6:	4b88      	ldr	r3, [pc, #544]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ea:	f003 0303 	and.w	r3, r3, #3
 80037ee:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80037f0:	4b85      	ldr	r3, [pc, #532]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f4:	091b      	lsrs	r3, r3, #4
 80037f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037fa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80037fc:	4b82      	ldr	r3, [pc, #520]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003800:	f003 0301 	and.w	r3, r3, #1
 8003804:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003806:	4b80      	ldr	r3, [pc, #512]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800380a:	08db      	lsrs	r3, r3, #3
 800380c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	fb02 f303 	mul.w	r3, r2, r3
 8003816:	ee07 3a90 	vmov	s15, r3
 800381a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800381e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	2b00      	cmp	r3, #0
 8003826:	f000 80e1 	beq.w	80039ec <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	2b02      	cmp	r3, #2
 800382e:	f000 8083 	beq.w	8003938 <HAL_RCC_GetSysClockFreq+0x204>
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2b02      	cmp	r3, #2
 8003836:	f200 80a1 	bhi.w	800397c <HAL_RCC_GetSysClockFreq+0x248>
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d003      	beq.n	8003848 <HAL_RCC_GetSysClockFreq+0x114>
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d056      	beq.n	80038f4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003846:	e099      	b.n	800397c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003848:	4b6f      	ldr	r3, [pc, #444]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0320 	and.w	r3, r3, #32
 8003850:	2b00      	cmp	r3, #0
 8003852:	d02d      	beq.n	80038b0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003854:	4b6c      	ldr	r3, [pc, #432]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	08db      	lsrs	r3, r3, #3
 800385a:	f003 0303 	and.w	r3, r3, #3
 800385e:	4a6b      	ldr	r2, [pc, #428]	@ (8003a0c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003860:	fa22 f303 	lsr.w	r3, r2, r3
 8003864:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	ee07 3a90 	vmov	s15, r3
 800386c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	ee07 3a90 	vmov	s15, r3
 8003876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800387a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800387e:	4b62      	ldr	r3, [pc, #392]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003886:	ee07 3a90 	vmov	s15, r3
 800388a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800388e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003892:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003a18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003896:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800389a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800389e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038aa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80038ae:	e087      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	ee07 3a90 	vmov	s15, r3
 80038b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038ba:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003a1c <HAL_RCC_GetSysClockFreq+0x2e8>
 80038be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038c2:	4b51      	ldr	r3, [pc, #324]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038ca:	ee07 3a90 	vmov	s15, r3
 80038ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80038d6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003a18 <HAL_RCC_GetSysClockFreq+0x2e4>
 80038da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80038f2:	e065      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	ee07 3a90 	vmov	s15, r3
 80038fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038fe:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003a20 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003902:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003906:	4b40      	ldr	r3, [pc, #256]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800390e:	ee07 3a90 	vmov	s15, r3
 8003912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003916:	ed97 6a02 	vldr	s12, [r7, #8]
 800391a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003a18 <HAL_RCC_GetSysClockFreq+0x2e4>
 800391e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003922:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003926:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800392a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800392e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003932:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003936:	e043      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	ee07 3a90 	vmov	s15, r3
 800393e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003942:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003a24 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003946:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800394a:	4b2f      	ldr	r3, [pc, #188]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800394c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003952:	ee07 3a90 	vmov	s15, r3
 8003956:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800395a:	ed97 6a02 	vldr	s12, [r7, #8]
 800395e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003a18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003962:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003966:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800396a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800396e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003972:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003976:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800397a:	e021      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	ee07 3a90 	vmov	s15, r3
 8003982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003986:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003a20 <HAL_RCC_GetSysClockFreq+0x2ec>
 800398a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800398e:	4b1e      	ldr	r3, [pc, #120]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003992:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003996:	ee07 3a90 	vmov	s15, r3
 800399a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800399e:	ed97 6a02 	vldr	s12, [r7, #8]
 80039a2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003a18 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039be:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80039c0:	4b11      	ldr	r3, [pc, #68]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c4:	0a5b      	lsrs	r3, r3, #9
 80039c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039ca:	3301      	adds	r3, #1
 80039cc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	ee07 3a90 	vmov	s15, r3
 80039d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80039dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039e4:	ee17 3a90 	vmov	r3, s15
 80039e8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80039ea:	e005      	b.n	80039f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80039ec:	2300      	movs	r3, #0
 80039ee:	61bb      	str	r3, [r7, #24]
      break;
 80039f0:	e002      	b.n	80039f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80039f2:	4b07      	ldr	r3, [pc, #28]	@ (8003a10 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80039f4:	61bb      	str	r3, [r7, #24]
      break;
 80039f6:	bf00      	nop
  }

  return sysclockfreq;
 80039f8:	69bb      	ldr	r3, [r7, #24]
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3724      	adds	r7, #36	@ 0x24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	58024400 	.word	0x58024400
 8003a0c:	03d09000 	.word	0x03d09000
 8003a10:	003d0900 	.word	0x003d0900
 8003a14:	007a1200 	.word	0x007a1200
 8003a18:	46000000 	.word	0x46000000
 8003a1c:	4c742400 	.word	0x4c742400
 8003a20:	4a742400 	.word	0x4a742400
 8003a24:	4af42400 	.word	0x4af42400

08003a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a2e:	f7ff fe81 	bl	8003734 <HAL_RCC_GetSysClockFreq>
 8003a32:	4602      	mov	r2, r0
 8003a34:	4b10      	ldr	r3, [pc, #64]	@ (8003a78 <HAL_RCC_GetHCLKFreq+0x50>)
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	0a1b      	lsrs	r3, r3, #8
 8003a3a:	f003 030f 	and.w	r3, r3, #15
 8003a3e:	490f      	ldr	r1, [pc, #60]	@ (8003a7c <HAL_RCC_GetHCLKFreq+0x54>)
 8003a40:	5ccb      	ldrb	r3, [r1, r3]
 8003a42:	f003 031f 	and.w	r3, r3, #31
 8003a46:	fa22 f303 	lsr.w	r3, r2, r3
 8003a4a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <HAL_RCC_GetHCLKFreq+0x50>)
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	f003 030f 	and.w	r3, r3, #15
 8003a54:	4a09      	ldr	r2, [pc, #36]	@ (8003a7c <HAL_RCC_GetHCLKFreq+0x54>)
 8003a56:	5cd3      	ldrb	r3, [r2, r3]
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a62:	4a07      	ldr	r2, [pc, #28]	@ (8003a80 <HAL_RCC_GetHCLKFreq+0x58>)
 8003a64:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003a66:	4a07      	ldr	r2, [pc, #28]	@ (8003a84 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003a6c:	4b04      	ldr	r3, [pc, #16]	@ (8003a80 <HAL_RCC_GetHCLKFreq+0x58>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3708      	adds	r7, #8
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	58024400 	.word	0x58024400
 8003a7c:	0800be44 	.word	0x0800be44
 8003a80:	24000004 	.word	0x24000004
 8003a84:	24000000 	.word	0x24000000

08003a88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003a8c:	f7ff ffcc 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a90:	4602      	mov	r2, r0
 8003a92:	4b06      	ldr	r3, [pc, #24]	@ (8003aac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	091b      	lsrs	r3, r3, #4
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	4904      	ldr	r1, [pc, #16]	@ (8003ab0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a9e:	5ccb      	ldrb	r3, [r1, r3]
 8003aa0:	f003 031f 	and.w	r3, r3, #31
 8003aa4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	58024400 	.word	0x58024400
 8003ab0:	0800be44 	.word	0x0800be44

08003ab4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003ab8:	f7ff ffb6 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003abc:	4602      	mov	r2, r0
 8003abe:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	0a1b      	lsrs	r3, r3, #8
 8003ac4:	f003 0307 	and.w	r3, r3, #7
 8003ac8:	4904      	ldr	r1, [pc, #16]	@ (8003adc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003aca:	5ccb      	ldrb	r3, [r1, r3]
 8003acc:	f003 031f 	and.w	r3, r3, #31
 8003ad0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	58024400 	.word	0x58024400
 8003adc:	0800be44 	.word	0x0800be44

08003ae0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ae0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ae4:	b0ca      	sub	sp, #296	@ 0x128
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003aec:	2300      	movs	r3, #0
 8003aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003af2:	2300      	movs	r3, #0
 8003af4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b00:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003b04:	2500      	movs	r5, #0
 8003b06:	ea54 0305 	orrs.w	r3, r4, r5
 8003b0a:	d049      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b12:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b16:	d02f      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003b18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b1c:	d828      	bhi.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003b1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b22:	d01a      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003b24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b28:	d822      	bhi.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003b2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b32:	d007      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b34:	e01c      	b.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b36:	4bb8      	ldr	r3, [pc, #736]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3a:	4ab7      	ldr	r2, [pc, #732]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003b42:	e01a      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b48:	3308      	adds	r3, #8
 8003b4a:	2102      	movs	r1, #2
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f001 fc8f 	bl	8005470 <RCCEx_PLL2_Config>
 8003b52:	4603      	mov	r3, r0
 8003b54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003b58:	e00f      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b5e:	3328      	adds	r3, #40	@ 0x28
 8003b60:	2102      	movs	r1, #2
 8003b62:	4618      	mov	r0, r3
 8003b64:	f001 fd36 	bl	80055d4 <RCCEx_PLL3_Config>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003b6e:	e004      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b76:	e000      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003b78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10a      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003b82:	4ba5      	ldr	r3, [pc, #660]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b86:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b90:	4aa1      	ldr	r2, [pc, #644]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b92:	430b      	orrs	r3, r1
 8003b94:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b96:	e003      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003bac:	f04f 0900 	mov.w	r9, #0
 8003bb0:	ea58 0309 	orrs.w	r3, r8, r9
 8003bb4:	d047      	beq.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbc:	2b04      	cmp	r3, #4
 8003bbe:	d82a      	bhi.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc6:	bf00      	nop
 8003bc8:	08003bdd 	.word	0x08003bdd
 8003bcc:	08003beb 	.word	0x08003beb
 8003bd0:	08003c01 	.word	0x08003c01
 8003bd4:	08003c1f 	.word	0x08003c1f
 8003bd8:	08003c1f 	.word	0x08003c1f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bdc:	4b8e      	ldr	r3, [pc, #568]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be0:	4a8d      	ldr	r2, [pc, #564]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003be8:	e01a      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bee:	3308      	adds	r3, #8
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f001 fc3c 	bl	8005470 <RCCEx_PLL2_Config>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003bfe:	e00f      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c04:	3328      	adds	r3, #40	@ 0x28
 8003c06:	2100      	movs	r1, #0
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f001 fce3 	bl	80055d4 <RCCEx_PLL3_Config>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c14:	e004      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c1c:	e000      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003c1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10a      	bne.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c28:	4b7b      	ldr	r3, [pc, #492]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c2c:	f023 0107 	bic.w	r1, r3, #7
 8003c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c36:	4a78      	ldr	r2, [pc, #480]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c38:	430b      	orrs	r3, r1
 8003c3a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c3c:	e003      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003c52:	f04f 0b00 	mov.w	fp, #0
 8003c56:	ea5a 030b 	orrs.w	r3, sl, fp
 8003c5a:	d04c      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c66:	d030      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c6c:	d829      	bhi.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003c6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c70:	d02d      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003c72:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c74:	d825      	bhi.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003c76:	2b80      	cmp	r3, #128	@ 0x80
 8003c78:	d018      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003c7a:	2b80      	cmp	r3, #128	@ 0x80
 8003c7c:	d821      	bhi.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003c82:	2b40      	cmp	r3, #64	@ 0x40
 8003c84:	d007      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003c86:	e01c      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c88:	4b63      	ldr	r3, [pc, #396]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c8c:	4a62      	ldr	r2, [pc, #392]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003c94:	e01c      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c9a:	3308      	adds	r3, #8
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f001 fbe6 	bl	8005470 <RCCEx_PLL2_Config>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003caa:	e011      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb0:	3328      	adds	r3, #40	@ 0x28
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f001 fc8d 	bl	80055d4 <RCCEx_PLL3_Config>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003cc0:	e006      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cc8:	e002      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003cca:	bf00      	nop
 8003ccc:	e000      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003cce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10a      	bne.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003cd8:	4b4f      	ldr	r3, [pc, #316]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cdc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce6:	4a4c      	ldr	r2, [pc, #304]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ce8:	430b      	orrs	r3, r1
 8003cea:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cec:	e003      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cf2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003d02:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003d06:	2300      	movs	r3, #0
 8003d08:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003d0c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003d10:	460b      	mov	r3, r1
 8003d12:	4313      	orrs	r3, r2
 8003d14:	d053      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d1a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003d1e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d22:	d035      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003d24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d28:	d82e      	bhi.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003d2a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003d2e:	d031      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003d30:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003d34:	d828      	bhi.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003d36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d3a:	d01a      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003d3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d40:	d822      	bhi.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003d46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d4a:	d007      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003d4c:	e01c      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d4e:	4b32      	ldr	r3, [pc, #200]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d52:	4a31      	ldr	r2, [pc, #196]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d5a:	e01c      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d60:	3308      	adds	r3, #8
 8003d62:	2100      	movs	r1, #0
 8003d64:	4618      	mov	r0, r3
 8003d66:	f001 fb83 	bl	8005470 <RCCEx_PLL2_Config>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003d70:	e011      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d76:	3328      	adds	r3, #40	@ 0x28
 8003d78:	2100      	movs	r1, #0
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f001 fc2a 	bl	80055d4 <RCCEx_PLL3_Config>
 8003d80:	4603      	mov	r3, r0
 8003d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d86:	e006      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d8e:	e002      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003d90:	bf00      	nop
 8003d92:	e000      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003d94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10b      	bne.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003daa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003dae:	4a1a      	ldr	r2, [pc, #104]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003db0:	430b      	orrs	r3, r1
 8003db2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003db4:	e003      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003dca:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003dce:	2300      	movs	r3, #0
 8003dd0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003dd4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003dd8:	460b      	mov	r3, r1
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	d056      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003de6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003dea:	d038      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003dec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003df0:	d831      	bhi.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003df2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003df6:	d034      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003df8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003dfc:	d82b      	bhi.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003dfe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e02:	d01d      	beq.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003e04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e08:	d825      	bhi.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d006      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003e0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e12:	d00a      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003e14:	e01f      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003e16:	bf00      	nop
 8003e18:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e1c:	4ba2      	ldr	r3, [pc, #648]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e20:	4aa1      	ldr	r2, [pc, #644]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e28:	e01c      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2e:	3308      	adds	r3, #8
 8003e30:	2100      	movs	r1, #0
 8003e32:	4618      	mov	r0, r3
 8003e34:	f001 fb1c 	bl	8005470 <RCCEx_PLL2_Config>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003e3e:	e011      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e44:	3328      	adds	r3, #40	@ 0x28
 8003e46:	2100      	movs	r1, #0
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f001 fbc3 	bl	80055d4 <RCCEx_PLL3_Config>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e54:	e006      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e5c:	e002      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003e5e:	bf00      	nop
 8003e60:	e000      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003e62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10b      	bne.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003e6c:	4b8e      	ldr	r3, [pc, #568]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e70:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e78:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003e7c:	4a8a      	ldr	r2, [pc, #552]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e7e:	430b      	orrs	r3, r1
 8003e80:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e82:	e003      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e94:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003e98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003ea2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	d03a      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eb2:	2b30      	cmp	r3, #48	@ 0x30
 8003eb4:	d01f      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003eb6:	2b30      	cmp	r3, #48	@ 0x30
 8003eb8:	d819      	bhi.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003eba:	2b20      	cmp	r3, #32
 8003ebc:	d00c      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003ebe:	2b20      	cmp	r3, #32
 8003ec0:	d815      	bhi.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d019      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003ec6:	2b10      	cmp	r3, #16
 8003ec8:	d111      	bne.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eca:	4b77      	ldr	r3, [pc, #476]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ece:	4a76      	ldr	r2, [pc, #472]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ed0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ed4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003ed6:	e011      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003edc:	3308      	adds	r3, #8
 8003ede:	2102      	movs	r1, #2
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f001 fac5 	bl	8005470 <RCCEx_PLL2_Config>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003eec:	e006      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ef4:	e002      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003ef6:	bf00      	nop
 8003ef8:	e000      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003efa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003efc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10a      	bne.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003f04:	4b68      	ldr	r3, [pc, #416]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f08:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f12:	4a65      	ldr	r2, [pc, #404]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f14:	430b      	orrs	r3, r1
 8003f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f18:	e003      	b.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003f2e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003f32:	2300      	movs	r3, #0
 8003f34:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003f38:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	d051      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f4c:	d035      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003f4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f52:	d82e      	bhi.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003f54:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f58:	d031      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003f5a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f5e:	d828      	bhi.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003f60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f64:	d01a      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003f66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f6a:	d822      	bhi.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d003      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003f70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f74:	d007      	beq.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003f76:	e01c      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f78:	4b4b      	ldr	r3, [pc, #300]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f7c:	4a4a      	ldr	r2, [pc, #296]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003f84:	e01c      	b.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8a:	3308      	adds	r3, #8
 8003f8c:	2100      	movs	r1, #0
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f001 fa6e 	bl	8005470 <RCCEx_PLL2_Config>
 8003f94:	4603      	mov	r3, r0
 8003f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003f9a:	e011      	b.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa0:	3328      	adds	r3, #40	@ 0x28
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f001 fb15 	bl	80055d4 <RCCEx_PLL3_Config>
 8003faa:	4603      	mov	r3, r0
 8003fac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003fb0:	e006      	b.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fb8:	e002      	b.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003fba:	bf00      	nop
 8003fbc:	e000      	b.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003fbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d10a      	bne.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003fc8:	4b37      	ldr	r3, [pc, #220]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fcc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fd6:	4a34      	ldr	r2, [pc, #208]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fdc:	e003      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fe2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fee:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003ff2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003ffc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004000:	460b      	mov	r3, r1
 8004002:	4313      	orrs	r3, r2
 8004004:	d056      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800400c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004010:	d033      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004012:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004016:	d82c      	bhi.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004018:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800401c:	d02f      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800401e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004022:	d826      	bhi.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004024:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004028:	d02b      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800402a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800402e:	d820      	bhi.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004030:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004034:	d012      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004036:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800403a:	d81a      	bhi.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800403c:	2b00      	cmp	r3, #0
 800403e:	d022      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004040:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004044:	d115      	bne.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800404a:	3308      	adds	r3, #8
 800404c:	2101      	movs	r1, #1
 800404e:	4618      	mov	r0, r3
 8004050:	f001 fa0e 	bl	8005470 <RCCEx_PLL2_Config>
 8004054:	4603      	mov	r3, r0
 8004056:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800405a:	e015      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800405c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004060:	3328      	adds	r3, #40	@ 0x28
 8004062:	2101      	movs	r1, #1
 8004064:	4618      	mov	r0, r3
 8004066:	f001 fab5 	bl	80055d4 <RCCEx_PLL3_Config>
 800406a:	4603      	mov	r3, r0
 800406c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004070:	e00a      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004078:	e006      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800407a:	bf00      	nop
 800407c:	e004      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800407e:	bf00      	nop
 8004080:	e002      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004082:	bf00      	nop
 8004084:	e000      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004086:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10d      	bne.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004090:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004092:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004094:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800409e:	4a02      	ldr	r2, [pc, #8]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040a0:	430b      	orrs	r3, r1
 80040a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80040a4:	e006      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80040a6:	bf00      	nop
 80040a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80040b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040bc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80040c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80040c4:	2300      	movs	r3, #0
 80040c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80040ca:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80040ce:	460b      	mov	r3, r1
 80040d0:	4313      	orrs	r3, r2
 80040d2:	d055      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80040d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80040dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040e0:	d033      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80040e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040e6:	d82c      	bhi.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80040e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040ec:	d02f      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80040ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040f2:	d826      	bhi.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80040f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80040f8:	d02b      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80040fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80040fe:	d820      	bhi.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004100:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004104:	d012      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004106:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800410a:	d81a      	bhi.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800410c:	2b00      	cmp	r3, #0
 800410e:	d022      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004110:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004114:	d115      	bne.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411a:	3308      	adds	r3, #8
 800411c:	2101      	movs	r1, #1
 800411e:	4618      	mov	r0, r3
 8004120:	f001 f9a6 	bl	8005470 <RCCEx_PLL2_Config>
 8004124:	4603      	mov	r3, r0
 8004126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800412a:	e015      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800412c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004130:	3328      	adds	r3, #40	@ 0x28
 8004132:	2101      	movs	r1, #1
 8004134:	4618      	mov	r0, r3
 8004136:	f001 fa4d 	bl	80055d4 <RCCEx_PLL3_Config>
 800413a:	4603      	mov	r3, r0
 800413c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004140:	e00a      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004148:	e006      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800414a:	bf00      	nop
 800414c:	e004      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800414e:	bf00      	nop
 8004150:	e002      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004152:	bf00      	nop
 8004154:	e000      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004156:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004158:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800415c:	2b00      	cmp	r3, #0
 800415e:	d10b      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004160:	4ba3      	ldr	r3, [pc, #652]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004164:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004170:	4a9f      	ldr	r2, [pc, #636]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004172:	430b      	orrs	r3, r1
 8004174:	6593      	str	r3, [r2, #88]	@ 0x58
 8004176:	e003      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800417c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004188:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800418c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004190:	2300      	movs	r3, #0
 8004192:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004196:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800419a:	460b      	mov	r3, r1
 800419c:	4313      	orrs	r3, r2
 800419e:	d037      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80041a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041aa:	d00e      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80041ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041b0:	d816      	bhi.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d018      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80041b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041ba:	d111      	bne.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041bc:	4b8c      	ldr	r3, [pc, #560]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c0:	4a8b      	ldr	r2, [pc, #556]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80041c8:	e00f      	b.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ce:	3308      	adds	r3, #8
 80041d0:	2101      	movs	r1, #1
 80041d2:	4618      	mov	r0, r3
 80041d4:	f001 f94c 	bl	8005470 <RCCEx_PLL2_Config>
 80041d8:	4603      	mov	r3, r0
 80041da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80041de:	e004      	b.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041e6:	e000      	b.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80041e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d10a      	bne.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80041f2:	4b7f      	ldr	r3, [pc, #508]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041f6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80041fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004200:	4a7b      	ldr	r2, [pc, #492]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004202:	430b      	orrs	r3, r1
 8004204:	6513      	str	r3, [r2, #80]	@ 0x50
 8004206:	e003      	b.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004208:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800420c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004218:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800421c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004220:	2300      	movs	r3, #0
 8004222:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004226:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800422a:	460b      	mov	r3, r1
 800422c:	4313      	orrs	r3, r2
 800422e:	d039      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004234:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004236:	2b03      	cmp	r3, #3
 8004238:	d81c      	bhi.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800423a:	a201      	add	r2, pc, #4	@ (adr r2, 8004240 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800423c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004240:	0800427d 	.word	0x0800427d
 8004244:	08004251 	.word	0x08004251
 8004248:	0800425f 	.word	0x0800425f
 800424c:	0800427d 	.word	0x0800427d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004250:	4b67      	ldr	r3, [pc, #412]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004254:	4a66      	ldr	r2, [pc, #408]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004256:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800425a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800425c:	e00f      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800425e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004262:	3308      	adds	r3, #8
 8004264:	2102      	movs	r1, #2
 8004266:	4618      	mov	r0, r3
 8004268:	f001 f902 	bl	8005470 <RCCEx_PLL2_Config>
 800426c:	4603      	mov	r3, r0
 800426e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004272:	e004      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800427a:	e000      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800427c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800427e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10a      	bne.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004286:	4b5a      	ldr	r3, [pc, #360]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800428a:	f023 0103 	bic.w	r1, r3, #3
 800428e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004292:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004294:	4a56      	ldr	r2, [pc, #344]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004296:	430b      	orrs	r3, r1
 8004298:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800429a:	e003      	b.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800429c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ac:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80042b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042b4:	2300      	movs	r3, #0
 80042b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80042ba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80042be:	460b      	mov	r3, r1
 80042c0:	4313      	orrs	r3, r2
 80042c2:	f000 809f 	beq.w	8004404 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042c6:	4b4b      	ldr	r3, [pc, #300]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a4a      	ldr	r2, [pc, #296]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80042cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042d2:	f7fd fc25 	bl	8001b20 <HAL_GetTick>
 80042d6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042da:	e00b      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042dc:	f7fd fc20 	bl	8001b20 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b64      	cmp	r3, #100	@ 0x64
 80042ea:	d903      	bls.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042f2:	e005      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042f4:	4b3f      	ldr	r3, [pc, #252]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d0ed      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004300:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004304:	2b00      	cmp	r3, #0
 8004306:	d179      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004308:	4b39      	ldr	r3, [pc, #228]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800430a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800430c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004310:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004314:	4053      	eors	r3, r2
 8004316:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800431a:	2b00      	cmp	r3, #0
 800431c:	d015      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800431e:	4b34      	ldr	r3, [pc, #208]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004322:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004326:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800432a:	4b31      	ldr	r3, [pc, #196]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800432c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800432e:	4a30      	ldr	r2, [pc, #192]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004334:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004336:	4b2e      	ldr	r3, [pc, #184]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800433a:	4a2d      	ldr	r2, [pc, #180]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800433c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004340:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004342:	4a2b      	ldr	r2, [pc, #172]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004344:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004348:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800434a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004352:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004356:	d118      	bne.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004358:	f7fd fbe2 	bl	8001b20 <HAL_GetTick>
 800435c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004360:	e00d      	b.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004362:	f7fd fbdd 	bl	8001b20 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800436c:	1ad2      	subs	r2, r2, r3
 800436e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004372:	429a      	cmp	r2, r3
 8004374:	d903      	bls.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800437c:	e005      	b.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800437e:	4b1c      	ldr	r3, [pc, #112]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d0eb      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800438a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800438e:	2b00      	cmp	r3, #0
 8004390:	d129      	bne.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004396:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800439a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800439e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043a2:	d10e      	bne.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80043a4:	4b12      	ldr	r3, [pc, #72]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80043ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80043b4:	091a      	lsrs	r2, r3, #4
 80043b6:	4b10      	ldr	r3, [pc, #64]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80043b8:	4013      	ands	r3, r2
 80043ba:	4a0d      	ldr	r2, [pc, #52]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043bc:	430b      	orrs	r3, r1
 80043be:	6113      	str	r3, [r2, #16]
 80043c0:	e005      	b.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80043c2:	4b0b      	ldr	r3, [pc, #44]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	4a0a      	ldr	r2, [pc, #40]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80043cc:	6113      	str	r3, [r2, #16]
 80043ce:	4b08      	ldr	r3, [pc, #32]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043d0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80043d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80043da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043de:	4a04      	ldr	r2, [pc, #16]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043e0:	430b      	orrs	r3, r1
 80043e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80043e4:	e00e      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80043ee:	e009      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80043f0:	58024400 	.word	0x58024400
 80043f4:	58024800 	.word	0x58024800
 80043f8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004400:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440c:	f002 0301 	and.w	r3, r2, #1
 8004410:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004414:	2300      	movs	r3, #0
 8004416:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800441a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800441e:	460b      	mov	r3, r1
 8004420:	4313      	orrs	r3, r2
 8004422:	f000 8089 	beq.w	8004538 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800442c:	2b28      	cmp	r3, #40	@ 0x28
 800442e:	d86b      	bhi.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004430:	a201      	add	r2, pc, #4	@ (adr r2, 8004438 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004436:	bf00      	nop
 8004438:	08004511 	.word	0x08004511
 800443c:	08004509 	.word	0x08004509
 8004440:	08004509 	.word	0x08004509
 8004444:	08004509 	.word	0x08004509
 8004448:	08004509 	.word	0x08004509
 800444c:	08004509 	.word	0x08004509
 8004450:	08004509 	.word	0x08004509
 8004454:	08004509 	.word	0x08004509
 8004458:	080044dd 	.word	0x080044dd
 800445c:	08004509 	.word	0x08004509
 8004460:	08004509 	.word	0x08004509
 8004464:	08004509 	.word	0x08004509
 8004468:	08004509 	.word	0x08004509
 800446c:	08004509 	.word	0x08004509
 8004470:	08004509 	.word	0x08004509
 8004474:	08004509 	.word	0x08004509
 8004478:	080044f3 	.word	0x080044f3
 800447c:	08004509 	.word	0x08004509
 8004480:	08004509 	.word	0x08004509
 8004484:	08004509 	.word	0x08004509
 8004488:	08004509 	.word	0x08004509
 800448c:	08004509 	.word	0x08004509
 8004490:	08004509 	.word	0x08004509
 8004494:	08004509 	.word	0x08004509
 8004498:	08004511 	.word	0x08004511
 800449c:	08004509 	.word	0x08004509
 80044a0:	08004509 	.word	0x08004509
 80044a4:	08004509 	.word	0x08004509
 80044a8:	08004509 	.word	0x08004509
 80044ac:	08004509 	.word	0x08004509
 80044b0:	08004509 	.word	0x08004509
 80044b4:	08004509 	.word	0x08004509
 80044b8:	08004511 	.word	0x08004511
 80044bc:	08004509 	.word	0x08004509
 80044c0:	08004509 	.word	0x08004509
 80044c4:	08004509 	.word	0x08004509
 80044c8:	08004509 	.word	0x08004509
 80044cc:	08004509 	.word	0x08004509
 80044d0:	08004509 	.word	0x08004509
 80044d4:	08004509 	.word	0x08004509
 80044d8:	08004511 	.word	0x08004511
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e0:	3308      	adds	r3, #8
 80044e2:	2101      	movs	r1, #1
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 ffc3 	bl	8005470 <RCCEx_PLL2_Config>
 80044ea:	4603      	mov	r3, r0
 80044ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80044f0:	e00f      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80044f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f6:	3328      	adds	r3, #40	@ 0x28
 80044f8:	2101      	movs	r1, #1
 80044fa:	4618      	mov	r0, r3
 80044fc:	f001 f86a 	bl	80055d4 <RCCEx_PLL3_Config>
 8004500:	4603      	mov	r3, r0
 8004502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004506:	e004      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800450e:	e000      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004510:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10a      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800451a:	4bbf      	ldr	r3, [pc, #764]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800451c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800451e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004526:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004528:	4abb      	ldr	r2, [pc, #748]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800452a:	430b      	orrs	r3, r1
 800452c:	6553      	str	r3, [r2, #84]	@ 0x54
 800452e:	e003      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004530:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004534:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004540:	f002 0302 	and.w	r3, r2, #2
 8004544:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004548:	2300      	movs	r3, #0
 800454a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800454e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004552:	460b      	mov	r3, r1
 8004554:	4313      	orrs	r3, r2
 8004556:	d041      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800455e:	2b05      	cmp	r3, #5
 8004560:	d824      	bhi.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004562:	a201      	add	r2, pc, #4	@ (adr r2, 8004568 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004568:	080045b5 	.word	0x080045b5
 800456c:	08004581 	.word	0x08004581
 8004570:	08004597 	.word	0x08004597
 8004574:	080045b5 	.word	0x080045b5
 8004578:	080045b5 	.word	0x080045b5
 800457c:	080045b5 	.word	0x080045b5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004584:	3308      	adds	r3, #8
 8004586:	2101      	movs	r1, #1
 8004588:	4618      	mov	r0, r3
 800458a:	f000 ff71 	bl	8005470 <RCCEx_PLL2_Config>
 800458e:	4603      	mov	r3, r0
 8004590:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004594:	e00f      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459a:	3328      	adds	r3, #40	@ 0x28
 800459c:	2101      	movs	r1, #1
 800459e:	4618      	mov	r0, r3
 80045a0:	f001 f818 	bl	80055d4 <RCCEx_PLL3_Config>
 80045a4:	4603      	mov	r3, r0
 80045a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80045aa:	e004      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045b2:	e000      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80045b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10a      	bne.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80045be:	4b96      	ldr	r3, [pc, #600]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c2:	f023 0107 	bic.w	r1, r3, #7
 80045c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045cc:	4a92      	ldr	r2, [pc, #584]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045ce:	430b      	orrs	r3, r1
 80045d0:	6553      	str	r3, [r2, #84]	@ 0x54
 80045d2:	e003      	b.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e4:	f002 0304 	and.w	r3, r2, #4
 80045e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045ec:	2300      	movs	r3, #0
 80045ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045f2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80045f6:	460b      	mov	r3, r1
 80045f8:	4313      	orrs	r3, r2
 80045fa:	d044      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80045fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004600:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004604:	2b05      	cmp	r3, #5
 8004606:	d825      	bhi.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004608:	a201      	add	r2, pc, #4	@ (adr r2, 8004610 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800460a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460e:	bf00      	nop
 8004610:	0800465d 	.word	0x0800465d
 8004614:	08004629 	.word	0x08004629
 8004618:	0800463f 	.word	0x0800463f
 800461c:	0800465d 	.word	0x0800465d
 8004620:	0800465d 	.word	0x0800465d
 8004624:	0800465d 	.word	0x0800465d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462c:	3308      	adds	r3, #8
 800462e:	2101      	movs	r1, #1
 8004630:	4618      	mov	r0, r3
 8004632:	f000 ff1d 	bl	8005470 <RCCEx_PLL2_Config>
 8004636:	4603      	mov	r3, r0
 8004638:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800463c:	e00f      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800463e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004642:	3328      	adds	r3, #40	@ 0x28
 8004644:	2101      	movs	r1, #1
 8004646:	4618      	mov	r0, r3
 8004648:	f000 ffc4 	bl	80055d4 <RCCEx_PLL3_Config>
 800464c:	4603      	mov	r3, r0
 800464e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004652:	e004      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800465a:	e000      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800465c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800465e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10b      	bne.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004666:	4b6c      	ldr	r3, [pc, #432]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466a:	f023 0107 	bic.w	r1, r3, #7
 800466e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004672:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004676:	4a68      	ldr	r2, [pc, #416]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004678:	430b      	orrs	r3, r1
 800467a:	6593      	str	r3, [r2, #88]	@ 0x58
 800467c:	e003      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800467e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468e:	f002 0320 	and.w	r3, r2, #32
 8004692:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004696:	2300      	movs	r3, #0
 8004698:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800469c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80046a0:	460b      	mov	r3, r1
 80046a2:	4313      	orrs	r3, r2
 80046a4:	d055      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80046a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046b2:	d033      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80046b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046b8:	d82c      	bhi.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80046ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046be:	d02f      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80046c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046c4:	d826      	bhi.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80046c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80046ca:	d02b      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80046cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80046d0:	d820      	bhi.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80046d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046d6:	d012      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80046d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046dc:	d81a      	bhi.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d022      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80046e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046e6:	d115      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ec:	3308      	adds	r3, #8
 80046ee:	2100      	movs	r1, #0
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 febd 	bl	8005470 <RCCEx_PLL2_Config>
 80046f6:	4603      	mov	r3, r0
 80046f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80046fc:	e015      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004702:	3328      	adds	r3, #40	@ 0x28
 8004704:	2102      	movs	r1, #2
 8004706:	4618      	mov	r0, r3
 8004708:	f000 ff64 	bl	80055d4 <RCCEx_PLL3_Config>
 800470c:	4603      	mov	r3, r0
 800470e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004712:	e00a      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800471a:	e006      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800471c:	bf00      	nop
 800471e:	e004      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004720:	bf00      	nop
 8004722:	e002      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004724:	bf00      	nop
 8004726:	e000      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004728:	bf00      	nop
    }

    if (ret == HAL_OK)
 800472a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10b      	bne.n	800474a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004732:	4b39      	ldr	r3, [pc, #228]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004736:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800473a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004742:	4a35      	ldr	r2, [pc, #212]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004744:	430b      	orrs	r3, r1
 8004746:	6553      	str	r3, [r2, #84]	@ 0x54
 8004748:	e003      	b.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800474a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800474e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800475e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004762:	2300      	movs	r3, #0
 8004764:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004768:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800476c:	460b      	mov	r3, r1
 800476e:	4313      	orrs	r3, r2
 8004770:	d058      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004776:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800477a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800477e:	d033      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004780:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004784:	d82c      	bhi.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004786:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800478a:	d02f      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800478c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004790:	d826      	bhi.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004792:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004796:	d02b      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004798:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800479c:	d820      	bhi.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800479e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047a2:	d012      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80047a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047a8:	d81a      	bhi.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d022      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80047ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047b2:	d115      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b8:	3308      	adds	r3, #8
 80047ba:	2100      	movs	r1, #0
 80047bc:	4618      	mov	r0, r3
 80047be:	f000 fe57 	bl	8005470 <RCCEx_PLL2_Config>
 80047c2:	4603      	mov	r3, r0
 80047c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80047c8:	e015      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ce:	3328      	adds	r3, #40	@ 0x28
 80047d0:	2102      	movs	r1, #2
 80047d2:	4618      	mov	r0, r3
 80047d4:	f000 fefe 	bl	80055d4 <RCCEx_PLL3_Config>
 80047d8:	4603      	mov	r3, r0
 80047da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80047de:	e00a      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047e6:	e006      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80047e8:	bf00      	nop
 80047ea:	e004      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80047ec:	bf00      	nop
 80047ee:	e002      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80047f0:	bf00      	nop
 80047f2:	e000      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80047f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10e      	bne.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80047fe:	4b06      	ldr	r3, [pc, #24]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004802:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800480e:	4a02      	ldr	r2, [pc, #8]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004810:	430b      	orrs	r3, r1
 8004812:	6593      	str	r3, [r2, #88]	@ 0x58
 8004814:	e006      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004816:	bf00      	nop
 8004818:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800481c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004820:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004830:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004834:	2300      	movs	r3, #0
 8004836:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800483a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800483e:	460b      	mov	r3, r1
 8004840:	4313      	orrs	r3, r2
 8004842:	d055      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004848:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800484c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004850:	d033      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004852:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004856:	d82c      	bhi.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800485c:	d02f      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800485e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004862:	d826      	bhi.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004864:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004868:	d02b      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800486a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800486e:	d820      	bhi.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004870:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004874:	d012      	beq.n	800489c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004876:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800487a:	d81a      	bhi.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800487c:	2b00      	cmp	r3, #0
 800487e:	d022      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004880:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004884:	d115      	bne.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488a:	3308      	adds	r3, #8
 800488c:	2100      	movs	r1, #0
 800488e:	4618      	mov	r0, r3
 8004890:	f000 fdee 	bl	8005470 <RCCEx_PLL2_Config>
 8004894:	4603      	mov	r3, r0
 8004896:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800489a:	e015      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800489c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a0:	3328      	adds	r3, #40	@ 0x28
 80048a2:	2102      	movs	r1, #2
 80048a4:	4618      	mov	r0, r3
 80048a6:	f000 fe95 	bl	80055d4 <RCCEx_PLL3_Config>
 80048aa:	4603      	mov	r3, r0
 80048ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80048b0:	e00a      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048b8:	e006      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80048ba:	bf00      	nop
 80048bc:	e004      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80048be:	bf00      	nop
 80048c0:	e002      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80048c2:	bf00      	nop
 80048c4:	e000      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80048c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d10b      	bne.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80048d0:	4ba1      	ldr	r3, [pc, #644]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80048d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80048e0:	4a9d      	ldr	r2, [pc, #628]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048e2:	430b      	orrs	r3, r1
 80048e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80048e6:	e003      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80048f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f8:	f002 0308 	and.w	r3, r2, #8
 80048fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004900:	2300      	movs	r3, #0
 8004902:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004906:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800490a:	460b      	mov	r3, r1
 800490c:	4313      	orrs	r3, r2
 800490e:	d01e      	beq.n	800494e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004914:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004918:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800491c:	d10c      	bne.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800491e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004922:	3328      	adds	r3, #40	@ 0x28
 8004924:	2102      	movs	r1, #2
 8004926:	4618      	mov	r0, r3
 8004928:	f000 fe54 	bl	80055d4 <RCCEx_PLL3_Config>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d002      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004938:	4b87      	ldr	r3, [pc, #540]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800493a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800493c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004944:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004948:	4a83      	ldr	r2, [pc, #524]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800494a:	430b      	orrs	r3, r1
 800494c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800494e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004956:	f002 0310 	and.w	r3, r2, #16
 800495a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800495e:	2300      	movs	r3, #0
 8004960:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004964:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004968:	460b      	mov	r3, r1
 800496a:	4313      	orrs	r3, r2
 800496c:	d01e      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800496e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004972:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004976:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800497a:	d10c      	bne.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800497c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004980:	3328      	adds	r3, #40	@ 0x28
 8004982:	2102      	movs	r1, #2
 8004984:	4618      	mov	r0, r3
 8004986:	f000 fe25 	bl	80055d4 <RCCEx_PLL3_Config>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d002      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004996:	4b70      	ldr	r3, [pc, #448]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800499a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800499e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049a6:	4a6c      	ldr	r2, [pc, #432]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049a8:	430b      	orrs	r3, r1
 80049aa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80049b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049bc:	2300      	movs	r3, #0
 80049be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80049c2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80049c6:	460b      	mov	r3, r1
 80049c8:	4313      	orrs	r3, r2
 80049ca:	d03e      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80049cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80049d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049d8:	d022      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80049da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049de:	d81b      	bhi.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d003      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80049e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049e8:	d00b      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80049ea:	e015      	b.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f0:	3308      	adds	r3, #8
 80049f2:	2100      	movs	r1, #0
 80049f4:	4618      	mov	r0, r3
 80049f6:	f000 fd3b 	bl	8005470 <RCCEx_PLL2_Config>
 80049fa:	4603      	mov	r3, r0
 80049fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a00:	e00f      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a06:	3328      	adds	r3, #40	@ 0x28
 8004a08:	2102      	movs	r1, #2
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 fde2 	bl	80055d4 <RCCEx_PLL3_Config>
 8004a10:	4603      	mov	r3, r0
 8004a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a16:	e004      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a1e:	e000      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004a20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d10b      	bne.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a2a:	4b4b      	ldr	r3, [pc, #300]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a2e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a36:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004a3a:	4a47      	ldr	r2, [pc, #284]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a3c:	430b      	orrs	r3, r1
 8004a3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a40:	e003      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a52:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004a56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a58:	2300      	movs	r3, #0
 8004a5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a5c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004a60:	460b      	mov	r3, r1
 8004a62:	4313      	orrs	r3, r2
 8004a64:	d03b      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a72:	d01f      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004a74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a78:	d818      	bhi.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004a7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a7e:	d003      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004a80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a84:	d007      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004a86:	e011      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a88:	4b33      	ldr	r3, [pc, #204]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8c:	4a32      	ldr	r2, [pc, #200]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004a94:	e00f      	b.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9a:	3328      	adds	r3, #40	@ 0x28
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f000 fd98 	bl	80055d4 <RCCEx_PLL3_Config>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004aaa:	e004      	b.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ab2:	e000      	b.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004ab4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ab6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10b      	bne.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004abe:	4b26      	ldr	r3, [pc, #152]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ace:	4a22      	ldr	r2, [pc, #136]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ad0:	430b      	orrs	r3, r1
 8004ad2:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ad4:	e003      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ada:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004aea:	673b      	str	r3, [r7, #112]	@ 0x70
 8004aec:	2300      	movs	r3, #0
 8004aee:	677b      	str	r3, [r7, #116]	@ 0x74
 8004af0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004af4:	460b      	mov	r3, r1
 8004af6:	4313      	orrs	r3, r2
 8004af8:	d034      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b08:	d007      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004b0a:	e011      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b0c:	4b12      	ldr	r3, [pc, #72]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b10:	4a11      	ldr	r2, [pc, #68]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b18:	e00e      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1e:	3308      	adds	r3, #8
 8004b20:	2102      	movs	r1, #2
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fca4 	bl	8005470 <RCCEx_PLL2_Config>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b2e:	e003      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d10d      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004b40:	4b05      	ldr	r3, [pc, #20]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b44:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b4e:	4a02      	ldr	r2, [pc, #8]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b50:	430b      	orrs	r3, r1
 8004b52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b54:	e006      	b.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004b56:	bf00      	nop
 8004b58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b6c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004b70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b72:	2300      	movs	r3, #0
 8004b74:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b76:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	d00c      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b84:	3328      	adds	r3, #40	@ 0x28
 8004b86:	2102      	movs	r1, #2
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f000 fd23 	bl	80055d4 <RCCEx_PLL3_Config>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d002      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004ba6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ba8:	2300      	movs	r3, #0
 8004baa:	667b      	str	r3, [r7, #100]	@ 0x64
 8004bac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	d038      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bc2:	d018      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004bc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bc8:	d811      	bhi.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004bca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bce:	d014      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004bd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bd4:	d80b      	bhi.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d011      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004bda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bde:	d106      	bne.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004be0:	4bc3      	ldr	r3, [pc, #780]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be4:	4ac2      	ldr	r2, [pc, #776]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004be6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004bec:	e008      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bf4:	e004      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004bf6:	bf00      	nop
 8004bf8:	e002      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004bfa:	bf00      	nop
 8004bfc:	e000      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004bfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d10b      	bne.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c08:	4bb9      	ldr	r3, [pc, #740]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c0c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c18:	4ab5      	ldr	r2, [pc, #724]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c1a:	430b      	orrs	r3, r1
 8004c1c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c1e:	e003      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c30:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004c34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c36:	2300      	movs	r3, #0
 8004c38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c3a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4313      	orrs	r3, r2
 8004c42:	d009      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c44:	4baa      	ldr	r3, [pc, #680]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c48:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c52:	4aa7      	ldr	r2, [pc, #668]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c54:	430b      	orrs	r3, r1
 8004c56:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c60:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004c64:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c66:	2300      	movs	r3, #0
 8004c68:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c6a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4313      	orrs	r3, r2
 8004c72:	d00a      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004c74:	4b9e      	ldr	r3, [pc, #632]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c80:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004c84:	4a9a      	ldr	r2, [pc, #616]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c86:	430b      	orrs	r3, r1
 8004c88:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c92:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004c96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c98:	2300      	movs	r3, #0
 8004c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c9c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	d009      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ca6:	4b92      	ldr	r3, [pc, #584]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004caa:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb4:	4a8e      	ldr	r2, [pc, #568]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cb6:	430b      	orrs	r3, r1
 8004cb8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004cc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8004cc8:	2300      	movs	r3, #0
 8004cca:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ccc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	d00e      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004cd6:	4b86      	ldr	r3, [pc, #536]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	4a85      	ldr	r2, [pc, #532]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cdc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004ce0:	6113      	str	r3, [r2, #16]
 8004ce2:	4b83      	ldr	r3, [pc, #524]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ce4:	6919      	ldr	r1, [r3, #16]
 8004ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004cee:	4a80      	ldr	r2, [pc, #512]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004d00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d02:	2300      	movs	r3, #0
 8004d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d06:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	d009      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004d10:	4b77      	ldr	r3, [pc, #476]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d14:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1e:	4a74      	ldr	r2, [pc, #464]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d20:	430b      	orrs	r3, r1
 8004d22:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004d30:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d32:	2300      	movs	r3, #0
 8004d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d36:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	d00a      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d40:	4b6b      	ldr	r3, [pc, #428]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d44:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d50:	4a67      	ldr	r2, [pc, #412]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d52:	430b      	orrs	r3, r1
 8004d54:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5e:	2100      	movs	r1, #0
 8004d60:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d68:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	d011      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d76:	3308      	adds	r3, #8
 8004d78:	2100      	movs	r1, #0
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f000 fb78 	bl	8005470 <RCCEx_PLL2_Config>
 8004d80:	4603      	mov	r3, r0
 8004d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9e:	2100      	movs	r1, #0
 8004da0:	6239      	str	r1, [r7, #32]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004da8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004dac:	460b      	mov	r3, r1
 8004dae:	4313      	orrs	r3, r2
 8004db0:	d011      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db6:	3308      	adds	r3, #8
 8004db8:	2101      	movs	r1, #1
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 fb58 	bl	8005470 <RCCEx_PLL2_Config>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004dc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dde:	2100      	movs	r1, #0
 8004de0:	61b9      	str	r1, [r7, #24]
 8004de2:	f003 0304 	and.w	r3, r3, #4
 8004de6:	61fb      	str	r3, [r7, #28]
 8004de8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004dec:	460b      	mov	r3, r1
 8004dee:	4313      	orrs	r3, r2
 8004df0:	d011      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df6:	3308      	adds	r3, #8
 8004df8:	2102      	movs	r1, #2
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 fb38 	bl	8005470 <RCCEx_PLL2_Config>
 8004e00:	4603      	mov	r3, r0
 8004e02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1e:	2100      	movs	r1, #0
 8004e20:	6139      	str	r1, [r7, #16]
 8004e22:	f003 0308 	and.w	r3, r3, #8
 8004e26:	617b      	str	r3, [r7, #20]
 8004e28:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	d011      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	3328      	adds	r3, #40	@ 0x28
 8004e38:	2100      	movs	r1, #0
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 fbca 	bl	80055d4 <RCCEx_PLL3_Config>
 8004e40:	4603      	mov	r3, r0
 8004e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5e:	2100      	movs	r1, #0
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	f003 0310 	and.w	r3, r3, #16
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	d011      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e76:	3328      	adds	r3, #40	@ 0x28
 8004e78:	2101      	movs	r1, #1
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f000 fbaa 	bl	80055d4 <RCCEx_PLL3_Config>
 8004e80:	4603      	mov	r3, r0
 8004e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d003      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	6039      	str	r1, [r7, #0]
 8004ea2:	f003 0320 	and.w	r3, r3, #32
 8004ea6:	607b      	str	r3, [r7, #4]
 8004ea8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004eac:	460b      	mov	r3, r1
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	d011      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb6:	3328      	adds	r3, #40	@ 0x28
 8004eb8:	2102      	movs	r1, #2
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f000 fb8a 	bl	80055d4 <RCCEx_PLL3_Config>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d003      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004ed6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	e000      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004eea:	46bd      	mov	sp, r7
 8004eec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ef0:	58024400 	.word	0x58024400

08004ef4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004ef8:	f7fe fd96 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8004efc:	4602      	mov	r2, r0
 8004efe:	4b06      	ldr	r3, [pc, #24]	@ (8004f18 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	091b      	lsrs	r3, r3, #4
 8004f04:	f003 0307 	and.w	r3, r3, #7
 8004f08:	4904      	ldr	r1, [pc, #16]	@ (8004f1c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004f0a:	5ccb      	ldrb	r3, [r1, r3]
 8004f0c:	f003 031f 	and.w	r3, r3, #31
 8004f10:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	58024400 	.word	0x58024400
 8004f1c:	0800be44 	.word	0x0800be44

08004f20 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b089      	sub	sp, #36	@ 0x24
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f28:	4ba1      	ldr	r3, [pc, #644]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2c:	f003 0303 	and.w	r3, r3, #3
 8004f30:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004f32:	4b9f      	ldr	r3, [pc, #636]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f36:	0b1b      	lsrs	r3, r3, #12
 8004f38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f3c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004f3e:	4b9c      	ldr	r3, [pc, #624]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f42:	091b      	lsrs	r3, r3, #4
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004f4a:	4b99      	ldr	r3, [pc, #612]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f4e:	08db      	lsrs	r3, r3, #3
 8004f50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	fb02 f303 	mul.w	r3, r2, r3
 8004f5a:	ee07 3a90 	vmov	s15, r3
 8004f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f62:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f000 8111 	beq.w	8005190 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	f000 8083 	beq.w	800507c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	f200 80a1 	bhi.w	80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d003      	beq.n	8004f8c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d056      	beq.n	8005038 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004f8a:	e099      	b.n	80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f8c:	4b88      	ldr	r3, [pc, #544]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0320 	and.w	r3, r3, #32
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d02d      	beq.n	8004ff4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f98:	4b85      	ldr	r3, [pc, #532]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	08db      	lsrs	r3, r3, #3
 8004f9e:	f003 0303 	and.w	r3, r3, #3
 8004fa2:	4a84      	ldr	r2, [pc, #528]	@ (80051b4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8004fa8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	ee07 3a90 	vmov	s15, r3
 8004fb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	ee07 3a90 	vmov	s15, r3
 8004fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fc2:	4b7b      	ldr	r3, [pc, #492]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fca:	ee07 3a90 	vmov	s15, r3
 8004fce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fd6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80051b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004fda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fe2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004ff2:	e087      	b.n	8005104 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	ee07 3a90 	vmov	s15, r3
 8004ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ffe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005006:	4b6a      	ldr	r3, [pc, #424]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800500e:	ee07 3a90 	vmov	s15, r3
 8005012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005016:	ed97 6a03 	vldr	s12, [r7, #12]
 800501a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80051b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800501e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800502a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800502e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005032:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005036:	e065      	b.n	8005104 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	ee07 3a90 	vmov	s15, r3
 800503e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005042:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80051c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800504a:	4b59      	ldr	r3, [pc, #356]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800504c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005052:	ee07 3a90 	vmov	s15, r3
 8005056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800505a:	ed97 6a03 	vldr	s12, [r7, #12]
 800505e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80051b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800506a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800506e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800507a:	e043      	b.n	8005104 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	ee07 3a90 	vmov	s15, r3
 8005082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005086:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80051c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800508a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800508e:	4b48      	ldr	r3, [pc, #288]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005096:	ee07 3a90 	vmov	s15, r3
 800509a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800509e:	ed97 6a03 	vldr	s12, [r7, #12]
 80050a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80051b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050be:	e021      	b.n	8005104 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	ee07 3a90 	vmov	s15, r3
 80050c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80051c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80050ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050d2:	4b37      	ldr	r3, [pc, #220]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050da:	ee07 3a90 	vmov	s15, r3
 80050de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80050e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80051b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005102:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005104:	4b2a      	ldr	r3, [pc, #168]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005108:	0a5b      	lsrs	r3, r3, #9
 800510a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800510e:	ee07 3a90 	vmov	s15, r3
 8005112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005116:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800511a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800511e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005122:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005126:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800512a:	ee17 2a90 	vmov	r2, s15
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005132:	4b1f      	ldr	r3, [pc, #124]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005136:	0c1b      	lsrs	r3, r3, #16
 8005138:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800513c:	ee07 3a90 	vmov	s15, r3
 8005140:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005144:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005148:	ee37 7a87 	vadd.f32	s14, s15, s14
 800514c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005150:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005154:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005158:	ee17 2a90 	vmov	r2, s15
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005160:	4b13      	ldr	r3, [pc, #76]	@ (80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005164:	0e1b      	lsrs	r3, r3, #24
 8005166:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800516a:	ee07 3a90 	vmov	s15, r3
 800516e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005172:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005176:	ee37 7a87 	vadd.f32	s14, s15, s14
 800517a:	edd7 6a07 	vldr	s13, [r7, #28]
 800517e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005182:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005186:	ee17 2a90 	vmov	r2, s15
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800518e:	e008      	b.n	80051a2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	609a      	str	r2, [r3, #8]
}
 80051a2:	bf00      	nop
 80051a4:	3724      	adds	r7, #36	@ 0x24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	58024400 	.word	0x58024400
 80051b4:	03d09000 	.word	0x03d09000
 80051b8:	46000000 	.word	0x46000000
 80051bc:	4c742400 	.word	0x4c742400
 80051c0:	4a742400 	.word	0x4a742400
 80051c4:	4af42400 	.word	0x4af42400

080051c8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b089      	sub	sp, #36	@ 0x24
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80051d0:	4ba1      	ldr	r3, [pc, #644]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d4:	f003 0303 	and.w	r3, r3, #3
 80051d8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80051da:	4b9f      	ldr	r3, [pc, #636]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051de:	0d1b      	lsrs	r3, r3, #20
 80051e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051e4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80051e6:	4b9c      	ldr	r3, [pc, #624]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ea:	0a1b      	lsrs	r3, r3, #8
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80051f2:	4b99      	ldr	r3, [pc, #612]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051f6:	08db      	lsrs	r3, r3, #3
 80051f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80051fc:	693a      	ldr	r2, [r7, #16]
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
 8005202:	ee07 3a90 	vmov	s15, r3
 8005206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800520a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b00      	cmp	r3, #0
 8005212:	f000 8111 	beq.w	8005438 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	2b02      	cmp	r3, #2
 800521a:	f000 8083 	beq.w	8005324 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	2b02      	cmp	r3, #2
 8005222:	f200 80a1 	bhi.w	8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d003      	beq.n	8005234 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d056      	beq.n	80052e0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005232:	e099      	b.n	8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005234:	4b88      	ldr	r3, [pc, #544]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0320 	and.w	r3, r3, #32
 800523c:	2b00      	cmp	r3, #0
 800523e:	d02d      	beq.n	800529c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005240:	4b85      	ldr	r3, [pc, #532]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	08db      	lsrs	r3, r3, #3
 8005246:	f003 0303 	and.w	r3, r3, #3
 800524a:	4a84      	ldr	r2, [pc, #528]	@ (800545c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800524c:	fa22 f303 	lsr.w	r3, r2, r3
 8005250:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	ee07 3a90 	vmov	s15, r3
 8005258:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	ee07 3a90 	vmov	s15, r3
 8005262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005266:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800526a:	4b7b      	ldr	r3, [pc, #492]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800526c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005272:	ee07 3a90 	vmov	s15, r3
 8005276:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800527a:	ed97 6a03 	vldr	s12, [r7, #12]
 800527e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005460 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005282:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005286:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800528a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800528e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005296:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800529a:	e087      	b.n	80053ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	ee07 3a90 	vmov	s15, r3
 80052a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80052aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052ae:	4b6a      	ldr	r3, [pc, #424]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052b6:	ee07 3a90 	vmov	s15, r3
 80052ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052be:	ed97 6a03 	vldr	s12, [r7, #12]
 80052c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005460 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80052c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052de:	e065      	b.n	80053ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	ee07 3a90 	vmov	s15, r3
 80052e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005468 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80052ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052f2:	4b59      	ldr	r3, [pc, #356]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052fa:	ee07 3a90 	vmov	s15, r3
 80052fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005302:	ed97 6a03 	vldr	s12, [r7, #12]
 8005306:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005460 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800530a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800530e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800531a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800531e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005322:	e043      	b.n	80053ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	ee07 3a90 	vmov	s15, r3
 800532a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800532e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800546c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005336:	4b48      	ldr	r3, [pc, #288]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800533e:	ee07 3a90 	vmov	s15, r3
 8005342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005346:	ed97 6a03 	vldr	s12, [r7, #12]
 800534a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005460 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800534e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800535a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800535e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005362:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005366:	e021      	b.n	80053ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	ee07 3a90 	vmov	s15, r3
 800536e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005372:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005468 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800537a:	4b37      	ldr	r3, [pc, #220]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800537c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005382:	ee07 3a90 	vmov	s15, r3
 8005386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800538a:	ed97 6a03 	vldr	s12, [r7, #12]
 800538e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005460 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800539a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800539e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053aa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80053ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b0:	0a5b      	lsrs	r3, r3, #9
 80053b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053b6:	ee07 3a90 	vmov	s15, r3
 80053ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80053c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80053c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80053ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80053d2:	ee17 2a90 	vmov	r2, s15
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80053da:	4b1f      	ldr	r3, [pc, #124]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053de:	0c1b      	lsrs	r3, r3, #16
 80053e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053e4:	ee07 3a90 	vmov	s15, r3
 80053e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80053f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80053f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80053f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005400:	ee17 2a90 	vmov	r2, s15
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005408:	4b13      	ldr	r3, [pc, #76]	@ (8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800540a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540c:	0e1b      	lsrs	r3, r3, #24
 800540e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005412:	ee07 3a90 	vmov	s15, r3
 8005416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800541a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800541e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005422:	edd7 6a07 	vldr	s13, [r7, #28]
 8005426:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800542a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800542e:	ee17 2a90 	vmov	r2, s15
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005436:	e008      	b.n	800544a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	609a      	str	r2, [r3, #8]
}
 800544a:	bf00      	nop
 800544c:	3724      	adds	r7, #36	@ 0x24
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	58024400 	.word	0x58024400
 800545c:	03d09000 	.word	0x03d09000
 8005460:	46000000 	.word	0x46000000
 8005464:	4c742400 	.word	0x4c742400
 8005468:	4a742400 	.word	0x4a742400
 800546c:	4af42400 	.word	0x4af42400

08005470 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800547a:	2300      	movs	r3, #0
 800547c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800547e:	4b53      	ldr	r3, [pc, #332]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	2b03      	cmp	r3, #3
 8005488:	d101      	bne.n	800548e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e099      	b.n	80055c2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800548e:	4b4f      	ldr	r3, [pc, #316]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a4e      	ldr	r2, [pc, #312]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005494:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005498:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800549a:	f7fc fb41 	bl	8001b20 <HAL_GetTick>
 800549e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80054a0:	e008      	b.n	80054b4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80054a2:	f7fc fb3d 	bl	8001b20 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d901      	bls.n	80054b4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e086      	b.n	80055c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80054b4:	4b45      	ldr	r3, [pc, #276]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1f0      	bne.n	80054a2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80054c0:	4b42      	ldr	r3, [pc, #264]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 80054c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	031b      	lsls	r3, r3, #12
 80054ce:	493f      	ldr	r1, [pc, #252]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	3b01      	subs	r3, #1
 80054da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	025b      	lsls	r3, r3, #9
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	431a      	orrs	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	3b01      	subs	r3, #1
 80054f0:	041b      	lsls	r3, r3, #16
 80054f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80054f6:	431a      	orrs	r2, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	691b      	ldr	r3, [r3, #16]
 80054fc:	3b01      	subs	r3, #1
 80054fe:	061b      	lsls	r3, r3, #24
 8005500:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005504:	4931      	ldr	r1, [pc, #196]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005506:	4313      	orrs	r3, r2
 8005508:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800550a:	4b30      	ldr	r3, [pc, #192]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 800550c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	492d      	ldr	r1, [pc, #180]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005518:	4313      	orrs	r3, r2
 800551a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800551c:	4b2b      	ldr	r3, [pc, #172]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 800551e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005520:	f023 0220 	bic.w	r2, r3, #32
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	4928      	ldr	r1, [pc, #160]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 800552a:	4313      	orrs	r3, r2
 800552c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800552e:	4b27      	ldr	r3, [pc, #156]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005532:	4a26      	ldr	r2, [pc, #152]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005534:	f023 0310 	bic.w	r3, r3, #16
 8005538:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800553a:	4b24      	ldr	r3, [pc, #144]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 800553c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800553e:	4b24      	ldr	r3, [pc, #144]	@ (80055d0 <RCCEx_PLL2_Config+0x160>)
 8005540:	4013      	ands	r3, r2
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	69d2      	ldr	r2, [r2, #28]
 8005546:	00d2      	lsls	r2, r2, #3
 8005548:	4920      	ldr	r1, [pc, #128]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 800554a:	4313      	orrs	r3, r2
 800554c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800554e:	4b1f      	ldr	r3, [pc, #124]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005552:	4a1e      	ldr	r2, [pc, #120]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005554:	f043 0310 	orr.w	r3, r3, #16
 8005558:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d106      	bne.n	800556e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005560:	4b1a      	ldr	r3, [pc, #104]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005564:	4a19      	ldr	r2, [pc, #100]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005566:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800556a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800556c:	e00f      	b.n	800558e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	2b01      	cmp	r3, #1
 8005572:	d106      	bne.n	8005582 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005574:	4b15      	ldr	r3, [pc, #84]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005578:	4a14      	ldr	r2, [pc, #80]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 800557a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800557e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005580:	e005      	b.n	800558e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005582:	4b12      	ldr	r3, [pc, #72]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005586:	4a11      	ldr	r2, [pc, #68]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005588:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800558c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800558e:	4b0f      	ldr	r3, [pc, #60]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a0e      	ldr	r2, [pc, #56]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 8005594:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005598:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800559a:	f7fc fac1 	bl	8001b20 <HAL_GetTick>
 800559e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80055a0:	e008      	b.n	80055b4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80055a2:	f7fc fabd 	bl	8001b20 <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d901      	bls.n	80055b4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e006      	b.n	80055c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80055b4:	4b05      	ldr	r3, [pc, #20]	@ (80055cc <RCCEx_PLL2_Config+0x15c>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d0f0      	beq.n	80055a2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80055c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	58024400 	.word	0x58024400
 80055d0:	ffff0007 	.word	0xffff0007

080055d4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055de:	2300      	movs	r3, #0
 80055e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80055e2:	4b53      	ldr	r3, [pc, #332]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80055e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e6:	f003 0303 	and.w	r3, r3, #3
 80055ea:	2b03      	cmp	r3, #3
 80055ec:	d101      	bne.n	80055f2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e099      	b.n	8005726 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80055f2:	4b4f      	ldr	r3, [pc, #316]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a4e      	ldr	r2, [pc, #312]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80055f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055fe:	f7fc fa8f 	bl	8001b20 <HAL_GetTick>
 8005602:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005604:	e008      	b.n	8005618 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005606:	f7fc fa8b 	bl	8001b20 <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	2b02      	cmp	r3, #2
 8005612:	d901      	bls.n	8005618 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e086      	b.n	8005726 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005618:	4b45      	ldr	r3, [pc, #276]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1f0      	bne.n	8005606 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005624:	4b42      	ldr	r3, [pc, #264]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 8005626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005628:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	051b      	lsls	r3, r3, #20
 8005632:	493f      	ldr	r1, [pc, #252]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 8005634:	4313      	orrs	r3, r2
 8005636:	628b      	str	r3, [r1, #40]	@ 0x28
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	3b01      	subs	r3, #1
 800563e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	3b01      	subs	r3, #1
 8005648:	025b      	lsls	r3, r3, #9
 800564a:	b29b      	uxth	r3, r3
 800564c:	431a      	orrs	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	3b01      	subs	r3, #1
 8005654:	041b      	lsls	r3, r3, #16
 8005656:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800565a:	431a      	orrs	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	3b01      	subs	r3, #1
 8005662:	061b      	lsls	r3, r3, #24
 8005664:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005668:	4931      	ldr	r1, [pc, #196]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 800566a:	4313      	orrs	r3, r2
 800566c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800566e:	4b30      	ldr	r3, [pc, #192]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 8005670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005672:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	492d      	ldr	r1, [pc, #180]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 800567c:	4313      	orrs	r3, r2
 800567e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005680:	4b2b      	ldr	r3, [pc, #172]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 8005682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005684:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	4928      	ldr	r1, [pc, #160]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 800568e:	4313      	orrs	r3, r2
 8005690:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005692:	4b27      	ldr	r3, [pc, #156]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 8005694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005696:	4a26      	ldr	r2, [pc, #152]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 8005698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800569c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800569e:	4b24      	ldr	r3, [pc, #144]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056a2:	4b24      	ldr	r3, [pc, #144]	@ (8005734 <RCCEx_PLL3_Config+0x160>)
 80056a4:	4013      	ands	r3, r2
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	69d2      	ldr	r2, [r2, #28]
 80056aa:	00d2      	lsls	r2, r2, #3
 80056ac:	4920      	ldr	r1, [pc, #128]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80056b2:	4b1f      	ldr	r3, [pc, #124]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d106      	bne.n	80056d2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80056c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c8:	4a19      	ldr	r2, [pc, #100]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80056d0:	e00f      	b.n	80056f2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d106      	bne.n	80056e6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80056d8:	4b15      	ldr	r3, [pc, #84]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056dc:	4a14      	ldr	r2, [pc, #80]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80056e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80056e4:	e005      	b.n	80056f2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80056e6:	4b12      	ldr	r3, [pc, #72]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ea:	4a11      	ldr	r2, [pc, #68]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056ec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80056f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a0e      	ldr	r2, [pc, #56]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 80056f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056fe:	f7fc fa0f 	bl	8001b20 <HAL_GetTick>
 8005702:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005704:	e008      	b.n	8005718 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005706:	f7fc fa0b 	bl	8001b20 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	2b02      	cmp	r3, #2
 8005712:	d901      	bls.n	8005718 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e006      	b.n	8005726 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005718:	4b05      	ldr	r3, [pc, #20]	@ (8005730 <RCCEx_PLL3_Config+0x15c>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d0f0      	beq.n	8005706 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005724:	7bfb      	ldrb	r3, [r7, #15]
}
 8005726:	4618      	mov	r0, r3
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	58024400 	.word	0x58024400
 8005734:	ffff0007 	.word	0xffff0007

08005738 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e049      	b.n	80057de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005750:	b2db      	uxtb	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	d106      	bne.n	8005764 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f7fb fede 	bl	8001520 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	3304      	adds	r3, #4
 8005774:	4619      	mov	r1, r3
 8005776:	4610      	mov	r0, r2
 8005778:	f000 fab8 	bl	8005cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3708      	adds	r7, #8
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b082      	sub	sp, #8
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d101      	bne.n	80057f8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e049      	b.n	800588c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	2b00      	cmp	r3, #0
 8005802:	d106      	bne.n	8005812 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 f841 	bl	8005894 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2202      	movs	r2, #2
 8005816:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	3304      	adds	r3, #4
 8005822:	4619      	mov	r1, r3
 8005824:	4610      	mov	r0, r2
 8005826:	f000 fa61 	bl	8005cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2201      	movs	r2, #1
 8005846:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2201      	movs	r2, #1
 800584e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2201      	movs	r2, #1
 800585e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2201      	movs	r2, #1
 800587e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800588a:	2300      	movs	r3, #0
}
 800588c:	4618      	mov	r0, r3
 800588e:	3708      	adds	r7, #8
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d109      	bne.n	80058cc <HAL_TIM_PWM_Start+0x24>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	bf14      	ite	ne
 80058c4:	2301      	movne	r3, #1
 80058c6:	2300      	moveq	r3, #0
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	e03c      	b.n	8005946 <HAL_TIM_PWM_Start+0x9e>
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b04      	cmp	r3, #4
 80058d0:	d109      	bne.n	80058e6 <HAL_TIM_PWM_Start+0x3e>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b01      	cmp	r3, #1
 80058dc:	bf14      	ite	ne
 80058de:	2301      	movne	r3, #1
 80058e0:	2300      	moveq	r3, #0
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	e02f      	b.n	8005946 <HAL_TIM_PWM_Start+0x9e>
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b08      	cmp	r3, #8
 80058ea:	d109      	bne.n	8005900 <HAL_TIM_PWM_Start+0x58>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	bf14      	ite	ne
 80058f8:	2301      	movne	r3, #1
 80058fa:	2300      	moveq	r3, #0
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	e022      	b.n	8005946 <HAL_TIM_PWM_Start+0x9e>
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	2b0c      	cmp	r3, #12
 8005904:	d109      	bne.n	800591a <HAL_TIM_PWM_Start+0x72>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800590c:	b2db      	uxtb	r3, r3
 800590e:	2b01      	cmp	r3, #1
 8005910:	bf14      	ite	ne
 8005912:	2301      	movne	r3, #1
 8005914:	2300      	moveq	r3, #0
 8005916:	b2db      	uxtb	r3, r3
 8005918:	e015      	b.n	8005946 <HAL_TIM_PWM_Start+0x9e>
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b10      	cmp	r3, #16
 800591e:	d109      	bne.n	8005934 <HAL_TIM_PWM_Start+0x8c>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005926:	b2db      	uxtb	r3, r3
 8005928:	2b01      	cmp	r3, #1
 800592a:	bf14      	ite	ne
 800592c:	2301      	movne	r3, #1
 800592e:	2300      	moveq	r3, #0
 8005930:	b2db      	uxtb	r3, r3
 8005932:	e008      	b.n	8005946 <HAL_TIM_PWM_Start+0x9e>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800593a:	b2db      	uxtb	r3, r3
 800593c:	2b01      	cmp	r3, #1
 800593e:	bf14      	ite	ne
 8005940:	2301      	movne	r3, #1
 8005942:	2300      	moveq	r3, #0
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d001      	beq.n	800594e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e0a1      	b.n	8005a92 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d104      	bne.n	800595e <HAL_TIM_PWM_Start+0xb6>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2202      	movs	r2, #2
 8005958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800595c:	e023      	b.n	80059a6 <HAL_TIM_PWM_Start+0xfe>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	2b04      	cmp	r3, #4
 8005962:	d104      	bne.n	800596e <HAL_TIM_PWM_Start+0xc6>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800596c:	e01b      	b.n	80059a6 <HAL_TIM_PWM_Start+0xfe>
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b08      	cmp	r3, #8
 8005972:	d104      	bne.n	800597e <HAL_TIM_PWM_Start+0xd6>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800597c:	e013      	b.n	80059a6 <HAL_TIM_PWM_Start+0xfe>
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	2b0c      	cmp	r3, #12
 8005982:	d104      	bne.n	800598e <HAL_TIM_PWM_Start+0xe6>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2202      	movs	r2, #2
 8005988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800598c:	e00b      	b.n	80059a6 <HAL_TIM_PWM_Start+0xfe>
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	2b10      	cmp	r3, #16
 8005992:	d104      	bne.n	800599e <HAL_TIM_PWM_Start+0xf6>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2202      	movs	r2, #2
 8005998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800599c:	e003      	b.n	80059a6 <HAL_TIM_PWM_Start+0xfe>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2202      	movs	r2, #2
 80059a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2201      	movs	r2, #1
 80059ac:	6839      	ldr	r1, [r7, #0]
 80059ae:	4618      	mov	r0, r3
 80059b0:	f000 fd12 	bl	80063d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a38      	ldr	r2, [pc, #224]	@ (8005a9c <HAL_TIM_PWM_Start+0x1f4>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d013      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x13e>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a37      	ldr	r2, [pc, #220]	@ (8005aa0 <HAL_TIM_PWM_Start+0x1f8>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00e      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x13e>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a35      	ldr	r2, [pc, #212]	@ (8005aa4 <HAL_TIM_PWM_Start+0x1fc>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d009      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x13e>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a34      	ldr	r2, [pc, #208]	@ (8005aa8 <HAL_TIM_PWM_Start+0x200>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d004      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x13e>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a32      	ldr	r2, [pc, #200]	@ (8005aac <HAL_TIM_PWM_Start+0x204>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d101      	bne.n	80059ea <HAL_TIM_PWM_Start+0x142>
 80059e6:	2301      	movs	r3, #1
 80059e8:	e000      	b.n	80059ec <HAL_TIM_PWM_Start+0x144>
 80059ea:	2300      	movs	r3, #0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d007      	beq.n	8005a00 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059fe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a25      	ldr	r2, [pc, #148]	@ (8005a9c <HAL_TIM_PWM_Start+0x1f4>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d022      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x1a8>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a12:	d01d      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x1a8>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a25      	ldr	r2, [pc, #148]	@ (8005ab0 <HAL_TIM_PWM_Start+0x208>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d018      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x1a8>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a24      	ldr	r2, [pc, #144]	@ (8005ab4 <HAL_TIM_PWM_Start+0x20c>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d013      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x1a8>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a22      	ldr	r2, [pc, #136]	@ (8005ab8 <HAL_TIM_PWM_Start+0x210>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00e      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x1a8>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a1a      	ldr	r2, [pc, #104]	@ (8005aa0 <HAL_TIM_PWM_Start+0x1f8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d009      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x1a8>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a1e      	ldr	r2, [pc, #120]	@ (8005abc <HAL_TIM_PWM_Start+0x214>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d004      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x1a8>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a16      	ldr	r2, [pc, #88]	@ (8005aa4 <HAL_TIM_PWM_Start+0x1fc>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d115      	bne.n	8005a7c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689a      	ldr	r2, [r3, #8]
 8005a56:	4b1a      	ldr	r3, [pc, #104]	@ (8005ac0 <HAL_TIM_PWM_Start+0x218>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2b06      	cmp	r3, #6
 8005a60:	d015      	beq.n	8005a8e <HAL_TIM_PWM_Start+0x1e6>
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a68:	d011      	beq.n	8005a8e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f042 0201 	orr.w	r2, r2, #1
 8005a78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a7a:	e008      	b.n	8005a8e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f042 0201 	orr.w	r2, r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	e000      	b.n	8005a90 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	40010000 	.word	0x40010000
 8005aa0:	40010400 	.word	0x40010400
 8005aa4:	40014000 	.word	0x40014000
 8005aa8:	40014400 	.word	0x40014400
 8005aac:	40014800 	.word	0x40014800
 8005ab0:	40000400 	.word	0x40000400
 8005ab4:	40000800 	.word	0x40000800
 8005ab8:	40000c00 	.word	0x40000c00
 8005abc:	40001800 	.word	0x40001800
 8005ac0:	00010007 	.word	0x00010007

08005ac4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b086      	sub	sp, #24
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d101      	bne.n	8005ae2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ade:	2302      	movs	r3, #2
 8005ae0:	e0ff      	b.n	8005ce2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2b14      	cmp	r3, #20
 8005aee:	f200 80f0 	bhi.w	8005cd2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005af2:	a201      	add	r2, pc, #4	@ (adr r2, 8005af8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af8:	08005b4d 	.word	0x08005b4d
 8005afc:	08005cd3 	.word	0x08005cd3
 8005b00:	08005cd3 	.word	0x08005cd3
 8005b04:	08005cd3 	.word	0x08005cd3
 8005b08:	08005b8d 	.word	0x08005b8d
 8005b0c:	08005cd3 	.word	0x08005cd3
 8005b10:	08005cd3 	.word	0x08005cd3
 8005b14:	08005cd3 	.word	0x08005cd3
 8005b18:	08005bcf 	.word	0x08005bcf
 8005b1c:	08005cd3 	.word	0x08005cd3
 8005b20:	08005cd3 	.word	0x08005cd3
 8005b24:	08005cd3 	.word	0x08005cd3
 8005b28:	08005c0f 	.word	0x08005c0f
 8005b2c:	08005cd3 	.word	0x08005cd3
 8005b30:	08005cd3 	.word	0x08005cd3
 8005b34:	08005cd3 	.word	0x08005cd3
 8005b38:	08005c51 	.word	0x08005c51
 8005b3c:	08005cd3 	.word	0x08005cd3
 8005b40:	08005cd3 	.word	0x08005cd3
 8005b44:	08005cd3 	.word	0x08005cd3
 8005b48:	08005c91 	.word	0x08005c91
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68b9      	ldr	r1, [r7, #8]
 8005b52:	4618      	mov	r0, r3
 8005b54:	f000 f96a 	bl	8005e2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	699a      	ldr	r2, [r3, #24]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0208 	orr.w	r2, r2, #8
 8005b66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	699a      	ldr	r2, [r3, #24]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f022 0204 	bic.w	r2, r2, #4
 8005b76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	6999      	ldr	r1, [r3, #24]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	691a      	ldr	r2, [r3, #16]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	619a      	str	r2, [r3, #24]
      break;
 8005b8a:	e0a5      	b.n	8005cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68b9      	ldr	r1, [r7, #8]
 8005b92:	4618      	mov	r0, r3
 8005b94:	f000 f9da 	bl	8005f4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	699a      	ldr	r2, [r3, #24]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ba6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	699a      	ldr	r2, [r3, #24]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	6999      	ldr	r1, [r3, #24]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	021a      	lsls	r2, r3, #8
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	619a      	str	r2, [r3, #24]
      break;
 8005bcc:	e084      	b.n	8005cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68b9      	ldr	r1, [r7, #8]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f000 fa43 	bl	8006060 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	69da      	ldr	r2, [r3, #28]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f042 0208 	orr.w	r2, r2, #8
 8005be8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	69da      	ldr	r2, [r3, #28]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0204 	bic.w	r2, r2, #4
 8005bf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	69d9      	ldr	r1, [r3, #28]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	691a      	ldr	r2, [r3, #16]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	61da      	str	r2, [r3, #28]
      break;
 8005c0c:	e064      	b.n	8005cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68b9      	ldr	r1, [r7, #8]
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 faab 	bl	8006170 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69da      	ldr	r2, [r3, #28]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	69da      	ldr	r2, [r3, #28]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69d9      	ldr	r1, [r3, #28]
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	021a      	lsls	r2, r3, #8
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	61da      	str	r2, [r3, #28]
      break;
 8005c4e:	e043      	b.n	8005cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68b9      	ldr	r1, [r7, #8]
 8005c56:	4618      	mov	r0, r3
 8005c58:	f000 faf4 	bl	8006244 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0208 	orr.w	r2, r2, #8
 8005c6a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0204 	bic.w	r2, r2, #4
 8005c7a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	691a      	ldr	r2, [r3, #16]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005c8e:	e023      	b.n	8005cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68b9      	ldr	r1, [r7, #8]
 8005c96:	4618      	mov	r0, r3
 8005c98:	f000 fb38 	bl	800630c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005caa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	021a      	lsls	r2, r3, #8
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005cd0:	e002      	b.n	8005cd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	75fb      	strb	r3, [r7, #23]
      break;
 8005cd6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ce0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3718      	adds	r7, #24
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop

08005cec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a43      	ldr	r2, [pc, #268]	@ (8005e0c <TIM_Base_SetConfig+0x120>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d013      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d0a:	d00f      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a40      	ldr	r2, [pc, #256]	@ (8005e10 <TIM_Base_SetConfig+0x124>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d00b      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a3f      	ldr	r2, [pc, #252]	@ (8005e14 <TIM_Base_SetConfig+0x128>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d007      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a3e      	ldr	r2, [pc, #248]	@ (8005e18 <TIM_Base_SetConfig+0x12c>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d003      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a3d      	ldr	r2, [pc, #244]	@ (8005e1c <TIM_Base_SetConfig+0x130>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d108      	bne.n	8005d3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a32      	ldr	r2, [pc, #200]	@ (8005e0c <TIM_Base_SetConfig+0x120>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d01f      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d4c:	d01b      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a2f      	ldr	r2, [pc, #188]	@ (8005e10 <TIM_Base_SetConfig+0x124>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d017      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a2e      	ldr	r2, [pc, #184]	@ (8005e14 <TIM_Base_SetConfig+0x128>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d013      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a2d      	ldr	r2, [pc, #180]	@ (8005e18 <TIM_Base_SetConfig+0x12c>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d00f      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a2c      	ldr	r2, [pc, #176]	@ (8005e1c <TIM_Base_SetConfig+0x130>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d00b      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a2b      	ldr	r2, [pc, #172]	@ (8005e20 <TIM_Base_SetConfig+0x134>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d007      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a2a      	ldr	r2, [pc, #168]	@ (8005e24 <TIM_Base_SetConfig+0x138>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d003      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a29      	ldr	r2, [pc, #164]	@ (8005e28 <TIM_Base_SetConfig+0x13c>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d108      	bne.n	8005d98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	689a      	ldr	r2, [r3, #8]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a14      	ldr	r2, [pc, #80]	@ (8005e0c <TIM_Base_SetConfig+0x120>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d00f      	beq.n	8005dde <TIM_Base_SetConfig+0xf2>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a16      	ldr	r2, [pc, #88]	@ (8005e1c <TIM_Base_SetConfig+0x130>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d00b      	beq.n	8005dde <TIM_Base_SetConfig+0xf2>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a15      	ldr	r2, [pc, #84]	@ (8005e20 <TIM_Base_SetConfig+0x134>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d007      	beq.n	8005dde <TIM_Base_SetConfig+0xf2>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a14      	ldr	r2, [pc, #80]	@ (8005e24 <TIM_Base_SetConfig+0x138>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d003      	beq.n	8005dde <TIM_Base_SetConfig+0xf2>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a13      	ldr	r2, [pc, #76]	@ (8005e28 <TIM_Base_SetConfig+0x13c>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d103      	bne.n	8005de6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	691a      	ldr	r2, [r3, #16]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f043 0204 	orr.w	r2, r3, #4
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	601a      	str	r2, [r3, #0]
}
 8005dfe:	bf00      	nop
 8005e00:	3714      	adds	r7, #20
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	40010000 	.word	0x40010000
 8005e10:	40000400 	.word	0x40000400
 8005e14:	40000800 	.word	0x40000800
 8005e18:	40000c00 	.word	0x40000c00
 8005e1c:	40010400 	.word	0x40010400
 8005e20:	40014000 	.word	0x40014000
 8005e24:	40014400 	.word	0x40014400
 8005e28:	40014800 	.word	0x40014800

08005e2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b087      	sub	sp, #28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	f023 0201 	bic.w	r2, r3, #1
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	4b37      	ldr	r3, [pc, #220]	@ (8005f34 <TIM_OC1_SetConfig+0x108>)
 8005e58:	4013      	ands	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f023 0303 	bic.w	r3, r3, #3
 8005e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68fa      	ldr	r2, [r7, #12]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	f023 0302 	bic.w	r3, r3, #2
 8005e74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	697a      	ldr	r2, [r7, #20]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a2d      	ldr	r2, [pc, #180]	@ (8005f38 <TIM_OC1_SetConfig+0x10c>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d00f      	beq.n	8005ea8 <TIM_OC1_SetConfig+0x7c>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a2c      	ldr	r2, [pc, #176]	@ (8005f3c <TIM_OC1_SetConfig+0x110>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d00b      	beq.n	8005ea8 <TIM_OC1_SetConfig+0x7c>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a2b      	ldr	r2, [pc, #172]	@ (8005f40 <TIM_OC1_SetConfig+0x114>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d007      	beq.n	8005ea8 <TIM_OC1_SetConfig+0x7c>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a2a      	ldr	r2, [pc, #168]	@ (8005f44 <TIM_OC1_SetConfig+0x118>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d003      	beq.n	8005ea8 <TIM_OC1_SetConfig+0x7c>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a29      	ldr	r2, [pc, #164]	@ (8005f48 <TIM_OC1_SetConfig+0x11c>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d10c      	bne.n	8005ec2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	f023 0308 	bic.w	r3, r3, #8
 8005eae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	f023 0304 	bic.w	r3, r3, #4
 8005ec0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8005f38 <TIM_OC1_SetConfig+0x10c>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d00f      	beq.n	8005eea <TIM_OC1_SetConfig+0xbe>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8005f3c <TIM_OC1_SetConfig+0x110>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d00b      	beq.n	8005eea <TIM_OC1_SetConfig+0xbe>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a1a      	ldr	r2, [pc, #104]	@ (8005f40 <TIM_OC1_SetConfig+0x114>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d007      	beq.n	8005eea <TIM_OC1_SetConfig+0xbe>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a19      	ldr	r2, [pc, #100]	@ (8005f44 <TIM_OC1_SetConfig+0x118>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d003      	beq.n	8005eea <TIM_OC1_SetConfig+0xbe>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a18      	ldr	r2, [pc, #96]	@ (8005f48 <TIM_OC1_SetConfig+0x11c>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d111      	bne.n	8005f0e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ef0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ef8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	695b      	ldr	r3, [r3, #20]
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	685a      	ldr	r2, [r3, #4]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	621a      	str	r2, [r3, #32]
}
 8005f28:	bf00      	nop
 8005f2a:	371c      	adds	r7, #28
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr
 8005f34:	fffeff8f 	.word	0xfffeff8f
 8005f38:	40010000 	.word	0x40010000
 8005f3c:	40010400 	.word	0x40010400
 8005f40:	40014000 	.word	0x40014000
 8005f44:	40014400 	.word	0x40014400
 8005f48:	40014800 	.word	0x40014800

08005f4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b087      	sub	sp, #28
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	f023 0210 	bic.w	r2, r3, #16
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f74:	68fa      	ldr	r2, [r7, #12]
 8005f76:	4b34      	ldr	r3, [pc, #208]	@ (8006048 <TIM_OC2_SetConfig+0xfc>)
 8005f78:	4013      	ands	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	021b      	lsls	r3, r3, #8
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	f023 0320 	bic.w	r3, r3, #32
 8005f96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	011b      	lsls	r3, r3, #4
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a29      	ldr	r2, [pc, #164]	@ (800604c <TIM_OC2_SetConfig+0x100>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d003      	beq.n	8005fb4 <TIM_OC2_SetConfig+0x68>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4a28      	ldr	r2, [pc, #160]	@ (8006050 <TIM_OC2_SetConfig+0x104>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d10d      	bne.n	8005fd0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	011b      	lsls	r3, r3, #4
 8005fc2:	697a      	ldr	r2, [r7, #20]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a1e      	ldr	r2, [pc, #120]	@ (800604c <TIM_OC2_SetConfig+0x100>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d00f      	beq.n	8005ff8 <TIM_OC2_SetConfig+0xac>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a1d      	ldr	r2, [pc, #116]	@ (8006050 <TIM_OC2_SetConfig+0x104>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d00b      	beq.n	8005ff8 <TIM_OC2_SetConfig+0xac>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a1c      	ldr	r2, [pc, #112]	@ (8006054 <TIM_OC2_SetConfig+0x108>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d007      	beq.n	8005ff8 <TIM_OC2_SetConfig+0xac>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a1b      	ldr	r2, [pc, #108]	@ (8006058 <TIM_OC2_SetConfig+0x10c>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d003      	beq.n	8005ff8 <TIM_OC2_SetConfig+0xac>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a1a      	ldr	r2, [pc, #104]	@ (800605c <TIM_OC2_SetConfig+0x110>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d113      	bne.n	8006020 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ffe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006006:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	695b      	ldr	r3, [r3, #20]
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	4313      	orrs	r3, r2
 8006012:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	699b      	ldr	r3, [r3, #24]
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	693a      	ldr	r2, [r7, #16]
 800601c:	4313      	orrs	r3, r2
 800601e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	685a      	ldr	r2, [r3, #4]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	621a      	str	r2, [r3, #32]
}
 800603a:	bf00      	nop
 800603c:	371c      	adds	r7, #28
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	feff8fff 	.word	0xfeff8fff
 800604c:	40010000 	.word	0x40010000
 8006050:	40010400 	.word	0x40010400
 8006054:	40014000 	.word	0x40014000
 8006058:	40014400 	.word	0x40014400
 800605c:	40014800 	.word	0x40014800

08006060 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006060:	b480      	push	{r7}
 8006062:	b087      	sub	sp, #28
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	69db      	ldr	r3, [r3, #28]
 8006086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	4b33      	ldr	r3, [pc, #204]	@ (8006158 <TIM_OC3_SetConfig+0xf8>)
 800608c:	4013      	ands	r3, r2
 800608e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f023 0303 	bic.w	r3, r3, #3
 8006096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	4313      	orrs	r3, r2
 80060a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	021b      	lsls	r3, r3, #8
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a28      	ldr	r2, [pc, #160]	@ (800615c <TIM_OC3_SetConfig+0xfc>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d003      	beq.n	80060c6 <TIM_OC3_SetConfig+0x66>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a27      	ldr	r2, [pc, #156]	@ (8006160 <TIM_OC3_SetConfig+0x100>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d10d      	bne.n	80060e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	021b      	lsls	r3, r3, #8
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80060e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a1d      	ldr	r2, [pc, #116]	@ (800615c <TIM_OC3_SetConfig+0xfc>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d00f      	beq.n	800610a <TIM_OC3_SetConfig+0xaa>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a1c      	ldr	r2, [pc, #112]	@ (8006160 <TIM_OC3_SetConfig+0x100>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d00b      	beq.n	800610a <TIM_OC3_SetConfig+0xaa>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a1b      	ldr	r2, [pc, #108]	@ (8006164 <TIM_OC3_SetConfig+0x104>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d007      	beq.n	800610a <TIM_OC3_SetConfig+0xaa>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a1a      	ldr	r2, [pc, #104]	@ (8006168 <TIM_OC3_SetConfig+0x108>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d003      	beq.n	800610a <TIM_OC3_SetConfig+0xaa>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a19      	ldr	r2, [pc, #100]	@ (800616c <TIM_OC3_SetConfig+0x10c>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d113      	bne.n	8006132 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006110:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006118:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	695b      	ldr	r3, [r3, #20]
 800611e:	011b      	lsls	r3, r3, #4
 8006120:	693a      	ldr	r2, [r7, #16]
 8006122:	4313      	orrs	r3, r2
 8006124:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	699b      	ldr	r3, [r3, #24]
 800612a:	011b      	lsls	r3, r3, #4
 800612c:	693a      	ldr	r2, [r7, #16]
 800612e:	4313      	orrs	r3, r2
 8006130:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	693a      	ldr	r2, [r7, #16]
 8006136:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	685a      	ldr	r2, [r3, #4]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	697a      	ldr	r2, [r7, #20]
 800614a:	621a      	str	r2, [r3, #32]
}
 800614c:	bf00      	nop
 800614e:	371c      	adds	r7, #28
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr
 8006158:	fffeff8f 	.word	0xfffeff8f
 800615c:	40010000 	.word	0x40010000
 8006160:	40010400 	.word	0x40010400
 8006164:	40014000 	.word	0x40014000
 8006168:	40014400 	.word	0x40014400
 800616c:	40014800 	.word	0x40014800

08006170 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006170:	b480      	push	{r7}
 8006172:	b087      	sub	sp, #28
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	69db      	ldr	r3, [r3, #28]
 8006196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	4b24      	ldr	r3, [pc, #144]	@ (800622c <TIM_OC4_SetConfig+0xbc>)
 800619c:	4013      	ands	r3, r2
 800619e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	021b      	lsls	r3, r3, #8
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	031b      	lsls	r3, r3, #12
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a19      	ldr	r2, [pc, #100]	@ (8006230 <TIM_OC4_SetConfig+0xc0>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d00f      	beq.n	80061f0 <TIM_OC4_SetConfig+0x80>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a18      	ldr	r2, [pc, #96]	@ (8006234 <TIM_OC4_SetConfig+0xc4>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d00b      	beq.n	80061f0 <TIM_OC4_SetConfig+0x80>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a17      	ldr	r2, [pc, #92]	@ (8006238 <TIM_OC4_SetConfig+0xc8>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d007      	beq.n	80061f0 <TIM_OC4_SetConfig+0x80>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a16      	ldr	r2, [pc, #88]	@ (800623c <TIM_OC4_SetConfig+0xcc>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d003      	beq.n	80061f0 <TIM_OC4_SetConfig+0x80>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a15      	ldr	r2, [pc, #84]	@ (8006240 <TIM_OC4_SetConfig+0xd0>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d109      	bne.n	8006204 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	695b      	ldr	r3, [r3, #20]
 80061fc:	019b      	lsls	r3, r3, #6
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	4313      	orrs	r3, r2
 8006202:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	697a      	ldr	r2, [r7, #20]
 8006208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	685a      	ldr	r2, [r3, #4]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	621a      	str	r2, [r3, #32]
}
 800621e:	bf00      	nop
 8006220:	371c      	adds	r7, #28
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	feff8fff 	.word	0xfeff8fff
 8006230:	40010000 	.word	0x40010000
 8006234:	40010400 	.word	0x40010400
 8006238:	40014000 	.word	0x40014000
 800623c:	40014400 	.word	0x40014400
 8006240:	40014800 	.word	0x40014800

08006244 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006244:	b480      	push	{r7}
 8006246:	b087      	sub	sp, #28
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800626a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	4b21      	ldr	r3, [pc, #132]	@ (80062f4 <TIM_OC5_SetConfig+0xb0>)
 8006270:	4013      	ands	r3, r2
 8006272:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	4313      	orrs	r3, r2
 800627c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006284:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	041b      	lsls	r3, r3, #16
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	4313      	orrs	r3, r2
 8006290:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a18      	ldr	r2, [pc, #96]	@ (80062f8 <TIM_OC5_SetConfig+0xb4>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d00f      	beq.n	80062ba <TIM_OC5_SetConfig+0x76>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a17      	ldr	r2, [pc, #92]	@ (80062fc <TIM_OC5_SetConfig+0xb8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d00b      	beq.n	80062ba <TIM_OC5_SetConfig+0x76>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a16      	ldr	r2, [pc, #88]	@ (8006300 <TIM_OC5_SetConfig+0xbc>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d007      	beq.n	80062ba <TIM_OC5_SetConfig+0x76>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a15      	ldr	r2, [pc, #84]	@ (8006304 <TIM_OC5_SetConfig+0xc0>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d003      	beq.n	80062ba <TIM_OC5_SetConfig+0x76>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a14      	ldr	r2, [pc, #80]	@ (8006308 <TIM_OC5_SetConfig+0xc4>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d109      	bne.n	80062ce <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	021b      	lsls	r3, r3, #8
 80062c8:	697a      	ldr	r2, [r7, #20]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	697a      	ldr	r2, [r7, #20]
 80062d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	685a      	ldr	r2, [r3, #4]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	693a      	ldr	r2, [r7, #16]
 80062e6:	621a      	str	r2, [r3, #32]
}
 80062e8:	bf00      	nop
 80062ea:	371c      	adds	r7, #28
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	fffeff8f 	.word	0xfffeff8f
 80062f8:	40010000 	.word	0x40010000
 80062fc:	40010400 	.word	0x40010400
 8006300:	40014000 	.word	0x40014000
 8006304:	40014400 	.word	0x40014400
 8006308:	40014800 	.word	0x40014800

0800630c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800630c:	b480      	push	{r7}
 800630e:	b087      	sub	sp, #28
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a1b      	ldr	r3, [r3, #32]
 8006320:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	4b22      	ldr	r3, [pc, #136]	@ (80063c0 <TIM_OC6_SetConfig+0xb4>)
 8006338:	4013      	ands	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	021b      	lsls	r3, r3, #8
 8006342:	68fa      	ldr	r2, [r7, #12]
 8006344:	4313      	orrs	r3, r2
 8006346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800634e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	051b      	lsls	r3, r3, #20
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	4313      	orrs	r3, r2
 800635a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a19      	ldr	r2, [pc, #100]	@ (80063c4 <TIM_OC6_SetConfig+0xb8>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d00f      	beq.n	8006384 <TIM_OC6_SetConfig+0x78>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a18      	ldr	r2, [pc, #96]	@ (80063c8 <TIM_OC6_SetConfig+0xbc>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d00b      	beq.n	8006384 <TIM_OC6_SetConfig+0x78>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4a17      	ldr	r2, [pc, #92]	@ (80063cc <TIM_OC6_SetConfig+0xc0>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d007      	beq.n	8006384 <TIM_OC6_SetConfig+0x78>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4a16      	ldr	r2, [pc, #88]	@ (80063d0 <TIM_OC6_SetConfig+0xc4>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d003      	beq.n	8006384 <TIM_OC6_SetConfig+0x78>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a15      	ldr	r2, [pc, #84]	@ (80063d4 <TIM_OC6_SetConfig+0xc8>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d109      	bne.n	8006398 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800638a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	695b      	ldr	r3, [r3, #20]
 8006390:	029b      	lsls	r3, r3, #10
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	4313      	orrs	r3, r2
 8006396:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	621a      	str	r2, [r3, #32]
}
 80063b2:	bf00      	nop
 80063b4:	371c      	adds	r7, #28
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	feff8fff 	.word	0xfeff8fff
 80063c4:	40010000 	.word	0x40010000
 80063c8:	40010400 	.word	0x40010400
 80063cc:	40014000 	.word	0x40014000
 80063d0:	40014400 	.word	0x40014400
 80063d4:	40014800 	.word	0x40014800

080063d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063d8:	b480      	push	{r7}
 80063da:	b087      	sub	sp, #28
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f003 031f 	and.w	r3, r3, #31
 80063ea:	2201      	movs	r2, #1
 80063ec:	fa02 f303 	lsl.w	r3, r2, r3
 80063f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6a1a      	ldr	r2, [r3, #32]
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	43db      	mvns	r3, r3
 80063fa:	401a      	ands	r2, r3
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6a1a      	ldr	r2, [r3, #32]
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	f003 031f 	and.w	r3, r3, #31
 800640a:	6879      	ldr	r1, [r7, #4]
 800640c:	fa01 f303 	lsl.w	r3, r1, r3
 8006410:	431a      	orrs	r2, r3
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	621a      	str	r2, [r3, #32]
}
 8006416:	bf00      	nop
 8006418:	371c      	adds	r7, #28
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b082      	sub	sp, #8
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d101      	bne.n	8006434 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e042      	b.n	80064ba <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800643a:	2b00      	cmp	r3, #0
 800643c:	d106      	bne.n	800644c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f7fb f908 	bl	800165c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2224      	movs	r2, #36	@ 0x24
 8006450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f022 0201 	bic.w	r2, r2, #1
 8006462:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006468:	2b00      	cmp	r3, #0
 800646a:	d002      	beq.n	8006472 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 fee7 	bl	8007240 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 f97c 	bl	8006770 <UART_SetConfig>
 8006478:	4603      	mov	r3, r0
 800647a:	2b01      	cmp	r3, #1
 800647c:	d101      	bne.n	8006482 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e01b      	b.n	80064ba <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	685a      	ldr	r2, [r3, #4]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006490:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	689a      	ldr	r2, [r3, #8]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80064a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f042 0201 	orr.w	r2, r2, #1
 80064b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 ff66 	bl	8007384 <UART_CheckIdleState>
 80064b8:	4603      	mov	r3, r0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064c2:	b580      	push	{r7, lr}
 80064c4:	b08a      	sub	sp, #40	@ 0x28
 80064c6:	af02      	add	r7, sp, #8
 80064c8:	60f8      	str	r0, [r7, #12]
 80064ca:	60b9      	str	r1, [r7, #8]
 80064cc:	603b      	str	r3, [r7, #0]
 80064ce:	4613      	mov	r3, r2
 80064d0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d8:	2b20      	cmp	r3, #32
 80064da:	d17b      	bne.n	80065d4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <HAL_UART_Transmit+0x26>
 80064e2:	88fb      	ldrh	r3, [r7, #6]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d101      	bne.n	80064ec <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e074      	b.n	80065d6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2221      	movs	r2, #33	@ 0x21
 80064f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064fc:	f7fb fb10 	bl	8001b20 <HAL_GetTick>
 8006500:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	88fa      	ldrh	r2, [r7, #6]
 8006506:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	88fa      	ldrh	r2, [r7, #6]
 800650e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800651a:	d108      	bne.n	800652e <HAL_UART_Transmit+0x6c>
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d104      	bne.n	800652e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006524:	2300      	movs	r3, #0
 8006526:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	61bb      	str	r3, [r7, #24]
 800652c:	e003      	b.n	8006536 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006532:	2300      	movs	r3, #0
 8006534:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006536:	e030      	b.n	800659a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	9300      	str	r3, [sp, #0]
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	2200      	movs	r2, #0
 8006540:	2180      	movs	r1, #128	@ 0x80
 8006542:	68f8      	ldr	r0, [r7, #12]
 8006544:	f000 ffc8 	bl	80074d8 <UART_WaitOnFlagUntilTimeout>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	d005      	beq.n	800655a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2220      	movs	r2, #32
 8006552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e03d      	b.n	80065d6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10b      	bne.n	8006578 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	881b      	ldrh	r3, [r3, #0]
 8006564:	461a      	mov	r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800656e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	3302      	adds	r3, #2
 8006574:	61bb      	str	r3, [r7, #24]
 8006576:	e007      	b.n	8006588 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	781a      	ldrb	r2, [r3, #0]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	3301      	adds	r3, #1
 8006586:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800658e:	b29b      	uxth	r3, r3
 8006590:	3b01      	subs	r3, #1
 8006592:	b29a      	uxth	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1c8      	bne.n	8006538 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	2200      	movs	r2, #0
 80065ae:	2140      	movs	r1, #64	@ 0x40
 80065b0:	68f8      	ldr	r0, [r7, #12]
 80065b2:	f000 ff91 	bl	80074d8 <UART_WaitOnFlagUntilTimeout>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d005      	beq.n	80065c8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2220      	movs	r2, #32
 80065c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80065c4:	2303      	movs	r3, #3
 80065c6:	e006      	b.n	80065d6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2220      	movs	r2, #32
 80065cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80065d0:	2300      	movs	r3, #0
 80065d2:	e000      	b.n	80065d6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80065d4:	2302      	movs	r3, #2
  }
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3720      	adds	r7, #32
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}

080065de <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065de:	b580      	push	{r7, lr}
 80065e0:	b08a      	sub	sp, #40	@ 0x28
 80065e2:	af02      	add	r7, sp, #8
 80065e4:	60f8      	str	r0, [r7, #12]
 80065e6:	60b9      	str	r1, [r7, #8]
 80065e8:	603b      	str	r3, [r7, #0]
 80065ea:	4613      	mov	r3, r2
 80065ec:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065f4:	2b20      	cmp	r3, #32
 80065f6:	f040 80b5 	bne.w	8006764 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d002      	beq.n	8006606 <HAL_UART_Receive+0x28>
 8006600:	88fb      	ldrh	r3, [r7, #6]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d101      	bne.n	800660a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e0ad      	b.n	8006766 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2222      	movs	r2, #34	@ 0x22
 8006616:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006620:	f7fb fa7e 	bl	8001b20 <HAL_GetTick>
 8006624:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	88fa      	ldrh	r2, [r7, #6]
 800662a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	88fa      	ldrh	r2, [r7, #6]
 8006632:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800663e:	d10e      	bne.n	800665e <HAL_UART_Receive+0x80>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d105      	bne.n	8006654 <HAL_UART_Receive+0x76>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800664e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006652:	e02d      	b.n	80066b0 <HAL_UART_Receive+0xd2>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	22ff      	movs	r2, #255	@ 0xff
 8006658:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800665c:	e028      	b.n	80066b0 <HAL_UART_Receive+0xd2>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d10d      	bne.n	8006682 <HAL_UART_Receive+0xa4>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d104      	bne.n	8006678 <HAL_UART_Receive+0x9a>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	22ff      	movs	r2, #255	@ 0xff
 8006672:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006676:	e01b      	b.n	80066b0 <HAL_UART_Receive+0xd2>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	227f      	movs	r2, #127	@ 0x7f
 800667c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006680:	e016      	b.n	80066b0 <HAL_UART_Receive+0xd2>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800668a:	d10d      	bne.n	80066a8 <HAL_UART_Receive+0xca>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	691b      	ldr	r3, [r3, #16]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d104      	bne.n	800669e <HAL_UART_Receive+0xc0>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	227f      	movs	r2, #127	@ 0x7f
 8006698:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800669c:	e008      	b.n	80066b0 <HAL_UART_Receive+0xd2>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	223f      	movs	r2, #63	@ 0x3f
 80066a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80066a6:	e003      	b.n	80066b0 <HAL_UART_Receive+0xd2>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80066b6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066c0:	d108      	bne.n	80066d4 <HAL_UART_Receive+0xf6>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d104      	bne.n	80066d4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80066ca:	2300      	movs	r3, #0
 80066cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	61bb      	str	r3, [r7, #24]
 80066d2:	e003      	b.n	80066dc <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066d8:	2300      	movs	r3, #0
 80066da:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80066dc:	e036      	b.n	800674c <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	2200      	movs	r2, #0
 80066e6:	2120      	movs	r1, #32
 80066e8:	68f8      	ldr	r0, [r7, #12]
 80066ea:	f000 fef5 	bl	80074d8 <UART_WaitOnFlagUntilTimeout>
 80066ee:	4603      	mov	r3, r0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d005      	beq.n	8006700 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2220      	movs	r2, #32
 80066f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e032      	b.n	8006766 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d10c      	bne.n	8006720 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800670c:	b29a      	uxth	r2, r3
 800670e:	8a7b      	ldrh	r3, [r7, #18]
 8006710:	4013      	ands	r3, r2
 8006712:	b29a      	uxth	r2, r3
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	3302      	adds	r3, #2
 800671c:	61bb      	str	r3, [r7, #24]
 800671e:	e00c      	b.n	800673a <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006726:	b2da      	uxtb	r2, r3
 8006728:	8a7b      	ldrh	r3, [r7, #18]
 800672a:	b2db      	uxtb	r3, r3
 800672c:	4013      	ands	r3, r2
 800672e:	b2da      	uxtb	r2, r3
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	3301      	adds	r3, #1
 8006738:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006740:	b29b      	uxth	r3, r3
 8006742:	3b01      	subs	r3, #1
 8006744:	b29a      	uxth	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006752:	b29b      	uxth	r3, r3
 8006754:	2b00      	cmp	r3, #0
 8006756:	d1c2      	bne.n	80066de <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2220      	movs	r2, #32
 800675c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8006760:	2300      	movs	r3, #0
 8006762:	e000      	b.n	8006766 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8006764:	2302      	movs	r3, #2
  }
}
 8006766:	4618      	mov	r0, r3
 8006768:	3720      	adds	r7, #32
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
	...

08006770 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006774:	b092      	sub	sp, #72	@ 0x48
 8006776:	af00      	add	r7, sp, #0
 8006778:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	689a      	ldr	r2, [r3, #8]
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	431a      	orrs	r2, r3
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	695b      	ldr	r3, [r3, #20]
 800678e:	431a      	orrs	r2, r3
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	69db      	ldr	r3, [r3, #28]
 8006794:	4313      	orrs	r3, r2
 8006796:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	4bbe      	ldr	r3, [pc, #760]	@ (8006a98 <UART_SetConfig+0x328>)
 80067a0:	4013      	ands	r3, r2
 80067a2:	697a      	ldr	r2, [r7, #20]
 80067a4:	6812      	ldr	r2, [r2, #0]
 80067a6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80067a8:	430b      	orrs	r3, r1
 80067aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	68da      	ldr	r2, [r3, #12]
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	430a      	orrs	r2, r1
 80067c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4ab3      	ldr	r2, [pc, #716]	@ (8006a9c <UART_SetConfig+0x32c>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d004      	beq.n	80067dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	6a1b      	ldr	r3, [r3, #32]
 80067d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067d8:	4313      	orrs	r3, r2
 80067da:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	689a      	ldr	r2, [r3, #8]
 80067e2:	4baf      	ldr	r3, [pc, #700]	@ (8006aa0 <UART_SetConfig+0x330>)
 80067e4:	4013      	ands	r3, r2
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	6812      	ldr	r2, [r2, #0]
 80067ea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80067ec:	430b      	orrs	r3, r1
 80067ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f6:	f023 010f 	bic.w	r1, r3, #15
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	430a      	orrs	r2, r1
 8006804:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4aa6      	ldr	r2, [pc, #664]	@ (8006aa4 <UART_SetConfig+0x334>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d177      	bne.n	8006900 <UART_SetConfig+0x190>
 8006810:	4ba5      	ldr	r3, [pc, #660]	@ (8006aa8 <UART_SetConfig+0x338>)
 8006812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006814:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006818:	2b28      	cmp	r3, #40	@ 0x28
 800681a:	d86d      	bhi.n	80068f8 <UART_SetConfig+0x188>
 800681c:	a201      	add	r2, pc, #4	@ (adr r2, 8006824 <UART_SetConfig+0xb4>)
 800681e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006822:	bf00      	nop
 8006824:	080068c9 	.word	0x080068c9
 8006828:	080068f9 	.word	0x080068f9
 800682c:	080068f9 	.word	0x080068f9
 8006830:	080068f9 	.word	0x080068f9
 8006834:	080068f9 	.word	0x080068f9
 8006838:	080068f9 	.word	0x080068f9
 800683c:	080068f9 	.word	0x080068f9
 8006840:	080068f9 	.word	0x080068f9
 8006844:	080068d1 	.word	0x080068d1
 8006848:	080068f9 	.word	0x080068f9
 800684c:	080068f9 	.word	0x080068f9
 8006850:	080068f9 	.word	0x080068f9
 8006854:	080068f9 	.word	0x080068f9
 8006858:	080068f9 	.word	0x080068f9
 800685c:	080068f9 	.word	0x080068f9
 8006860:	080068f9 	.word	0x080068f9
 8006864:	080068d9 	.word	0x080068d9
 8006868:	080068f9 	.word	0x080068f9
 800686c:	080068f9 	.word	0x080068f9
 8006870:	080068f9 	.word	0x080068f9
 8006874:	080068f9 	.word	0x080068f9
 8006878:	080068f9 	.word	0x080068f9
 800687c:	080068f9 	.word	0x080068f9
 8006880:	080068f9 	.word	0x080068f9
 8006884:	080068e1 	.word	0x080068e1
 8006888:	080068f9 	.word	0x080068f9
 800688c:	080068f9 	.word	0x080068f9
 8006890:	080068f9 	.word	0x080068f9
 8006894:	080068f9 	.word	0x080068f9
 8006898:	080068f9 	.word	0x080068f9
 800689c:	080068f9 	.word	0x080068f9
 80068a0:	080068f9 	.word	0x080068f9
 80068a4:	080068e9 	.word	0x080068e9
 80068a8:	080068f9 	.word	0x080068f9
 80068ac:	080068f9 	.word	0x080068f9
 80068b0:	080068f9 	.word	0x080068f9
 80068b4:	080068f9 	.word	0x080068f9
 80068b8:	080068f9 	.word	0x080068f9
 80068bc:	080068f9 	.word	0x080068f9
 80068c0:	080068f9 	.word	0x080068f9
 80068c4:	080068f1 	.word	0x080068f1
 80068c8:	2301      	movs	r3, #1
 80068ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068ce:	e222      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80068d0:	2304      	movs	r3, #4
 80068d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068d6:	e21e      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80068d8:	2308      	movs	r3, #8
 80068da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068de:	e21a      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80068e0:	2310      	movs	r3, #16
 80068e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068e6:	e216      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80068e8:	2320      	movs	r3, #32
 80068ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068ee:	e212      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80068f0:	2340      	movs	r3, #64	@ 0x40
 80068f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068f6:	e20e      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80068f8:	2380      	movs	r3, #128	@ 0x80
 80068fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068fe:	e20a      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a69      	ldr	r2, [pc, #420]	@ (8006aac <UART_SetConfig+0x33c>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d130      	bne.n	800696c <UART_SetConfig+0x1fc>
 800690a:	4b67      	ldr	r3, [pc, #412]	@ (8006aa8 <UART_SetConfig+0x338>)
 800690c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800690e:	f003 0307 	and.w	r3, r3, #7
 8006912:	2b05      	cmp	r3, #5
 8006914:	d826      	bhi.n	8006964 <UART_SetConfig+0x1f4>
 8006916:	a201      	add	r2, pc, #4	@ (adr r2, 800691c <UART_SetConfig+0x1ac>)
 8006918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691c:	08006935 	.word	0x08006935
 8006920:	0800693d 	.word	0x0800693d
 8006924:	08006945 	.word	0x08006945
 8006928:	0800694d 	.word	0x0800694d
 800692c:	08006955 	.word	0x08006955
 8006930:	0800695d 	.word	0x0800695d
 8006934:	2300      	movs	r3, #0
 8006936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800693a:	e1ec      	b.n	8006d16 <UART_SetConfig+0x5a6>
 800693c:	2304      	movs	r3, #4
 800693e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006942:	e1e8      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006944:	2308      	movs	r3, #8
 8006946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800694a:	e1e4      	b.n	8006d16 <UART_SetConfig+0x5a6>
 800694c:	2310      	movs	r3, #16
 800694e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006952:	e1e0      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006954:	2320      	movs	r3, #32
 8006956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800695a:	e1dc      	b.n	8006d16 <UART_SetConfig+0x5a6>
 800695c:	2340      	movs	r3, #64	@ 0x40
 800695e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006962:	e1d8      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006964:	2380      	movs	r3, #128	@ 0x80
 8006966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800696a:	e1d4      	b.n	8006d16 <UART_SetConfig+0x5a6>
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a4f      	ldr	r2, [pc, #316]	@ (8006ab0 <UART_SetConfig+0x340>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d130      	bne.n	80069d8 <UART_SetConfig+0x268>
 8006976:	4b4c      	ldr	r3, [pc, #304]	@ (8006aa8 <UART_SetConfig+0x338>)
 8006978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800697a:	f003 0307 	and.w	r3, r3, #7
 800697e:	2b05      	cmp	r3, #5
 8006980:	d826      	bhi.n	80069d0 <UART_SetConfig+0x260>
 8006982:	a201      	add	r2, pc, #4	@ (adr r2, 8006988 <UART_SetConfig+0x218>)
 8006984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006988:	080069a1 	.word	0x080069a1
 800698c:	080069a9 	.word	0x080069a9
 8006990:	080069b1 	.word	0x080069b1
 8006994:	080069b9 	.word	0x080069b9
 8006998:	080069c1 	.word	0x080069c1
 800699c:	080069c9 	.word	0x080069c9
 80069a0:	2300      	movs	r3, #0
 80069a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069a6:	e1b6      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80069a8:	2304      	movs	r3, #4
 80069aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069ae:	e1b2      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80069b0:	2308      	movs	r3, #8
 80069b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069b6:	e1ae      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80069b8:	2310      	movs	r3, #16
 80069ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069be:	e1aa      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80069c0:	2320      	movs	r3, #32
 80069c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069c6:	e1a6      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80069c8:	2340      	movs	r3, #64	@ 0x40
 80069ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069ce:	e1a2      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80069d0:	2380      	movs	r3, #128	@ 0x80
 80069d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069d6:	e19e      	b.n	8006d16 <UART_SetConfig+0x5a6>
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a35      	ldr	r2, [pc, #212]	@ (8006ab4 <UART_SetConfig+0x344>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d130      	bne.n	8006a44 <UART_SetConfig+0x2d4>
 80069e2:	4b31      	ldr	r3, [pc, #196]	@ (8006aa8 <UART_SetConfig+0x338>)
 80069e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e6:	f003 0307 	and.w	r3, r3, #7
 80069ea:	2b05      	cmp	r3, #5
 80069ec:	d826      	bhi.n	8006a3c <UART_SetConfig+0x2cc>
 80069ee:	a201      	add	r2, pc, #4	@ (adr r2, 80069f4 <UART_SetConfig+0x284>)
 80069f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f4:	08006a0d 	.word	0x08006a0d
 80069f8:	08006a15 	.word	0x08006a15
 80069fc:	08006a1d 	.word	0x08006a1d
 8006a00:	08006a25 	.word	0x08006a25
 8006a04:	08006a2d 	.word	0x08006a2d
 8006a08:	08006a35 	.word	0x08006a35
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a12:	e180      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a14:	2304      	movs	r3, #4
 8006a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a1a:	e17c      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a1c:	2308      	movs	r3, #8
 8006a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a22:	e178      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a24:	2310      	movs	r3, #16
 8006a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a2a:	e174      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a2c:	2320      	movs	r3, #32
 8006a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a32:	e170      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a34:	2340      	movs	r3, #64	@ 0x40
 8006a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a3a:	e16c      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a3c:	2380      	movs	r3, #128	@ 0x80
 8006a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a42:	e168      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a1b      	ldr	r2, [pc, #108]	@ (8006ab8 <UART_SetConfig+0x348>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d142      	bne.n	8006ad4 <UART_SetConfig+0x364>
 8006a4e:	4b16      	ldr	r3, [pc, #88]	@ (8006aa8 <UART_SetConfig+0x338>)
 8006a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a52:	f003 0307 	and.w	r3, r3, #7
 8006a56:	2b05      	cmp	r3, #5
 8006a58:	d838      	bhi.n	8006acc <UART_SetConfig+0x35c>
 8006a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a60 <UART_SetConfig+0x2f0>)
 8006a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a60:	08006a79 	.word	0x08006a79
 8006a64:	08006a81 	.word	0x08006a81
 8006a68:	08006a89 	.word	0x08006a89
 8006a6c:	08006a91 	.word	0x08006a91
 8006a70:	08006abd 	.word	0x08006abd
 8006a74:	08006ac5 	.word	0x08006ac5
 8006a78:	2300      	movs	r3, #0
 8006a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a7e:	e14a      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a80:	2304      	movs	r3, #4
 8006a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a86:	e146      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a88:	2308      	movs	r3, #8
 8006a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a8e:	e142      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a90:	2310      	movs	r3, #16
 8006a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a96:	e13e      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006a98:	cfff69f3 	.word	0xcfff69f3
 8006a9c:	58000c00 	.word	0x58000c00
 8006aa0:	11fff4ff 	.word	0x11fff4ff
 8006aa4:	40011000 	.word	0x40011000
 8006aa8:	58024400 	.word	0x58024400
 8006aac:	40004400 	.word	0x40004400
 8006ab0:	40004800 	.word	0x40004800
 8006ab4:	40004c00 	.word	0x40004c00
 8006ab8:	40005000 	.word	0x40005000
 8006abc:	2320      	movs	r3, #32
 8006abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ac2:	e128      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006ac4:	2340      	movs	r3, #64	@ 0x40
 8006ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aca:	e124      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006acc:	2380      	movs	r3, #128	@ 0x80
 8006ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ad2:	e120      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4acb      	ldr	r2, [pc, #812]	@ (8006e08 <UART_SetConfig+0x698>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d176      	bne.n	8006bcc <UART_SetConfig+0x45c>
 8006ade:	4bcb      	ldr	r3, [pc, #812]	@ (8006e0c <UART_SetConfig+0x69c>)
 8006ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ae2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ae6:	2b28      	cmp	r3, #40	@ 0x28
 8006ae8:	d86c      	bhi.n	8006bc4 <UART_SetConfig+0x454>
 8006aea:	a201      	add	r2, pc, #4	@ (adr r2, 8006af0 <UART_SetConfig+0x380>)
 8006aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af0:	08006b95 	.word	0x08006b95
 8006af4:	08006bc5 	.word	0x08006bc5
 8006af8:	08006bc5 	.word	0x08006bc5
 8006afc:	08006bc5 	.word	0x08006bc5
 8006b00:	08006bc5 	.word	0x08006bc5
 8006b04:	08006bc5 	.word	0x08006bc5
 8006b08:	08006bc5 	.word	0x08006bc5
 8006b0c:	08006bc5 	.word	0x08006bc5
 8006b10:	08006b9d 	.word	0x08006b9d
 8006b14:	08006bc5 	.word	0x08006bc5
 8006b18:	08006bc5 	.word	0x08006bc5
 8006b1c:	08006bc5 	.word	0x08006bc5
 8006b20:	08006bc5 	.word	0x08006bc5
 8006b24:	08006bc5 	.word	0x08006bc5
 8006b28:	08006bc5 	.word	0x08006bc5
 8006b2c:	08006bc5 	.word	0x08006bc5
 8006b30:	08006ba5 	.word	0x08006ba5
 8006b34:	08006bc5 	.word	0x08006bc5
 8006b38:	08006bc5 	.word	0x08006bc5
 8006b3c:	08006bc5 	.word	0x08006bc5
 8006b40:	08006bc5 	.word	0x08006bc5
 8006b44:	08006bc5 	.word	0x08006bc5
 8006b48:	08006bc5 	.word	0x08006bc5
 8006b4c:	08006bc5 	.word	0x08006bc5
 8006b50:	08006bad 	.word	0x08006bad
 8006b54:	08006bc5 	.word	0x08006bc5
 8006b58:	08006bc5 	.word	0x08006bc5
 8006b5c:	08006bc5 	.word	0x08006bc5
 8006b60:	08006bc5 	.word	0x08006bc5
 8006b64:	08006bc5 	.word	0x08006bc5
 8006b68:	08006bc5 	.word	0x08006bc5
 8006b6c:	08006bc5 	.word	0x08006bc5
 8006b70:	08006bb5 	.word	0x08006bb5
 8006b74:	08006bc5 	.word	0x08006bc5
 8006b78:	08006bc5 	.word	0x08006bc5
 8006b7c:	08006bc5 	.word	0x08006bc5
 8006b80:	08006bc5 	.word	0x08006bc5
 8006b84:	08006bc5 	.word	0x08006bc5
 8006b88:	08006bc5 	.word	0x08006bc5
 8006b8c:	08006bc5 	.word	0x08006bc5
 8006b90:	08006bbd 	.word	0x08006bbd
 8006b94:	2301      	movs	r3, #1
 8006b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b9a:	e0bc      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006b9c:	2304      	movs	r3, #4
 8006b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ba2:	e0b8      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006ba4:	2308      	movs	r3, #8
 8006ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006baa:	e0b4      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006bac:	2310      	movs	r3, #16
 8006bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bb2:	e0b0      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006bb4:	2320      	movs	r3, #32
 8006bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bba:	e0ac      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006bbc:	2340      	movs	r3, #64	@ 0x40
 8006bbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bc2:	e0a8      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006bc4:	2380      	movs	r3, #128	@ 0x80
 8006bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bca:	e0a4      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a8f      	ldr	r2, [pc, #572]	@ (8006e10 <UART_SetConfig+0x6a0>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d130      	bne.n	8006c38 <UART_SetConfig+0x4c8>
 8006bd6:	4b8d      	ldr	r3, [pc, #564]	@ (8006e0c <UART_SetConfig+0x69c>)
 8006bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bda:	f003 0307 	and.w	r3, r3, #7
 8006bde:	2b05      	cmp	r3, #5
 8006be0:	d826      	bhi.n	8006c30 <UART_SetConfig+0x4c0>
 8006be2:	a201      	add	r2, pc, #4	@ (adr r2, 8006be8 <UART_SetConfig+0x478>)
 8006be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be8:	08006c01 	.word	0x08006c01
 8006bec:	08006c09 	.word	0x08006c09
 8006bf0:	08006c11 	.word	0x08006c11
 8006bf4:	08006c19 	.word	0x08006c19
 8006bf8:	08006c21 	.word	0x08006c21
 8006bfc:	08006c29 	.word	0x08006c29
 8006c00:	2300      	movs	r3, #0
 8006c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c06:	e086      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c08:	2304      	movs	r3, #4
 8006c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c0e:	e082      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c10:	2308      	movs	r3, #8
 8006c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c16:	e07e      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c18:	2310      	movs	r3, #16
 8006c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c1e:	e07a      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c20:	2320      	movs	r3, #32
 8006c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c26:	e076      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c28:	2340      	movs	r3, #64	@ 0x40
 8006c2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c2e:	e072      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c30:	2380      	movs	r3, #128	@ 0x80
 8006c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c36:	e06e      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a75      	ldr	r2, [pc, #468]	@ (8006e14 <UART_SetConfig+0x6a4>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d130      	bne.n	8006ca4 <UART_SetConfig+0x534>
 8006c42:	4b72      	ldr	r3, [pc, #456]	@ (8006e0c <UART_SetConfig+0x69c>)
 8006c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c46:	f003 0307 	and.w	r3, r3, #7
 8006c4a:	2b05      	cmp	r3, #5
 8006c4c:	d826      	bhi.n	8006c9c <UART_SetConfig+0x52c>
 8006c4e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c54 <UART_SetConfig+0x4e4>)
 8006c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c54:	08006c6d 	.word	0x08006c6d
 8006c58:	08006c75 	.word	0x08006c75
 8006c5c:	08006c7d 	.word	0x08006c7d
 8006c60:	08006c85 	.word	0x08006c85
 8006c64:	08006c8d 	.word	0x08006c8d
 8006c68:	08006c95 	.word	0x08006c95
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c72:	e050      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c74:	2304      	movs	r3, #4
 8006c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c7a:	e04c      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c7c:	2308      	movs	r3, #8
 8006c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c82:	e048      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c84:	2310      	movs	r3, #16
 8006c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c8a:	e044      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c8c:	2320      	movs	r3, #32
 8006c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c92:	e040      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c94:	2340      	movs	r3, #64	@ 0x40
 8006c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c9a:	e03c      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006c9c:	2380      	movs	r3, #128	@ 0x80
 8006c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ca2:	e038      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a5b      	ldr	r2, [pc, #364]	@ (8006e18 <UART_SetConfig+0x6a8>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d130      	bne.n	8006d10 <UART_SetConfig+0x5a0>
 8006cae:	4b57      	ldr	r3, [pc, #348]	@ (8006e0c <UART_SetConfig+0x69c>)
 8006cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb2:	f003 0307 	and.w	r3, r3, #7
 8006cb6:	2b05      	cmp	r3, #5
 8006cb8:	d826      	bhi.n	8006d08 <UART_SetConfig+0x598>
 8006cba:	a201      	add	r2, pc, #4	@ (adr r2, 8006cc0 <UART_SetConfig+0x550>)
 8006cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc0:	08006cd9 	.word	0x08006cd9
 8006cc4:	08006ce1 	.word	0x08006ce1
 8006cc8:	08006ce9 	.word	0x08006ce9
 8006ccc:	08006cf1 	.word	0x08006cf1
 8006cd0:	08006cf9 	.word	0x08006cf9
 8006cd4:	08006d01 	.word	0x08006d01
 8006cd8:	2302      	movs	r3, #2
 8006cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cde:	e01a      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006ce0:	2304      	movs	r3, #4
 8006ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ce6:	e016      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006ce8:	2308      	movs	r3, #8
 8006cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cee:	e012      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006cf0:	2310      	movs	r3, #16
 8006cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cf6:	e00e      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006cf8:	2320      	movs	r3, #32
 8006cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cfe:	e00a      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006d00:	2340      	movs	r3, #64	@ 0x40
 8006d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d06:	e006      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006d08:	2380      	movs	r3, #128	@ 0x80
 8006d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d0e:	e002      	b.n	8006d16 <UART_SetConfig+0x5a6>
 8006d10:	2380      	movs	r3, #128	@ 0x80
 8006d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a3f      	ldr	r2, [pc, #252]	@ (8006e18 <UART_SetConfig+0x6a8>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	f040 80f8 	bne.w	8006f12 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006d22:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006d26:	2b20      	cmp	r3, #32
 8006d28:	dc46      	bgt.n	8006db8 <UART_SetConfig+0x648>
 8006d2a:	2b02      	cmp	r3, #2
 8006d2c:	f2c0 8082 	blt.w	8006e34 <UART_SetConfig+0x6c4>
 8006d30:	3b02      	subs	r3, #2
 8006d32:	2b1e      	cmp	r3, #30
 8006d34:	d87e      	bhi.n	8006e34 <UART_SetConfig+0x6c4>
 8006d36:	a201      	add	r2, pc, #4	@ (adr r2, 8006d3c <UART_SetConfig+0x5cc>)
 8006d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d3c:	08006dbf 	.word	0x08006dbf
 8006d40:	08006e35 	.word	0x08006e35
 8006d44:	08006dc7 	.word	0x08006dc7
 8006d48:	08006e35 	.word	0x08006e35
 8006d4c:	08006e35 	.word	0x08006e35
 8006d50:	08006e35 	.word	0x08006e35
 8006d54:	08006dd7 	.word	0x08006dd7
 8006d58:	08006e35 	.word	0x08006e35
 8006d5c:	08006e35 	.word	0x08006e35
 8006d60:	08006e35 	.word	0x08006e35
 8006d64:	08006e35 	.word	0x08006e35
 8006d68:	08006e35 	.word	0x08006e35
 8006d6c:	08006e35 	.word	0x08006e35
 8006d70:	08006e35 	.word	0x08006e35
 8006d74:	08006de7 	.word	0x08006de7
 8006d78:	08006e35 	.word	0x08006e35
 8006d7c:	08006e35 	.word	0x08006e35
 8006d80:	08006e35 	.word	0x08006e35
 8006d84:	08006e35 	.word	0x08006e35
 8006d88:	08006e35 	.word	0x08006e35
 8006d8c:	08006e35 	.word	0x08006e35
 8006d90:	08006e35 	.word	0x08006e35
 8006d94:	08006e35 	.word	0x08006e35
 8006d98:	08006e35 	.word	0x08006e35
 8006d9c:	08006e35 	.word	0x08006e35
 8006da0:	08006e35 	.word	0x08006e35
 8006da4:	08006e35 	.word	0x08006e35
 8006da8:	08006e35 	.word	0x08006e35
 8006dac:	08006e35 	.word	0x08006e35
 8006db0:	08006e35 	.word	0x08006e35
 8006db4:	08006e27 	.word	0x08006e27
 8006db8:	2b40      	cmp	r3, #64	@ 0x40
 8006dba:	d037      	beq.n	8006e2c <UART_SetConfig+0x6bc>
 8006dbc:	e03a      	b.n	8006e34 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006dbe:	f7fe f899 	bl	8004ef4 <HAL_RCCEx_GetD3PCLK1Freq>
 8006dc2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006dc4:	e03c      	b.n	8006e40 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f7fe f8a8 	bl	8004f20 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dd4:	e034      	b.n	8006e40 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006dd6:	f107 0318 	add.w	r3, r7, #24
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7fe f9f4 	bl	80051c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006de4:	e02c      	b.n	8006e40 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006de6:	4b09      	ldr	r3, [pc, #36]	@ (8006e0c <UART_SetConfig+0x69c>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 0320 	and.w	r3, r3, #32
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d016      	beq.n	8006e20 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006df2:	4b06      	ldr	r3, [pc, #24]	@ (8006e0c <UART_SetConfig+0x69c>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	08db      	lsrs	r3, r3, #3
 8006df8:	f003 0303 	and.w	r3, r3, #3
 8006dfc:	4a07      	ldr	r2, [pc, #28]	@ (8006e1c <UART_SetConfig+0x6ac>)
 8006dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8006e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006e04:	e01c      	b.n	8006e40 <UART_SetConfig+0x6d0>
 8006e06:	bf00      	nop
 8006e08:	40011400 	.word	0x40011400
 8006e0c:	58024400 	.word	0x58024400
 8006e10:	40007800 	.word	0x40007800
 8006e14:	40007c00 	.word	0x40007c00
 8006e18:	58000c00 	.word	0x58000c00
 8006e1c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006e20:	4b9d      	ldr	r3, [pc, #628]	@ (8007098 <UART_SetConfig+0x928>)
 8006e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e24:	e00c      	b.n	8006e40 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006e26:	4b9d      	ldr	r3, [pc, #628]	@ (800709c <UART_SetConfig+0x92c>)
 8006e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e2a:	e009      	b.n	8006e40 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e32:	e005      	b.n	8006e40 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006e34:	2300      	movs	r3, #0
 8006e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006e3e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f000 81de 	beq.w	8007204 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e4c:	4a94      	ldr	r2, [pc, #592]	@ (80070a0 <UART_SetConfig+0x930>)
 8006e4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e52:	461a      	mov	r2, r3
 8006e54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e56:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e5a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	685a      	ldr	r2, [r3, #4]
 8006e60:	4613      	mov	r3, r2
 8006e62:	005b      	lsls	r3, r3, #1
 8006e64:	4413      	add	r3, r2
 8006e66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d305      	bcc.n	8006e78 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d903      	bls.n	8006e80 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006e7e:	e1c1      	b.n	8007204 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e82:	2200      	movs	r2, #0
 8006e84:	60bb      	str	r3, [r7, #8]
 8006e86:	60fa      	str	r2, [r7, #12]
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e8c:	4a84      	ldr	r2, [pc, #528]	@ (80070a0 <UART_SetConfig+0x930>)
 8006e8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	2200      	movs	r2, #0
 8006e96:	603b      	str	r3, [r7, #0]
 8006e98:	607a      	str	r2, [r7, #4]
 8006e9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006ea2:	f7f9 fc31 	bl	8000708 <__aeabi_uldivmod>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	4610      	mov	r0, r2
 8006eac:	4619      	mov	r1, r3
 8006eae:	f04f 0200 	mov.w	r2, #0
 8006eb2:	f04f 0300 	mov.w	r3, #0
 8006eb6:	020b      	lsls	r3, r1, #8
 8006eb8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006ebc:	0202      	lsls	r2, r0, #8
 8006ebe:	6979      	ldr	r1, [r7, #20]
 8006ec0:	6849      	ldr	r1, [r1, #4]
 8006ec2:	0849      	lsrs	r1, r1, #1
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	460c      	mov	r4, r1
 8006ec8:	4605      	mov	r5, r0
 8006eca:	eb12 0804 	adds.w	r8, r2, r4
 8006ece:	eb43 0905 	adc.w	r9, r3, r5
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	469a      	mov	sl, r3
 8006eda:	4693      	mov	fp, r2
 8006edc:	4652      	mov	r2, sl
 8006ede:	465b      	mov	r3, fp
 8006ee0:	4640      	mov	r0, r8
 8006ee2:	4649      	mov	r1, r9
 8006ee4:	f7f9 fc10 	bl	8000708 <__aeabi_uldivmod>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	460b      	mov	r3, r1
 8006eec:	4613      	mov	r3, r2
 8006eee:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ef6:	d308      	bcc.n	8006f0a <UART_SetConfig+0x79a>
 8006ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006efe:	d204      	bcs.n	8006f0a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f06:	60da      	str	r2, [r3, #12]
 8006f08:	e17c      	b.n	8007204 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006f10:	e178      	b.n	8007204 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	69db      	ldr	r3, [r3, #28]
 8006f16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f1a:	f040 80c5 	bne.w	80070a8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006f1e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006f22:	2b20      	cmp	r3, #32
 8006f24:	dc48      	bgt.n	8006fb8 <UART_SetConfig+0x848>
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	db7b      	blt.n	8007022 <UART_SetConfig+0x8b2>
 8006f2a:	2b20      	cmp	r3, #32
 8006f2c:	d879      	bhi.n	8007022 <UART_SetConfig+0x8b2>
 8006f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f34 <UART_SetConfig+0x7c4>)
 8006f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f34:	08006fbf 	.word	0x08006fbf
 8006f38:	08006fc7 	.word	0x08006fc7
 8006f3c:	08007023 	.word	0x08007023
 8006f40:	08007023 	.word	0x08007023
 8006f44:	08006fcf 	.word	0x08006fcf
 8006f48:	08007023 	.word	0x08007023
 8006f4c:	08007023 	.word	0x08007023
 8006f50:	08007023 	.word	0x08007023
 8006f54:	08006fdf 	.word	0x08006fdf
 8006f58:	08007023 	.word	0x08007023
 8006f5c:	08007023 	.word	0x08007023
 8006f60:	08007023 	.word	0x08007023
 8006f64:	08007023 	.word	0x08007023
 8006f68:	08007023 	.word	0x08007023
 8006f6c:	08007023 	.word	0x08007023
 8006f70:	08007023 	.word	0x08007023
 8006f74:	08006fef 	.word	0x08006fef
 8006f78:	08007023 	.word	0x08007023
 8006f7c:	08007023 	.word	0x08007023
 8006f80:	08007023 	.word	0x08007023
 8006f84:	08007023 	.word	0x08007023
 8006f88:	08007023 	.word	0x08007023
 8006f8c:	08007023 	.word	0x08007023
 8006f90:	08007023 	.word	0x08007023
 8006f94:	08007023 	.word	0x08007023
 8006f98:	08007023 	.word	0x08007023
 8006f9c:	08007023 	.word	0x08007023
 8006fa0:	08007023 	.word	0x08007023
 8006fa4:	08007023 	.word	0x08007023
 8006fa8:	08007023 	.word	0x08007023
 8006fac:	08007023 	.word	0x08007023
 8006fb0:	08007023 	.word	0x08007023
 8006fb4:	08007015 	.word	0x08007015
 8006fb8:	2b40      	cmp	r3, #64	@ 0x40
 8006fba:	d02e      	beq.n	800701a <UART_SetConfig+0x8aa>
 8006fbc:	e031      	b.n	8007022 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fbe:	f7fc fd63 	bl	8003a88 <HAL_RCC_GetPCLK1Freq>
 8006fc2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006fc4:	e033      	b.n	800702e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fc6:	f7fc fd75 	bl	8003ab4 <HAL_RCC_GetPCLK2Freq>
 8006fca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006fcc:	e02f      	b.n	800702e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f7fd ffa4 	bl	8004f20 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fdc:	e027      	b.n	800702e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fde:	f107 0318 	add.w	r3, r7, #24
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f7fe f8f0 	bl	80051c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fec:	e01f      	b.n	800702e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fee:	4b2d      	ldr	r3, [pc, #180]	@ (80070a4 <UART_SetConfig+0x934>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0320 	and.w	r3, r3, #32
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d009      	beq.n	800700e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006ffa:	4b2a      	ldr	r3, [pc, #168]	@ (80070a4 <UART_SetConfig+0x934>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	08db      	lsrs	r3, r3, #3
 8007000:	f003 0303 	and.w	r3, r3, #3
 8007004:	4a24      	ldr	r2, [pc, #144]	@ (8007098 <UART_SetConfig+0x928>)
 8007006:	fa22 f303 	lsr.w	r3, r2, r3
 800700a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800700c:	e00f      	b.n	800702e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800700e:	4b22      	ldr	r3, [pc, #136]	@ (8007098 <UART_SetConfig+0x928>)
 8007010:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007012:	e00c      	b.n	800702e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007014:	4b21      	ldr	r3, [pc, #132]	@ (800709c <UART_SetConfig+0x92c>)
 8007016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007018:	e009      	b.n	800702e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800701a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800701e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007020:	e005      	b.n	800702e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007022:	2300      	movs	r3, #0
 8007024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800702c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800702e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 80e7 	beq.w	8007204 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800703a:	4a19      	ldr	r2, [pc, #100]	@ (80070a0 <UART_SetConfig+0x930>)
 800703c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007040:	461a      	mov	r2, r3
 8007042:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007044:	fbb3 f3f2 	udiv	r3, r3, r2
 8007048:	005a      	lsls	r2, r3, #1
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	085b      	lsrs	r3, r3, #1
 8007050:	441a      	add	r2, r3
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	fbb2 f3f3 	udiv	r3, r2, r3
 800705a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800705c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800705e:	2b0f      	cmp	r3, #15
 8007060:	d916      	bls.n	8007090 <UART_SetConfig+0x920>
 8007062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007068:	d212      	bcs.n	8007090 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800706a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706c:	b29b      	uxth	r3, r3
 800706e:	f023 030f 	bic.w	r3, r3, #15
 8007072:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007076:	085b      	lsrs	r3, r3, #1
 8007078:	b29b      	uxth	r3, r3
 800707a:	f003 0307 	and.w	r3, r3, #7
 800707e:	b29a      	uxth	r2, r3
 8007080:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007082:	4313      	orrs	r3, r2
 8007084:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800708c:	60da      	str	r2, [r3, #12]
 800708e:	e0b9      	b.n	8007204 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007096:	e0b5      	b.n	8007204 <UART_SetConfig+0xa94>
 8007098:	03d09000 	.word	0x03d09000
 800709c:	003d0900 	.word	0x003d0900
 80070a0:	0800be54 	.word	0x0800be54
 80070a4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80070a8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80070ac:	2b20      	cmp	r3, #32
 80070ae:	dc49      	bgt.n	8007144 <UART_SetConfig+0x9d4>
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	db7c      	blt.n	80071ae <UART_SetConfig+0xa3e>
 80070b4:	2b20      	cmp	r3, #32
 80070b6:	d87a      	bhi.n	80071ae <UART_SetConfig+0xa3e>
 80070b8:	a201      	add	r2, pc, #4	@ (adr r2, 80070c0 <UART_SetConfig+0x950>)
 80070ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070be:	bf00      	nop
 80070c0:	0800714b 	.word	0x0800714b
 80070c4:	08007153 	.word	0x08007153
 80070c8:	080071af 	.word	0x080071af
 80070cc:	080071af 	.word	0x080071af
 80070d0:	0800715b 	.word	0x0800715b
 80070d4:	080071af 	.word	0x080071af
 80070d8:	080071af 	.word	0x080071af
 80070dc:	080071af 	.word	0x080071af
 80070e0:	0800716b 	.word	0x0800716b
 80070e4:	080071af 	.word	0x080071af
 80070e8:	080071af 	.word	0x080071af
 80070ec:	080071af 	.word	0x080071af
 80070f0:	080071af 	.word	0x080071af
 80070f4:	080071af 	.word	0x080071af
 80070f8:	080071af 	.word	0x080071af
 80070fc:	080071af 	.word	0x080071af
 8007100:	0800717b 	.word	0x0800717b
 8007104:	080071af 	.word	0x080071af
 8007108:	080071af 	.word	0x080071af
 800710c:	080071af 	.word	0x080071af
 8007110:	080071af 	.word	0x080071af
 8007114:	080071af 	.word	0x080071af
 8007118:	080071af 	.word	0x080071af
 800711c:	080071af 	.word	0x080071af
 8007120:	080071af 	.word	0x080071af
 8007124:	080071af 	.word	0x080071af
 8007128:	080071af 	.word	0x080071af
 800712c:	080071af 	.word	0x080071af
 8007130:	080071af 	.word	0x080071af
 8007134:	080071af 	.word	0x080071af
 8007138:	080071af 	.word	0x080071af
 800713c:	080071af 	.word	0x080071af
 8007140:	080071a1 	.word	0x080071a1
 8007144:	2b40      	cmp	r3, #64	@ 0x40
 8007146:	d02e      	beq.n	80071a6 <UART_SetConfig+0xa36>
 8007148:	e031      	b.n	80071ae <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800714a:	f7fc fc9d 	bl	8003a88 <HAL_RCC_GetPCLK1Freq>
 800714e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007150:	e033      	b.n	80071ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007152:	f7fc fcaf 	bl	8003ab4 <HAL_RCC_GetPCLK2Freq>
 8007156:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007158:	e02f      	b.n	80071ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800715a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800715e:	4618      	mov	r0, r3
 8007160:	f7fd fede 	bl	8004f20 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007166:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007168:	e027      	b.n	80071ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800716a:	f107 0318 	add.w	r3, r7, #24
 800716e:	4618      	mov	r0, r3
 8007170:	f7fe f82a 	bl	80051c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007178:	e01f      	b.n	80071ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800717a:	4b2d      	ldr	r3, [pc, #180]	@ (8007230 <UART_SetConfig+0xac0>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0320 	and.w	r3, r3, #32
 8007182:	2b00      	cmp	r3, #0
 8007184:	d009      	beq.n	800719a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007186:	4b2a      	ldr	r3, [pc, #168]	@ (8007230 <UART_SetConfig+0xac0>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	08db      	lsrs	r3, r3, #3
 800718c:	f003 0303 	and.w	r3, r3, #3
 8007190:	4a28      	ldr	r2, [pc, #160]	@ (8007234 <UART_SetConfig+0xac4>)
 8007192:	fa22 f303 	lsr.w	r3, r2, r3
 8007196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007198:	e00f      	b.n	80071ba <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800719a:	4b26      	ldr	r3, [pc, #152]	@ (8007234 <UART_SetConfig+0xac4>)
 800719c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800719e:	e00c      	b.n	80071ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80071a0:	4b25      	ldr	r3, [pc, #148]	@ (8007238 <UART_SetConfig+0xac8>)
 80071a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071a4:	e009      	b.n	80071ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071ac:	e005      	b.n	80071ba <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80071ae:	2300      	movs	r3, #0
 80071b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80071b8:	bf00      	nop
    }

    if (pclk != 0U)
 80071ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d021      	beq.n	8007204 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c4:	4a1d      	ldr	r2, [pc, #116]	@ (800723c <UART_SetConfig+0xacc>)
 80071c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071ca:	461a      	mov	r2, r3
 80071cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	085b      	lsrs	r3, r3, #1
 80071d8:	441a      	add	r2, r3
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e6:	2b0f      	cmp	r3, #15
 80071e8:	d909      	bls.n	80071fe <UART_SetConfig+0xa8e>
 80071ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071f0:	d205      	bcs.n	80071fe <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f4:	b29a      	uxth	r2, r3
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	60da      	str	r2, [r3, #12]
 80071fc:	e002      	b.n	8007204 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	2201      	movs	r2, #1
 8007208:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	2201      	movs	r2, #1
 8007210:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	2200      	movs	r2, #0
 8007218:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	2200      	movs	r2, #0
 800721e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007220:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007224:	4618      	mov	r0, r3
 8007226:	3748      	adds	r7, #72	@ 0x48
 8007228:	46bd      	mov	sp, r7
 800722a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800722e:	bf00      	nop
 8007230:	58024400 	.word	0x58024400
 8007234:	03d09000 	.word	0x03d09000
 8007238:	003d0900 	.word	0x003d0900
 800723c:	0800be54 	.word	0x0800be54

08007240 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800724c:	f003 0308 	and.w	r3, r3, #8
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00a      	beq.n	800726a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	430a      	orrs	r2, r1
 8007268:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00a      	beq.n	800728c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	430a      	orrs	r2, r1
 800728a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007290:	f003 0302 	and.w	r3, r3, #2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00a      	beq.n	80072ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	430a      	orrs	r2, r1
 80072ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b2:	f003 0304 	and.w	r3, r3, #4
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d00a      	beq.n	80072d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	430a      	orrs	r2, r1
 80072ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d4:	f003 0310 	and.w	r3, r3, #16
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d00a      	beq.n	80072f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	430a      	orrs	r2, r1
 80072f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f6:	f003 0320 	and.w	r3, r3, #32
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00a      	beq.n	8007314 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	430a      	orrs	r2, r1
 8007312:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800731c:	2b00      	cmp	r3, #0
 800731e:	d01a      	beq.n	8007356 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	430a      	orrs	r2, r1
 8007334:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800733a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800733e:	d10a      	bne.n	8007356 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	430a      	orrs	r2, r1
 8007354:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00a      	beq.n	8007378 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	430a      	orrs	r2, r1
 8007376:	605a      	str	r2, [r3, #4]
  }
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b098      	sub	sp, #96	@ 0x60
 8007388:	af02      	add	r7, sp, #8
 800738a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007394:	f7fa fbc4 	bl	8001b20 <HAL_GetTick>
 8007398:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0308 	and.w	r3, r3, #8
 80073a4:	2b08      	cmp	r3, #8
 80073a6:	d12f      	bne.n	8007408 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073ac:	9300      	str	r3, [sp, #0]
 80073ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073b0:	2200      	movs	r2, #0
 80073b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 f88e 	bl	80074d8 <UART_WaitOnFlagUntilTimeout>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d022      	beq.n	8007408 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ca:	e853 3f00 	ldrex	r3, [r3]
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	461a      	mov	r2, r3
 80073de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80073e2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073e8:	e841 2300 	strex	r3, r2, [r1]
 80073ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1e6      	bne.n	80073c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2220      	movs	r2, #32
 80073f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007404:	2303      	movs	r3, #3
 8007406:	e063      	b.n	80074d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f003 0304 	and.w	r3, r3, #4
 8007412:	2b04      	cmp	r3, #4
 8007414:	d149      	bne.n	80074aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007416:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800741e:	2200      	movs	r2, #0
 8007420:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f000 f857 	bl	80074d8 <UART_WaitOnFlagUntilTimeout>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	d03c      	beq.n	80074aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007438:	e853 3f00 	ldrex	r3, [r3]
 800743c:	623b      	str	r3, [r7, #32]
   return(result);
 800743e:	6a3b      	ldr	r3, [r7, #32]
 8007440:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007444:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800744e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007450:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007456:	e841 2300 	strex	r3, r2, [r1]
 800745a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800745c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1e6      	bne.n	8007430 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	3308      	adds	r3, #8
 8007468:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	e853 3f00 	ldrex	r3, [r3]
 8007470:	60fb      	str	r3, [r7, #12]
   return(result);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f023 0301 	bic.w	r3, r3, #1
 8007478:	64bb      	str	r3, [r7, #72]	@ 0x48
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	3308      	adds	r3, #8
 8007480:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007482:	61fa      	str	r2, [r7, #28]
 8007484:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007486:	69b9      	ldr	r1, [r7, #24]
 8007488:	69fa      	ldr	r2, [r7, #28]
 800748a:	e841 2300 	strex	r3, r2, [r1]
 800748e:	617b      	str	r3, [r7, #20]
   return(result);
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d1e5      	bne.n	8007462 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2220      	movs	r2, #32
 800749a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e012      	b.n	80074d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2220      	movs	r2, #32
 80074ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2220      	movs	r2, #32
 80074b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3758      	adds	r7, #88	@ 0x58
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	603b      	str	r3, [r7, #0]
 80074e4:	4613      	mov	r3, r2
 80074e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074e8:	e04f      	b.n	800758a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f0:	d04b      	beq.n	800758a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074f2:	f7fa fb15 	bl	8001b20 <HAL_GetTick>
 80074f6:	4602      	mov	r2, r0
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	1ad3      	subs	r3, r2, r3
 80074fc:	69ba      	ldr	r2, [r7, #24]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d302      	bcc.n	8007508 <UART_WaitOnFlagUntilTimeout+0x30>
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d101      	bne.n	800750c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007508:	2303      	movs	r3, #3
 800750a:	e04e      	b.n	80075aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 0304 	and.w	r3, r3, #4
 8007516:	2b00      	cmp	r3, #0
 8007518:	d037      	beq.n	800758a <UART_WaitOnFlagUntilTimeout+0xb2>
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	2b80      	cmp	r3, #128	@ 0x80
 800751e:	d034      	beq.n	800758a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	2b40      	cmp	r3, #64	@ 0x40
 8007524:	d031      	beq.n	800758a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	69db      	ldr	r3, [r3, #28]
 800752c:	f003 0308 	and.w	r3, r3, #8
 8007530:	2b08      	cmp	r3, #8
 8007532:	d110      	bne.n	8007556 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2208      	movs	r2, #8
 800753a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800753c:	68f8      	ldr	r0, [r7, #12]
 800753e:	f000 f839 	bl	80075b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2208      	movs	r2, #8
 8007546:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2200      	movs	r2, #0
 800754e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e029      	b.n	80075aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	69db      	ldr	r3, [r3, #28]
 800755c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007560:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007564:	d111      	bne.n	800758a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800756e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007570:	68f8      	ldr	r0, [r7, #12]
 8007572:	f000 f81f 	bl	80075b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2220      	movs	r2, #32
 800757a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2200      	movs	r2, #0
 8007582:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e00f      	b.n	80075aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	69da      	ldr	r2, [r3, #28]
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	4013      	ands	r3, r2
 8007594:	68ba      	ldr	r2, [r7, #8]
 8007596:	429a      	cmp	r2, r3
 8007598:	bf0c      	ite	eq
 800759a:	2301      	moveq	r3, #1
 800759c:	2300      	movne	r3, #0
 800759e:	b2db      	uxtb	r3, r3
 80075a0:	461a      	mov	r2, r3
 80075a2:	79fb      	ldrb	r3, [r7, #7]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d0a0      	beq.n	80074ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3710      	adds	r7, #16
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
	...

080075b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b095      	sub	sp, #84	@ 0x54
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075c4:	e853 3f00 	ldrex	r3, [r3]
 80075c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	461a      	mov	r2, r3
 80075d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075da:	643b      	str	r3, [r7, #64]	@ 0x40
 80075dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075e2:	e841 2300 	strex	r3, r2, [r1]
 80075e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d1e6      	bne.n	80075bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	3308      	adds	r3, #8
 80075f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f6:	6a3b      	ldr	r3, [r7, #32]
 80075f8:	e853 3f00 	ldrex	r3, [r3]
 80075fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80075fe:	69fa      	ldr	r2, [r7, #28]
 8007600:	4b1e      	ldr	r3, [pc, #120]	@ (800767c <UART_EndRxTransfer+0xc8>)
 8007602:	4013      	ands	r3, r2
 8007604:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	3308      	adds	r3, #8
 800760c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800760e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007610:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007612:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007614:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007616:	e841 2300 	strex	r3, r2, [r1]
 800761a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800761c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800761e:	2b00      	cmp	r3, #0
 8007620:	d1e5      	bne.n	80075ee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007626:	2b01      	cmp	r3, #1
 8007628:	d118      	bne.n	800765c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	e853 3f00 	ldrex	r3, [r3]
 8007636:	60bb      	str	r3, [r7, #8]
   return(result);
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	f023 0310 	bic.w	r3, r3, #16
 800763e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	461a      	mov	r2, r3
 8007646:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007648:	61bb      	str	r3, [r7, #24]
 800764a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764c:	6979      	ldr	r1, [r7, #20]
 800764e:	69ba      	ldr	r2, [r7, #24]
 8007650:	e841 2300 	strex	r3, r2, [r1]
 8007654:	613b      	str	r3, [r7, #16]
   return(result);
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1e6      	bne.n	800762a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2220      	movs	r2, #32
 8007660:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2200      	movs	r2, #0
 8007668:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2200      	movs	r2, #0
 800766e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007670:	bf00      	nop
 8007672:	3754      	adds	r7, #84	@ 0x54
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr
 800767c:	effffffe 	.word	0xeffffffe

08007680 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800768e:	2b01      	cmp	r3, #1
 8007690:	d101      	bne.n	8007696 <HAL_UARTEx_DisableFifoMode+0x16>
 8007692:	2302      	movs	r3, #2
 8007694:	e027      	b.n	80076e6 <HAL_UARTEx_DisableFifoMode+0x66>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2201      	movs	r2, #1
 800769a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2224      	movs	r2, #36	@ 0x24
 80076a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f022 0201 	bic.w	r2, r2, #1
 80076bc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80076c4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	68fa      	ldr	r2, [r7, #12]
 80076d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2220      	movs	r2, #32
 80076d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076e4:	2300      	movs	r3, #0
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3714      	adds	r7, #20
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr

080076f2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b084      	sub	sp, #16
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
 80076fa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007702:	2b01      	cmp	r3, #1
 8007704:	d101      	bne.n	800770a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007706:	2302      	movs	r3, #2
 8007708:	e02d      	b.n	8007766 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2201      	movs	r2, #1
 800770e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2224      	movs	r2, #36	@ 0x24
 8007716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f022 0201 	bic.w	r2, r2, #1
 8007730:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	683a      	ldr	r2, [r7, #0]
 8007742:	430a      	orrs	r2, r1
 8007744:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 f850 	bl	80077ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2220      	movs	r2, #32
 8007758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007764:	2300      	movs	r3, #0
}
 8007766:	4618      	mov	r0, r3
 8007768:	3710      	adds	r7, #16
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b084      	sub	sp, #16
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
 8007776:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800777e:	2b01      	cmp	r3, #1
 8007780:	d101      	bne.n	8007786 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007782:	2302      	movs	r3, #2
 8007784:	e02d      	b.n	80077e2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2201      	movs	r2, #1
 800778a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2224      	movs	r2, #36	@ 0x24
 8007792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f022 0201 	bic.w	r2, r2, #1
 80077ac:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	430a      	orrs	r2, r1
 80077c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 f812 	bl	80077ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2220      	movs	r2, #32
 80077d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3710      	adds	r7, #16
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
	...

080077ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b085      	sub	sp, #20
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d108      	bne.n	800780e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800780c:	e031      	b.n	8007872 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800780e:	2310      	movs	r3, #16
 8007810:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007812:	2310      	movs	r3, #16
 8007814:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	0e5b      	lsrs	r3, r3, #25
 800781e:	b2db      	uxtb	r3, r3
 8007820:	f003 0307 	and.w	r3, r3, #7
 8007824:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	0f5b      	lsrs	r3, r3, #29
 800782e:	b2db      	uxtb	r3, r3
 8007830:	f003 0307 	and.w	r3, r3, #7
 8007834:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007836:	7bbb      	ldrb	r3, [r7, #14]
 8007838:	7b3a      	ldrb	r2, [r7, #12]
 800783a:	4911      	ldr	r1, [pc, #68]	@ (8007880 <UARTEx_SetNbDataToProcess+0x94>)
 800783c:	5c8a      	ldrb	r2, [r1, r2]
 800783e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007842:	7b3a      	ldrb	r2, [r7, #12]
 8007844:	490f      	ldr	r1, [pc, #60]	@ (8007884 <UARTEx_SetNbDataToProcess+0x98>)
 8007846:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007848:	fb93 f3f2 	sdiv	r3, r3, r2
 800784c:	b29a      	uxth	r2, r3
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007854:	7bfb      	ldrb	r3, [r7, #15]
 8007856:	7b7a      	ldrb	r2, [r7, #13]
 8007858:	4909      	ldr	r1, [pc, #36]	@ (8007880 <UARTEx_SetNbDataToProcess+0x94>)
 800785a:	5c8a      	ldrb	r2, [r1, r2]
 800785c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007860:	7b7a      	ldrb	r2, [r7, #13]
 8007862:	4908      	ldr	r1, [pc, #32]	@ (8007884 <UARTEx_SetNbDataToProcess+0x98>)
 8007864:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007866:	fb93 f3f2 	sdiv	r3, r3, r2
 800786a:	b29a      	uxth	r2, r3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007872:	bf00      	nop
 8007874:	3714      	adds	r7, #20
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	0800be6c 	.word	0x0800be6c
 8007884:	0800be74 	.word	0x0800be74

08007888 <__cvt>:
 8007888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800788a:	ed2d 8b02 	vpush	{d8}
 800788e:	eeb0 8b40 	vmov.f64	d8, d0
 8007892:	b085      	sub	sp, #20
 8007894:	4617      	mov	r7, r2
 8007896:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8007898:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800789a:	ee18 2a90 	vmov	r2, s17
 800789e:	f025 0520 	bic.w	r5, r5, #32
 80078a2:	2a00      	cmp	r2, #0
 80078a4:	bfb6      	itet	lt
 80078a6:	222d      	movlt	r2, #45	@ 0x2d
 80078a8:	2200      	movge	r2, #0
 80078aa:	eeb1 8b40 	vneglt.f64	d8, d0
 80078ae:	2d46      	cmp	r5, #70	@ 0x46
 80078b0:	460c      	mov	r4, r1
 80078b2:	701a      	strb	r2, [r3, #0]
 80078b4:	d004      	beq.n	80078c0 <__cvt+0x38>
 80078b6:	2d45      	cmp	r5, #69	@ 0x45
 80078b8:	d100      	bne.n	80078bc <__cvt+0x34>
 80078ba:	3401      	adds	r4, #1
 80078bc:	2102      	movs	r1, #2
 80078be:	e000      	b.n	80078c2 <__cvt+0x3a>
 80078c0:	2103      	movs	r1, #3
 80078c2:	ab03      	add	r3, sp, #12
 80078c4:	9301      	str	r3, [sp, #4]
 80078c6:	ab02      	add	r3, sp, #8
 80078c8:	9300      	str	r3, [sp, #0]
 80078ca:	4622      	mov	r2, r4
 80078cc:	4633      	mov	r3, r6
 80078ce:	eeb0 0b48 	vmov.f64	d0, d8
 80078d2:	f001 f859 	bl	8008988 <_dtoa_r>
 80078d6:	2d47      	cmp	r5, #71	@ 0x47
 80078d8:	d114      	bne.n	8007904 <__cvt+0x7c>
 80078da:	07fb      	lsls	r3, r7, #31
 80078dc:	d50a      	bpl.n	80078f4 <__cvt+0x6c>
 80078de:	1902      	adds	r2, r0, r4
 80078e0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80078e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078e8:	bf08      	it	eq
 80078ea:	9203      	streq	r2, [sp, #12]
 80078ec:	2130      	movs	r1, #48	@ 0x30
 80078ee:	9b03      	ldr	r3, [sp, #12]
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d319      	bcc.n	8007928 <__cvt+0xa0>
 80078f4:	9b03      	ldr	r3, [sp, #12]
 80078f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80078f8:	1a1b      	subs	r3, r3, r0
 80078fa:	6013      	str	r3, [r2, #0]
 80078fc:	b005      	add	sp, #20
 80078fe:	ecbd 8b02 	vpop	{d8}
 8007902:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007904:	2d46      	cmp	r5, #70	@ 0x46
 8007906:	eb00 0204 	add.w	r2, r0, r4
 800790a:	d1e9      	bne.n	80078e0 <__cvt+0x58>
 800790c:	7803      	ldrb	r3, [r0, #0]
 800790e:	2b30      	cmp	r3, #48	@ 0x30
 8007910:	d107      	bne.n	8007922 <__cvt+0x9a>
 8007912:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800791a:	bf1c      	itt	ne
 800791c:	f1c4 0401 	rsbne	r4, r4, #1
 8007920:	6034      	strne	r4, [r6, #0]
 8007922:	6833      	ldr	r3, [r6, #0]
 8007924:	441a      	add	r2, r3
 8007926:	e7db      	b.n	80078e0 <__cvt+0x58>
 8007928:	1c5c      	adds	r4, r3, #1
 800792a:	9403      	str	r4, [sp, #12]
 800792c:	7019      	strb	r1, [r3, #0]
 800792e:	e7de      	b.n	80078ee <__cvt+0x66>

08007930 <__exponent>:
 8007930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007932:	2900      	cmp	r1, #0
 8007934:	bfba      	itte	lt
 8007936:	4249      	neglt	r1, r1
 8007938:	232d      	movlt	r3, #45	@ 0x2d
 800793a:	232b      	movge	r3, #43	@ 0x2b
 800793c:	2909      	cmp	r1, #9
 800793e:	7002      	strb	r2, [r0, #0]
 8007940:	7043      	strb	r3, [r0, #1]
 8007942:	dd29      	ble.n	8007998 <__exponent+0x68>
 8007944:	f10d 0307 	add.w	r3, sp, #7
 8007948:	461d      	mov	r5, r3
 800794a:	270a      	movs	r7, #10
 800794c:	461a      	mov	r2, r3
 800794e:	fbb1 f6f7 	udiv	r6, r1, r7
 8007952:	fb07 1416 	mls	r4, r7, r6, r1
 8007956:	3430      	adds	r4, #48	@ 0x30
 8007958:	f802 4c01 	strb.w	r4, [r2, #-1]
 800795c:	460c      	mov	r4, r1
 800795e:	2c63      	cmp	r4, #99	@ 0x63
 8007960:	f103 33ff 	add.w	r3, r3, #4294967295
 8007964:	4631      	mov	r1, r6
 8007966:	dcf1      	bgt.n	800794c <__exponent+0x1c>
 8007968:	3130      	adds	r1, #48	@ 0x30
 800796a:	1e94      	subs	r4, r2, #2
 800796c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007970:	1c41      	adds	r1, r0, #1
 8007972:	4623      	mov	r3, r4
 8007974:	42ab      	cmp	r3, r5
 8007976:	d30a      	bcc.n	800798e <__exponent+0x5e>
 8007978:	f10d 0309 	add.w	r3, sp, #9
 800797c:	1a9b      	subs	r3, r3, r2
 800797e:	42ac      	cmp	r4, r5
 8007980:	bf88      	it	hi
 8007982:	2300      	movhi	r3, #0
 8007984:	3302      	adds	r3, #2
 8007986:	4403      	add	r3, r0
 8007988:	1a18      	subs	r0, r3, r0
 800798a:	b003      	add	sp, #12
 800798c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800798e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007992:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007996:	e7ed      	b.n	8007974 <__exponent+0x44>
 8007998:	2330      	movs	r3, #48	@ 0x30
 800799a:	3130      	adds	r1, #48	@ 0x30
 800799c:	7083      	strb	r3, [r0, #2]
 800799e:	70c1      	strb	r1, [r0, #3]
 80079a0:	1d03      	adds	r3, r0, #4
 80079a2:	e7f1      	b.n	8007988 <__exponent+0x58>
 80079a4:	0000      	movs	r0, r0
	...

080079a8 <_printf_float>:
 80079a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ac:	b08d      	sub	sp, #52	@ 0x34
 80079ae:	460c      	mov	r4, r1
 80079b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80079b4:	4616      	mov	r6, r2
 80079b6:	461f      	mov	r7, r3
 80079b8:	4605      	mov	r5, r0
 80079ba:	f000 fed1 	bl	8008760 <_localeconv_r>
 80079be:	f8d0 b000 	ldr.w	fp, [r0]
 80079c2:	4658      	mov	r0, fp
 80079c4:	f7f8 fcdc 	bl	8000380 <strlen>
 80079c8:	2300      	movs	r3, #0
 80079ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80079cc:	f8d8 3000 	ldr.w	r3, [r8]
 80079d0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80079d4:	6822      	ldr	r2, [r4, #0]
 80079d6:	9005      	str	r0, [sp, #20]
 80079d8:	3307      	adds	r3, #7
 80079da:	f023 0307 	bic.w	r3, r3, #7
 80079de:	f103 0108 	add.w	r1, r3, #8
 80079e2:	f8c8 1000 	str.w	r1, [r8]
 80079e6:	ed93 0b00 	vldr	d0, [r3]
 80079ea:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007c48 <_printf_float+0x2a0>
 80079ee:	eeb0 7bc0 	vabs.f64	d7, d0
 80079f2:	eeb4 7b46 	vcmp.f64	d7, d6
 80079f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079fa:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80079fe:	dd24      	ble.n	8007a4a <_printf_float+0xa2>
 8007a00:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a08:	d502      	bpl.n	8007a10 <_printf_float+0x68>
 8007a0a:	232d      	movs	r3, #45	@ 0x2d
 8007a0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a10:	498f      	ldr	r1, [pc, #572]	@ (8007c50 <_printf_float+0x2a8>)
 8007a12:	4b90      	ldr	r3, [pc, #576]	@ (8007c54 <_printf_float+0x2ac>)
 8007a14:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007a18:	bf8c      	ite	hi
 8007a1a:	4688      	movhi	r8, r1
 8007a1c:	4698      	movls	r8, r3
 8007a1e:	f022 0204 	bic.w	r2, r2, #4
 8007a22:	2303      	movs	r3, #3
 8007a24:	6123      	str	r3, [r4, #16]
 8007a26:	6022      	str	r2, [r4, #0]
 8007a28:	f04f 0a00 	mov.w	sl, #0
 8007a2c:	9700      	str	r7, [sp, #0]
 8007a2e:	4633      	mov	r3, r6
 8007a30:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007a32:	4621      	mov	r1, r4
 8007a34:	4628      	mov	r0, r5
 8007a36:	f000 f9d1 	bl	8007ddc <_printf_common>
 8007a3a:	3001      	adds	r0, #1
 8007a3c:	f040 8089 	bne.w	8007b52 <_printf_float+0x1aa>
 8007a40:	f04f 30ff 	mov.w	r0, #4294967295
 8007a44:	b00d      	add	sp, #52	@ 0x34
 8007a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a4a:	eeb4 0b40 	vcmp.f64	d0, d0
 8007a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a52:	d709      	bvc.n	8007a68 <_printf_float+0xc0>
 8007a54:	ee10 3a90 	vmov	r3, s1
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	bfbc      	itt	lt
 8007a5c:	232d      	movlt	r3, #45	@ 0x2d
 8007a5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007a62:	497d      	ldr	r1, [pc, #500]	@ (8007c58 <_printf_float+0x2b0>)
 8007a64:	4b7d      	ldr	r3, [pc, #500]	@ (8007c5c <_printf_float+0x2b4>)
 8007a66:	e7d5      	b.n	8007a14 <_printf_float+0x6c>
 8007a68:	6863      	ldr	r3, [r4, #4]
 8007a6a:	1c59      	adds	r1, r3, #1
 8007a6c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007a70:	d139      	bne.n	8007ae6 <_printf_float+0x13e>
 8007a72:	2306      	movs	r3, #6
 8007a74:	6063      	str	r3, [r4, #4]
 8007a76:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	6022      	str	r2, [r4, #0]
 8007a7e:	9303      	str	r3, [sp, #12]
 8007a80:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a82:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007a86:	ab09      	add	r3, sp, #36	@ 0x24
 8007a88:	9300      	str	r3, [sp, #0]
 8007a8a:	6861      	ldr	r1, [r4, #4]
 8007a8c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007a90:	4628      	mov	r0, r5
 8007a92:	f7ff fef9 	bl	8007888 <__cvt>
 8007a96:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007a9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a9c:	4680      	mov	r8, r0
 8007a9e:	d129      	bne.n	8007af4 <_printf_float+0x14c>
 8007aa0:	1cc8      	adds	r0, r1, #3
 8007aa2:	db02      	blt.n	8007aaa <_printf_float+0x102>
 8007aa4:	6863      	ldr	r3, [r4, #4]
 8007aa6:	4299      	cmp	r1, r3
 8007aa8:	dd41      	ble.n	8007b2e <_printf_float+0x186>
 8007aaa:	f1a9 0902 	sub.w	r9, r9, #2
 8007aae:	fa5f f989 	uxtb.w	r9, r9
 8007ab2:	3901      	subs	r1, #1
 8007ab4:	464a      	mov	r2, r9
 8007ab6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007aba:	9109      	str	r1, [sp, #36]	@ 0x24
 8007abc:	f7ff ff38 	bl	8007930 <__exponent>
 8007ac0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ac2:	1813      	adds	r3, r2, r0
 8007ac4:	2a01      	cmp	r2, #1
 8007ac6:	4682      	mov	sl, r0
 8007ac8:	6123      	str	r3, [r4, #16]
 8007aca:	dc02      	bgt.n	8007ad2 <_printf_float+0x12a>
 8007acc:	6822      	ldr	r2, [r4, #0]
 8007ace:	07d2      	lsls	r2, r2, #31
 8007ad0:	d501      	bpl.n	8007ad6 <_printf_float+0x12e>
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	6123      	str	r3, [r4, #16]
 8007ad6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d0a6      	beq.n	8007a2c <_printf_float+0x84>
 8007ade:	232d      	movs	r3, #45	@ 0x2d
 8007ae0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ae4:	e7a2      	b.n	8007a2c <_printf_float+0x84>
 8007ae6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007aea:	d1c4      	bne.n	8007a76 <_printf_float+0xce>
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1c2      	bne.n	8007a76 <_printf_float+0xce>
 8007af0:	2301      	movs	r3, #1
 8007af2:	e7bf      	b.n	8007a74 <_printf_float+0xcc>
 8007af4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007af8:	d9db      	bls.n	8007ab2 <_printf_float+0x10a>
 8007afa:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007afe:	d118      	bne.n	8007b32 <_printf_float+0x18a>
 8007b00:	2900      	cmp	r1, #0
 8007b02:	6863      	ldr	r3, [r4, #4]
 8007b04:	dd0b      	ble.n	8007b1e <_printf_float+0x176>
 8007b06:	6121      	str	r1, [r4, #16]
 8007b08:	b913      	cbnz	r3, 8007b10 <_printf_float+0x168>
 8007b0a:	6822      	ldr	r2, [r4, #0]
 8007b0c:	07d0      	lsls	r0, r2, #31
 8007b0e:	d502      	bpl.n	8007b16 <_printf_float+0x16e>
 8007b10:	3301      	adds	r3, #1
 8007b12:	440b      	add	r3, r1
 8007b14:	6123      	str	r3, [r4, #16]
 8007b16:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007b18:	f04f 0a00 	mov.w	sl, #0
 8007b1c:	e7db      	b.n	8007ad6 <_printf_float+0x12e>
 8007b1e:	b913      	cbnz	r3, 8007b26 <_printf_float+0x17e>
 8007b20:	6822      	ldr	r2, [r4, #0]
 8007b22:	07d2      	lsls	r2, r2, #31
 8007b24:	d501      	bpl.n	8007b2a <_printf_float+0x182>
 8007b26:	3302      	adds	r3, #2
 8007b28:	e7f4      	b.n	8007b14 <_printf_float+0x16c>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e7f2      	b.n	8007b14 <_printf_float+0x16c>
 8007b2e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007b32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b34:	4299      	cmp	r1, r3
 8007b36:	db05      	blt.n	8007b44 <_printf_float+0x19c>
 8007b38:	6823      	ldr	r3, [r4, #0]
 8007b3a:	6121      	str	r1, [r4, #16]
 8007b3c:	07d8      	lsls	r0, r3, #31
 8007b3e:	d5ea      	bpl.n	8007b16 <_printf_float+0x16e>
 8007b40:	1c4b      	adds	r3, r1, #1
 8007b42:	e7e7      	b.n	8007b14 <_printf_float+0x16c>
 8007b44:	2900      	cmp	r1, #0
 8007b46:	bfd4      	ite	le
 8007b48:	f1c1 0202 	rsble	r2, r1, #2
 8007b4c:	2201      	movgt	r2, #1
 8007b4e:	4413      	add	r3, r2
 8007b50:	e7e0      	b.n	8007b14 <_printf_float+0x16c>
 8007b52:	6823      	ldr	r3, [r4, #0]
 8007b54:	055a      	lsls	r2, r3, #21
 8007b56:	d407      	bmi.n	8007b68 <_printf_float+0x1c0>
 8007b58:	6923      	ldr	r3, [r4, #16]
 8007b5a:	4642      	mov	r2, r8
 8007b5c:	4631      	mov	r1, r6
 8007b5e:	4628      	mov	r0, r5
 8007b60:	47b8      	blx	r7
 8007b62:	3001      	adds	r0, #1
 8007b64:	d12a      	bne.n	8007bbc <_printf_float+0x214>
 8007b66:	e76b      	b.n	8007a40 <_printf_float+0x98>
 8007b68:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007b6c:	f240 80e0 	bls.w	8007d30 <_printf_float+0x388>
 8007b70:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007b74:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b7c:	d133      	bne.n	8007be6 <_printf_float+0x23e>
 8007b7e:	4a38      	ldr	r2, [pc, #224]	@ (8007c60 <_printf_float+0x2b8>)
 8007b80:	2301      	movs	r3, #1
 8007b82:	4631      	mov	r1, r6
 8007b84:	4628      	mov	r0, r5
 8007b86:	47b8      	blx	r7
 8007b88:	3001      	adds	r0, #1
 8007b8a:	f43f af59 	beq.w	8007a40 <_printf_float+0x98>
 8007b8e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007b92:	4543      	cmp	r3, r8
 8007b94:	db02      	blt.n	8007b9c <_printf_float+0x1f4>
 8007b96:	6823      	ldr	r3, [r4, #0]
 8007b98:	07d8      	lsls	r0, r3, #31
 8007b9a:	d50f      	bpl.n	8007bbc <_printf_float+0x214>
 8007b9c:	9b05      	ldr	r3, [sp, #20]
 8007b9e:	465a      	mov	r2, fp
 8007ba0:	4631      	mov	r1, r6
 8007ba2:	4628      	mov	r0, r5
 8007ba4:	47b8      	blx	r7
 8007ba6:	3001      	adds	r0, #1
 8007ba8:	f43f af4a 	beq.w	8007a40 <_printf_float+0x98>
 8007bac:	f04f 0900 	mov.w	r9, #0
 8007bb0:	f108 38ff 	add.w	r8, r8, #4294967295
 8007bb4:	f104 0a1a 	add.w	sl, r4, #26
 8007bb8:	45c8      	cmp	r8, r9
 8007bba:	dc09      	bgt.n	8007bd0 <_printf_float+0x228>
 8007bbc:	6823      	ldr	r3, [r4, #0]
 8007bbe:	079b      	lsls	r3, r3, #30
 8007bc0:	f100 8107 	bmi.w	8007dd2 <_printf_float+0x42a>
 8007bc4:	68e0      	ldr	r0, [r4, #12]
 8007bc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bc8:	4298      	cmp	r0, r3
 8007bca:	bfb8      	it	lt
 8007bcc:	4618      	movlt	r0, r3
 8007bce:	e739      	b.n	8007a44 <_printf_float+0x9c>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	4652      	mov	r2, sl
 8007bd4:	4631      	mov	r1, r6
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	47b8      	blx	r7
 8007bda:	3001      	adds	r0, #1
 8007bdc:	f43f af30 	beq.w	8007a40 <_printf_float+0x98>
 8007be0:	f109 0901 	add.w	r9, r9, #1
 8007be4:	e7e8      	b.n	8007bb8 <_printf_float+0x210>
 8007be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	dc3b      	bgt.n	8007c64 <_printf_float+0x2bc>
 8007bec:	4a1c      	ldr	r2, [pc, #112]	@ (8007c60 <_printf_float+0x2b8>)
 8007bee:	2301      	movs	r3, #1
 8007bf0:	4631      	mov	r1, r6
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	47b8      	blx	r7
 8007bf6:	3001      	adds	r0, #1
 8007bf8:	f43f af22 	beq.w	8007a40 <_printf_float+0x98>
 8007bfc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007c00:	ea59 0303 	orrs.w	r3, r9, r3
 8007c04:	d102      	bne.n	8007c0c <_printf_float+0x264>
 8007c06:	6823      	ldr	r3, [r4, #0]
 8007c08:	07d9      	lsls	r1, r3, #31
 8007c0a:	d5d7      	bpl.n	8007bbc <_printf_float+0x214>
 8007c0c:	9b05      	ldr	r3, [sp, #20]
 8007c0e:	465a      	mov	r2, fp
 8007c10:	4631      	mov	r1, r6
 8007c12:	4628      	mov	r0, r5
 8007c14:	47b8      	blx	r7
 8007c16:	3001      	adds	r0, #1
 8007c18:	f43f af12 	beq.w	8007a40 <_printf_float+0x98>
 8007c1c:	f04f 0a00 	mov.w	sl, #0
 8007c20:	f104 0b1a 	add.w	fp, r4, #26
 8007c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c26:	425b      	negs	r3, r3
 8007c28:	4553      	cmp	r3, sl
 8007c2a:	dc01      	bgt.n	8007c30 <_printf_float+0x288>
 8007c2c:	464b      	mov	r3, r9
 8007c2e:	e794      	b.n	8007b5a <_printf_float+0x1b2>
 8007c30:	2301      	movs	r3, #1
 8007c32:	465a      	mov	r2, fp
 8007c34:	4631      	mov	r1, r6
 8007c36:	4628      	mov	r0, r5
 8007c38:	47b8      	blx	r7
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	f43f af00 	beq.w	8007a40 <_printf_float+0x98>
 8007c40:	f10a 0a01 	add.w	sl, sl, #1
 8007c44:	e7ee      	b.n	8007c24 <_printf_float+0x27c>
 8007c46:	bf00      	nop
 8007c48:	ffffffff 	.word	0xffffffff
 8007c4c:	7fefffff 	.word	0x7fefffff
 8007c50:	0800be80 	.word	0x0800be80
 8007c54:	0800be7c 	.word	0x0800be7c
 8007c58:	0800be88 	.word	0x0800be88
 8007c5c:	0800be84 	.word	0x0800be84
 8007c60:	0800be8c 	.word	0x0800be8c
 8007c64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c66:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007c6a:	4553      	cmp	r3, sl
 8007c6c:	bfa8      	it	ge
 8007c6e:	4653      	movge	r3, sl
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	4699      	mov	r9, r3
 8007c74:	dc37      	bgt.n	8007ce6 <_printf_float+0x33e>
 8007c76:	2300      	movs	r3, #0
 8007c78:	9307      	str	r3, [sp, #28]
 8007c7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c7e:	f104 021a 	add.w	r2, r4, #26
 8007c82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c84:	9907      	ldr	r1, [sp, #28]
 8007c86:	9306      	str	r3, [sp, #24]
 8007c88:	eba3 0309 	sub.w	r3, r3, r9
 8007c8c:	428b      	cmp	r3, r1
 8007c8e:	dc31      	bgt.n	8007cf4 <_printf_float+0x34c>
 8007c90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c92:	459a      	cmp	sl, r3
 8007c94:	dc3b      	bgt.n	8007d0e <_printf_float+0x366>
 8007c96:	6823      	ldr	r3, [r4, #0]
 8007c98:	07da      	lsls	r2, r3, #31
 8007c9a:	d438      	bmi.n	8007d0e <_printf_float+0x366>
 8007c9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c9e:	ebaa 0903 	sub.w	r9, sl, r3
 8007ca2:	9b06      	ldr	r3, [sp, #24]
 8007ca4:	ebaa 0303 	sub.w	r3, sl, r3
 8007ca8:	4599      	cmp	r9, r3
 8007caa:	bfa8      	it	ge
 8007cac:	4699      	movge	r9, r3
 8007cae:	f1b9 0f00 	cmp.w	r9, #0
 8007cb2:	dc34      	bgt.n	8007d1e <_printf_float+0x376>
 8007cb4:	f04f 0800 	mov.w	r8, #0
 8007cb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cbc:	f104 0b1a 	add.w	fp, r4, #26
 8007cc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc2:	ebaa 0303 	sub.w	r3, sl, r3
 8007cc6:	eba3 0309 	sub.w	r3, r3, r9
 8007cca:	4543      	cmp	r3, r8
 8007ccc:	f77f af76 	ble.w	8007bbc <_printf_float+0x214>
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	465a      	mov	r2, fp
 8007cd4:	4631      	mov	r1, r6
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	47b8      	blx	r7
 8007cda:	3001      	adds	r0, #1
 8007cdc:	f43f aeb0 	beq.w	8007a40 <_printf_float+0x98>
 8007ce0:	f108 0801 	add.w	r8, r8, #1
 8007ce4:	e7ec      	b.n	8007cc0 <_printf_float+0x318>
 8007ce6:	4642      	mov	r2, r8
 8007ce8:	4631      	mov	r1, r6
 8007cea:	4628      	mov	r0, r5
 8007cec:	47b8      	blx	r7
 8007cee:	3001      	adds	r0, #1
 8007cf0:	d1c1      	bne.n	8007c76 <_printf_float+0x2ce>
 8007cf2:	e6a5      	b.n	8007a40 <_printf_float+0x98>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	4631      	mov	r1, r6
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	9206      	str	r2, [sp, #24]
 8007cfc:	47b8      	blx	r7
 8007cfe:	3001      	adds	r0, #1
 8007d00:	f43f ae9e 	beq.w	8007a40 <_printf_float+0x98>
 8007d04:	9b07      	ldr	r3, [sp, #28]
 8007d06:	9a06      	ldr	r2, [sp, #24]
 8007d08:	3301      	adds	r3, #1
 8007d0a:	9307      	str	r3, [sp, #28]
 8007d0c:	e7b9      	b.n	8007c82 <_printf_float+0x2da>
 8007d0e:	9b05      	ldr	r3, [sp, #20]
 8007d10:	465a      	mov	r2, fp
 8007d12:	4631      	mov	r1, r6
 8007d14:	4628      	mov	r0, r5
 8007d16:	47b8      	blx	r7
 8007d18:	3001      	adds	r0, #1
 8007d1a:	d1bf      	bne.n	8007c9c <_printf_float+0x2f4>
 8007d1c:	e690      	b.n	8007a40 <_printf_float+0x98>
 8007d1e:	9a06      	ldr	r2, [sp, #24]
 8007d20:	464b      	mov	r3, r9
 8007d22:	4442      	add	r2, r8
 8007d24:	4631      	mov	r1, r6
 8007d26:	4628      	mov	r0, r5
 8007d28:	47b8      	blx	r7
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	d1c2      	bne.n	8007cb4 <_printf_float+0x30c>
 8007d2e:	e687      	b.n	8007a40 <_printf_float+0x98>
 8007d30:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8007d34:	f1b9 0f01 	cmp.w	r9, #1
 8007d38:	dc01      	bgt.n	8007d3e <_printf_float+0x396>
 8007d3a:	07db      	lsls	r3, r3, #31
 8007d3c:	d536      	bpl.n	8007dac <_printf_float+0x404>
 8007d3e:	2301      	movs	r3, #1
 8007d40:	4642      	mov	r2, r8
 8007d42:	4631      	mov	r1, r6
 8007d44:	4628      	mov	r0, r5
 8007d46:	47b8      	blx	r7
 8007d48:	3001      	adds	r0, #1
 8007d4a:	f43f ae79 	beq.w	8007a40 <_printf_float+0x98>
 8007d4e:	9b05      	ldr	r3, [sp, #20]
 8007d50:	465a      	mov	r2, fp
 8007d52:	4631      	mov	r1, r6
 8007d54:	4628      	mov	r0, r5
 8007d56:	47b8      	blx	r7
 8007d58:	3001      	adds	r0, #1
 8007d5a:	f43f ae71 	beq.w	8007a40 <_printf_float+0x98>
 8007d5e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007d62:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d6a:	f109 39ff 	add.w	r9, r9, #4294967295
 8007d6e:	d018      	beq.n	8007da2 <_printf_float+0x3fa>
 8007d70:	464b      	mov	r3, r9
 8007d72:	f108 0201 	add.w	r2, r8, #1
 8007d76:	4631      	mov	r1, r6
 8007d78:	4628      	mov	r0, r5
 8007d7a:	47b8      	blx	r7
 8007d7c:	3001      	adds	r0, #1
 8007d7e:	d10c      	bne.n	8007d9a <_printf_float+0x3f2>
 8007d80:	e65e      	b.n	8007a40 <_printf_float+0x98>
 8007d82:	2301      	movs	r3, #1
 8007d84:	465a      	mov	r2, fp
 8007d86:	4631      	mov	r1, r6
 8007d88:	4628      	mov	r0, r5
 8007d8a:	47b8      	blx	r7
 8007d8c:	3001      	adds	r0, #1
 8007d8e:	f43f ae57 	beq.w	8007a40 <_printf_float+0x98>
 8007d92:	f108 0801 	add.w	r8, r8, #1
 8007d96:	45c8      	cmp	r8, r9
 8007d98:	dbf3      	blt.n	8007d82 <_printf_float+0x3da>
 8007d9a:	4653      	mov	r3, sl
 8007d9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007da0:	e6dc      	b.n	8007b5c <_printf_float+0x1b4>
 8007da2:	f04f 0800 	mov.w	r8, #0
 8007da6:	f104 0b1a 	add.w	fp, r4, #26
 8007daa:	e7f4      	b.n	8007d96 <_printf_float+0x3ee>
 8007dac:	2301      	movs	r3, #1
 8007dae:	4642      	mov	r2, r8
 8007db0:	e7e1      	b.n	8007d76 <_printf_float+0x3ce>
 8007db2:	2301      	movs	r3, #1
 8007db4:	464a      	mov	r2, r9
 8007db6:	4631      	mov	r1, r6
 8007db8:	4628      	mov	r0, r5
 8007dba:	47b8      	blx	r7
 8007dbc:	3001      	adds	r0, #1
 8007dbe:	f43f ae3f 	beq.w	8007a40 <_printf_float+0x98>
 8007dc2:	f108 0801 	add.w	r8, r8, #1
 8007dc6:	68e3      	ldr	r3, [r4, #12]
 8007dc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dca:	1a5b      	subs	r3, r3, r1
 8007dcc:	4543      	cmp	r3, r8
 8007dce:	dcf0      	bgt.n	8007db2 <_printf_float+0x40a>
 8007dd0:	e6f8      	b.n	8007bc4 <_printf_float+0x21c>
 8007dd2:	f04f 0800 	mov.w	r8, #0
 8007dd6:	f104 0919 	add.w	r9, r4, #25
 8007dda:	e7f4      	b.n	8007dc6 <_printf_float+0x41e>

08007ddc <_printf_common>:
 8007ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007de0:	4616      	mov	r6, r2
 8007de2:	4698      	mov	r8, r3
 8007de4:	688a      	ldr	r2, [r1, #8]
 8007de6:	690b      	ldr	r3, [r1, #16]
 8007de8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007dec:	4293      	cmp	r3, r2
 8007dee:	bfb8      	it	lt
 8007df0:	4613      	movlt	r3, r2
 8007df2:	6033      	str	r3, [r6, #0]
 8007df4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007df8:	4607      	mov	r7, r0
 8007dfa:	460c      	mov	r4, r1
 8007dfc:	b10a      	cbz	r2, 8007e02 <_printf_common+0x26>
 8007dfe:	3301      	adds	r3, #1
 8007e00:	6033      	str	r3, [r6, #0]
 8007e02:	6823      	ldr	r3, [r4, #0]
 8007e04:	0699      	lsls	r1, r3, #26
 8007e06:	bf42      	ittt	mi
 8007e08:	6833      	ldrmi	r3, [r6, #0]
 8007e0a:	3302      	addmi	r3, #2
 8007e0c:	6033      	strmi	r3, [r6, #0]
 8007e0e:	6825      	ldr	r5, [r4, #0]
 8007e10:	f015 0506 	ands.w	r5, r5, #6
 8007e14:	d106      	bne.n	8007e24 <_printf_common+0x48>
 8007e16:	f104 0a19 	add.w	sl, r4, #25
 8007e1a:	68e3      	ldr	r3, [r4, #12]
 8007e1c:	6832      	ldr	r2, [r6, #0]
 8007e1e:	1a9b      	subs	r3, r3, r2
 8007e20:	42ab      	cmp	r3, r5
 8007e22:	dc26      	bgt.n	8007e72 <_printf_common+0x96>
 8007e24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e28:	6822      	ldr	r2, [r4, #0]
 8007e2a:	3b00      	subs	r3, #0
 8007e2c:	bf18      	it	ne
 8007e2e:	2301      	movne	r3, #1
 8007e30:	0692      	lsls	r2, r2, #26
 8007e32:	d42b      	bmi.n	8007e8c <_printf_common+0xb0>
 8007e34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007e38:	4641      	mov	r1, r8
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	47c8      	blx	r9
 8007e3e:	3001      	adds	r0, #1
 8007e40:	d01e      	beq.n	8007e80 <_printf_common+0xa4>
 8007e42:	6823      	ldr	r3, [r4, #0]
 8007e44:	6922      	ldr	r2, [r4, #16]
 8007e46:	f003 0306 	and.w	r3, r3, #6
 8007e4a:	2b04      	cmp	r3, #4
 8007e4c:	bf02      	ittt	eq
 8007e4e:	68e5      	ldreq	r5, [r4, #12]
 8007e50:	6833      	ldreq	r3, [r6, #0]
 8007e52:	1aed      	subeq	r5, r5, r3
 8007e54:	68a3      	ldr	r3, [r4, #8]
 8007e56:	bf0c      	ite	eq
 8007e58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e5c:	2500      	movne	r5, #0
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	bfc4      	itt	gt
 8007e62:	1a9b      	subgt	r3, r3, r2
 8007e64:	18ed      	addgt	r5, r5, r3
 8007e66:	2600      	movs	r6, #0
 8007e68:	341a      	adds	r4, #26
 8007e6a:	42b5      	cmp	r5, r6
 8007e6c:	d11a      	bne.n	8007ea4 <_printf_common+0xc8>
 8007e6e:	2000      	movs	r0, #0
 8007e70:	e008      	b.n	8007e84 <_printf_common+0xa8>
 8007e72:	2301      	movs	r3, #1
 8007e74:	4652      	mov	r2, sl
 8007e76:	4641      	mov	r1, r8
 8007e78:	4638      	mov	r0, r7
 8007e7a:	47c8      	blx	r9
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	d103      	bne.n	8007e88 <_printf_common+0xac>
 8007e80:	f04f 30ff 	mov.w	r0, #4294967295
 8007e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e88:	3501      	adds	r5, #1
 8007e8a:	e7c6      	b.n	8007e1a <_printf_common+0x3e>
 8007e8c:	18e1      	adds	r1, r4, r3
 8007e8e:	1c5a      	adds	r2, r3, #1
 8007e90:	2030      	movs	r0, #48	@ 0x30
 8007e92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e96:	4422      	add	r2, r4
 8007e98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ea0:	3302      	adds	r3, #2
 8007ea2:	e7c7      	b.n	8007e34 <_printf_common+0x58>
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	4622      	mov	r2, r4
 8007ea8:	4641      	mov	r1, r8
 8007eaa:	4638      	mov	r0, r7
 8007eac:	47c8      	blx	r9
 8007eae:	3001      	adds	r0, #1
 8007eb0:	d0e6      	beq.n	8007e80 <_printf_common+0xa4>
 8007eb2:	3601      	adds	r6, #1
 8007eb4:	e7d9      	b.n	8007e6a <_printf_common+0x8e>
	...

08007eb8 <_printf_i>:
 8007eb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ebc:	7e0f      	ldrb	r7, [r1, #24]
 8007ebe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ec0:	2f78      	cmp	r7, #120	@ 0x78
 8007ec2:	4691      	mov	r9, r2
 8007ec4:	4680      	mov	r8, r0
 8007ec6:	460c      	mov	r4, r1
 8007ec8:	469a      	mov	sl, r3
 8007eca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ece:	d807      	bhi.n	8007ee0 <_printf_i+0x28>
 8007ed0:	2f62      	cmp	r7, #98	@ 0x62
 8007ed2:	d80a      	bhi.n	8007eea <_printf_i+0x32>
 8007ed4:	2f00      	cmp	r7, #0
 8007ed6:	f000 80d1 	beq.w	800807c <_printf_i+0x1c4>
 8007eda:	2f58      	cmp	r7, #88	@ 0x58
 8007edc:	f000 80b8 	beq.w	8008050 <_printf_i+0x198>
 8007ee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ee4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007ee8:	e03a      	b.n	8007f60 <_printf_i+0xa8>
 8007eea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007eee:	2b15      	cmp	r3, #21
 8007ef0:	d8f6      	bhi.n	8007ee0 <_printf_i+0x28>
 8007ef2:	a101      	add	r1, pc, #4	@ (adr r1, 8007ef8 <_printf_i+0x40>)
 8007ef4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ef8:	08007f51 	.word	0x08007f51
 8007efc:	08007f65 	.word	0x08007f65
 8007f00:	08007ee1 	.word	0x08007ee1
 8007f04:	08007ee1 	.word	0x08007ee1
 8007f08:	08007ee1 	.word	0x08007ee1
 8007f0c:	08007ee1 	.word	0x08007ee1
 8007f10:	08007f65 	.word	0x08007f65
 8007f14:	08007ee1 	.word	0x08007ee1
 8007f18:	08007ee1 	.word	0x08007ee1
 8007f1c:	08007ee1 	.word	0x08007ee1
 8007f20:	08007ee1 	.word	0x08007ee1
 8007f24:	08008063 	.word	0x08008063
 8007f28:	08007f8f 	.word	0x08007f8f
 8007f2c:	0800801d 	.word	0x0800801d
 8007f30:	08007ee1 	.word	0x08007ee1
 8007f34:	08007ee1 	.word	0x08007ee1
 8007f38:	08008085 	.word	0x08008085
 8007f3c:	08007ee1 	.word	0x08007ee1
 8007f40:	08007f8f 	.word	0x08007f8f
 8007f44:	08007ee1 	.word	0x08007ee1
 8007f48:	08007ee1 	.word	0x08007ee1
 8007f4c:	08008025 	.word	0x08008025
 8007f50:	6833      	ldr	r3, [r6, #0]
 8007f52:	1d1a      	adds	r2, r3, #4
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	6032      	str	r2, [r6, #0]
 8007f58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f60:	2301      	movs	r3, #1
 8007f62:	e09c      	b.n	800809e <_printf_i+0x1e6>
 8007f64:	6833      	ldr	r3, [r6, #0]
 8007f66:	6820      	ldr	r0, [r4, #0]
 8007f68:	1d19      	adds	r1, r3, #4
 8007f6a:	6031      	str	r1, [r6, #0]
 8007f6c:	0606      	lsls	r6, r0, #24
 8007f6e:	d501      	bpl.n	8007f74 <_printf_i+0xbc>
 8007f70:	681d      	ldr	r5, [r3, #0]
 8007f72:	e003      	b.n	8007f7c <_printf_i+0xc4>
 8007f74:	0645      	lsls	r5, r0, #25
 8007f76:	d5fb      	bpl.n	8007f70 <_printf_i+0xb8>
 8007f78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f7c:	2d00      	cmp	r5, #0
 8007f7e:	da03      	bge.n	8007f88 <_printf_i+0xd0>
 8007f80:	232d      	movs	r3, #45	@ 0x2d
 8007f82:	426d      	negs	r5, r5
 8007f84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f88:	4858      	ldr	r0, [pc, #352]	@ (80080ec <_printf_i+0x234>)
 8007f8a:	230a      	movs	r3, #10
 8007f8c:	e011      	b.n	8007fb2 <_printf_i+0xfa>
 8007f8e:	6821      	ldr	r1, [r4, #0]
 8007f90:	6833      	ldr	r3, [r6, #0]
 8007f92:	0608      	lsls	r0, r1, #24
 8007f94:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f98:	d402      	bmi.n	8007fa0 <_printf_i+0xe8>
 8007f9a:	0649      	lsls	r1, r1, #25
 8007f9c:	bf48      	it	mi
 8007f9e:	b2ad      	uxthmi	r5, r5
 8007fa0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007fa2:	4852      	ldr	r0, [pc, #328]	@ (80080ec <_printf_i+0x234>)
 8007fa4:	6033      	str	r3, [r6, #0]
 8007fa6:	bf14      	ite	ne
 8007fa8:	230a      	movne	r3, #10
 8007faa:	2308      	moveq	r3, #8
 8007fac:	2100      	movs	r1, #0
 8007fae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007fb2:	6866      	ldr	r6, [r4, #4]
 8007fb4:	60a6      	str	r6, [r4, #8]
 8007fb6:	2e00      	cmp	r6, #0
 8007fb8:	db05      	blt.n	8007fc6 <_printf_i+0x10e>
 8007fba:	6821      	ldr	r1, [r4, #0]
 8007fbc:	432e      	orrs	r6, r5
 8007fbe:	f021 0104 	bic.w	r1, r1, #4
 8007fc2:	6021      	str	r1, [r4, #0]
 8007fc4:	d04b      	beq.n	800805e <_printf_i+0x1a6>
 8007fc6:	4616      	mov	r6, r2
 8007fc8:	fbb5 f1f3 	udiv	r1, r5, r3
 8007fcc:	fb03 5711 	mls	r7, r3, r1, r5
 8007fd0:	5dc7      	ldrb	r7, [r0, r7]
 8007fd2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007fd6:	462f      	mov	r7, r5
 8007fd8:	42bb      	cmp	r3, r7
 8007fda:	460d      	mov	r5, r1
 8007fdc:	d9f4      	bls.n	8007fc8 <_printf_i+0x110>
 8007fde:	2b08      	cmp	r3, #8
 8007fe0:	d10b      	bne.n	8007ffa <_printf_i+0x142>
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	07df      	lsls	r7, r3, #31
 8007fe6:	d508      	bpl.n	8007ffa <_printf_i+0x142>
 8007fe8:	6923      	ldr	r3, [r4, #16]
 8007fea:	6861      	ldr	r1, [r4, #4]
 8007fec:	4299      	cmp	r1, r3
 8007fee:	bfde      	ittt	le
 8007ff0:	2330      	movle	r3, #48	@ 0x30
 8007ff2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ff6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007ffa:	1b92      	subs	r2, r2, r6
 8007ffc:	6122      	str	r2, [r4, #16]
 8007ffe:	f8cd a000 	str.w	sl, [sp]
 8008002:	464b      	mov	r3, r9
 8008004:	aa03      	add	r2, sp, #12
 8008006:	4621      	mov	r1, r4
 8008008:	4640      	mov	r0, r8
 800800a:	f7ff fee7 	bl	8007ddc <_printf_common>
 800800e:	3001      	adds	r0, #1
 8008010:	d14a      	bne.n	80080a8 <_printf_i+0x1f0>
 8008012:	f04f 30ff 	mov.w	r0, #4294967295
 8008016:	b004      	add	sp, #16
 8008018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800801c:	6823      	ldr	r3, [r4, #0]
 800801e:	f043 0320 	orr.w	r3, r3, #32
 8008022:	6023      	str	r3, [r4, #0]
 8008024:	4832      	ldr	r0, [pc, #200]	@ (80080f0 <_printf_i+0x238>)
 8008026:	2778      	movs	r7, #120	@ 0x78
 8008028:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800802c:	6823      	ldr	r3, [r4, #0]
 800802e:	6831      	ldr	r1, [r6, #0]
 8008030:	061f      	lsls	r7, r3, #24
 8008032:	f851 5b04 	ldr.w	r5, [r1], #4
 8008036:	d402      	bmi.n	800803e <_printf_i+0x186>
 8008038:	065f      	lsls	r7, r3, #25
 800803a:	bf48      	it	mi
 800803c:	b2ad      	uxthmi	r5, r5
 800803e:	6031      	str	r1, [r6, #0]
 8008040:	07d9      	lsls	r1, r3, #31
 8008042:	bf44      	itt	mi
 8008044:	f043 0320 	orrmi.w	r3, r3, #32
 8008048:	6023      	strmi	r3, [r4, #0]
 800804a:	b11d      	cbz	r5, 8008054 <_printf_i+0x19c>
 800804c:	2310      	movs	r3, #16
 800804e:	e7ad      	b.n	8007fac <_printf_i+0xf4>
 8008050:	4826      	ldr	r0, [pc, #152]	@ (80080ec <_printf_i+0x234>)
 8008052:	e7e9      	b.n	8008028 <_printf_i+0x170>
 8008054:	6823      	ldr	r3, [r4, #0]
 8008056:	f023 0320 	bic.w	r3, r3, #32
 800805a:	6023      	str	r3, [r4, #0]
 800805c:	e7f6      	b.n	800804c <_printf_i+0x194>
 800805e:	4616      	mov	r6, r2
 8008060:	e7bd      	b.n	8007fde <_printf_i+0x126>
 8008062:	6833      	ldr	r3, [r6, #0]
 8008064:	6825      	ldr	r5, [r4, #0]
 8008066:	6961      	ldr	r1, [r4, #20]
 8008068:	1d18      	adds	r0, r3, #4
 800806a:	6030      	str	r0, [r6, #0]
 800806c:	062e      	lsls	r6, r5, #24
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	d501      	bpl.n	8008076 <_printf_i+0x1be>
 8008072:	6019      	str	r1, [r3, #0]
 8008074:	e002      	b.n	800807c <_printf_i+0x1c4>
 8008076:	0668      	lsls	r0, r5, #25
 8008078:	d5fb      	bpl.n	8008072 <_printf_i+0x1ba>
 800807a:	8019      	strh	r1, [r3, #0]
 800807c:	2300      	movs	r3, #0
 800807e:	6123      	str	r3, [r4, #16]
 8008080:	4616      	mov	r6, r2
 8008082:	e7bc      	b.n	8007ffe <_printf_i+0x146>
 8008084:	6833      	ldr	r3, [r6, #0]
 8008086:	1d1a      	adds	r2, r3, #4
 8008088:	6032      	str	r2, [r6, #0]
 800808a:	681e      	ldr	r6, [r3, #0]
 800808c:	6862      	ldr	r2, [r4, #4]
 800808e:	2100      	movs	r1, #0
 8008090:	4630      	mov	r0, r6
 8008092:	f7f8 f925 	bl	80002e0 <memchr>
 8008096:	b108      	cbz	r0, 800809c <_printf_i+0x1e4>
 8008098:	1b80      	subs	r0, r0, r6
 800809a:	6060      	str	r0, [r4, #4]
 800809c:	6863      	ldr	r3, [r4, #4]
 800809e:	6123      	str	r3, [r4, #16]
 80080a0:	2300      	movs	r3, #0
 80080a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080a6:	e7aa      	b.n	8007ffe <_printf_i+0x146>
 80080a8:	6923      	ldr	r3, [r4, #16]
 80080aa:	4632      	mov	r2, r6
 80080ac:	4649      	mov	r1, r9
 80080ae:	4640      	mov	r0, r8
 80080b0:	47d0      	blx	sl
 80080b2:	3001      	adds	r0, #1
 80080b4:	d0ad      	beq.n	8008012 <_printf_i+0x15a>
 80080b6:	6823      	ldr	r3, [r4, #0]
 80080b8:	079b      	lsls	r3, r3, #30
 80080ba:	d413      	bmi.n	80080e4 <_printf_i+0x22c>
 80080bc:	68e0      	ldr	r0, [r4, #12]
 80080be:	9b03      	ldr	r3, [sp, #12]
 80080c0:	4298      	cmp	r0, r3
 80080c2:	bfb8      	it	lt
 80080c4:	4618      	movlt	r0, r3
 80080c6:	e7a6      	b.n	8008016 <_printf_i+0x15e>
 80080c8:	2301      	movs	r3, #1
 80080ca:	4632      	mov	r2, r6
 80080cc:	4649      	mov	r1, r9
 80080ce:	4640      	mov	r0, r8
 80080d0:	47d0      	blx	sl
 80080d2:	3001      	adds	r0, #1
 80080d4:	d09d      	beq.n	8008012 <_printf_i+0x15a>
 80080d6:	3501      	adds	r5, #1
 80080d8:	68e3      	ldr	r3, [r4, #12]
 80080da:	9903      	ldr	r1, [sp, #12]
 80080dc:	1a5b      	subs	r3, r3, r1
 80080de:	42ab      	cmp	r3, r5
 80080e0:	dcf2      	bgt.n	80080c8 <_printf_i+0x210>
 80080e2:	e7eb      	b.n	80080bc <_printf_i+0x204>
 80080e4:	2500      	movs	r5, #0
 80080e6:	f104 0619 	add.w	r6, r4, #25
 80080ea:	e7f5      	b.n	80080d8 <_printf_i+0x220>
 80080ec:	0800be8e 	.word	0x0800be8e
 80080f0:	0800be9f 	.word	0x0800be9f

080080f4 <_scanf_float>:
 80080f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f8:	b087      	sub	sp, #28
 80080fa:	4691      	mov	r9, r2
 80080fc:	9303      	str	r3, [sp, #12]
 80080fe:	688b      	ldr	r3, [r1, #8]
 8008100:	1e5a      	subs	r2, r3, #1
 8008102:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008106:	bf81      	itttt	hi
 8008108:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800810c:	eb03 0b05 	addhi.w	fp, r3, r5
 8008110:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008114:	608b      	strhi	r3, [r1, #8]
 8008116:	680b      	ldr	r3, [r1, #0]
 8008118:	460a      	mov	r2, r1
 800811a:	f04f 0500 	mov.w	r5, #0
 800811e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008122:	f842 3b1c 	str.w	r3, [r2], #28
 8008126:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800812a:	4680      	mov	r8, r0
 800812c:	460c      	mov	r4, r1
 800812e:	bf98      	it	ls
 8008130:	f04f 0b00 	movls.w	fp, #0
 8008134:	9201      	str	r2, [sp, #4]
 8008136:	4616      	mov	r6, r2
 8008138:	46aa      	mov	sl, r5
 800813a:	462f      	mov	r7, r5
 800813c:	9502      	str	r5, [sp, #8]
 800813e:	68a2      	ldr	r2, [r4, #8]
 8008140:	b15a      	cbz	r2, 800815a <_scanf_float+0x66>
 8008142:	f8d9 3000 	ldr.w	r3, [r9]
 8008146:	781b      	ldrb	r3, [r3, #0]
 8008148:	2b4e      	cmp	r3, #78	@ 0x4e
 800814a:	d863      	bhi.n	8008214 <_scanf_float+0x120>
 800814c:	2b40      	cmp	r3, #64	@ 0x40
 800814e:	d83b      	bhi.n	80081c8 <_scanf_float+0xd4>
 8008150:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008154:	b2c8      	uxtb	r0, r1
 8008156:	280e      	cmp	r0, #14
 8008158:	d939      	bls.n	80081ce <_scanf_float+0xda>
 800815a:	b11f      	cbz	r7, 8008164 <_scanf_float+0x70>
 800815c:	6823      	ldr	r3, [r4, #0]
 800815e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008162:	6023      	str	r3, [r4, #0]
 8008164:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008168:	f1ba 0f01 	cmp.w	sl, #1
 800816c:	f200 8114 	bhi.w	8008398 <_scanf_float+0x2a4>
 8008170:	9b01      	ldr	r3, [sp, #4]
 8008172:	429e      	cmp	r6, r3
 8008174:	f200 8105 	bhi.w	8008382 <_scanf_float+0x28e>
 8008178:	2001      	movs	r0, #1
 800817a:	b007      	add	sp, #28
 800817c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008180:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008184:	2a0d      	cmp	r2, #13
 8008186:	d8e8      	bhi.n	800815a <_scanf_float+0x66>
 8008188:	a101      	add	r1, pc, #4	@ (adr r1, 8008190 <_scanf_float+0x9c>)
 800818a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800818e:	bf00      	nop
 8008190:	080082d9 	.word	0x080082d9
 8008194:	0800815b 	.word	0x0800815b
 8008198:	0800815b 	.word	0x0800815b
 800819c:	0800815b 	.word	0x0800815b
 80081a0:	08008335 	.word	0x08008335
 80081a4:	0800830f 	.word	0x0800830f
 80081a8:	0800815b 	.word	0x0800815b
 80081ac:	0800815b 	.word	0x0800815b
 80081b0:	080082e7 	.word	0x080082e7
 80081b4:	0800815b 	.word	0x0800815b
 80081b8:	0800815b 	.word	0x0800815b
 80081bc:	0800815b 	.word	0x0800815b
 80081c0:	0800815b 	.word	0x0800815b
 80081c4:	080082a3 	.word	0x080082a3
 80081c8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80081cc:	e7da      	b.n	8008184 <_scanf_float+0x90>
 80081ce:	290e      	cmp	r1, #14
 80081d0:	d8c3      	bhi.n	800815a <_scanf_float+0x66>
 80081d2:	a001      	add	r0, pc, #4	@ (adr r0, 80081d8 <_scanf_float+0xe4>)
 80081d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80081d8:	08008293 	.word	0x08008293
 80081dc:	0800815b 	.word	0x0800815b
 80081e0:	08008293 	.word	0x08008293
 80081e4:	08008323 	.word	0x08008323
 80081e8:	0800815b 	.word	0x0800815b
 80081ec:	08008235 	.word	0x08008235
 80081f0:	08008279 	.word	0x08008279
 80081f4:	08008279 	.word	0x08008279
 80081f8:	08008279 	.word	0x08008279
 80081fc:	08008279 	.word	0x08008279
 8008200:	08008279 	.word	0x08008279
 8008204:	08008279 	.word	0x08008279
 8008208:	08008279 	.word	0x08008279
 800820c:	08008279 	.word	0x08008279
 8008210:	08008279 	.word	0x08008279
 8008214:	2b6e      	cmp	r3, #110	@ 0x6e
 8008216:	d809      	bhi.n	800822c <_scanf_float+0x138>
 8008218:	2b60      	cmp	r3, #96	@ 0x60
 800821a:	d8b1      	bhi.n	8008180 <_scanf_float+0x8c>
 800821c:	2b54      	cmp	r3, #84	@ 0x54
 800821e:	d07b      	beq.n	8008318 <_scanf_float+0x224>
 8008220:	2b59      	cmp	r3, #89	@ 0x59
 8008222:	d19a      	bne.n	800815a <_scanf_float+0x66>
 8008224:	2d07      	cmp	r5, #7
 8008226:	d198      	bne.n	800815a <_scanf_float+0x66>
 8008228:	2508      	movs	r5, #8
 800822a:	e02f      	b.n	800828c <_scanf_float+0x198>
 800822c:	2b74      	cmp	r3, #116	@ 0x74
 800822e:	d073      	beq.n	8008318 <_scanf_float+0x224>
 8008230:	2b79      	cmp	r3, #121	@ 0x79
 8008232:	e7f6      	b.n	8008222 <_scanf_float+0x12e>
 8008234:	6821      	ldr	r1, [r4, #0]
 8008236:	05c8      	lsls	r0, r1, #23
 8008238:	d51e      	bpl.n	8008278 <_scanf_float+0x184>
 800823a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800823e:	6021      	str	r1, [r4, #0]
 8008240:	3701      	adds	r7, #1
 8008242:	f1bb 0f00 	cmp.w	fp, #0
 8008246:	d003      	beq.n	8008250 <_scanf_float+0x15c>
 8008248:	3201      	adds	r2, #1
 800824a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800824e:	60a2      	str	r2, [r4, #8]
 8008250:	68a3      	ldr	r3, [r4, #8]
 8008252:	3b01      	subs	r3, #1
 8008254:	60a3      	str	r3, [r4, #8]
 8008256:	6923      	ldr	r3, [r4, #16]
 8008258:	3301      	adds	r3, #1
 800825a:	6123      	str	r3, [r4, #16]
 800825c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008260:	3b01      	subs	r3, #1
 8008262:	2b00      	cmp	r3, #0
 8008264:	f8c9 3004 	str.w	r3, [r9, #4]
 8008268:	f340 8082 	ble.w	8008370 <_scanf_float+0x27c>
 800826c:	f8d9 3000 	ldr.w	r3, [r9]
 8008270:	3301      	adds	r3, #1
 8008272:	f8c9 3000 	str.w	r3, [r9]
 8008276:	e762      	b.n	800813e <_scanf_float+0x4a>
 8008278:	eb1a 0105 	adds.w	r1, sl, r5
 800827c:	f47f af6d 	bne.w	800815a <_scanf_float+0x66>
 8008280:	6822      	ldr	r2, [r4, #0]
 8008282:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008286:	6022      	str	r2, [r4, #0]
 8008288:	460d      	mov	r5, r1
 800828a:	468a      	mov	sl, r1
 800828c:	f806 3b01 	strb.w	r3, [r6], #1
 8008290:	e7de      	b.n	8008250 <_scanf_float+0x15c>
 8008292:	6822      	ldr	r2, [r4, #0]
 8008294:	0610      	lsls	r0, r2, #24
 8008296:	f57f af60 	bpl.w	800815a <_scanf_float+0x66>
 800829a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800829e:	6022      	str	r2, [r4, #0]
 80082a0:	e7f4      	b.n	800828c <_scanf_float+0x198>
 80082a2:	f1ba 0f00 	cmp.w	sl, #0
 80082a6:	d10c      	bne.n	80082c2 <_scanf_float+0x1ce>
 80082a8:	b977      	cbnz	r7, 80082c8 <_scanf_float+0x1d4>
 80082aa:	6822      	ldr	r2, [r4, #0]
 80082ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80082b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80082b4:	d108      	bne.n	80082c8 <_scanf_float+0x1d4>
 80082b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80082ba:	6022      	str	r2, [r4, #0]
 80082bc:	f04f 0a01 	mov.w	sl, #1
 80082c0:	e7e4      	b.n	800828c <_scanf_float+0x198>
 80082c2:	f1ba 0f02 	cmp.w	sl, #2
 80082c6:	d050      	beq.n	800836a <_scanf_float+0x276>
 80082c8:	2d01      	cmp	r5, #1
 80082ca:	d002      	beq.n	80082d2 <_scanf_float+0x1de>
 80082cc:	2d04      	cmp	r5, #4
 80082ce:	f47f af44 	bne.w	800815a <_scanf_float+0x66>
 80082d2:	3501      	adds	r5, #1
 80082d4:	b2ed      	uxtb	r5, r5
 80082d6:	e7d9      	b.n	800828c <_scanf_float+0x198>
 80082d8:	f1ba 0f01 	cmp.w	sl, #1
 80082dc:	f47f af3d 	bne.w	800815a <_scanf_float+0x66>
 80082e0:	f04f 0a02 	mov.w	sl, #2
 80082e4:	e7d2      	b.n	800828c <_scanf_float+0x198>
 80082e6:	b975      	cbnz	r5, 8008306 <_scanf_float+0x212>
 80082e8:	2f00      	cmp	r7, #0
 80082ea:	f47f af37 	bne.w	800815c <_scanf_float+0x68>
 80082ee:	6822      	ldr	r2, [r4, #0]
 80082f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80082f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80082f8:	f040 80fc 	bne.w	80084f4 <_scanf_float+0x400>
 80082fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008300:	6022      	str	r2, [r4, #0]
 8008302:	2501      	movs	r5, #1
 8008304:	e7c2      	b.n	800828c <_scanf_float+0x198>
 8008306:	2d03      	cmp	r5, #3
 8008308:	d0e3      	beq.n	80082d2 <_scanf_float+0x1de>
 800830a:	2d05      	cmp	r5, #5
 800830c:	e7df      	b.n	80082ce <_scanf_float+0x1da>
 800830e:	2d02      	cmp	r5, #2
 8008310:	f47f af23 	bne.w	800815a <_scanf_float+0x66>
 8008314:	2503      	movs	r5, #3
 8008316:	e7b9      	b.n	800828c <_scanf_float+0x198>
 8008318:	2d06      	cmp	r5, #6
 800831a:	f47f af1e 	bne.w	800815a <_scanf_float+0x66>
 800831e:	2507      	movs	r5, #7
 8008320:	e7b4      	b.n	800828c <_scanf_float+0x198>
 8008322:	6822      	ldr	r2, [r4, #0]
 8008324:	0591      	lsls	r1, r2, #22
 8008326:	f57f af18 	bpl.w	800815a <_scanf_float+0x66>
 800832a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800832e:	6022      	str	r2, [r4, #0]
 8008330:	9702      	str	r7, [sp, #8]
 8008332:	e7ab      	b.n	800828c <_scanf_float+0x198>
 8008334:	6822      	ldr	r2, [r4, #0]
 8008336:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800833a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800833e:	d005      	beq.n	800834c <_scanf_float+0x258>
 8008340:	0550      	lsls	r0, r2, #21
 8008342:	f57f af0a 	bpl.w	800815a <_scanf_float+0x66>
 8008346:	2f00      	cmp	r7, #0
 8008348:	f000 80d4 	beq.w	80084f4 <_scanf_float+0x400>
 800834c:	0591      	lsls	r1, r2, #22
 800834e:	bf58      	it	pl
 8008350:	9902      	ldrpl	r1, [sp, #8]
 8008352:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008356:	bf58      	it	pl
 8008358:	1a79      	subpl	r1, r7, r1
 800835a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800835e:	bf58      	it	pl
 8008360:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008364:	6022      	str	r2, [r4, #0]
 8008366:	2700      	movs	r7, #0
 8008368:	e790      	b.n	800828c <_scanf_float+0x198>
 800836a:	f04f 0a03 	mov.w	sl, #3
 800836e:	e78d      	b.n	800828c <_scanf_float+0x198>
 8008370:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008374:	4649      	mov	r1, r9
 8008376:	4640      	mov	r0, r8
 8008378:	4798      	blx	r3
 800837a:	2800      	cmp	r0, #0
 800837c:	f43f aedf 	beq.w	800813e <_scanf_float+0x4a>
 8008380:	e6eb      	b.n	800815a <_scanf_float+0x66>
 8008382:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008386:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800838a:	464a      	mov	r2, r9
 800838c:	4640      	mov	r0, r8
 800838e:	4798      	blx	r3
 8008390:	6923      	ldr	r3, [r4, #16]
 8008392:	3b01      	subs	r3, #1
 8008394:	6123      	str	r3, [r4, #16]
 8008396:	e6eb      	b.n	8008170 <_scanf_float+0x7c>
 8008398:	1e6b      	subs	r3, r5, #1
 800839a:	2b06      	cmp	r3, #6
 800839c:	d824      	bhi.n	80083e8 <_scanf_float+0x2f4>
 800839e:	2d02      	cmp	r5, #2
 80083a0:	d836      	bhi.n	8008410 <_scanf_float+0x31c>
 80083a2:	9b01      	ldr	r3, [sp, #4]
 80083a4:	429e      	cmp	r6, r3
 80083a6:	f67f aee7 	bls.w	8008178 <_scanf_float+0x84>
 80083aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80083b2:	464a      	mov	r2, r9
 80083b4:	4640      	mov	r0, r8
 80083b6:	4798      	blx	r3
 80083b8:	6923      	ldr	r3, [r4, #16]
 80083ba:	3b01      	subs	r3, #1
 80083bc:	6123      	str	r3, [r4, #16]
 80083be:	e7f0      	b.n	80083a2 <_scanf_float+0x2ae>
 80083c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80083c8:	464a      	mov	r2, r9
 80083ca:	4640      	mov	r0, r8
 80083cc:	4798      	blx	r3
 80083ce:	6923      	ldr	r3, [r4, #16]
 80083d0:	3b01      	subs	r3, #1
 80083d2:	6123      	str	r3, [r4, #16]
 80083d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083d8:	fa5f fa8a 	uxtb.w	sl, sl
 80083dc:	f1ba 0f02 	cmp.w	sl, #2
 80083e0:	d1ee      	bne.n	80083c0 <_scanf_float+0x2cc>
 80083e2:	3d03      	subs	r5, #3
 80083e4:	b2ed      	uxtb	r5, r5
 80083e6:	1b76      	subs	r6, r6, r5
 80083e8:	6823      	ldr	r3, [r4, #0]
 80083ea:	05da      	lsls	r2, r3, #23
 80083ec:	d530      	bpl.n	8008450 <_scanf_float+0x35c>
 80083ee:	055b      	lsls	r3, r3, #21
 80083f0:	d511      	bpl.n	8008416 <_scanf_float+0x322>
 80083f2:	9b01      	ldr	r3, [sp, #4]
 80083f4:	429e      	cmp	r6, r3
 80083f6:	f67f aebf 	bls.w	8008178 <_scanf_float+0x84>
 80083fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008402:	464a      	mov	r2, r9
 8008404:	4640      	mov	r0, r8
 8008406:	4798      	blx	r3
 8008408:	6923      	ldr	r3, [r4, #16]
 800840a:	3b01      	subs	r3, #1
 800840c:	6123      	str	r3, [r4, #16]
 800840e:	e7f0      	b.n	80083f2 <_scanf_float+0x2fe>
 8008410:	46aa      	mov	sl, r5
 8008412:	46b3      	mov	fp, r6
 8008414:	e7de      	b.n	80083d4 <_scanf_float+0x2e0>
 8008416:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800841a:	6923      	ldr	r3, [r4, #16]
 800841c:	2965      	cmp	r1, #101	@ 0x65
 800841e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008422:	f106 35ff 	add.w	r5, r6, #4294967295
 8008426:	6123      	str	r3, [r4, #16]
 8008428:	d00c      	beq.n	8008444 <_scanf_float+0x350>
 800842a:	2945      	cmp	r1, #69	@ 0x45
 800842c:	d00a      	beq.n	8008444 <_scanf_float+0x350>
 800842e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008432:	464a      	mov	r2, r9
 8008434:	4640      	mov	r0, r8
 8008436:	4798      	blx	r3
 8008438:	6923      	ldr	r3, [r4, #16]
 800843a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800843e:	3b01      	subs	r3, #1
 8008440:	1eb5      	subs	r5, r6, #2
 8008442:	6123      	str	r3, [r4, #16]
 8008444:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008448:	464a      	mov	r2, r9
 800844a:	4640      	mov	r0, r8
 800844c:	4798      	blx	r3
 800844e:	462e      	mov	r6, r5
 8008450:	6822      	ldr	r2, [r4, #0]
 8008452:	f012 0210 	ands.w	r2, r2, #16
 8008456:	d001      	beq.n	800845c <_scanf_float+0x368>
 8008458:	2000      	movs	r0, #0
 800845a:	e68e      	b.n	800817a <_scanf_float+0x86>
 800845c:	7032      	strb	r2, [r6, #0]
 800845e:	6823      	ldr	r3, [r4, #0]
 8008460:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008468:	d123      	bne.n	80084b2 <_scanf_float+0x3be>
 800846a:	9b02      	ldr	r3, [sp, #8]
 800846c:	429f      	cmp	r7, r3
 800846e:	d00a      	beq.n	8008486 <_scanf_float+0x392>
 8008470:	1bda      	subs	r2, r3, r7
 8008472:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008476:	429e      	cmp	r6, r3
 8008478:	bf28      	it	cs
 800847a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800847e:	491e      	ldr	r1, [pc, #120]	@ (80084f8 <_scanf_float+0x404>)
 8008480:	4630      	mov	r0, r6
 8008482:	f000 f8ff 	bl	8008684 <siprintf>
 8008486:	9901      	ldr	r1, [sp, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	4640      	mov	r0, r8
 800848c:	f002 fb36 	bl	800aafc <_strtod_r>
 8008490:	9b03      	ldr	r3, [sp, #12]
 8008492:	6821      	ldr	r1, [r4, #0]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f011 0f02 	tst.w	r1, #2
 800849a:	f103 0204 	add.w	r2, r3, #4
 800849e:	d015      	beq.n	80084cc <_scanf_float+0x3d8>
 80084a0:	9903      	ldr	r1, [sp, #12]
 80084a2:	600a      	str	r2, [r1, #0]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	ed83 0b00 	vstr	d0, [r3]
 80084aa:	68e3      	ldr	r3, [r4, #12]
 80084ac:	3301      	adds	r3, #1
 80084ae:	60e3      	str	r3, [r4, #12]
 80084b0:	e7d2      	b.n	8008458 <_scanf_float+0x364>
 80084b2:	9b04      	ldr	r3, [sp, #16]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d0e6      	beq.n	8008486 <_scanf_float+0x392>
 80084b8:	9905      	ldr	r1, [sp, #20]
 80084ba:	230a      	movs	r3, #10
 80084bc:	3101      	adds	r1, #1
 80084be:	4640      	mov	r0, r8
 80084c0:	f002 fb9c 	bl	800abfc <_strtol_r>
 80084c4:	9b04      	ldr	r3, [sp, #16]
 80084c6:	9e05      	ldr	r6, [sp, #20]
 80084c8:	1ac2      	subs	r2, r0, r3
 80084ca:	e7d2      	b.n	8008472 <_scanf_float+0x37e>
 80084cc:	f011 0f04 	tst.w	r1, #4
 80084d0:	9903      	ldr	r1, [sp, #12]
 80084d2:	600a      	str	r2, [r1, #0]
 80084d4:	d1e6      	bne.n	80084a4 <_scanf_float+0x3b0>
 80084d6:	eeb4 0b40 	vcmp.f64	d0, d0
 80084da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084de:	681d      	ldr	r5, [r3, #0]
 80084e0:	d705      	bvc.n	80084ee <_scanf_float+0x3fa>
 80084e2:	4806      	ldr	r0, [pc, #24]	@ (80084fc <_scanf_float+0x408>)
 80084e4:	f000 f9c2 	bl	800886c <nanf>
 80084e8:	ed85 0a00 	vstr	s0, [r5]
 80084ec:	e7dd      	b.n	80084aa <_scanf_float+0x3b6>
 80084ee:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80084f2:	e7f9      	b.n	80084e8 <_scanf_float+0x3f4>
 80084f4:	2700      	movs	r7, #0
 80084f6:	e635      	b.n	8008164 <_scanf_float+0x70>
 80084f8:	0800beb0 	.word	0x0800beb0
 80084fc:	0800bff1 	.word	0x0800bff1

08008500 <std>:
 8008500:	2300      	movs	r3, #0
 8008502:	b510      	push	{r4, lr}
 8008504:	4604      	mov	r4, r0
 8008506:	e9c0 3300 	strd	r3, r3, [r0]
 800850a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800850e:	6083      	str	r3, [r0, #8]
 8008510:	8181      	strh	r1, [r0, #12]
 8008512:	6643      	str	r3, [r0, #100]	@ 0x64
 8008514:	81c2      	strh	r2, [r0, #14]
 8008516:	6183      	str	r3, [r0, #24]
 8008518:	4619      	mov	r1, r3
 800851a:	2208      	movs	r2, #8
 800851c:	305c      	adds	r0, #92	@ 0x5c
 800851e:	f000 f916 	bl	800874e <memset>
 8008522:	4b0d      	ldr	r3, [pc, #52]	@ (8008558 <std+0x58>)
 8008524:	6263      	str	r3, [r4, #36]	@ 0x24
 8008526:	4b0d      	ldr	r3, [pc, #52]	@ (800855c <std+0x5c>)
 8008528:	62a3      	str	r3, [r4, #40]	@ 0x28
 800852a:	4b0d      	ldr	r3, [pc, #52]	@ (8008560 <std+0x60>)
 800852c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800852e:	4b0d      	ldr	r3, [pc, #52]	@ (8008564 <std+0x64>)
 8008530:	6323      	str	r3, [r4, #48]	@ 0x30
 8008532:	4b0d      	ldr	r3, [pc, #52]	@ (8008568 <std+0x68>)
 8008534:	6224      	str	r4, [r4, #32]
 8008536:	429c      	cmp	r4, r3
 8008538:	d006      	beq.n	8008548 <std+0x48>
 800853a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800853e:	4294      	cmp	r4, r2
 8008540:	d002      	beq.n	8008548 <std+0x48>
 8008542:	33d0      	adds	r3, #208	@ 0xd0
 8008544:	429c      	cmp	r4, r3
 8008546:	d105      	bne.n	8008554 <std+0x54>
 8008548:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800854c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008550:	f000 b97a 	b.w	8008848 <__retarget_lock_init_recursive>
 8008554:	bd10      	pop	{r4, pc}
 8008556:	bf00      	nop
 8008558:	080086c9 	.word	0x080086c9
 800855c:	080086eb 	.word	0x080086eb
 8008560:	08008723 	.word	0x08008723
 8008564:	08008747 	.word	0x08008747
 8008568:	240004a0 	.word	0x240004a0

0800856c <stdio_exit_handler>:
 800856c:	4a02      	ldr	r2, [pc, #8]	@ (8008578 <stdio_exit_handler+0xc>)
 800856e:	4903      	ldr	r1, [pc, #12]	@ (800857c <stdio_exit_handler+0x10>)
 8008570:	4803      	ldr	r0, [pc, #12]	@ (8008580 <stdio_exit_handler+0x14>)
 8008572:	f000 b869 	b.w	8008648 <_fwalk_sglue>
 8008576:	bf00      	nop
 8008578:	24000010 	.word	0x24000010
 800857c:	0800b23d 	.word	0x0800b23d
 8008580:	24000020 	.word	0x24000020

08008584 <cleanup_stdio>:
 8008584:	6841      	ldr	r1, [r0, #4]
 8008586:	4b0c      	ldr	r3, [pc, #48]	@ (80085b8 <cleanup_stdio+0x34>)
 8008588:	4299      	cmp	r1, r3
 800858a:	b510      	push	{r4, lr}
 800858c:	4604      	mov	r4, r0
 800858e:	d001      	beq.n	8008594 <cleanup_stdio+0x10>
 8008590:	f002 fe54 	bl	800b23c <_fflush_r>
 8008594:	68a1      	ldr	r1, [r4, #8]
 8008596:	4b09      	ldr	r3, [pc, #36]	@ (80085bc <cleanup_stdio+0x38>)
 8008598:	4299      	cmp	r1, r3
 800859a:	d002      	beq.n	80085a2 <cleanup_stdio+0x1e>
 800859c:	4620      	mov	r0, r4
 800859e:	f002 fe4d 	bl	800b23c <_fflush_r>
 80085a2:	68e1      	ldr	r1, [r4, #12]
 80085a4:	4b06      	ldr	r3, [pc, #24]	@ (80085c0 <cleanup_stdio+0x3c>)
 80085a6:	4299      	cmp	r1, r3
 80085a8:	d004      	beq.n	80085b4 <cleanup_stdio+0x30>
 80085aa:	4620      	mov	r0, r4
 80085ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085b0:	f002 be44 	b.w	800b23c <_fflush_r>
 80085b4:	bd10      	pop	{r4, pc}
 80085b6:	bf00      	nop
 80085b8:	240004a0 	.word	0x240004a0
 80085bc:	24000508 	.word	0x24000508
 80085c0:	24000570 	.word	0x24000570

080085c4 <global_stdio_init.part.0>:
 80085c4:	b510      	push	{r4, lr}
 80085c6:	4b0b      	ldr	r3, [pc, #44]	@ (80085f4 <global_stdio_init.part.0+0x30>)
 80085c8:	4c0b      	ldr	r4, [pc, #44]	@ (80085f8 <global_stdio_init.part.0+0x34>)
 80085ca:	4a0c      	ldr	r2, [pc, #48]	@ (80085fc <global_stdio_init.part.0+0x38>)
 80085cc:	601a      	str	r2, [r3, #0]
 80085ce:	4620      	mov	r0, r4
 80085d0:	2200      	movs	r2, #0
 80085d2:	2104      	movs	r1, #4
 80085d4:	f7ff ff94 	bl	8008500 <std>
 80085d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80085dc:	2201      	movs	r2, #1
 80085de:	2109      	movs	r1, #9
 80085e0:	f7ff ff8e 	bl	8008500 <std>
 80085e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80085e8:	2202      	movs	r2, #2
 80085ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085ee:	2112      	movs	r1, #18
 80085f0:	f7ff bf86 	b.w	8008500 <std>
 80085f4:	240005d8 	.word	0x240005d8
 80085f8:	240004a0 	.word	0x240004a0
 80085fc:	0800856d 	.word	0x0800856d

08008600 <__sfp_lock_acquire>:
 8008600:	4801      	ldr	r0, [pc, #4]	@ (8008608 <__sfp_lock_acquire+0x8>)
 8008602:	f000 b922 	b.w	800884a <__retarget_lock_acquire_recursive>
 8008606:	bf00      	nop
 8008608:	240005e1 	.word	0x240005e1

0800860c <__sfp_lock_release>:
 800860c:	4801      	ldr	r0, [pc, #4]	@ (8008614 <__sfp_lock_release+0x8>)
 800860e:	f000 b91d 	b.w	800884c <__retarget_lock_release_recursive>
 8008612:	bf00      	nop
 8008614:	240005e1 	.word	0x240005e1

08008618 <__sinit>:
 8008618:	b510      	push	{r4, lr}
 800861a:	4604      	mov	r4, r0
 800861c:	f7ff fff0 	bl	8008600 <__sfp_lock_acquire>
 8008620:	6a23      	ldr	r3, [r4, #32]
 8008622:	b11b      	cbz	r3, 800862c <__sinit+0x14>
 8008624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008628:	f7ff bff0 	b.w	800860c <__sfp_lock_release>
 800862c:	4b04      	ldr	r3, [pc, #16]	@ (8008640 <__sinit+0x28>)
 800862e:	6223      	str	r3, [r4, #32]
 8008630:	4b04      	ldr	r3, [pc, #16]	@ (8008644 <__sinit+0x2c>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d1f5      	bne.n	8008624 <__sinit+0xc>
 8008638:	f7ff ffc4 	bl	80085c4 <global_stdio_init.part.0>
 800863c:	e7f2      	b.n	8008624 <__sinit+0xc>
 800863e:	bf00      	nop
 8008640:	08008585 	.word	0x08008585
 8008644:	240005d8 	.word	0x240005d8

08008648 <_fwalk_sglue>:
 8008648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800864c:	4607      	mov	r7, r0
 800864e:	4688      	mov	r8, r1
 8008650:	4614      	mov	r4, r2
 8008652:	2600      	movs	r6, #0
 8008654:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008658:	f1b9 0901 	subs.w	r9, r9, #1
 800865c:	d505      	bpl.n	800866a <_fwalk_sglue+0x22>
 800865e:	6824      	ldr	r4, [r4, #0]
 8008660:	2c00      	cmp	r4, #0
 8008662:	d1f7      	bne.n	8008654 <_fwalk_sglue+0xc>
 8008664:	4630      	mov	r0, r6
 8008666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800866a:	89ab      	ldrh	r3, [r5, #12]
 800866c:	2b01      	cmp	r3, #1
 800866e:	d907      	bls.n	8008680 <_fwalk_sglue+0x38>
 8008670:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008674:	3301      	adds	r3, #1
 8008676:	d003      	beq.n	8008680 <_fwalk_sglue+0x38>
 8008678:	4629      	mov	r1, r5
 800867a:	4638      	mov	r0, r7
 800867c:	47c0      	blx	r8
 800867e:	4306      	orrs	r6, r0
 8008680:	3568      	adds	r5, #104	@ 0x68
 8008682:	e7e9      	b.n	8008658 <_fwalk_sglue+0x10>

08008684 <siprintf>:
 8008684:	b40e      	push	{r1, r2, r3}
 8008686:	b510      	push	{r4, lr}
 8008688:	b09d      	sub	sp, #116	@ 0x74
 800868a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800868c:	9002      	str	r0, [sp, #8]
 800868e:	9006      	str	r0, [sp, #24]
 8008690:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008694:	480a      	ldr	r0, [pc, #40]	@ (80086c0 <siprintf+0x3c>)
 8008696:	9107      	str	r1, [sp, #28]
 8008698:	9104      	str	r1, [sp, #16]
 800869a:	490a      	ldr	r1, [pc, #40]	@ (80086c4 <siprintf+0x40>)
 800869c:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a0:	9105      	str	r1, [sp, #20]
 80086a2:	2400      	movs	r4, #0
 80086a4:	a902      	add	r1, sp, #8
 80086a6:	6800      	ldr	r0, [r0, #0]
 80086a8:	9301      	str	r3, [sp, #4]
 80086aa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80086ac:	f002 fb04 	bl	800acb8 <_svfiprintf_r>
 80086b0:	9b02      	ldr	r3, [sp, #8]
 80086b2:	701c      	strb	r4, [r3, #0]
 80086b4:	b01d      	add	sp, #116	@ 0x74
 80086b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086ba:	b003      	add	sp, #12
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop
 80086c0:	2400001c 	.word	0x2400001c
 80086c4:	ffff0208 	.word	0xffff0208

080086c8 <__sread>:
 80086c8:	b510      	push	{r4, lr}
 80086ca:	460c      	mov	r4, r1
 80086cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086d0:	f000 f86c 	bl	80087ac <_read_r>
 80086d4:	2800      	cmp	r0, #0
 80086d6:	bfab      	itete	ge
 80086d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80086da:	89a3      	ldrhlt	r3, [r4, #12]
 80086dc:	181b      	addge	r3, r3, r0
 80086de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80086e2:	bfac      	ite	ge
 80086e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80086e6:	81a3      	strhlt	r3, [r4, #12]
 80086e8:	bd10      	pop	{r4, pc}

080086ea <__swrite>:
 80086ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086ee:	461f      	mov	r7, r3
 80086f0:	898b      	ldrh	r3, [r1, #12]
 80086f2:	05db      	lsls	r3, r3, #23
 80086f4:	4605      	mov	r5, r0
 80086f6:	460c      	mov	r4, r1
 80086f8:	4616      	mov	r6, r2
 80086fa:	d505      	bpl.n	8008708 <__swrite+0x1e>
 80086fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008700:	2302      	movs	r3, #2
 8008702:	2200      	movs	r2, #0
 8008704:	f000 f840 	bl	8008788 <_lseek_r>
 8008708:	89a3      	ldrh	r3, [r4, #12]
 800870a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800870e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008712:	81a3      	strh	r3, [r4, #12]
 8008714:	4632      	mov	r2, r6
 8008716:	463b      	mov	r3, r7
 8008718:	4628      	mov	r0, r5
 800871a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800871e:	f000 b857 	b.w	80087d0 <_write_r>

08008722 <__sseek>:
 8008722:	b510      	push	{r4, lr}
 8008724:	460c      	mov	r4, r1
 8008726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800872a:	f000 f82d 	bl	8008788 <_lseek_r>
 800872e:	1c43      	adds	r3, r0, #1
 8008730:	89a3      	ldrh	r3, [r4, #12]
 8008732:	bf15      	itete	ne
 8008734:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008736:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800873a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800873e:	81a3      	strheq	r3, [r4, #12]
 8008740:	bf18      	it	ne
 8008742:	81a3      	strhne	r3, [r4, #12]
 8008744:	bd10      	pop	{r4, pc}

08008746 <__sclose>:
 8008746:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800874a:	f000 b80d 	b.w	8008768 <_close_r>

0800874e <memset>:
 800874e:	4402      	add	r2, r0
 8008750:	4603      	mov	r3, r0
 8008752:	4293      	cmp	r3, r2
 8008754:	d100      	bne.n	8008758 <memset+0xa>
 8008756:	4770      	bx	lr
 8008758:	f803 1b01 	strb.w	r1, [r3], #1
 800875c:	e7f9      	b.n	8008752 <memset+0x4>
	...

08008760 <_localeconv_r>:
 8008760:	4800      	ldr	r0, [pc, #0]	@ (8008764 <_localeconv_r+0x4>)
 8008762:	4770      	bx	lr
 8008764:	2400015c 	.word	0x2400015c

08008768 <_close_r>:
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	4d06      	ldr	r5, [pc, #24]	@ (8008784 <_close_r+0x1c>)
 800876c:	2300      	movs	r3, #0
 800876e:	4604      	mov	r4, r0
 8008770:	4608      	mov	r0, r1
 8008772:	602b      	str	r3, [r5, #0]
 8008774:	f7f9 f8b7 	bl	80018e6 <_close>
 8008778:	1c43      	adds	r3, r0, #1
 800877a:	d102      	bne.n	8008782 <_close_r+0x1a>
 800877c:	682b      	ldr	r3, [r5, #0]
 800877e:	b103      	cbz	r3, 8008782 <_close_r+0x1a>
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	bd38      	pop	{r3, r4, r5, pc}
 8008784:	240005dc 	.word	0x240005dc

08008788 <_lseek_r>:
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	4d07      	ldr	r5, [pc, #28]	@ (80087a8 <_lseek_r+0x20>)
 800878c:	4604      	mov	r4, r0
 800878e:	4608      	mov	r0, r1
 8008790:	4611      	mov	r1, r2
 8008792:	2200      	movs	r2, #0
 8008794:	602a      	str	r2, [r5, #0]
 8008796:	461a      	mov	r2, r3
 8008798:	f7f9 f8cc 	bl	8001934 <_lseek>
 800879c:	1c43      	adds	r3, r0, #1
 800879e:	d102      	bne.n	80087a6 <_lseek_r+0x1e>
 80087a0:	682b      	ldr	r3, [r5, #0]
 80087a2:	b103      	cbz	r3, 80087a6 <_lseek_r+0x1e>
 80087a4:	6023      	str	r3, [r4, #0]
 80087a6:	bd38      	pop	{r3, r4, r5, pc}
 80087a8:	240005dc 	.word	0x240005dc

080087ac <_read_r>:
 80087ac:	b538      	push	{r3, r4, r5, lr}
 80087ae:	4d07      	ldr	r5, [pc, #28]	@ (80087cc <_read_r+0x20>)
 80087b0:	4604      	mov	r4, r0
 80087b2:	4608      	mov	r0, r1
 80087b4:	4611      	mov	r1, r2
 80087b6:	2200      	movs	r2, #0
 80087b8:	602a      	str	r2, [r5, #0]
 80087ba:	461a      	mov	r2, r3
 80087bc:	f7f9 f85a 	bl	8001874 <_read>
 80087c0:	1c43      	adds	r3, r0, #1
 80087c2:	d102      	bne.n	80087ca <_read_r+0x1e>
 80087c4:	682b      	ldr	r3, [r5, #0]
 80087c6:	b103      	cbz	r3, 80087ca <_read_r+0x1e>
 80087c8:	6023      	str	r3, [r4, #0]
 80087ca:	bd38      	pop	{r3, r4, r5, pc}
 80087cc:	240005dc 	.word	0x240005dc

080087d0 <_write_r>:
 80087d0:	b538      	push	{r3, r4, r5, lr}
 80087d2:	4d07      	ldr	r5, [pc, #28]	@ (80087f0 <_write_r+0x20>)
 80087d4:	4604      	mov	r4, r0
 80087d6:	4608      	mov	r0, r1
 80087d8:	4611      	mov	r1, r2
 80087da:	2200      	movs	r2, #0
 80087dc:	602a      	str	r2, [r5, #0]
 80087de:	461a      	mov	r2, r3
 80087e0:	f7f9 f865 	bl	80018ae <_write>
 80087e4:	1c43      	adds	r3, r0, #1
 80087e6:	d102      	bne.n	80087ee <_write_r+0x1e>
 80087e8:	682b      	ldr	r3, [r5, #0]
 80087ea:	b103      	cbz	r3, 80087ee <_write_r+0x1e>
 80087ec:	6023      	str	r3, [r4, #0]
 80087ee:	bd38      	pop	{r3, r4, r5, pc}
 80087f0:	240005dc 	.word	0x240005dc

080087f4 <__errno>:
 80087f4:	4b01      	ldr	r3, [pc, #4]	@ (80087fc <__errno+0x8>)
 80087f6:	6818      	ldr	r0, [r3, #0]
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop
 80087fc:	2400001c 	.word	0x2400001c

08008800 <__libc_init_array>:
 8008800:	b570      	push	{r4, r5, r6, lr}
 8008802:	4d0d      	ldr	r5, [pc, #52]	@ (8008838 <__libc_init_array+0x38>)
 8008804:	4c0d      	ldr	r4, [pc, #52]	@ (800883c <__libc_init_array+0x3c>)
 8008806:	1b64      	subs	r4, r4, r5
 8008808:	10a4      	asrs	r4, r4, #2
 800880a:	2600      	movs	r6, #0
 800880c:	42a6      	cmp	r6, r4
 800880e:	d109      	bne.n	8008824 <__libc_init_array+0x24>
 8008810:	4d0b      	ldr	r5, [pc, #44]	@ (8008840 <__libc_init_array+0x40>)
 8008812:	4c0c      	ldr	r4, [pc, #48]	@ (8008844 <__libc_init_array+0x44>)
 8008814:	f003 fae4 	bl	800bde0 <_init>
 8008818:	1b64      	subs	r4, r4, r5
 800881a:	10a4      	asrs	r4, r4, #2
 800881c:	2600      	movs	r6, #0
 800881e:	42a6      	cmp	r6, r4
 8008820:	d105      	bne.n	800882e <__libc_init_array+0x2e>
 8008822:	bd70      	pop	{r4, r5, r6, pc}
 8008824:	f855 3b04 	ldr.w	r3, [r5], #4
 8008828:	4798      	blx	r3
 800882a:	3601      	adds	r6, #1
 800882c:	e7ee      	b.n	800880c <__libc_init_array+0xc>
 800882e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008832:	4798      	blx	r3
 8008834:	3601      	adds	r6, #1
 8008836:	e7f2      	b.n	800881e <__libc_init_array+0x1e>
 8008838:	0800c2ac 	.word	0x0800c2ac
 800883c:	0800c2ac 	.word	0x0800c2ac
 8008840:	0800c2ac 	.word	0x0800c2ac
 8008844:	0800c2b0 	.word	0x0800c2b0

08008848 <__retarget_lock_init_recursive>:
 8008848:	4770      	bx	lr

0800884a <__retarget_lock_acquire_recursive>:
 800884a:	4770      	bx	lr

0800884c <__retarget_lock_release_recursive>:
 800884c:	4770      	bx	lr

0800884e <memcpy>:
 800884e:	440a      	add	r2, r1
 8008850:	4291      	cmp	r1, r2
 8008852:	f100 33ff 	add.w	r3, r0, #4294967295
 8008856:	d100      	bne.n	800885a <memcpy+0xc>
 8008858:	4770      	bx	lr
 800885a:	b510      	push	{r4, lr}
 800885c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008860:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008864:	4291      	cmp	r1, r2
 8008866:	d1f9      	bne.n	800885c <memcpy+0xe>
 8008868:	bd10      	pop	{r4, pc}
	...

0800886c <nanf>:
 800886c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008874 <nanf+0x8>
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop
 8008874:	7fc00000 	.word	0x7fc00000

08008878 <quorem>:
 8008878:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800887c:	6903      	ldr	r3, [r0, #16]
 800887e:	690c      	ldr	r4, [r1, #16]
 8008880:	42a3      	cmp	r3, r4
 8008882:	4607      	mov	r7, r0
 8008884:	db7e      	blt.n	8008984 <quorem+0x10c>
 8008886:	3c01      	subs	r4, #1
 8008888:	f101 0814 	add.w	r8, r1, #20
 800888c:	00a3      	lsls	r3, r4, #2
 800888e:	f100 0514 	add.w	r5, r0, #20
 8008892:	9300      	str	r3, [sp, #0]
 8008894:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008898:	9301      	str	r3, [sp, #4]
 800889a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800889e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088a2:	3301      	adds	r3, #1
 80088a4:	429a      	cmp	r2, r3
 80088a6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088aa:	fbb2 f6f3 	udiv	r6, r2, r3
 80088ae:	d32e      	bcc.n	800890e <quorem+0x96>
 80088b0:	f04f 0a00 	mov.w	sl, #0
 80088b4:	46c4      	mov	ip, r8
 80088b6:	46ae      	mov	lr, r5
 80088b8:	46d3      	mov	fp, sl
 80088ba:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088be:	b298      	uxth	r0, r3
 80088c0:	fb06 a000 	mla	r0, r6, r0, sl
 80088c4:	0c02      	lsrs	r2, r0, #16
 80088c6:	0c1b      	lsrs	r3, r3, #16
 80088c8:	fb06 2303 	mla	r3, r6, r3, r2
 80088cc:	f8de 2000 	ldr.w	r2, [lr]
 80088d0:	b280      	uxth	r0, r0
 80088d2:	b292      	uxth	r2, r2
 80088d4:	1a12      	subs	r2, r2, r0
 80088d6:	445a      	add	r2, fp
 80088d8:	f8de 0000 	ldr.w	r0, [lr]
 80088dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80088e6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80088ea:	b292      	uxth	r2, r2
 80088ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80088f0:	45e1      	cmp	r9, ip
 80088f2:	f84e 2b04 	str.w	r2, [lr], #4
 80088f6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80088fa:	d2de      	bcs.n	80088ba <quorem+0x42>
 80088fc:	9b00      	ldr	r3, [sp, #0]
 80088fe:	58eb      	ldr	r3, [r5, r3]
 8008900:	b92b      	cbnz	r3, 800890e <quorem+0x96>
 8008902:	9b01      	ldr	r3, [sp, #4]
 8008904:	3b04      	subs	r3, #4
 8008906:	429d      	cmp	r5, r3
 8008908:	461a      	mov	r2, r3
 800890a:	d32f      	bcc.n	800896c <quorem+0xf4>
 800890c:	613c      	str	r4, [r7, #16]
 800890e:	4638      	mov	r0, r7
 8008910:	f001 f954 	bl	8009bbc <__mcmp>
 8008914:	2800      	cmp	r0, #0
 8008916:	db25      	blt.n	8008964 <quorem+0xec>
 8008918:	4629      	mov	r1, r5
 800891a:	2000      	movs	r0, #0
 800891c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008920:	f8d1 c000 	ldr.w	ip, [r1]
 8008924:	fa1f fe82 	uxth.w	lr, r2
 8008928:	fa1f f38c 	uxth.w	r3, ip
 800892c:	eba3 030e 	sub.w	r3, r3, lr
 8008930:	4403      	add	r3, r0
 8008932:	0c12      	lsrs	r2, r2, #16
 8008934:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008938:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800893c:	b29b      	uxth	r3, r3
 800893e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008942:	45c1      	cmp	r9, r8
 8008944:	f841 3b04 	str.w	r3, [r1], #4
 8008948:	ea4f 4022 	mov.w	r0, r2, asr #16
 800894c:	d2e6      	bcs.n	800891c <quorem+0xa4>
 800894e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008952:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008956:	b922      	cbnz	r2, 8008962 <quorem+0xea>
 8008958:	3b04      	subs	r3, #4
 800895a:	429d      	cmp	r5, r3
 800895c:	461a      	mov	r2, r3
 800895e:	d30b      	bcc.n	8008978 <quorem+0x100>
 8008960:	613c      	str	r4, [r7, #16]
 8008962:	3601      	adds	r6, #1
 8008964:	4630      	mov	r0, r6
 8008966:	b003      	add	sp, #12
 8008968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800896c:	6812      	ldr	r2, [r2, #0]
 800896e:	3b04      	subs	r3, #4
 8008970:	2a00      	cmp	r2, #0
 8008972:	d1cb      	bne.n	800890c <quorem+0x94>
 8008974:	3c01      	subs	r4, #1
 8008976:	e7c6      	b.n	8008906 <quorem+0x8e>
 8008978:	6812      	ldr	r2, [r2, #0]
 800897a:	3b04      	subs	r3, #4
 800897c:	2a00      	cmp	r2, #0
 800897e:	d1ef      	bne.n	8008960 <quorem+0xe8>
 8008980:	3c01      	subs	r4, #1
 8008982:	e7ea      	b.n	800895a <quorem+0xe2>
 8008984:	2000      	movs	r0, #0
 8008986:	e7ee      	b.n	8008966 <quorem+0xee>

08008988 <_dtoa_r>:
 8008988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800898c:	ed2d 8b02 	vpush	{d8}
 8008990:	69c7      	ldr	r7, [r0, #28]
 8008992:	b091      	sub	sp, #68	@ 0x44
 8008994:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008998:	ec55 4b10 	vmov	r4, r5, d0
 800899c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800899e:	9107      	str	r1, [sp, #28]
 80089a0:	4681      	mov	r9, r0
 80089a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80089a4:	930d      	str	r3, [sp, #52]	@ 0x34
 80089a6:	b97f      	cbnz	r7, 80089c8 <_dtoa_r+0x40>
 80089a8:	2010      	movs	r0, #16
 80089aa:	f000 fd95 	bl	80094d8 <malloc>
 80089ae:	4602      	mov	r2, r0
 80089b0:	f8c9 001c 	str.w	r0, [r9, #28]
 80089b4:	b920      	cbnz	r0, 80089c0 <_dtoa_r+0x38>
 80089b6:	4ba0      	ldr	r3, [pc, #640]	@ (8008c38 <_dtoa_r+0x2b0>)
 80089b8:	21ef      	movs	r1, #239	@ 0xef
 80089ba:	48a0      	ldr	r0, [pc, #640]	@ (8008c3c <_dtoa_r+0x2b4>)
 80089bc:	f002 fd40 	bl	800b440 <__assert_func>
 80089c0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80089c4:	6007      	str	r7, [r0, #0]
 80089c6:	60c7      	str	r7, [r0, #12]
 80089c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089cc:	6819      	ldr	r1, [r3, #0]
 80089ce:	b159      	cbz	r1, 80089e8 <_dtoa_r+0x60>
 80089d0:	685a      	ldr	r2, [r3, #4]
 80089d2:	604a      	str	r2, [r1, #4]
 80089d4:	2301      	movs	r3, #1
 80089d6:	4093      	lsls	r3, r2
 80089d8:	608b      	str	r3, [r1, #8]
 80089da:	4648      	mov	r0, r9
 80089dc:	f000 fe72 	bl	80096c4 <_Bfree>
 80089e0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089e4:	2200      	movs	r2, #0
 80089e6:	601a      	str	r2, [r3, #0]
 80089e8:	1e2b      	subs	r3, r5, #0
 80089ea:	bfbb      	ittet	lt
 80089ec:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80089f0:	9303      	strlt	r3, [sp, #12]
 80089f2:	2300      	movge	r3, #0
 80089f4:	2201      	movlt	r2, #1
 80089f6:	bfac      	ite	ge
 80089f8:	6033      	strge	r3, [r6, #0]
 80089fa:	6032      	strlt	r2, [r6, #0]
 80089fc:	4b90      	ldr	r3, [pc, #576]	@ (8008c40 <_dtoa_r+0x2b8>)
 80089fe:	9e03      	ldr	r6, [sp, #12]
 8008a00:	43b3      	bics	r3, r6
 8008a02:	d110      	bne.n	8008a26 <_dtoa_r+0x9e>
 8008a04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a06:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008a0a:	6013      	str	r3, [r2, #0]
 8008a0c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8008a10:	4323      	orrs	r3, r4
 8008a12:	f000 84e6 	beq.w	80093e2 <_dtoa_r+0xa5a>
 8008a16:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a18:	4f8a      	ldr	r7, [pc, #552]	@ (8008c44 <_dtoa_r+0x2bc>)
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	f000 84e8 	beq.w	80093f0 <_dtoa_r+0xa68>
 8008a20:	1cfb      	adds	r3, r7, #3
 8008a22:	f000 bce3 	b.w	80093ec <_dtoa_r+0xa64>
 8008a26:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008a2a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a32:	d10a      	bne.n	8008a4a <_dtoa_r+0xc2>
 8008a34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a36:	2301      	movs	r3, #1
 8008a38:	6013      	str	r3, [r2, #0]
 8008a3a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a3c:	b113      	cbz	r3, 8008a44 <_dtoa_r+0xbc>
 8008a3e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008a40:	4b81      	ldr	r3, [pc, #516]	@ (8008c48 <_dtoa_r+0x2c0>)
 8008a42:	6013      	str	r3, [r2, #0]
 8008a44:	4f81      	ldr	r7, [pc, #516]	@ (8008c4c <_dtoa_r+0x2c4>)
 8008a46:	f000 bcd3 	b.w	80093f0 <_dtoa_r+0xa68>
 8008a4a:	aa0e      	add	r2, sp, #56	@ 0x38
 8008a4c:	a90f      	add	r1, sp, #60	@ 0x3c
 8008a4e:	4648      	mov	r0, r9
 8008a50:	eeb0 0b48 	vmov.f64	d0, d8
 8008a54:	f001 f9d2 	bl	8009dfc <__d2b>
 8008a58:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8008a5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a5e:	9001      	str	r0, [sp, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d045      	beq.n	8008af0 <_dtoa_r+0x168>
 8008a64:	eeb0 7b48 	vmov.f64	d7, d8
 8008a68:	ee18 1a90 	vmov	r1, s17
 8008a6c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008a70:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008a74:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008a78:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008a7c:	2500      	movs	r5, #0
 8008a7e:	ee07 1a90 	vmov	s15, r1
 8008a82:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8008a86:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008c20 <_dtoa_r+0x298>
 8008a8a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8008a8e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8008c28 <_dtoa_r+0x2a0>
 8008a92:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008a96:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008c30 <_dtoa_r+0x2a8>
 8008a9a:	ee07 3a90 	vmov	s15, r3
 8008a9e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008aa2:	eeb0 7b46 	vmov.f64	d7, d6
 8008aa6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008aaa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008aae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ab6:	ee16 8a90 	vmov	r8, s13
 8008aba:	d508      	bpl.n	8008ace <_dtoa_r+0x146>
 8008abc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008ac0:	eeb4 6b47 	vcmp.f64	d6, d7
 8008ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ac8:	bf18      	it	ne
 8008aca:	f108 38ff 	addne.w	r8, r8, #4294967295
 8008ace:	f1b8 0f16 	cmp.w	r8, #22
 8008ad2:	d82b      	bhi.n	8008b2c <_dtoa_r+0x1a4>
 8008ad4:	495e      	ldr	r1, [pc, #376]	@ (8008c50 <_dtoa_r+0x2c8>)
 8008ad6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8008ada:	ed91 7b00 	vldr	d7, [r1]
 8008ade:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ae6:	d501      	bpl.n	8008aec <_dtoa_r+0x164>
 8008ae8:	f108 38ff 	add.w	r8, r8, #4294967295
 8008aec:	2100      	movs	r1, #0
 8008aee:	e01e      	b.n	8008b2e <_dtoa_r+0x1a6>
 8008af0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008af2:	4413      	add	r3, r2
 8008af4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8008af8:	2920      	cmp	r1, #32
 8008afa:	bfc1      	itttt	gt
 8008afc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008b00:	408e      	lslgt	r6, r1
 8008b02:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8008b06:	fa24 f101 	lsrgt.w	r1, r4, r1
 8008b0a:	bfd6      	itet	le
 8008b0c:	f1c1 0120 	rsble	r1, r1, #32
 8008b10:	4331      	orrgt	r1, r6
 8008b12:	fa04 f101 	lslle.w	r1, r4, r1
 8008b16:	ee07 1a90 	vmov	s15, r1
 8008b1a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008b1e:	3b01      	subs	r3, #1
 8008b20:	ee17 1a90 	vmov	r1, s15
 8008b24:	2501      	movs	r5, #1
 8008b26:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8008b2a:	e7a8      	b.n	8008a7e <_dtoa_r+0xf6>
 8008b2c:	2101      	movs	r1, #1
 8008b2e:	1ad2      	subs	r2, r2, r3
 8008b30:	1e53      	subs	r3, r2, #1
 8008b32:	9306      	str	r3, [sp, #24]
 8008b34:	bf45      	ittet	mi
 8008b36:	f1c2 0301 	rsbmi	r3, r2, #1
 8008b3a:	9304      	strmi	r3, [sp, #16]
 8008b3c:	2300      	movpl	r3, #0
 8008b3e:	2300      	movmi	r3, #0
 8008b40:	bf4c      	ite	mi
 8008b42:	9306      	strmi	r3, [sp, #24]
 8008b44:	9304      	strpl	r3, [sp, #16]
 8008b46:	f1b8 0f00 	cmp.w	r8, #0
 8008b4a:	910c      	str	r1, [sp, #48]	@ 0x30
 8008b4c:	db18      	blt.n	8008b80 <_dtoa_r+0x1f8>
 8008b4e:	9b06      	ldr	r3, [sp, #24]
 8008b50:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008b54:	4443      	add	r3, r8
 8008b56:	9306      	str	r3, [sp, #24]
 8008b58:	2300      	movs	r3, #0
 8008b5a:	9a07      	ldr	r2, [sp, #28]
 8008b5c:	2a09      	cmp	r2, #9
 8008b5e:	d845      	bhi.n	8008bec <_dtoa_r+0x264>
 8008b60:	2a05      	cmp	r2, #5
 8008b62:	bfc4      	itt	gt
 8008b64:	3a04      	subgt	r2, #4
 8008b66:	9207      	strgt	r2, [sp, #28]
 8008b68:	9a07      	ldr	r2, [sp, #28]
 8008b6a:	f1a2 0202 	sub.w	r2, r2, #2
 8008b6e:	bfcc      	ite	gt
 8008b70:	2400      	movgt	r4, #0
 8008b72:	2401      	movle	r4, #1
 8008b74:	2a03      	cmp	r2, #3
 8008b76:	d844      	bhi.n	8008c02 <_dtoa_r+0x27a>
 8008b78:	e8df f002 	tbb	[pc, r2]
 8008b7c:	0b173634 	.word	0x0b173634
 8008b80:	9b04      	ldr	r3, [sp, #16]
 8008b82:	2200      	movs	r2, #0
 8008b84:	eba3 0308 	sub.w	r3, r3, r8
 8008b88:	9304      	str	r3, [sp, #16]
 8008b8a:	920a      	str	r2, [sp, #40]	@ 0x28
 8008b8c:	f1c8 0300 	rsb	r3, r8, #0
 8008b90:	e7e3      	b.n	8008b5a <_dtoa_r+0x1d2>
 8008b92:	2201      	movs	r2, #1
 8008b94:	9208      	str	r2, [sp, #32]
 8008b96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b98:	eb08 0b02 	add.w	fp, r8, r2
 8008b9c:	f10b 0a01 	add.w	sl, fp, #1
 8008ba0:	4652      	mov	r2, sl
 8008ba2:	2a01      	cmp	r2, #1
 8008ba4:	bfb8      	it	lt
 8008ba6:	2201      	movlt	r2, #1
 8008ba8:	e006      	b.n	8008bb8 <_dtoa_r+0x230>
 8008baa:	2201      	movs	r2, #1
 8008bac:	9208      	str	r2, [sp, #32]
 8008bae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008bb0:	2a00      	cmp	r2, #0
 8008bb2:	dd29      	ble.n	8008c08 <_dtoa_r+0x280>
 8008bb4:	4693      	mov	fp, r2
 8008bb6:	4692      	mov	sl, r2
 8008bb8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8008bbc:	2100      	movs	r1, #0
 8008bbe:	2004      	movs	r0, #4
 8008bc0:	f100 0614 	add.w	r6, r0, #20
 8008bc4:	4296      	cmp	r6, r2
 8008bc6:	d926      	bls.n	8008c16 <_dtoa_r+0x28e>
 8008bc8:	6079      	str	r1, [r7, #4]
 8008bca:	4648      	mov	r0, r9
 8008bcc:	9305      	str	r3, [sp, #20]
 8008bce:	f000 fd39 	bl	8009644 <_Balloc>
 8008bd2:	9b05      	ldr	r3, [sp, #20]
 8008bd4:	4607      	mov	r7, r0
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	d13e      	bne.n	8008c58 <_dtoa_r+0x2d0>
 8008bda:	4b1e      	ldr	r3, [pc, #120]	@ (8008c54 <_dtoa_r+0x2cc>)
 8008bdc:	4602      	mov	r2, r0
 8008bde:	f240 11af 	movw	r1, #431	@ 0x1af
 8008be2:	e6ea      	b.n	80089ba <_dtoa_r+0x32>
 8008be4:	2200      	movs	r2, #0
 8008be6:	e7e1      	b.n	8008bac <_dtoa_r+0x224>
 8008be8:	2200      	movs	r2, #0
 8008bea:	e7d3      	b.n	8008b94 <_dtoa_r+0x20c>
 8008bec:	2401      	movs	r4, #1
 8008bee:	2200      	movs	r2, #0
 8008bf0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8008bf4:	f04f 3bff 	mov.w	fp, #4294967295
 8008bf8:	2100      	movs	r1, #0
 8008bfa:	46da      	mov	sl, fp
 8008bfc:	2212      	movs	r2, #18
 8008bfe:	9109      	str	r1, [sp, #36]	@ 0x24
 8008c00:	e7da      	b.n	8008bb8 <_dtoa_r+0x230>
 8008c02:	2201      	movs	r2, #1
 8008c04:	9208      	str	r2, [sp, #32]
 8008c06:	e7f5      	b.n	8008bf4 <_dtoa_r+0x26c>
 8008c08:	f04f 0b01 	mov.w	fp, #1
 8008c0c:	46da      	mov	sl, fp
 8008c0e:	465a      	mov	r2, fp
 8008c10:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8008c14:	e7d0      	b.n	8008bb8 <_dtoa_r+0x230>
 8008c16:	3101      	adds	r1, #1
 8008c18:	0040      	lsls	r0, r0, #1
 8008c1a:	e7d1      	b.n	8008bc0 <_dtoa_r+0x238>
 8008c1c:	f3af 8000 	nop.w
 8008c20:	636f4361 	.word	0x636f4361
 8008c24:	3fd287a7 	.word	0x3fd287a7
 8008c28:	8b60c8b3 	.word	0x8b60c8b3
 8008c2c:	3fc68a28 	.word	0x3fc68a28
 8008c30:	509f79fb 	.word	0x509f79fb
 8008c34:	3fd34413 	.word	0x3fd34413
 8008c38:	0800bec2 	.word	0x0800bec2
 8008c3c:	0800bed9 	.word	0x0800bed9
 8008c40:	7ff00000 	.word	0x7ff00000
 8008c44:	0800bebe 	.word	0x0800bebe
 8008c48:	0800be8d 	.word	0x0800be8d
 8008c4c:	0800be8c 	.word	0x0800be8c
 8008c50:	0800c088 	.word	0x0800c088
 8008c54:	0800bf31 	.word	0x0800bf31
 8008c58:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8008c5c:	f1ba 0f0e 	cmp.w	sl, #14
 8008c60:	6010      	str	r0, [r2, #0]
 8008c62:	d86e      	bhi.n	8008d42 <_dtoa_r+0x3ba>
 8008c64:	2c00      	cmp	r4, #0
 8008c66:	d06c      	beq.n	8008d42 <_dtoa_r+0x3ba>
 8008c68:	f1b8 0f00 	cmp.w	r8, #0
 8008c6c:	f340 80b4 	ble.w	8008dd8 <_dtoa_r+0x450>
 8008c70:	4ac8      	ldr	r2, [pc, #800]	@ (8008f94 <_dtoa_r+0x60c>)
 8008c72:	f008 010f 	and.w	r1, r8, #15
 8008c76:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008c7a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8008c7e:	ed92 7b00 	vldr	d7, [r2]
 8008c82:	ea4f 1128 	mov.w	r1, r8, asr #4
 8008c86:	f000 809b 	beq.w	8008dc0 <_dtoa_r+0x438>
 8008c8a:	4ac3      	ldr	r2, [pc, #780]	@ (8008f98 <_dtoa_r+0x610>)
 8008c8c:	ed92 6b08 	vldr	d6, [r2, #32]
 8008c90:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8008c94:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008c98:	f001 010f 	and.w	r1, r1, #15
 8008c9c:	2203      	movs	r2, #3
 8008c9e:	48be      	ldr	r0, [pc, #760]	@ (8008f98 <_dtoa_r+0x610>)
 8008ca0:	2900      	cmp	r1, #0
 8008ca2:	f040 808f 	bne.w	8008dc4 <_dtoa_r+0x43c>
 8008ca6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008caa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008cae:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008cb2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008cb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008cb8:	2900      	cmp	r1, #0
 8008cba:	f000 80b3 	beq.w	8008e24 <_dtoa_r+0x49c>
 8008cbe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8008cc2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cca:	f140 80ab 	bpl.w	8008e24 <_dtoa_r+0x49c>
 8008cce:	f1ba 0f00 	cmp.w	sl, #0
 8008cd2:	f000 80a7 	beq.w	8008e24 <_dtoa_r+0x49c>
 8008cd6:	f1bb 0f00 	cmp.w	fp, #0
 8008cda:	dd30      	ble.n	8008d3e <_dtoa_r+0x3b6>
 8008cdc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8008ce0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008ce4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008ce8:	f108 31ff 	add.w	r1, r8, #4294967295
 8008cec:	9105      	str	r1, [sp, #20]
 8008cee:	3201      	adds	r2, #1
 8008cf0:	465c      	mov	r4, fp
 8008cf2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008cf6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8008cfa:	ee07 2a90 	vmov	s15, r2
 8008cfe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008d02:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008d06:	ee15 2a90 	vmov	r2, s11
 8008d0a:	ec51 0b15 	vmov	r0, r1, d5
 8008d0e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8008d12:	2c00      	cmp	r4, #0
 8008d14:	f040 808a 	bne.w	8008e2c <_dtoa_r+0x4a4>
 8008d18:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008d1c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008d20:	ec41 0b17 	vmov	d7, r0, r1
 8008d24:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d2c:	f300 826a 	bgt.w	8009204 <_dtoa_r+0x87c>
 8008d30:	eeb1 7b47 	vneg.f64	d7, d7
 8008d34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d3c:	d423      	bmi.n	8008d86 <_dtoa_r+0x3fe>
 8008d3e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008d42:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008d44:	2a00      	cmp	r2, #0
 8008d46:	f2c0 8129 	blt.w	8008f9c <_dtoa_r+0x614>
 8008d4a:	f1b8 0f0e 	cmp.w	r8, #14
 8008d4e:	f300 8125 	bgt.w	8008f9c <_dtoa_r+0x614>
 8008d52:	4b90      	ldr	r3, [pc, #576]	@ (8008f94 <_dtoa_r+0x60c>)
 8008d54:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008d58:	ed93 6b00 	vldr	d6, [r3]
 8008d5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f280 80c8 	bge.w	8008ef4 <_dtoa_r+0x56c>
 8008d64:	f1ba 0f00 	cmp.w	sl, #0
 8008d68:	f300 80c4 	bgt.w	8008ef4 <_dtoa_r+0x56c>
 8008d6c:	d10b      	bne.n	8008d86 <_dtoa_r+0x3fe>
 8008d6e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008d72:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008d76:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d7a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d82:	f2c0 823c 	blt.w	80091fe <_dtoa_r+0x876>
 8008d86:	2400      	movs	r4, #0
 8008d88:	4625      	mov	r5, r4
 8008d8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d8c:	43db      	mvns	r3, r3
 8008d8e:	9305      	str	r3, [sp, #20]
 8008d90:	463e      	mov	r6, r7
 8008d92:	f04f 0800 	mov.w	r8, #0
 8008d96:	4621      	mov	r1, r4
 8008d98:	4648      	mov	r0, r9
 8008d9a:	f000 fc93 	bl	80096c4 <_Bfree>
 8008d9e:	2d00      	cmp	r5, #0
 8008da0:	f000 80a2 	beq.w	8008ee8 <_dtoa_r+0x560>
 8008da4:	f1b8 0f00 	cmp.w	r8, #0
 8008da8:	d005      	beq.n	8008db6 <_dtoa_r+0x42e>
 8008daa:	45a8      	cmp	r8, r5
 8008dac:	d003      	beq.n	8008db6 <_dtoa_r+0x42e>
 8008dae:	4641      	mov	r1, r8
 8008db0:	4648      	mov	r0, r9
 8008db2:	f000 fc87 	bl	80096c4 <_Bfree>
 8008db6:	4629      	mov	r1, r5
 8008db8:	4648      	mov	r0, r9
 8008dba:	f000 fc83 	bl	80096c4 <_Bfree>
 8008dbe:	e093      	b.n	8008ee8 <_dtoa_r+0x560>
 8008dc0:	2202      	movs	r2, #2
 8008dc2:	e76c      	b.n	8008c9e <_dtoa_r+0x316>
 8008dc4:	07cc      	lsls	r4, r1, #31
 8008dc6:	d504      	bpl.n	8008dd2 <_dtoa_r+0x44a>
 8008dc8:	ed90 6b00 	vldr	d6, [r0]
 8008dcc:	3201      	adds	r2, #1
 8008dce:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008dd2:	1049      	asrs	r1, r1, #1
 8008dd4:	3008      	adds	r0, #8
 8008dd6:	e763      	b.n	8008ca0 <_dtoa_r+0x318>
 8008dd8:	d022      	beq.n	8008e20 <_dtoa_r+0x498>
 8008dda:	f1c8 0100 	rsb	r1, r8, #0
 8008dde:	4a6d      	ldr	r2, [pc, #436]	@ (8008f94 <_dtoa_r+0x60c>)
 8008de0:	f001 000f 	and.w	r0, r1, #15
 8008de4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008de8:	ed92 7b00 	vldr	d7, [r2]
 8008dec:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008df0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008df4:	4868      	ldr	r0, [pc, #416]	@ (8008f98 <_dtoa_r+0x610>)
 8008df6:	1109      	asrs	r1, r1, #4
 8008df8:	2400      	movs	r4, #0
 8008dfa:	2202      	movs	r2, #2
 8008dfc:	b929      	cbnz	r1, 8008e0a <_dtoa_r+0x482>
 8008dfe:	2c00      	cmp	r4, #0
 8008e00:	f43f af57 	beq.w	8008cb2 <_dtoa_r+0x32a>
 8008e04:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008e08:	e753      	b.n	8008cb2 <_dtoa_r+0x32a>
 8008e0a:	07ce      	lsls	r6, r1, #31
 8008e0c:	d505      	bpl.n	8008e1a <_dtoa_r+0x492>
 8008e0e:	ed90 6b00 	vldr	d6, [r0]
 8008e12:	3201      	adds	r2, #1
 8008e14:	2401      	movs	r4, #1
 8008e16:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008e1a:	1049      	asrs	r1, r1, #1
 8008e1c:	3008      	adds	r0, #8
 8008e1e:	e7ed      	b.n	8008dfc <_dtoa_r+0x474>
 8008e20:	2202      	movs	r2, #2
 8008e22:	e746      	b.n	8008cb2 <_dtoa_r+0x32a>
 8008e24:	f8cd 8014 	str.w	r8, [sp, #20]
 8008e28:	4654      	mov	r4, sl
 8008e2a:	e762      	b.n	8008cf2 <_dtoa_r+0x36a>
 8008e2c:	4a59      	ldr	r2, [pc, #356]	@ (8008f94 <_dtoa_r+0x60c>)
 8008e2e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008e32:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008e36:	9a08      	ldr	r2, [sp, #32]
 8008e38:	ec41 0b17 	vmov	d7, r0, r1
 8008e3c:	443c      	add	r4, r7
 8008e3e:	b34a      	cbz	r2, 8008e94 <_dtoa_r+0x50c>
 8008e40:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8008e44:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8008e48:	463e      	mov	r6, r7
 8008e4a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008e4e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008e52:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008e56:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008e5a:	ee14 2a90 	vmov	r2, s9
 8008e5e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008e62:	3230      	adds	r2, #48	@ 0x30
 8008e64:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008e68:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e70:	f806 2b01 	strb.w	r2, [r6], #1
 8008e74:	d438      	bmi.n	8008ee8 <_dtoa_r+0x560>
 8008e76:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008e7a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e82:	d46e      	bmi.n	8008f62 <_dtoa_r+0x5da>
 8008e84:	42a6      	cmp	r6, r4
 8008e86:	f43f af5a 	beq.w	8008d3e <_dtoa_r+0x3b6>
 8008e8a:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008e8e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008e92:	e7e0      	b.n	8008e56 <_dtoa_r+0x4ce>
 8008e94:	4621      	mov	r1, r4
 8008e96:	463e      	mov	r6, r7
 8008e98:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008e9c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008ea0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008ea4:	ee14 2a90 	vmov	r2, s9
 8008ea8:	3230      	adds	r2, #48	@ 0x30
 8008eaa:	f806 2b01 	strb.w	r2, [r6], #1
 8008eae:	42a6      	cmp	r6, r4
 8008eb0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008eb4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008eb8:	d119      	bne.n	8008eee <_dtoa_r+0x566>
 8008eba:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8008ebe:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008ec2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eca:	dc4a      	bgt.n	8008f62 <_dtoa_r+0x5da>
 8008ecc:	ee35 5b47 	vsub.f64	d5, d5, d7
 8008ed0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8008ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ed8:	f57f af31 	bpl.w	8008d3e <_dtoa_r+0x3b6>
 8008edc:	460e      	mov	r6, r1
 8008ede:	3901      	subs	r1, #1
 8008ee0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ee4:	2b30      	cmp	r3, #48	@ 0x30
 8008ee6:	d0f9      	beq.n	8008edc <_dtoa_r+0x554>
 8008ee8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008eec:	e027      	b.n	8008f3e <_dtoa_r+0x5b6>
 8008eee:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008ef2:	e7d5      	b.n	8008ea0 <_dtoa_r+0x518>
 8008ef4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ef8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8008efc:	463e      	mov	r6, r7
 8008efe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008f02:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008f06:	ee15 3a10 	vmov	r3, s10
 8008f0a:	3330      	adds	r3, #48	@ 0x30
 8008f0c:	f806 3b01 	strb.w	r3, [r6], #1
 8008f10:	1bf3      	subs	r3, r6, r7
 8008f12:	459a      	cmp	sl, r3
 8008f14:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008f18:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008f1c:	d132      	bne.n	8008f84 <_dtoa_r+0x5fc>
 8008f1e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008f22:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f2a:	dc18      	bgt.n	8008f5e <_dtoa_r+0x5d6>
 8008f2c:	eeb4 7b46 	vcmp.f64	d7, d6
 8008f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f34:	d103      	bne.n	8008f3e <_dtoa_r+0x5b6>
 8008f36:	ee15 3a10 	vmov	r3, s10
 8008f3a:	07db      	lsls	r3, r3, #31
 8008f3c:	d40f      	bmi.n	8008f5e <_dtoa_r+0x5d6>
 8008f3e:	9901      	ldr	r1, [sp, #4]
 8008f40:	4648      	mov	r0, r9
 8008f42:	f000 fbbf 	bl	80096c4 <_Bfree>
 8008f46:	2300      	movs	r3, #0
 8008f48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f4a:	7033      	strb	r3, [r6, #0]
 8008f4c:	f108 0301 	add.w	r3, r8, #1
 8008f50:	6013      	str	r3, [r2, #0]
 8008f52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	f000 824b 	beq.w	80093f0 <_dtoa_r+0xa68>
 8008f5a:	601e      	str	r6, [r3, #0]
 8008f5c:	e248      	b.n	80093f0 <_dtoa_r+0xa68>
 8008f5e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008f62:	4633      	mov	r3, r6
 8008f64:	461e      	mov	r6, r3
 8008f66:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f6a:	2a39      	cmp	r2, #57	@ 0x39
 8008f6c:	d106      	bne.n	8008f7c <_dtoa_r+0x5f4>
 8008f6e:	429f      	cmp	r7, r3
 8008f70:	d1f8      	bne.n	8008f64 <_dtoa_r+0x5dc>
 8008f72:	9a05      	ldr	r2, [sp, #20]
 8008f74:	3201      	adds	r2, #1
 8008f76:	9205      	str	r2, [sp, #20]
 8008f78:	2230      	movs	r2, #48	@ 0x30
 8008f7a:	703a      	strb	r2, [r7, #0]
 8008f7c:	781a      	ldrb	r2, [r3, #0]
 8008f7e:	3201      	adds	r2, #1
 8008f80:	701a      	strb	r2, [r3, #0]
 8008f82:	e7b1      	b.n	8008ee8 <_dtoa_r+0x560>
 8008f84:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008f88:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f90:	d1b5      	bne.n	8008efe <_dtoa_r+0x576>
 8008f92:	e7d4      	b.n	8008f3e <_dtoa_r+0x5b6>
 8008f94:	0800c088 	.word	0x0800c088
 8008f98:	0800c060 	.word	0x0800c060
 8008f9c:	9908      	ldr	r1, [sp, #32]
 8008f9e:	2900      	cmp	r1, #0
 8008fa0:	f000 80e9 	beq.w	8009176 <_dtoa_r+0x7ee>
 8008fa4:	9907      	ldr	r1, [sp, #28]
 8008fa6:	2901      	cmp	r1, #1
 8008fa8:	f300 80cb 	bgt.w	8009142 <_dtoa_r+0x7ba>
 8008fac:	2d00      	cmp	r5, #0
 8008fae:	f000 80c4 	beq.w	800913a <_dtoa_r+0x7b2>
 8008fb2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008fb6:	9e04      	ldr	r6, [sp, #16]
 8008fb8:	461c      	mov	r4, r3
 8008fba:	9305      	str	r3, [sp, #20]
 8008fbc:	9b04      	ldr	r3, [sp, #16]
 8008fbe:	4413      	add	r3, r2
 8008fc0:	9304      	str	r3, [sp, #16]
 8008fc2:	9b06      	ldr	r3, [sp, #24]
 8008fc4:	2101      	movs	r1, #1
 8008fc6:	4413      	add	r3, r2
 8008fc8:	4648      	mov	r0, r9
 8008fca:	9306      	str	r3, [sp, #24]
 8008fcc:	f000 fc78 	bl	80098c0 <__i2b>
 8008fd0:	9b05      	ldr	r3, [sp, #20]
 8008fd2:	4605      	mov	r5, r0
 8008fd4:	b166      	cbz	r6, 8008ff0 <_dtoa_r+0x668>
 8008fd6:	9a06      	ldr	r2, [sp, #24]
 8008fd8:	2a00      	cmp	r2, #0
 8008fda:	dd09      	ble.n	8008ff0 <_dtoa_r+0x668>
 8008fdc:	42b2      	cmp	r2, r6
 8008fde:	9904      	ldr	r1, [sp, #16]
 8008fe0:	bfa8      	it	ge
 8008fe2:	4632      	movge	r2, r6
 8008fe4:	1a89      	subs	r1, r1, r2
 8008fe6:	9104      	str	r1, [sp, #16]
 8008fe8:	9906      	ldr	r1, [sp, #24]
 8008fea:	1ab6      	subs	r6, r6, r2
 8008fec:	1a8a      	subs	r2, r1, r2
 8008fee:	9206      	str	r2, [sp, #24]
 8008ff0:	b30b      	cbz	r3, 8009036 <_dtoa_r+0x6ae>
 8008ff2:	9a08      	ldr	r2, [sp, #32]
 8008ff4:	2a00      	cmp	r2, #0
 8008ff6:	f000 80c5 	beq.w	8009184 <_dtoa_r+0x7fc>
 8008ffa:	2c00      	cmp	r4, #0
 8008ffc:	f000 80bf 	beq.w	800917e <_dtoa_r+0x7f6>
 8009000:	4629      	mov	r1, r5
 8009002:	4622      	mov	r2, r4
 8009004:	4648      	mov	r0, r9
 8009006:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009008:	f000 fd12 	bl	8009a30 <__pow5mult>
 800900c:	9a01      	ldr	r2, [sp, #4]
 800900e:	4601      	mov	r1, r0
 8009010:	4605      	mov	r5, r0
 8009012:	4648      	mov	r0, r9
 8009014:	f000 fc6a 	bl	80098ec <__multiply>
 8009018:	9901      	ldr	r1, [sp, #4]
 800901a:	9005      	str	r0, [sp, #20]
 800901c:	4648      	mov	r0, r9
 800901e:	f000 fb51 	bl	80096c4 <_Bfree>
 8009022:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009024:	1b1b      	subs	r3, r3, r4
 8009026:	f000 80b0 	beq.w	800918a <_dtoa_r+0x802>
 800902a:	9905      	ldr	r1, [sp, #20]
 800902c:	461a      	mov	r2, r3
 800902e:	4648      	mov	r0, r9
 8009030:	f000 fcfe 	bl	8009a30 <__pow5mult>
 8009034:	9001      	str	r0, [sp, #4]
 8009036:	2101      	movs	r1, #1
 8009038:	4648      	mov	r0, r9
 800903a:	f000 fc41 	bl	80098c0 <__i2b>
 800903e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009040:	4604      	mov	r4, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	f000 81da 	beq.w	80093fc <_dtoa_r+0xa74>
 8009048:	461a      	mov	r2, r3
 800904a:	4601      	mov	r1, r0
 800904c:	4648      	mov	r0, r9
 800904e:	f000 fcef 	bl	8009a30 <__pow5mult>
 8009052:	9b07      	ldr	r3, [sp, #28]
 8009054:	2b01      	cmp	r3, #1
 8009056:	4604      	mov	r4, r0
 8009058:	f300 80a0 	bgt.w	800919c <_dtoa_r+0x814>
 800905c:	9b02      	ldr	r3, [sp, #8]
 800905e:	2b00      	cmp	r3, #0
 8009060:	f040 8096 	bne.w	8009190 <_dtoa_r+0x808>
 8009064:	9b03      	ldr	r3, [sp, #12]
 8009066:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800906a:	2a00      	cmp	r2, #0
 800906c:	f040 8092 	bne.w	8009194 <_dtoa_r+0x80c>
 8009070:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009074:	0d12      	lsrs	r2, r2, #20
 8009076:	0512      	lsls	r2, r2, #20
 8009078:	2a00      	cmp	r2, #0
 800907a:	f000 808d 	beq.w	8009198 <_dtoa_r+0x810>
 800907e:	9b04      	ldr	r3, [sp, #16]
 8009080:	3301      	adds	r3, #1
 8009082:	9304      	str	r3, [sp, #16]
 8009084:	9b06      	ldr	r3, [sp, #24]
 8009086:	3301      	adds	r3, #1
 8009088:	9306      	str	r3, [sp, #24]
 800908a:	2301      	movs	r3, #1
 800908c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800908e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009090:	2b00      	cmp	r3, #0
 8009092:	f000 81b9 	beq.w	8009408 <_dtoa_r+0xa80>
 8009096:	6922      	ldr	r2, [r4, #16]
 8009098:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800909c:	6910      	ldr	r0, [r2, #16]
 800909e:	f000 fbc3 	bl	8009828 <__hi0bits>
 80090a2:	f1c0 0020 	rsb	r0, r0, #32
 80090a6:	9b06      	ldr	r3, [sp, #24]
 80090a8:	4418      	add	r0, r3
 80090aa:	f010 001f 	ands.w	r0, r0, #31
 80090ae:	f000 8081 	beq.w	80091b4 <_dtoa_r+0x82c>
 80090b2:	f1c0 0220 	rsb	r2, r0, #32
 80090b6:	2a04      	cmp	r2, #4
 80090b8:	dd73      	ble.n	80091a2 <_dtoa_r+0x81a>
 80090ba:	9b04      	ldr	r3, [sp, #16]
 80090bc:	f1c0 001c 	rsb	r0, r0, #28
 80090c0:	4403      	add	r3, r0
 80090c2:	9304      	str	r3, [sp, #16]
 80090c4:	9b06      	ldr	r3, [sp, #24]
 80090c6:	4406      	add	r6, r0
 80090c8:	4403      	add	r3, r0
 80090ca:	9306      	str	r3, [sp, #24]
 80090cc:	9b04      	ldr	r3, [sp, #16]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	dd05      	ble.n	80090de <_dtoa_r+0x756>
 80090d2:	9901      	ldr	r1, [sp, #4]
 80090d4:	461a      	mov	r2, r3
 80090d6:	4648      	mov	r0, r9
 80090d8:	f000 fd04 	bl	8009ae4 <__lshift>
 80090dc:	9001      	str	r0, [sp, #4]
 80090de:	9b06      	ldr	r3, [sp, #24]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	dd05      	ble.n	80090f0 <_dtoa_r+0x768>
 80090e4:	4621      	mov	r1, r4
 80090e6:	461a      	mov	r2, r3
 80090e8:	4648      	mov	r0, r9
 80090ea:	f000 fcfb 	bl	8009ae4 <__lshift>
 80090ee:	4604      	mov	r4, r0
 80090f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d060      	beq.n	80091b8 <_dtoa_r+0x830>
 80090f6:	9801      	ldr	r0, [sp, #4]
 80090f8:	4621      	mov	r1, r4
 80090fa:	f000 fd5f 	bl	8009bbc <__mcmp>
 80090fe:	2800      	cmp	r0, #0
 8009100:	da5a      	bge.n	80091b8 <_dtoa_r+0x830>
 8009102:	f108 33ff 	add.w	r3, r8, #4294967295
 8009106:	9305      	str	r3, [sp, #20]
 8009108:	9901      	ldr	r1, [sp, #4]
 800910a:	2300      	movs	r3, #0
 800910c:	220a      	movs	r2, #10
 800910e:	4648      	mov	r0, r9
 8009110:	f000 fafa 	bl	8009708 <__multadd>
 8009114:	9b08      	ldr	r3, [sp, #32]
 8009116:	9001      	str	r0, [sp, #4]
 8009118:	2b00      	cmp	r3, #0
 800911a:	f000 8177 	beq.w	800940c <_dtoa_r+0xa84>
 800911e:	4629      	mov	r1, r5
 8009120:	2300      	movs	r3, #0
 8009122:	220a      	movs	r2, #10
 8009124:	4648      	mov	r0, r9
 8009126:	f000 faef 	bl	8009708 <__multadd>
 800912a:	f1bb 0f00 	cmp.w	fp, #0
 800912e:	4605      	mov	r5, r0
 8009130:	dc6e      	bgt.n	8009210 <_dtoa_r+0x888>
 8009132:	9b07      	ldr	r3, [sp, #28]
 8009134:	2b02      	cmp	r3, #2
 8009136:	dc48      	bgt.n	80091ca <_dtoa_r+0x842>
 8009138:	e06a      	b.n	8009210 <_dtoa_r+0x888>
 800913a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800913c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009140:	e739      	b.n	8008fb6 <_dtoa_r+0x62e>
 8009142:	f10a 34ff 	add.w	r4, sl, #4294967295
 8009146:	42a3      	cmp	r3, r4
 8009148:	db07      	blt.n	800915a <_dtoa_r+0x7d2>
 800914a:	f1ba 0f00 	cmp.w	sl, #0
 800914e:	eba3 0404 	sub.w	r4, r3, r4
 8009152:	db0b      	blt.n	800916c <_dtoa_r+0x7e4>
 8009154:	9e04      	ldr	r6, [sp, #16]
 8009156:	4652      	mov	r2, sl
 8009158:	e72f      	b.n	8008fba <_dtoa_r+0x632>
 800915a:	1ae2      	subs	r2, r4, r3
 800915c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800915e:	9e04      	ldr	r6, [sp, #16]
 8009160:	4413      	add	r3, r2
 8009162:	930a      	str	r3, [sp, #40]	@ 0x28
 8009164:	4652      	mov	r2, sl
 8009166:	4623      	mov	r3, r4
 8009168:	2400      	movs	r4, #0
 800916a:	e726      	b.n	8008fba <_dtoa_r+0x632>
 800916c:	9a04      	ldr	r2, [sp, #16]
 800916e:	eba2 060a 	sub.w	r6, r2, sl
 8009172:	2200      	movs	r2, #0
 8009174:	e721      	b.n	8008fba <_dtoa_r+0x632>
 8009176:	9e04      	ldr	r6, [sp, #16]
 8009178:	9d08      	ldr	r5, [sp, #32]
 800917a:	461c      	mov	r4, r3
 800917c:	e72a      	b.n	8008fd4 <_dtoa_r+0x64c>
 800917e:	9a01      	ldr	r2, [sp, #4]
 8009180:	9205      	str	r2, [sp, #20]
 8009182:	e752      	b.n	800902a <_dtoa_r+0x6a2>
 8009184:	9901      	ldr	r1, [sp, #4]
 8009186:	461a      	mov	r2, r3
 8009188:	e751      	b.n	800902e <_dtoa_r+0x6a6>
 800918a:	9b05      	ldr	r3, [sp, #20]
 800918c:	9301      	str	r3, [sp, #4]
 800918e:	e752      	b.n	8009036 <_dtoa_r+0x6ae>
 8009190:	2300      	movs	r3, #0
 8009192:	e77b      	b.n	800908c <_dtoa_r+0x704>
 8009194:	9b02      	ldr	r3, [sp, #8]
 8009196:	e779      	b.n	800908c <_dtoa_r+0x704>
 8009198:	920b      	str	r2, [sp, #44]	@ 0x2c
 800919a:	e778      	b.n	800908e <_dtoa_r+0x706>
 800919c:	2300      	movs	r3, #0
 800919e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80091a0:	e779      	b.n	8009096 <_dtoa_r+0x70e>
 80091a2:	d093      	beq.n	80090cc <_dtoa_r+0x744>
 80091a4:	9b04      	ldr	r3, [sp, #16]
 80091a6:	321c      	adds	r2, #28
 80091a8:	4413      	add	r3, r2
 80091aa:	9304      	str	r3, [sp, #16]
 80091ac:	9b06      	ldr	r3, [sp, #24]
 80091ae:	4416      	add	r6, r2
 80091b0:	4413      	add	r3, r2
 80091b2:	e78a      	b.n	80090ca <_dtoa_r+0x742>
 80091b4:	4602      	mov	r2, r0
 80091b6:	e7f5      	b.n	80091a4 <_dtoa_r+0x81c>
 80091b8:	f1ba 0f00 	cmp.w	sl, #0
 80091bc:	f8cd 8014 	str.w	r8, [sp, #20]
 80091c0:	46d3      	mov	fp, sl
 80091c2:	dc21      	bgt.n	8009208 <_dtoa_r+0x880>
 80091c4:	9b07      	ldr	r3, [sp, #28]
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	dd1e      	ble.n	8009208 <_dtoa_r+0x880>
 80091ca:	f1bb 0f00 	cmp.w	fp, #0
 80091ce:	f47f addc 	bne.w	8008d8a <_dtoa_r+0x402>
 80091d2:	4621      	mov	r1, r4
 80091d4:	465b      	mov	r3, fp
 80091d6:	2205      	movs	r2, #5
 80091d8:	4648      	mov	r0, r9
 80091da:	f000 fa95 	bl	8009708 <__multadd>
 80091de:	4601      	mov	r1, r0
 80091e0:	4604      	mov	r4, r0
 80091e2:	9801      	ldr	r0, [sp, #4]
 80091e4:	f000 fcea 	bl	8009bbc <__mcmp>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	f77f adce 	ble.w	8008d8a <_dtoa_r+0x402>
 80091ee:	463e      	mov	r6, r7
 80091f0:	2331      	movs	r3, #49	@ 0x31
 80091f2:	f806 3b01 	strb.w	r3, [r6], #1
 80091f6:	9b05      	ldr	r3, [sp, #20]
 80091f8:	3301      	adds	r3, #1
 80091fa:	9305      	str	r3, [sp, #20]
 80091fc:	e5c9      	b.n	8008d92 <_dtoa_r+0x40a>
 80091fe:	f8cd 8014 	str.w	r8, [sp, #20]
 8009202:	4654      	mov	r4, sl
 8009204:	4625      	mov	r5, r4
 8009206:	e7f2      	b.n	80091ee <_dtoa_r+0x866>
 8009208:	9b08      	ldr	r3, [sp, #32]
 800920a:	2b00      	cmp	r3, #0
 800920c:	f000 8102 	beq.w	8009414 <_dtoa_r+0xa8c>
 8009210:	2e00      	cmp	r6, #0
 8009212:	dd05      	ble.n	8009220 <_dtoa_r+0x898>
 8009214:	4629      	mov	r1, r5
 8009216:	4632      	mov	r2, r6
 8009218:	4648      	mov	r0, r9
 800921a:	f000 fc63 	bl	8009ae4 <__lshift>
 800921e:	4605      	mov	r5, r0
 8009220:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009222:	2b00      	cmp	r3, #0
 8009224:	d058      	beq.n	80092d8 <_dtoa_r+0x950>
 8009226:	6869      	ldr	r1, [r5, #4]
 8009228:	4648      	mov	r0, r9
 800922a:	f000 fa0b 	bl	8009644 <_Balloc>
 800922e:	4606      	mov	r6, r0
 8009230:	b928      	cbnz	r0, 800923e <_dtoa_r+0x8b6>
 8009232:	4b82      	ldr	r3, [pc, #520]	@ (800943c <_dtoa_r+0xab4>)
 8009234:	4602      	mov	r2, r0
 8009236:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800923a:	f7ff bbbe 	b.w	80089ba <_dtoa_r+0x32>
 800923e:	692a      	ldr	r2, [r5, #16]
 8009240:	3202      	adds	r2, #2
 8009242:	0092      	lsls	r2, r2, #2
 8009244:	f105 010c 	add.w	r1, r5, #12
 8009248:	300c      	adds	r0, #12
 800924a:	f7ff fb00 	bl	800884e <memcpy>
 800924e:	2201      	movs	r2, #1
 8009250:	4631      	mov	r1, r6
 8009252:	4648      	mov	r0, r9
 8009254:	f000 fc46 	bl	8009ae4 <__lshift>
 8009258:	1c7b      	adds	r3, r7, #1
 800925a:	9304      	str	r3, [sp, #16]
 800925c:	eb07 030b 	add.w	r3, r7, fp
 8009260:	9309      	str	r3, [sp, #36]	@ 0x24
 8009262:	9b02      	ldr	r3, [sp, #8]
 8009264:	f003 0301 	and.w	r3, r3, #1
 8009268:	46a8      	mov	r8, r5
 800926a:	9308      	str	r3, [sp, #32]
 800926c:	4605      	mov	r5, r0
 800926e:	9b04      	ldr	r3, [sp, #16]
 8009270:	9801      	ldr	r0, [sp, #4]
 8009272:	4621      	mov	r1, r4
 8009274:	f103 3bff 	add.w	fp, r3, #4294967295
 8009278:	f7ff fafe 	bl	8008878 <quorem>
 800927c:	4641      	mov	r1, r8
 800927e:	9002      	str	r0, [sp, #8]
 8009280:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009284:	9801      	ldr	r0, [sp, #4]
 8009286:	f000 fc99 	bl	8009bbc <__mcmp>
 800928a:	462a      	mov	r2, r5
 800928c:	9006      	str	r0, [sp, #24]
 800928e:	4621      	mov	r1, r4
 8009290:	4648      	mov	r0, r9
 8009292:	f000 fcaf 	bl	8009bf4 <__mdiff>
 8009296:	68c2      	ldr	r2, [r0, #12]
 8009298:	4606      	mov	r6, r0
 800929a:	b9fa      	cbnz	r2, 80092dc <_dtoa_r+0x954>
 800929c:	4601      	mov	r1, r0
 800929e:	9801      	ldr	r0, [sp, #4]
 80092a0:	f000 fc8c 	bl	8009bbc <__mcmp>
 80092a4:	4602      	mov	r2, r0
 80092a6:	4631      	mov	r1, r6
 80092a8:	4648      	mov	r0, r9
 80092aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80092ac:	f000 fa0a 	bl	80096c4 <_Bfree>
 80092b0:	9b07      	ldr	r3, [sp, #28]
 80092b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80092b4:	9e04      	ldr	r6, [sp, #16]
 80092b6:	ea42 0103 	orr.w	r1, r2, r3
 80092ba:	9b08      	ldr	r3, [sp, #32]
 80092bc:	4319      	orrs	r1, r3
 80092be:	d10f      	bne.n	80092e0 <_dtoa_r+0x958>
 80092c0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80092c4:	d028      	beq.n	8009318 <_dtoa_r+0x990>
 80092c6:	9b06      	ldr	r3, [sp, #24]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	dd02      	ble.n	80092d2 <_dtoa_r+0x94a>
 80092cc:	9b02      	ldr	r3, [sp, #8]
 80092ce:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80092d2:	f88b a000 	strb.w	sl, [fp]
 80092d6:	e55e      	b.n	8008d96 <_dtoa_r+0x40e>
 80092d8:	4628      	mov	r0, r5
 80092da:	e7bd      	b.n	8009258 <_dtoa_r+0x8d0>
 80092dc:	2201      	movs	r2, #1
 80092de:	e7e2      	b.n	80092a6 <_dtoa_r+0x91e>
 80092e0:	9b06      	ldr	r3, [sp, #24]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	db04      	blt.n	80092f0 <_dtoa_r+0x968>
 80092e6:	9907      	ldr	r1, [sp, #28]
 80092e8:	430b      	orrs	r3, r1
 80092ea:	9908      	ldr	r1, [sp, #32]
 80092ec:	430b      	orrs	r3, r1
 80092ee:	d120      	bne.n	8009332 <_dtoa_r+0x9aa>
 80092f0:	2a00      	cmp	r2, #0
 80092f2:	ddee      	ble.n	80092d2 <_dtoa_r+0x94a>
 80092f4:	9901      	ldr	r1, [sp, #4]
 80092f6:	2201      	movs	r2, #1
 80092f8:	4648      	mov	r0, r9
 80092fa:	f000 fbf3 	bl	8009ae4 <__lshift>
 80092fe:	4621      	mov	r1, r4
 8009300:	9001      	str	r0, [sp, #4]
 8009302:	f000 fc5b 	bl	8009bbc <__mcmp>
 8009306:	2800      	cmp	r0, #0
 8009308:	dc03      	bgt.n	8009312 <_dtoa_r+0x98a>
 800930a:	d1e2      	bne.n	80092d2 <_dtoa_r+0x94a>
 800930c:	f01a 0f01 	tst.w	sl, #1
 8009310:	d0df      	beq.n	80092d2 <_dtoa_r+0x94a>
 8009312:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009316:	d1d9      	bne.n	80092cc <_dtoa_r+0x944>
 8009318:	2339      	movs	r3, #57	@ 0x39
 800931a:	f88b 3000 	strb.w	r3, [fp]
 800931e:	4633      	mov	r3, r6
 8009320:	461e      	mov	r6, r3
 8009322:	3b01      	subs	r3, #1
 8009324:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009328:	2a39      	cmp	r2, #57	@ 0x39
 800932a:	d052      	beq.n	80093d2 <_dtoa_r+0xa4a>
 800932c:	3201      	adds	r2, #1
 800932e:	701a      	strb	r2, [r3, #0]
 8009330:	e531      	b.n	8008d96 <_dtoa_r+0x40e>
 8009332:	2a00      	cmp	r2, #0
 8009334:	dd07      	ble.n	8009346 <_dtoa_r+0x9be>
 8009336:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800933a:	d0ed      	beq.n	8009318 <_dtoa_r+0x990>
 800933c:	f10a 0301 	add.w	r3, sl, #1
 8009340:	f88b 3000 	strb.w	r3, [fp]
 8009344:	e527      	b.n	8008d96 <_dtoa_r+0x40e>
 8009346:	9b04      	ldr	r3, [sp, #16]
 8009348:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800934a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800934e:	4293      	cmp	r3, r2
 8009350:	d029      	beq.n	80093a6 <_dtoa_r+0xa1e>
 8009352:	9901      	ldr	r1, [sp, #4]
 8009354:	2300      	movs	r3, #0
 8009356:	220a      	movs	r2, #10
 8009358:	4648      	mov	r0, r9
 800935a:	f000 f9d5 	bl	8009708 <__multadd>
 800935e:	45a8      	cmp	r8, r5
 8009360:	9001      	str	r0, [sp, #4]
 8009362:	f04f 0300 	mov.w	r3, #0
 8009366:	f04f 020a 	mov.w	r2, #10
 800936a:	4641      	mov	r1, r8
 800936c:	4648      	mov	r0, r9
 800936e:	d107      	bne.n	8009380 <_dtoa_r+0x9f8>
 8009370:	f000 f9ca 	bl	8009708 <__multadd>
 8009374:	4680      	mov	r8, r0
 8009376:	4605      	mov	r5, r0
 8009378:	9b04      	ldr	r3, [sp, #16]
 800937a:	3301      	adds	r3, #1
 800937c:	9304      	str	r3, [sp, #16]
 800937e:	e776      	b.n	800926e <_dtoa_r+0x8e6>
 8009380:	f000 f9c2 	bl	8009708 <__multadd>
 8009384:	4629      	mov	r1, r5
 8009386:	4680      	mov	r8, r0
 8009388:	2300      	movs	r3, #0
 800938a:	220a      	movs	r2, #10
 800938c:	4648      	mov	r0, r9
 800938e:	f000 f9bb 	bl	8009708 <__multadd>
 8009392:	4605      	mov	r5, r0
 8009394:	e7f0      	b.n	8009378 <_dtoa_r+0x9f0>
 8009396:	f1bb 0f00 	cmp.w	fp, #0
 800939a:	bfcc      	ite	gt
 800939c:	465e      	movgt	r6, fp
 800939e:	2601      	movle	r6, #1
 80093a0:	443e      	add	r6, r7
 80093a2:	f04f 0800 	mov.w	r8, #0
 80093a6:	9901      	ldr	r1, [sp, #4]
 80093a8:	2201      	movs	r2, #1
 80093aa:	4648      	mov	r0, r9
 80093ac:	f000 fb9a 	bl	8009ae4 <__lshift>
 80093b0:	4621      	mov	r1, r4
 80093b2:	9001      	str	r0, [sp, #4]
 80093b4:	f000 fc02 	bl	8009bbc <__mcmp>
 80093b8:	2800      	cmp	r0, #0
 80093ba:	dcb0      	bgt.n	800931e <_dtoa_r+0x996>
 80093bc:	d102      	bne.n	80093c4 <_dtoa_r+0xa3c>
 80093be:	f01a 0f01 	tst.w	sl, #1
 80093c2:	d1ac      	bne.n	800931e <_dtoa_r+0x996>
 80093c4:	4633      	mov	r3, r6
 80093c6:	461e      	mov	r6, r3
 80093c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093cc:	2a30      	cmp	r2, #48	@ 0x30
 80093ce:	d0fa      	beq.n	80093c6 <_dtoa_r+0xa3e>
 80093d0:	e4e1      	b.n	8008d96 <_dtoa_r+0x40e>
 80093d2:	429f      	cmp	r7, r3
 80093d4:	d1a4      	bne.n	8009320 <_dtoa_r+0x998>
 80093d6:	9b05      	ldr	r3, [sp, #20]
 80093d8:	3301      	adds	r3, #1
 80093da:	9305      	str	r3, [sp, #20]
 80093dc:	2331      	movs	r3, #49	@ 0x31
 80093de:	703b      	strb	r3, [r7, #0]
 80093e0:	e4d9      	b.n	8008d96 <_dtoa_r+0x40e>
 80093e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80093e4:	4f16      	ldr	r7, [pc, #88]	@ (8009440 <_dtoa_r+0xab8>)
 80093e6:	b11b      	cbz	r3, 80093f0 <_dtoa_r+0xa68>
 80093e8:	f107 0308 	add.w	r3, r7, #8
 80093ec:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80093ee:	6013      	str	r3, [r2, #0]
 80093f0:	4638      	mov	r0, r7
 80093f2:	b011      	add	sp, #68	@ 0x44
 80093f4:	ecbd 8b02 	vpop	{d8}
 80093f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093fc:	9b07      	ldr	r3, [sp, #28]
 80093fe:	2b01      	cmp	r3, #1
 8009400:	f77f ae2c 	ble.w	800905c <_dtoa_r+0x6d4>
 8009404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009406:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009408:	2001      	movs	r0, #1
 800940a:	e64c      	b.n	80090a6 <_dtoa_r+0x71e>
 800940c:	f1bb 0f00 	cmp.w	fp, #0
 8009410:	f77f aed8 	ble.w	80091c4 <_dtoa_r+0x83c>
 8009414:	463e      	mov	r6, r7
 8009416:	9801      	ldr	r0, [sp, #4]
 8009418:	4621      	mov	r1, r4
 800941a:	f7ff fa2d 	bl	8008878 <quorem>
 800941e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009422:	f806 ab01 	strb.w	sl, [r6], #1
 8009426:	1bf2      	subs	r2, r6, r7
 8009428:	4593      	cmp	fp, r2
 800942a:	ddb4      	ble.n	8009396 <_dtoa_r+0xa0e>
 800942c:	9901      	ldr	r1, [sp, #4]
 800942e:	2300      	movs	r3, #0
 8009430:	220a      	movs	r2, #10
 8009432:	4648      	mov	r0, r9
 8009434:	f000 f968 	bl	8009708 <__multadd>
 8009438:	9001      	str	r0, [sp, #4]
 800943a:	e7ec      	b.n	8009416 <_dtoa_r+0xa8e>
 800943c:	0800bf31 	.word	0x0800bf31
 8009440:	0800beb5 	.word	0x0800beb5

08009444 <_free_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	4605      	mov	r5, r0
 8009448:	2900      	cmp	r1, #0
 800944a:	d041      	beq.n	80094d0 <_free_r+0x8c>
 800944c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009450:	1f0c      	subs	r4, r1, #4
 8009452:	2b00      	cmp	r3, #0
 8009454:	bfb8      	it	lt
 8009456:	18e4      	addlt	r4, r4, r3
 8009458:	f000 f8e8 	bl	800962c <__malloc_lock>
 800945c:	4a1d      	ldr	r2, [pc, #116]	@ (80094d4 <_free_r+0x90>)
 800945e:	6813      	ldr	r3, [r2, #0]
 8009460:	b933      	cbnz	r3, 8009470 <_free_r+0x2c>
 8009462:	6063      	str	r3, [r4, #4]
 8009464:	6014      	str	r4, [r2, #0]
 8009466:	4628      	mov	r0, r5
 8009468:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800946c:	f000 b8e4 	b.w	8009638 <__malloc_unlock>
 8009470:	42a3      	cmp	r3, r4
 8009472:	d908      	bls.n	8009486 <_free_r+0x42>
 8009474:	6820      	ldr	r0, [r4, #0]
 8009476:	1821      	adds	r1, r4, r0
 8009478:	428b      	cmp	r3, r1
 800947a:	bf01      	itttt	eq
 800947c:	6819      	ldreq	r1, [r3, #0]
 800947e:	685b      	ldreq	r3, [r3, #4]
 8009480:	1809      	addeq	r1, r1, r0
 8009482:	6021      	streq	r1, [r4, #0]
 8009484:	e7ed      	b.n	8009462 <_free_r+0x1e>
 8009486:	461a      	mov	r2, r3
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	b10b      	cbz	r3, 8009490 <_free_r+0x4c>
 800948c:	42a3      	cmp	r3, r4
 800948e:	d9fa      	bls.n	8009486 <_free_r+0x42>
 8009490:	6811      	ldr	r1, [r2, #0]
 8009492:	1850      	adds	r0, r2, r1
 8009494:	42a0      	cmp	r0, r4
 8009496:	d10b      	bne.n	80094b0 <_free_r+0x6c>
 8009498:	6820      	ldr	r0, [r4, #0]
 800949a:	4401      	add	r1, r0
 800949c:	1850      	adds	r0, r2, r1
 800949e:	4283      	cmp	r3, r0
 80094a0:	6011      	str	r1, [r2, #0]
 80094a2:	d1e0      	bne.n	8009466 <_free_r+0x22>
 80094a4:	6818      	ldr	r0, [r3, #0]
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	6053      	str	r3, [r2, #4]
 80094aa:	4408      	add	r0, r1
 80094ac:	6010      	str	r0, [r2, #0]
 80094ae:	e7da      	b.n	8009466 <_free_r+0x22>
 80094b0:	d902      	bls.n	80094b8 <_free_r+0x74>
 80094b2:	230c      	movs	r3, #12
 80094b4:	602b      	str	r3, [r5, #0]
 80094b6:	e7d6      	b.n	8009466 <_free_r+0x22>
 80094b8:	6820      	ldr	r0, [r4, #0]
 80094ba:	1821      	adds	r1, r4, r0
 80094bc:	428b      	cmp	r3, r1
 80094be:	bf04      	itt	eq
 80094c0:	6819      	ldreq	r1, [r3, #0]
 80094c2:	685b      	ldreq	r3, [r3, #4]
 80094c4:	6063      	str	r3, [r4, #4]
 80094c6:	bf04      	itt	eq
 80094c8:	1809      	addeq	r1, r1, r0
 80094ca:	6021      	streq	r1, [r4, #0]
 80094cc:	6054      	str	r4, [r2, #4]
 80094ce:	e7ca      	b.n	8009466 <_free_r+0x22>
 80094d0:	bd38      	pop	{r3, r4, r5, pc}
 80094d2:	bf00      	nop
 80094d4:	240005e8 	.word	0x240005e8

080094d8 <malloc>:
 80094d8:	4b02      	ldr	r3, [pc, #8]	@ (80094e4 <malloc+0xc>)
 80094da:	4601      	mov	r1, r0
 80094dc:	6818      	ldr	r0, [r3, #0]
 80094de:	f000 b825 	b.w	800952c <_malloc_r>
 80094e2:	bf00      	nop
 80094e4:	2400001c 	.word	0x2400001c

080094e8 <sbrk_aligned>:
 80094e8:	b570      	push	{r4, r5, r6, lr}
 80094ea:	4e0f      	ldr	r6, [pc, #60]	@ (8009528 <sbrk_aligned+0x40>)
 80094ec:	460c      	mov	r4, r1
 80094ee:	6831      	ldr	r1, [r6, #0]
 80094f0:	4605      	mov	r5, r0
 80094f2:	b911      	cbnz	r1, 80094fa <sbrk_aligned+0x12>
 80094f4:	f001 ff8a 	bl	800b40c <_sbrk_r>
 80094f8:	6030      	str	r0, [r6, #0]
 80094fa:	4621      	mov	r1, r4
 80094fc:	4628      	mov	r0, r5
 80094fe:	f001 ff85 	bl	800b40c <_sbrk_r>
 8009502:	1c43      	adds	r3, r0, #1
 8009504:	d103      	bne.n	800950e <sbrk_aligned+0x26>
 8009506:	f04f 34ff 	mov.w	r4, #4294967295
 800950a:	4620      	mov	r0, r4
 800950c:	bd70      	pop	{r4, r5, r6, pc}
 800950e:	1cc4      	adds	r4, r0, #3
 8009510:	f024 0403 	bic.w	r4, r4, #3
 8009514:	42a0      	cmp	r0, r4
 8009516:	d0f8      	beq.n	800950a <sbrk_aligned+0x22>
 8009518:	1a21      	subs	r1, r4, r0
 800951a:	4628      	mov	r0, r5
 800951c:	f001 ff76 	bl	800b40c <_sbrk_r>
 8009520:	3001      	adds	r0, #1
 8009522:	d1f2      	bne.n	800950a <sbrk_aligned+0x22>
 8009524:	e7ef      	b.n	8009506 <sbrk_aligned+0x1e>
 8009526:	bf00      	nop
 8009528:	240005e4 	.word	0x240005e4

0800952c <_malloc_r>:
 800952c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009530:	1ccd      	adds	r5, r1, #3
 8009532:	f025 0503 	bic.w	r5, r5, #3
 8009536:	3508      	adds	r5, #8
 8009538:	2d0c      	cmp	r5, #12
 800953a:	bf38      	it	cc
 800953c:	250c      	movcc	r5, #12
 800953e:	2d00      	cmp	r5, #0
 8009540:	4606      	mov	r6, r0
 8009542:	db01      	blt.n	8009548 <_malloc_r+0x1c>
 8009544:	42a9      	cmp	r1, r5
 8009546:	d904      	bls.n	8009552 <_malloc_r+0x26>
 8009548:	230c      	movs	r3, #12
 800954a:	6033      	str	r3, [r6, #0]
 800954c:	2000      	movs	r0, #0
 800954e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009552:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009628 <_malloc_r+0xfc>
 8009556:	f000 f869 	bl	800962c <__malloc_lock>
 800955a:	f8d8 3000 	ldr.w	r3, [r8]
 800955e:	461c      	mov	r4, r3
 8009560:	bb44      	cbnz	r4, 80095b4 <_malloc_r+0x88>
 8009562:	4629      	mov	r1, r5
 8009564:	4630      	mov	r0, r6
 8009566:	f7ff ffbf 	bl	80094e8 <sbrk_aligned>
 800956a:	1c43      	adds	r3, r0, #1
 800956c:	4604      	mov	r4, r0
 800956e:	d158      	bne.n	8009622 <_malloc_r+0xf6>
 8009570:	f8d8 4000 	ldr.w	r4, [r8]
 8009574:	4627      	mov	r7, r4
 8009576:	2f00      	cmp	r7, #0
 8009578:	d143      	bne.n	8009602 <_malloc_r+0xd6>
 800957a:	2c00      	cmp	r4, #0
 800957c:	d04b      	beq.n	8009616 <_malloc_r+0xea>
 800957e:	6823      	ldr	r3, [r4, #0]
 8009580:	4639      	mov	r1, r7
 8009582:	4630      	mov	r0, r6
 8009584:	eb04 0903 	add.w	r9, r4, r3
 8009588:	f001 ff40 	bl	800b40c <_sbrk_r>
 800958c:	4581      	cmp	r9, r0
 800958e:	d142      	bne.n	8009616 <_malloc_r+0xea>
 8009590:	6821      	ldr	r1, [r4, #0]
 8009592:	1a6d      	subs	r5, r5, r1
 8009594:	4629      	mov	r1, r5
 8009596:	4630      	mov	r0, r6
 8009598:	f7ff ffa6 	bl	80094e8 <sbrk_aligned>
 800959c:	3001      	adds	r0, #1
 800959e:	d03a      	beq.n	8009616 <_malloc_r+0xea>
 80095a0:	6823      	ldr	r3, [r4, #0]
 80095a2:	442b      	add	r3, r5
 80095a4:	6023      	str	r3, [r4, #0]
 80095a6:	f8d8 3000 	ldr.w	r3, [r8]
 80095aa:	685a      	ldr	r2, [r3, #4]
 80095ac:	bb62      	cbnz	r2, 8009608 <_malloc_r+0xdc>
 80095ae:	f8c8 7000 	str.w	r7, [r8]
 80095b2:	e00f      	b.n	80095d4 <_malloc_r+0xa8>
 80095b4:	6822      	ldr	r2, [r4, #0]
 80095b6:	1b52      	subs	r2, r2, r5
 80095b8:	d420      	bmi.n	80095fc <_malloc_r+0xd0>
 80095ba:	2a0b      	cmp	r2, #11
 80095bc:	d917      	bls.n	80095ee <_malloc_r+0xc2>
 80095be:	1961      	adds	r1, r4, r5
 80095c0:	42a3      	cmp	r3, r4
 80095c2:	6025      	str	r5, [r4, #0]
 80095c4:	bf18      	it	ne
 80095c6:	6059      	strne	r1, [r3, #4]
 80095c8:	6863      	ldr	r3, [r4, #4]
 80095ca:	bf08      	it	eq
 80095cc:	f8c8 1000 	streq.w	r1, [r8]
 80095d0:	5162      	str	r2, [r4, r5]
 80095d2:	604b      	str	r3, [r1, #4]
 80095d4:	4630      	mov	r0, r6
 80095d6:	f000 f82f 	bl	8009638 <__malloc_unlock>
 80095da:	f104 000b 	add.w	r0, r4, #11
 80095de:	1d23      	adds	r3, r4, #4
 80095e0:	f020 0007 	bic.w	r0, r0, #7
 80095e4:	1ac2      	subs	r2, r0, r3
 80095e6:	bf1c      	itt	ne
 80095e8:	1a1b      	subne	r3, r3, r0
 80095ea:	50a3      	strne	r3, [r4, r2]
 80095ec:	e7af      	b.n	800954e <_malloc_r+0x22>
 80095ee:	6862      	ldr	r2, [r4, #4]
 80095f0:	42a3      	cmp	r3, r4
 80095f2:	bf0c      	ite	eq
 80095f4:	f8c8 2000 	streq.w	r2, [r8]
 80095f8:	605a      	strne	r2, [r3, #4]
 80095fa:	e7eb      	b.n	80095d4 <_malloc_r+0xa8>
 80095fc:	4623      	mov	r3, r4
 80095fe:	6864      	ldr	r4, [r4, #4]
 8009600:	e7ae      	b.n	8009560 <_malloc_r+0x34>
 8009602:	463c      	mov	r4, r7
 8009604:	687f      	ldr	r7, [r7, #4]
 8009606:	e7b6      	b.n	8009576 <_malloc_r+0x4a>
 8009608:	461a      	mov	r2, r3
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	42a3      	cmp	r3, r4
 800960e:	d1fb      	bne.n	8009608 <_malloc_r+0xdc>
 8009610:	2300      	movs	r3, #0
 8009612:	6053      	str	r3, [r2, #4]
 8009614:	e7de      	b.n	80095d4 <_malloc_r+0xa8>
 8009616:	230c      	movs	r3, #12
 8009618:	6033      	str	r3, [r6, #0]
 800961a:	4630      	mov	r0, r6
 800961c:	f000 f80c 	bl	8009638 <__malloc_unlock>
 8009620:	e794      	b.n	800954c <_malloc_r+0x20>
 8009622:	6005      	str	r5, [r0, #0]
 8009624:	e7d6      	b.n	80095d4 <_malloc_r+0xa8>
 8009626:	bf00      	nop
 8009628:	240005e8 	.word	0x240005e8

0800962c <__malloc_lock>:
 800962c:	4801      	ldr	r0, [pc, #4]	@ (8009634 <__malloc_lock+0x8>)
 800962e:	f7ff b90c 	b.w	800884a <__retarget_lock_acquire_recursive>
 8009632:	bf00      	nop
 8009634:	240005e0 	.word	0x240005e0

08009638 <__malloc_unlock>:
 8009638:	4801      	ldr	r0, [pc, #4]	@ (8009640 <__malloc_unlock+0x8>)
 800963a:	f7ff b907 	b.w	800884c <__retarget_lock_release_recursive>
 800963e:	bf00      	nop
 8009640:	240005e0 	.word	0x240005e0

08009644 <_Balloc>:
 8009644:	b570      	push	{r4, r5, r6, lr}
 8009646:	69c6      	ldr	r6, [r0, #28]
 8009648:	4604      	mov	r4, r0
 800964a:	460d      	mov	r5, r1
 800964c:	b976      	cbnz	r6, 800966c <_Balloc+0x28>
 800964e:	2010      	movs	r0, #16
 8009650:	f7ff ff42 	bl	80094d8 <malloc>
 8009654:	4602      	mov	r2, r0
 8009656:	61e0      	str	r0, [r4, #28]
 8009658:	b920      	cbnz	r0, 8009664 <_Balloc+0x20>
 800965a:	4b18      	ldr	r3, [pc, #96]	@ (80096bc <_Balloc+0x78>)
 800965c:	4818      	ldr	r0, [pc, #96]	@ (80096c0 <_Balloc+0x7c>)
 800965e:	216b      	movs	r1, #107	@ 0x6b
 8009660:	f001 feee 	bl	800b440 <__assert_func>
 8009664:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009668:	6006      	str	r6, [r0, #0]
 800966a:	60c6      	str	r6, [r0, #12]
 800966c:	69e6      	ldr	r6, [r4, #28]
 800966e:	68f3      	ldr	r3, [r6, #12]
 8009670:	b183      	cbz	r3, 8009694 <_Balloc+0x50>
 8009672:	69e3      	ldr	r3, [r4, #28]
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800967a:	b9b8      	cbnz	r0, 80096ac <_Balloc+0x68>
 800967c:	2101      	movs	r1, #1
 800967e:	fa01 f605 	lsl.w	r6, r1, r5
 8009682:	1d72      	adds	r2, r6, #5
 8009684:	0092      	lsls	r2, r2, #2
 8009686:	4620      	mov	r0, r4
 8009688:	f001 fef8 	bl	800b47c <_calloc_r>
 800968c:	b160      	cbz	r0, 80096a8 <_Balloc+0x64>
 800968e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009692:	e00e      	b.n	80096b2 <_Balloc+0x6e>
 8009694:	2221      	movs	r2, #33	@ 0x21
 8009696:	2104      	movs	r1, #4
 8009698:	4620      	mov	r0, r4
 800969a:	f001 feef 	bl	800b47c <_calloc_r>
 800969e:	69e3      	ldr	r3, [r4, #28]
 80096a0:	60f0      	str	r0, [r6, #12]
 80096a2:	68db      	ldr	r3, [r3, #12]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d1e4      	bne.n	8009672 <_Balloc+0x2e>
 80096a8:	2000      	movs	r0, #0
 80096aa:	bd70      	pop	{r4, r5, r6, pc}
 80096ac:	6802      	ldr	r2, [r0, #0]
 80096ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096b2:	2300      	movs	r3, #0
 80096b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096b8:	e7f7      	b.n	80096aa <_Balloc+0x66>
 80096ba:	bf00      	nop
 80096bc:	0800bec2 	.word	0x0800bec2
 80096c0:	0800bf42 	.word	0x0800bf42

080096c4 <_Bfree>:
 80096c4:	b570      	push	{r4, r5, r6, lr}
 80096c6:	69c6      	ldr	r6, [r0, #28]
 80096c8:	4605      	mov	r5, r0
 80096ca:	460c      	mov	r4, r1
 80096cc:	b976      	cbnz	r6, 80096ec <_Bfree+0x28>
 80096ce:	2010      	movs	r0, #16
 80096d0:	f7ff ff02 	bl	80094d8 <malloc>
 80096d4:	4602      	mov	r2, r0
 80096d6:	61e8      	str	r0, [r5, #28]
 80096d8:	b920      	cbnz	r0, 80096e4 <_Bfree+0x20>
 80096da:	4b09      	ldr	r3, [pc, #36]	@ (8009700 <_Bfree+0x3c>)
 80096dc:	4809      	ldr	r0, [pc, #36]	@ (8009704 <_Bfree+0x40>)
 80096de:	218f      	movs	r1, #143	@ 0x8f
 80096e0:	f001 feae 	bl	800b440 <__assert_func>
 80096e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096e8:	6006      	str	r6, [r0, #0]
 80096ea:	60c6      	str	r6, [r0, #12]
 80096ec:	b13c      	cbz	r4, 80096fe <_Bfree+0x3a>
 80096ee:	69eb      	ldr	r3, [r5, #28]
 80096f0:	6862      	ldr	r2, [r4, #4]
 80096f2:	68db      	ldr	r3, [r3, #12]
 80096f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80096f8:	6021      	str	r1, [r4, #0]
 80096fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80096fe:	bd70      	pop	{r4, r5, r6, pc}
 8009700:	0800bec2 	.word	0x0800bec2
 8009704:	0800bf42 	.word	0x0800bf42

08009708 <__multadd>:
 8009708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800970c:	690d      	ldr	r5, [r1, #16]
 800970e:	4607      	mov	r7, r0
 8009710:	460c      	mov	r4, r1
 8009712:	461e      	mov	r6, r3
 8009714:	f101 0c14 	add.w	ip, r1, #20
 8009718:	2000      	movs	r0, #0
 800971a:	f8dc 3000 	ldr.w	r3, [ip]
 800971e:	b299      	uxth	r1, r3
 8009720:	fb02 6101 	mla	r1, r2, r1, r6
 8009724:	0c1e      	lsrs	r6, r3, #16
 8009726:	0c0b      	lsrs	r3, r1, #16
 8009728:	fb02 3306 	mla	r3, r2, r6, r3
 800972c:	b289      	uxth	r1, r1
 800972e:	3001      	adds	r0, #1
 8009730:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009734:	4285      	cmp	r5, r0
 8009736:	f84c 1b04 	str.w	r1, [ip], #4
 800973a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800973e:	dcec      	bgt.n	800971a <__multadd+0x12>
 8009740:	b30e      	cbz	r6, 8009786 <__multadd+0x7e>
 8009742:	68a3      	ldr	r3, [r4, #8]
 8009744:	42ab      	cmp	r3, r5
 8009746:	dc19      	bgt.n	800977c <__multadd+0x74>
 8009748:	6861      	ldr	r1, [r4, #4]
 800974a:	4638      	mov	r0, r7
 800974c:	3101      	adds	r1, #1
 800974e:	f7ff ff79 	bl	8009644 <_Balloc>
 8009752:	4680      	mov	r8, r0
 8009754:	b928      	cbnz	r0, 8009762 <__multadd+0x5a>
 8009756:	4602      	mov	r2, r0
 8009758:	4b0c      	ldr	r3, [pc, #48]	@ (800978c <__multadd+0x84>)
 800975a:	480d      	ldr	r0, [pc, #52]	@ (8009790 <__multadd+0x88>)
 800975c:	21ba      	movs	r1, #186	@ 0xba
 800975e:	f001 fe6f 	bl	800b440 <__assert_func>
 8009762:	6922      	ldr	r2, [r4, #16]
 8009764:	3202      	adds	r2, #2
 8009766:	f104 010c 	add.w	r1, r4, #12
 800976a:	0092      	lsls	r2, r2, #2
 800976c:	300c      	adds	r0, #12
 800976e:	f7ff f86e 	bl	800884e <memcpy>
 8009772:	4621      	mov	r1, r4
 8009774:	4638      	mov	r0, r7
 8009776:	f7ff ffa5 	bl	80096c4 <_Bfree>
 800977a:	4644      	mov	r4, r8
 800977c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009780:	3501      	adds	r5, #1
 8009782:	615e      	str	r6, [r3, #20]
 8009784:	6125      	str	r5, [r4, #16]
 8009786:	4620      	mov	r0, r4
 8009788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800978c:	0800bf31 	.word	0x0800bf31
 8009790:	0800bf42 	.word	0x0800bf42

08009794 <__s2b>:
 8009794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009798:	460c      	mov	r4, r1
 800979a:	4615      	mov	r5, r2
 800979c:	461f      	mov	r7, r3
 800979e:	2209      	movs	r2, #9
 80097a0:	3308      	adds	r3, #8
 80097a2:	4606      	mov	r6, r0
 80097a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80097a8:	2100      	movs	r1, #0
 80097aa:	2201      	movs	r2, #1
 80097ac:	429a      	cmp	r2, r3
 80097ae:	db09      	blt.n	80097c4 <__s2b+0x30>
 80097b0:	4630      	mov	r0, r6
 80097b2:	f7ff ff47 	bl	8009644 <_Balloc>
 80097b6:	b940      	cbnz	r0, 80097ca <__s2b+0x36>
 80097b8:	4602      	mov	r2, r0
 80097ba:	4b19      	ldr	r3, [pc, #100]	@ (8009820 <__s2b+0x8c>)
 80097bc:	4819      	ldr	r0, [pc, #100]	@ (8009824 <__s2b+0x90>)
 80097be:	21d3      	movs	r1, #211	@ 0xd3
 80097c0:	f001 fe3e 	bl	800b440 <__assert_func>
 80097c4:	0052      	lsls	r2, r2, #1
 80097c6:	3101      	adds	r1, #1
 80097c8:	e7f0      	b.n	80097ac <__s2b+0x18>
 80097ca:	9b08      	ldr	r3, [sp, #32]
 80097cc:	6143      	str	r3, [r0, #20]
 80097ce:	2d09      	cmp	r5, #9
 80097d0:	f04f 0301 	mov.w	r3, #1
 80097d4:	6103      	str	r3, [r0, #16]
 80097d6:	dd16      	ble.n	8009806 <__s2b+0x72>
 80097d8:	f104 0909 	add.w	r9, r4, #9
 80097dc:	46c8      	mov	r8, r9
 80097de:	442c      	add	r4, r5
 80097e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80097e4:	4601      	mov	r1, r0
 80097e6:	3b30      	subs	r3, #48	@ 0x30
 80097e8:	220a      	movs	r2, #10
 80097ea:	4630      	mov	r0, r6
 80097ec:	f7ff ff8c 	bl	8009708 <__multadd>
 80097f0:	45a0      	cmp	r8, r4
 80097f2:	d1f5      	bne.n	80097e0 <__s2b+0x4c>
 80097f4:	f1a5 0408 	sub.w	r4, r5, #8
 80097f8:	444c      	add	r4, r9
 80097fa:	1b2d      	subs	r5, r5, r4
 80097fc:	1963      	adds	r3, r4, r5
 80097fe:	42bb      	cmp	r3, r7
 8009800:	db04      	blt.n	800980c <__s2b+0x78>
 8009802:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009806:	340a      	adds	r4, #10
 8009808:	2509      	movs	r5, #9
 800980a:	e7f6      	b.n	80097fa <__s2b+0x66>
 800980c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009810:	4601      	mov	r1, r0
 8009812:	3b30      	subs	r3, #48	@ 0x30
 8009814:	220a      	movs	r2, #10
 8009816:	4630      	mov	r0, r6
 8009818:	f7ff ff76 	bl	8009708 <__multadd>
 800981c:	e7ee      	b.n	80097fc <__s2b+0x68>
 800981e:	bf00      	nop
 8009820:	0800bf31 	.word	0x0800bf31
 8009824:	0800bf42 	.word	0x0800bf42

08009828 <__hi0bits>:
 8009828:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800982c:	4603      	mov	r3, r0
 800982e:	bf36      	itet	cc
 8009830:	0403      	lslcc	r3, r0, #16
 8009832:	2000      	movcs	r0, #0
 8009834:	2010      	movcc	r0, #16
 8009836:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800983a:	bf3c      	itt	cc
 800983c:	021b      	lslcc	r3, r3, #8
 800983e:	3008      	addcc	r0, #8
 8009840:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009844:	bf3c      	itt	cc
 8009846:	011b      	lslcc	r3, r3, #4
 8009848:	3004      	addcc	r0, #4
 800984a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800984e:	bf3c      	itt	cc
 8009850:	009b      	lslcc	r3, r3, #2
 8009852:	3002      	addcc	r0, #2
 8009854:	2b00      	cmp	r3, #0
 8009856:	db05      	blt.n	8009864 <__hi0bits+0x3c>
 8009858:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800985c:	f100 0001 	add.w	r0, r0, #1
 8009860:	bf08      	it	eq
 8009862:	2020      	moveq	r0, #32
 8009864:	4770      	bx	lr

08009866 <__lo0bits>:
 8009866:	6803      	ldr	r3, [r0, #0]
 8009868:	4602      	mov	r2, r0
 800986a:	f013 0007 	ands.w	r0, r3, #7
 800986e:	d00b      	beq.n	8009888 <__lo0bits+0x22>
 8009870:	07d9      	lsls	r1, r3, #31
 8009872:	d421      	bmi.n	80098b8 <__lo0bits+0x52>
 8009874:	0798      	lsls	r0, r3, #30
 8009876:	bf49      	itett	mi
 8009878:	085b      	lsrmi	r3, r3, #1
 800987a:	089b      	lsrpl	r3, r3, #2
 800987c:	2001      	movmi	r0, #1
 800987e:	6013      	strmi	r3, [r2, #0]
 8009880:	bf5c      	itt	pl
 8009882:	6013      	strpl	r3, [r2, #0]
 8009884:	2002      	movpl	r0, #2
 8009886:	4770      	bx	lr
 8009888:	b299      	uxth	r1, r3
 800988a:	b909      	cbnz	r1, 8009890 <__lo0bits+0x2a>
 800988c:	0c1b      	lsrs	r3, r3, #16
 800988e:	2010      	movs	r0, #16
 8009890:	b2d9      	uxtb	r1, r3
 8009892:	b909      	cbnz	r1, 8009898 <__lo0bits+0x32>
 8009894:	3008      	adds	r0, #8
 8009896:	0a1b      	lsrs	r3, r3, #8
 8009898:	0719      	lsls	r1, r3, #28
 800989a:	bf04      	itt	eq
 800989c:	091b      	lsreq	r3, r3, #4
 800989e:	3004      	addeq	r0, #4
 80098a0:	0799      	lsls	r1, r3, #30
 80098a2:	bf04      	itt	eq
 80098a4:	089b      	lsreq	r3, r3, #2
 80098a6:	3002      	addeq	r0, #2
 80098a8:	07d9      	lsls	r1, r3, #31
 80098aa:	d403      	bmi.n	80098b4 <__lo0bits+0x4e>
 80098ac:	085b      	lsrs	r3, r3, #1
 80098ae:	f100 0001 	add.w	r0, r0, #1
 80098b2:	d003      	beq.n	80098bc <__lo0bits+0x56>
 80098b4:	6013      	str	r3, [r2, #0]
 80098b6:	4770      	bx	lr
 80098b8:	2000      	movs	r0, #0
 80098ba:	4770      	bx	lr
 80098bc:	2020      	movs	r0, #32
 80098be:	4770      	bx	lr

080098c0 <__i2b>:
 80098c0:	b510      	push	{r4, lr}
 80098c2:	460c      	mov	r4, r1
 80098c4:	2101      	movs	r1, #1
 80098c6:	f7ff febd 	bl	8009644 <_Balloc>
 80098ca:	4602      	mov	r2, r0
 80098cc:	b928      	cbnz	r0, 80098da <__i2b+0x1a>
 80098ce:	4b05      	ldr	r3, [pc, #20]	@ (80098e4 <__i2b+0x24>)
 80098d0:	4805      	ldr	r0, [pc, #20]	@ (80098e8 <__i2b+0x28>)
 80098d2:	f240 1145 	movw	r1, #325	@ 0x145
 80098d6:	f001 fdb3 	bl	800b440 <__assert_func>
 80098da:	2301      	movs	r3, #1
 80098dc:	6144      	str	r4, [r0, #20]
 80098de:	6103      	str	r3, [r0, #16]
 80098e0:	bd10      	pop	{r4, pc}
 80098e2:	bf00      	nop
 80098e4:	0800bf31 	.word	0x0800bf31
 80098e8:	0800bf42 	.word	0x0800bf42

080098ec <__multiply>:
 80098ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f0:	4617      	mov	r7, r2
 80098f2:	690a      	ldr	r2, [r1, #16]
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	bfa8      	it	ge
 80098fa:	463b      	movge	r3, r7
 80098fc:	4689      	mov	r9, r1
 80098fe:	bfa4      	itt	ge
 8009900:	460f      	movge	r7, r1
 8009902:	4699      	movge	r9, r3
 8009904:	693d      	ldr	r5, [r7, #16]
 8009906:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	6879      	ldr	r1, [r7, #4]
 800990e:	eb05 060a 	add.w	r6, r5, sl
 8009912:	42b3      	cmp	r3, r6
 8009914:	b085      	sub	sp, #20
 8009916:	bfb8      	it	lt
 8009918:	3101      	addlt	r1, #1
 800991a:	f7ff fe93 	bl	8009644 <_Balloc>
 800991e:	b930      	cbnz	r0, 800992e <__multiply+0x42>
 8009920:	4602      	mov	r2, r0
 8009922:	4b41      	ldr	r3, [pc, #260]	@ (8009a28 <__multiply+0x13c>)
 8009924:	4841      	ldr	r0, [pc, #260]	@ (8009a2c <__multiply+0x140>)
 8009926:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800992a:	f001 fd89 	bl	800b440 <__assert_func>
 800992e:	f100 0414 	add.w	r4, r0, #20
 8009932:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009936:	4623      	mov	r3, r4
 8009938:	2200      	movs	r2, #0
 800993a:	4573      	cmp	r3, lr
 800993c:	d320      	bcc.n	8009980 <__multiply+0x94>
 800993e:	f107 0814 	add.w	r8, r7, #20
 8009942:	f109 0114 	add.w	r1, r9, #20
 8009946:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800994a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800994e:	9302      	str	r3, [sp, #8]
 8009950:	1beb      	subs	r3, r5, r7
 8009952:	3b15      	subs	r3, #21
 8009954:	f023 0303 	bic.w	r3, r3, #3
 8009958:	3304      	adds	r3, #4
 800995a:	3715      	adds	r7, #21
 800995c:	42bd      	cmp	r5, r7
 800995e:	bf38      	it	cc
 8009960:	2304      	movcc	r3, #4
 8009962:	9301      	str	r3, [sp, #4]
 8009964:	9b02      	ldr	r3, [sp, #8]
 8009966:	9103      	str	r1, [sp, #12]
 8009968:	428b      	cmp	r3, r1
 800996a:	d80c      	bhi.n	8009986 <__multiply+0x9a>
 800996c:	2e00      	cmp	r6, #0
 800996e:	dd03      	ble.n	8009978 <__multiply+0x8c>
 8009970:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009974:	2b00      	cmp	r3, #0
 8009976:	d055      	beq.n	8009a24 <__multiply+0x138>
 8009978:	6106      	str	r6, [r0, #16]
 800997a:	b005      	add	sp, #20
 800997c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009980:	f843 2b04 	str.w	r2, [r3], #4
 8009984:	e7d9      	b.n	800993a <__multiply+0x4e>
 8009986:	f8b1 a000 	ldrh.w	sl, [r1]
 800998a:	f1ba 0f00 	cmp.w	sl, #0
 800998e:	d01f      	beq.n	80099d0 <__multiply+0xe4>
 8009990:	46c4      	mov	ip, r8
 8009992:	46a1      	mov	r9, r4
 8009994:	2700      	movs	r7, #0
 8009996:	f85c 2b04 	ldr.w	r2, [ip], #4
 800999a:	f8d9 3000 	ldr.w	r3, [r9]
 800999e:	fa1f fb82 	uxth.w	fp, r2
 80099a2:	b29b      	uxth	r3, r3
 80099a4:	fb0a 330b 	mla	r3, sl, fp, r3
 80099a8:	443b      	add	r3, r7
 80099aa:	f8d9 7000 	ldr.w	r7, [r9]
 80099ae:	0c12      	lsrs	r2, r2, #16
 80099b0:	0c3f      	lsrs	r7, r7, #16
 80099b2:	fb0a 7202 	mla	r2, sl, r2, r7
 80099b6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80099ba:	b29b      	uxth	r3, r3
 80099bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099c0:	4565      	cmp	r5, ip
 80099c2:	f849 3b04 	str.w	r3, [r9], #4
 80099c6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80099ca:	d8e4      	bhi.n	8009996 <__multiply+0xaa>
 80099cc:	9b01      	ldr	r3, [sp, #4]
 80099ce:	50e7      	str	r7, [r4, r3]
 80099d0:	9b03      	ldr	r3, [sp, #12]
 80099d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80099d6:	3104      	adds	r1, #4
 80099d8:	f1b9 0f00 	cmp.w	r9, #0
 80099dc:	d020      	beq.n	8009a20 <__multiply+0x134>
 80099de:	6823      	ldr	r3, [r4, #0]
 80099e0:	4647      	mov	r7, r8
 80099e2:	46a4      	mov	ip, r4
 80099e4:	f04f 0a00 	mov.w	sl, #0
 80099e8:	f8b7 b000 	ldrh.w	fp, [r7]
 80099ec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80099f0:	fb09 220b 	mla	r2, r9, fp, r2
 80099f4:	4452      	add	r2, sl
 80099f6:	b29b      	uxth	r3, r3
 80099f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099fc:	f84c 3b04 	str.w	r3, [ip], #4
 8009a00:	f857 3b04 	ldr.w	r3, [r7], #4
 8009a04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a08:	f8bc 3000 	ldrh.w	r3, [ip]
 8009a0c:	fb09 330a 	mla	r3, r9, sl, r3
 8009a10:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009a14:	42bd      	cmp	r5, r7
 8009a16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a1a:	d8e5      	bhi.n	80099e8 <__multiply+0xfc>
 8009a1c:	9a01      	ldr	r2, [sp, #4]
 8009a1e:	50a3      	str	r3, [r4, r2]
 8009a20:	3404      	adds	r4, #4
 8009a22:	e79f      	b.n	8009964 <__multiply+0x78>
 8009a24:	3e01      	subs	r6, #1
 8009a26:	e7a1      	b.n	800996c <__multiply+0x80>
 8009a28:	0800bf31 	.word	0x0800bf31
 8009a2c:	0800bf42 	.word	0x0800bf42

08009a30 <__pow5mult>:
 8009a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a34:	4615      	mov	r5, r2
 8009a36:	f012 0203 	ands.w	r2, r2, #3
 8009a3a:	4607      	mov	r7, r0
 8009a3c:	460e      	mov	r6, r1
 8009a3e:	d007      	beq.n	8009a50 <__pow5mult+0x20>
 8009a40:	4c25      	ldr	r4, [pc, #148]	@ (8009ad8 <__pow5mult+0xa8>)
 8009a42:	3a01      	subs	r2, #1
 8009a44:	2300      	movs	r3, #0
 8009a46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a4a:	f7ff fe5d 	bl	8009708 <__multadd>
 8009a4e:	4606      	mov	r6, r0
 8009a50:	10ad      	asrs	r5, r5, #2
 8009a52:	d03d      	beq.n	8009ad0 <__pow5mult+0xa0>
 8009a54:	69fc      	ldr	r4, [r7, #28]
 8009a56:	b97c      	cbnz	r4, 8009a78 <__pow5mult+0x48>
 8009a58:	2010      	movs	r0, #16
 8009a5a:	f7ff fd3d 	bl	80094d8 <malloc>
 8009a5e:	4602      	mov	r2, r0
 8009a60:	61f8      	str	r0, [r7, #28]
 8009a62:	b928      	cbnz	r0, 8009a70 <__pow5mult+0x40>
 8009a64:	4b1d      	ldr	r3, [pc, #116]	@ (8009adc <__pow5mult+0xac>)
 8009a66:	481e      	ldr	r0, [pc, #120]	@ (8009ae0 <__pow5mult+0xb0>)
 8009a68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009a6c:	f001 fce8 	bl	800b440 <__assert_func>
 8009a70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009a74:	6004      	str	r4, [r0, #0]
 8009a76:	60c4      	str	r4, [r0, #12]
 8009a78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009a7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009a80:	b94c      	cbnz	r4, 8009a96 <__pow5mult+0x66>
 8009a82:	f240 2171 	movw	r1, #625	@ 0x271
 8009a86:	4638      	mov	r0, r7
 8009a88:	f7ff ff1a 	bl	80098c0 <__i2b>
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009a92:	4604      	mov	r4, r0
 8009a94:	6003      	str	r3, [r0, #0]
 8009a96:	f04f 0900 	mov.w	r9, #0
 8009a9a:	07eb      	lsls	r3, r5, #31
 8009a9c:	d50a      	bpl.n	8009ab4 <__pow5mult+0x84>
 8009a9e:	4631      	mov	r1, r6
 8009aa0:	4622      	mov	r2, r4
 8009aa2:	4638      	mov	r0, r7
 8009aa4:	f7ff ff22 	bl	80098ec <__multiply>
 8009aa8:	4631      	mov	r1, r6
 8009aaa:	4680      	mov	r8, r0
 8009aac:	4638      	mov	r0, r7
 8009aae:	f7ff fe09 	bl	80096c4 <_Bfree>
 8009ab2:	4646      	mov	r6, r8
 8009ab4:	106d      	asrs	r5, r5, #1
 8009ab6:	d00b      	beq.n	8009ad0 <__pow5mult+0xa0>
 8009ab8:	6820      	ldr	r0, [r4, #0]
 8009aba:	b938      	cbnz	r0, 8009acc <__pow5mult+0x9c>
 8009abc:	4622      	mov	r2, r4
 8009abe:	4621      	mov	r1, r4
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	f7ff ff13 	bl	80098ec <__multiply>
 8009ac6:	6020      	str	r0, [r4, #0]
 8009ac8:	f8c0 9000 	str.w	r9, [r0]
 8009acc:	4604      	mov	r4, r0
 8009ace:	e7e4      	b.n	8009a9a <__pow5mult+0x6a>
 8009ad0:	4630      	mov	r0, r6
 8009ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ad6:	bf00      	nop
 8009ad8:	0800c054 	.word	0x0800c054
 8009adc:	0800bec2 	.word	0x0800bec2
 8009ae0:	0800bf42 	.word	0x0800bf42

08009ae4 <__lshift>:
 8009ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ae8:	460c      	mov	r4, r1
 8009aea:	6849      	ldr	r1, [r1, #4]
 8009aec:	6923      	ldr	r3, [r4, #16]
 8009aee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009af2:	68a3      	ldr	r3, [r4, #8]
 8009af4:	4607      	mov	r7, r0
 8009af6:	4691      	mov	r9, r2
 8009af8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009afc:	f108 0601 	add.w	r6, r8, #1
 8009b00:	42b3      	cmp	r3, r6
 8009b02:	db0b      	blt.n	8009b1c <__lshift+0x38>
 8009b04:	4638      	mov	r0, r7
 8009b06:	f7ff fd9d 	bl	8009644 <_Balloc>
 8009b0a:	4605      	mov	r5, r0
 8009b0c:	b948      	cbnz	r0, 8009b22 <__lshift+0x3e>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	4b28      	ldr	r3, [pc, #160]	@ (8009bb4 <__lshift+0xd0>)
 8009b12:	4829      	ldr	r0, [pc, #164]	@ (8009bb8 <__lshift+0xd4>)
 8009b14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009b18:	f001 fc92 	bl	800b440 <__assert_func>
 8009b1c:	3101      	adds	r1, #1
 8009b1e:	005b      	lsls	r3, r3, #1
 8009b20:	e7ee      	b.n	8009b00 <__lshift+0x1c>
 8009b22:	2300      	movs	r3, #0
 8009b24:	f100 0114 	add.w	r1, r0, #20
 8009b28:	f100 0210 	add.w	r2, r0, #16
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	4553      	cmp	r3, sl
 8009b30:	db33      	blt.n	8009b9a <__lshift+0xb6>
 8009b32:	6920      	ldr	r0, [r4, #16]
 8009b34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b38:	f104 0314 	add.w	r3, r4, #20
 8009b3c:	f019 091f 	ands.w	r9, r9, #31
 8009b40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009b48:	d02b      	beq.n	8009ba2 <__lshift+0xbe>
 8009b4a:	f1c9 0e20 	rsb	lr, r9, #32
 8009b4e:	468a      	mov	sl, r1
 8009b50:	2200      	movs	r2, #0
 8009b52:	6818      	ldr	r0, [r3, #0]
 8009b54:	fa00 f009 	lsl.w	r0, r0, r9
 8009b58:	4310      	orrs	r0, r2
 8009b5a:	f84a 0b04 	str.w	r0, [sl], #4
 8009b5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b62:	459c      	cmp	ip, r3
 8009b64:	fa22 f20e 	lsr.w	r2, r2, lr
 8009b68:	d8f3      	bhi.n	8009b52 <__lshift+0x6e>
 8009b6a:	ebac 0304 	sub.w	r3, ip, r4
 8009b6e:	3b15      	subs	r3, #21
 8009b70:	f023 0303 	bic.w	r3, r3, #3
 8009b74:	3304      	adds	r3, #4
 8009b76:	f104 0015 	add.w	r0, r4, #21
 8009b7a:	4560      	cmp	r0, ip
 8009b7c:	bf88      	it	hi
 8009b7e:	2304      	movhi	r3, #4
 8009b80:	50ca      	str	r2, [r1, r3]
 8009b82:	b10a      	cbz	r2, 8009b88 <__lshift+0xa4>
 8009b84:	f108 0602 	add.w	r6, r8, #2
 8009b88:	3e01      	subs	r6, #1
 8009b8a:	4638      	mov	r0, r7
 8009b8c:	612e      	str	r6, [r5, #16]
 8009b8e:	4621      	mov	r1, r4
 8009b90:	f7ff fd98 	bl	80096c4 <_Bfree>
 8009b94:	4628      	mov	r0, r5
 8009b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	e7c5      	b.n	8009b2e <__lshift+0x4a>
 8009ba2:	3904      	subs	r1, #4
 8009ba4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ba8:	f841 2f04 	str.w	r2, [r1, #4]!
 8009bac:	459c      	cmp	ip, r3
 8009bae:	d8f9      	bhi.n	8009ba4 <__lshift+0xc0>
 8009bb0:	e7ea      	b.n	8009b88 <__lshift+0xa4>
 8009bb2:	bf00      	nop
 8009bb4:	0800bf31 	.word	0x0800bf31
 8009bb8:	0800bf42 	.word	0x0800bf42

08009bbc <__mcmp>:
 8009bbc:	690a      	ldr	r2, [r1, #16]
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	6900      	ldr	r0, [r0, #16]
 8009bc2:	1a80      	subs	r0, r0, r2
 8009bc4:	b530      	push	{r4, r5, lr}
 8009bc6:	d10e      	bne.n	8009be6 <__mcmp+0x2a>
 8009bc8:	3314      	adds	r3, #20
 8009bca:	3114      	adds	r1, #20
 8009bcc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009bd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009bd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009bd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009bdc:	4295      	cmp	r5, r2
 8009bde:	d003      	beq.n	8009be8 <__mcmp+0x2c>
 8009be0:	d205      	bcs.n	8009bee <__mcmp+0x32>
 8009be2:	f04f 30ff 	mov.w	r0, #4294967295
 8009be6:	bd30      	pop	{r4, r5, pc}
 8009be8:	42a3      	cmp	r3, r4
 8009bea:	d3f3      	bcc.n	8009bd4 <__mcmp+0x18>
 8009bec:	e7fb      	b.n	8009be6 <__mcmp+0x2a>
 8009bee:	2001      	movs	r0, #1
 8009bf0:	e7f9      	b.n	8009be6 <__mcmp+0x2a>
	...

08009bf4 <__mdiff>:
 8009bf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bf8:	4689      	mov	r9, r1
 8009bfa:	4606      	mov	r6, r0
 8009bfc:	4611      	mov	r1, r2
 8009bfe:	4648      	mov	r0, r9
 8009c00:	4614      	mov	r4, r2
 8009c02:	f7ff ffdb 	bl	8009bbc <__mcmp>
 8009c06:	1e05      	subs	r5, r0, #0
 8009c08:	d112      	bne.n	8009c30 <__mdiff+0x3c>
 8009c0a:	4629      	mov	r1, r5
 8009c0c:	4630      	mov	r0, r6
 8009c0e:	f7ff fd19 	bl	8009644 <_Balloc>
 8009c12:	4602      	mov	r2, r0
 8009c14:	b928      	cbnz	r0, 8009c22 <__mdiff+0x2e>
 8009c16:	4b3f      	ldr	r3, [pc, #252]	@ (8009d14 <__mdiff+0x120>)
 8009c18:	f240 2137 	movw	r1, #567	@ 0x237
 8009c1c:	483e      	ldr	r0, [pc, #248]	@ (8009d18 <__mdiff+0x124>)
 8009c1e:	f001 fc0f 	bl	800b440 <__assert_func>
 8009c22:	2301      	movs	r3, #1
 8009c24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c28:	4610      	mov	r0, r2
 8009c2a:	b003      	add	sp, #12
 8009c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c30:	bfbc      	itt	lt
 8009c32:	464b      	movlt	r3, r9
 8009c34:	46a1      	movlt	r9, r4
 8009c36:	4630      	mov	r0, r6
 8009c38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009c3c:	bfba      	itte	lt
 8009c3e:	461c      	movlt	r4, r3
 8009c40:	2501      	movlt	r5, #1
 8009c42:	2500      	movge	r5, #0
 8009c44:	f7ff fcfe 	bl	8009644 <_Balloc>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	b918      	cbnz	r0, 8009c54 <__mdiff+0x60>
 8009c4c:	4b31      	ldr	r3, [pc, #196]	@ (8009d14 <__mdiff+0x120>)
 8009c4e:	f240 2145 	movw	r1, #581	@ 0x245
 8009c52:	e7e3      	b.n	8009c1c <__mdiff+0x28>
 8009c54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009c58:	6926      	ldr	r6, [r4, #16]
 8009c5a:	60c5      	str	r5, [r0, #12]
 8009c5c:	f109 0310 	add.w	r3, r9, #16
 8009c60:	f109 0514 	add.w	r5, r9, #20
 8009c64:	f104 0e14 	add.w	lr, r4, #20
 8009c68:	f100 0b14 	add.w	fp, r0, #20
 8009c6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009c70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009c74:	9301      	str	r3, [sp, #4]
 8009c76:	46d9      	mov	r9, fp
 8009c78:	f04f 0c00 	mov.w	ip, #0
 8009c7c:	9b01      	ldr	r3, [sp, #4]
 8009c7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009c82:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009c86:	9301      	str	r3, [sp, #4]
 8009c88:	fa1f f38a 	uxth.w	r3, sl
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	b283      	uxth	r3, r0
 8009c90:	1acb      	subs	r3, r1, r3
 8009c92:	0c00      	lsrs	r0, r0, #16
 8009c94:	4463      	add	r3, ip
 8009c96:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009c9a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ca4:	4576      	cmp	r6, lr
 8009ca6:	f849 3b04 	str.w	r3, [r9], #4
 8009caa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009cae:	d8e5      	bhi.n	8009c7c <__mdiff+0x88>
 8009cb0:	1b33      	subs	r3, r6, r4
 8009cb2:	3b15      	subs	r3, #21
 8009cb4:	f023 0303 	bic.w	r3, r3, #3
 8009cb8:	3415      	adds	r4, #21
 8009cba:	3304      	adds	r3, #4
 8009cbc:	42a6      	cmp	r6, r4
 8009cbe:	bf38      	it	cc
 8009cc0:	2304      	movcc	r3, #4
 8009cc2:	441d      	add	r5, r3
 8009cc4:	445b      	add	r3, fp
 8009cc6:	461e      	mov	r6, r3
 8009cc8:	462c      	mov	r4, r5
 8009cca:	4544      	cmp	r4, r8
 8009ccc:	d30e      	bcc.n	8009cec <__mdiff+0xf8>
 8009cce:	f108 0103 	add.w	r1, r8, #3
 8009cd2:	1b49      	subs	r1, r1, r5
 8009cd4:	f021 0103 	bic.w	r1, r1, #3
 8009cd8:	3d03      	subs	r5, #3
 8009cda:	45a8      	cmp	r8, r5
 8009cdc:	bf38      	it	cc
 8009cde:	2100      	movcc	r1, #0
 8009ce0:	440b      	add	r3, r1
 8009ce2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ce6:	b191      	cbz	r1, 8009d0e <__mdiff+0x11a>
 8009ce8:	6117      	str	r7, [r2, #16]
 8009cea:	e79d      	b.n	8009c28 <__mdiff+0x34>
 8009cec:	f854 1b04 	ldr.w	r1, [r4], #4
 8009cf0:	46e6      	mov	lr, ip
 8009cf2:	0c08      	lsrs	r0, r1, #16
 8009cf4:	fa1c fc81 	uxtah	ip, ip, r1
 8009cf8:	4471      	add	r1, lr
 8009cfa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009cfe:	b289      	uxth	r1, r1
 8009d00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009d04:	f846 1b04 	str.w	r1, [r6], #4
 8009d08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d0c:	e7dd      	b.n	8009cca <__mdiff+0xd6>
 8009d0e:	3f01      	subs	r7, #1
 8009d10:	e7e7      	b.n	8009ce2 <__mdiff+0xee>
 8009d12:	bf00      	nop
 8009d14:	0800bf31 	.word	0x0800bf31
 8009d18:	0800bf42 	.word	0x0800bf42

08009d1c <__ulp>:
 8009d1c:	b082      	sub	sp, #8
 8009d1e:	ed8d 0b00 	vstr	d0, [sp]
 8009d22:	9a01      	ldr	r2, [sp, #4]
 8009d24:	4b0f      	ldr	r3, [pc, #60]	@ (8009d64 <__ulp+0x48>)
 8009d26:	4013      	ands	r3, r2
 8009d28:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	dc08      	bgt.n	8009d42 <__ulp+0x26>
 8009d30:	425b      	negs	r3, r3
 8009d32:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009d36:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009d3a:	da04      	bge.n	8009d46 <__ulp+0x2a>
 8009d3c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009d40:	4113      	asrs	r3, r2
 8009d42:	2200      	movs	r2, #0
 8009d44:	e008      	b.n	8009d58 <__ulp+0x3c>
 8009d46:	f1a2 0314 	sub.w	r3, r2, #20
 8009d4a:	2b1e      	cmp	r3, #30
 8009d4c:	bfda      	itte	le
 8009d4e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009d52:	40da      	lsrle	r2, r3
 8009d54:	2201      	movgt	r2, #1
 8009d56:	2300      	movs	r3, #0
 8009d58:	4619      	mov	r1, r3
 8009d5a:	4610      	mov	r0, r2
 8009d5c:	ec41 0b10 	vmov	d0, r0, r1
 8009d60:	b002      	add	sp, #8
 8009d62:	4770      	bx	lr
 8009d64:	7ff00000 	.word	0x7ff00000

08009d68 <__b2d>:
 8009d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d6c:	6906      	ldr	r6, [r0, #16]
 8009d6e:	f100 0814 	add.w	r8, r0, #20
 8009d72:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009d76:	1f37      	subs	r7, r6, #4
 8009d78:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009d7c:	4610      	mov	r0, r2
 8009d7e:	f7ff fd53 	bl	8009828 <__hi0bits>
 8009d82:	f1c0 0320 	rsb	r3, r0, #32
 8009d86:	280a      	cmp	r0, #10
 8009d88:	600b      	str	r3, [r1, #0]
 8009d8a:	491b      	ldr	r1, [pc, #108]	@ (8009df8 <__b2d+0x90>)
 8009d8c:	dc15      	bgt.n	8009dba <__b2d+0x52>
 8009d8e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009d92:	fa22 f30c 	lsr.w	r3, r2, ip
 8009d96:	45b8      	cmp	r8, r7
 8009d98:	ea43 0501 	orr.w	r5, r3, r1
 8009d9c:	bf34      	ite	cc
 8009d9e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009da2:	2300      	movcs	r3, #0
 8009da4:	3015      	adds	r0, #21
 8009da6:	fa02 f000 	lsl.w	r0, r2, r0
 8009daa:	fa23 f30c 	lsr.w	r3, r3, ip
 8009dae:	4303      	orrs	r3, r0
 8009db0:	461c      	mov	r4, r3
 8009db2:	ec45 4b10 	vmov	d0, r4, r5
 8009db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dba:	45b8      	cmp	r8, r7
 8009dbc:	bf3a      	itte	cc
 8009dbe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009dc2:	f1a6 0708 	subcc.w	r7, r6, #8
 8009dc6:	2300      	movcs	r3, #0
 8009dc8:	380b      	subs	r0, #11
 8009dca:	d012      	beq.n	8009df2 <__b2d+0x8a>
 8009dcc:	f1c0 0120 	rsb	r1, r0, #32
 8009dd0:	fa23 f401 	lsr.w	r4, r3, r1
 8009dd4:	4082      	lsls	r2, r0
 8009dd6:	4322      	orrs	r2, r4
 8009dd8:	4547      	cmp	r7, r8
 8009dda:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009dde:	bf8c      	ite	hi
 8009de0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009de4:	2200      	movls	r2, #0
 8009de6:	4083      	lsls	r3, r0
 8009de8:	40ca      	lsrs	r2, r1
 8009dea:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009dee:	4313      	orrs	r3, r2
 8009df0:	e7de      	b.n	8009db0 <__b2d+0x48>
 8009df2:	ea42 0501 	orr.w	r5, r2, r1
 8009df6:	e7db      	b.n	8009db0 <__b2d+0x48>
 8009df8:	3ff00000 	.word	0x3ff00000

08009dfc <__d2b>:
 8009dfc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e00:	460f      	mov	r7, r1
 8009e02:	2101      	movs	r1, #1
 8009e04:	ec59 8b10 	vmov	r8, r9, d0
 8009e08:	4616      	mov	r6, r2
 8009e0a:	f7ff fc1b 	bl	8009644 <_Balloc>
 8009e0e:	4604      	mov	r4, r0
 8009e10:	b930      	cbnz	r0, 8009e20 <__d2b+0x24>
 8009e12:	4602      	mov	r2, r0
 8009e14:	4b23      	ldr	r3, [pc, #140]	@ (8009ea4 <__d2b+0xa8>)
 8009e16:	4824      	ldr	r0, [pc, #144]	@ (8009ea8 <__d2b+0xac>)
 8009e18:	f240 310f 	movw	r1, #783	@ 0x30f
 8009e1c:	f001 fb10 	bl	800b440 <__assert_func>
 8009e20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009e24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e28:	b10d      	cbz	r5, 8009e2e <__d2b+0x32>
 8009e2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e2e:	9301      	str	r3, [sp, #4]
 8009e30:	f1b8 0300 	subs.w	r3, r8, #0
 8009e34:	d023      	beq.n	8009e7e <__d2b+0x82>
 8009e36:	4668      	mov	r0, sp
 8009e38:	9300      	str	r3, [sp, #0]
 8009e3a:	f7ff fd14 	bl	8009866 <__lo0bits>
 8009e3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009e42:	b1d0      	cbz	r0, 8009e7a <__d2b+0x7e>
 8009e44:	f1c0 0320 	rsb	r3, r0, #32
 8009e48:	fa02 f303 	lsl.w	r3, r2, r3
 8009e4c:	430b      	orrs	r3, r1
 8009e4e:	40c2      	lsrs	r2, r0
 8009e50:	6163      	str	r3, [r4, #20]
 8009e52:	9201      	str	r2, [sp, #4]
 8009e54:	9b01      	ldr	r3, [sp, #4]
 8009e56:	61a3      	str	r3, [r4, #24]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	bf0c      	ite	eq
 8009e5c:	2201      	moveq	r2, #1
 8009e5e:	2202      	movne	r2, #2
 8009e60:	6122      	str	r2, [r4, #16]
 8009e62:	b1a5      	cbz	r5, 8009e8e <__d2b+0x92>
 8009e64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009e68:	4405      	add	r5, r0
 8009e6a:	603d      	str	r5, [r7, #0]
 8009e6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009e70:	6030      	str	r0, [r6, #0]
 8009e72:	4620      	mov	r0, r4
 8009e74:	b003      	add	sp, #12
 8009e76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e7a:	6161      	str	r1, [r4, #20]
 8009e7c:	e7ea      	b.n	8009e54 <__d2b+0x58>
 8009e7e:	a801      	add	r0, sp, #4
 8009e80:	f7ff fcf1 	bl	8009866 <__lo0bits>
 8009e84:	9b01      	ldr	r3, [sp, #4]
 8009e86:	6163      	str	r3, [r4, #20]
 8009e88:	3020      	adds	r0, #32
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	e7e8      	b.n	8009e60 <__d2b+0x64>
 8009e8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009e92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009e96:	6038      	str	r0, [r7, #0]
 8009e98:	6918      	ldr	r0, [r3, #16]
 8009e9a:	f7ff fcc5 	bl	8009828 <__hi0bits>
 8009e9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ea2:	e7e5      	b.n	8009e70 <__d2b+0x74>
 8009ea4:	0800bf31 	.word	0x0800bf31
 8009ea8:	0800bf42 	.word	0x0800bf42

08009eac <__ratio>:
 8009eac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb0:	4688      	mov	r8, r1
 8009eb2:	4669      	mov	r1, sp
 8009eb4:	4681      	mov	r9, r0
 8009eb6:	f7ff ff57 	bl	8009d68 <__b2d>
 8009eba:	a901      	add	r1, sp, #4
 8009ebc:	4640      	mov	r0, r8
 8009ebe:	ec55 4b10 	vmov	r4, r5, d0
 8009ec2:	f7ff ff51 	bl	8009d68 <__b2d>
 8009ec6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009eca:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8009ece:	1ad2      	subs	r2, r2, r3
 8009ed0:	e9dd 3100 	ldrd	r3, r1, [sp]
 8009ed4:	1a5b      	subs	r3, r3, r1
 8009ed6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009eda:	ec57 6b10 	vmov	r6, r7, d0
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	bfd6      	itet	le
 8009ee2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009ee6:	462a      	movgt	r2, r5
 8009ee8:	463a      	movle	r2, r7
 8009eea:	46ab      	mov	fp, r5
 8009eec:	46a2      	mov	sl, r4
 8009eee:	bfce      	itee	gt
 8009ef0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009ef4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8009ef8:	ee00 3a90 	vmovle	s1, r3
 8009efc:	ec4b ab17 	vmov	d7, sl, fp
 8009f00:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8009f04:	b003      	add	sp, #12
 8009f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f0a <__copybits>:
 8009f0a:	3901      	subs	r1, #1
 8009f0c:	b570      	push	{r4, r5, r6, lr}
 8009f0e:	1149      	asrs	r1, r1, #5
 8009f10:	6914      	ldr	r4, [r2, #16]
 8009f12:	3101      	adds	r1, #1
 8009f14:	f102 0314 	add.w	r3, r2, #20
 8009f18:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009f1c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009f20:	1f05      	subs	r5, r0, #4
 8009f22:	42a3      	cmp	r3, r4
 8009f24:	d30c      	bcc.n	8009f40 <__copybits+0x36>
 8009f26:	1aa3      	subs	r3, r4, r2
 8009f28:	3b11      	subs	r3, #17
 8009f2a:	f023 0303 	bic.w	r3, r3, #3
 8009f2e:	3211      	adds	r2, #17
 8009f30:	42a2      	cmp	r2, r4
 8009f32:	bf88      	it	hi
 8009f34:	2300      	movhi	r3, #0
 8009f36:	4418      	add	r0, r3
 8009f38:	2300      	movs	r3, #0
 8009f3a:	4288      	cmp	r0, r1
 8009f3c:	d305      	bcc.n	8009f4a <__copybits+0x40>
 8009f3e:	bd70      	pop	{r4, r5, r6, pc}
 8009f40:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f44:	f845 6f04 	str.w	r6, [r5, #4]!
 8009f48:	e7eb      	b.n	8009f22 <__copybits+0x18>
 8009f4a:	f840 3b04 	str.w	r3, [r0], #4
 8009f4e:	e7f4      	b.n	8009f3a <__copybits+0x30>

08009f50 <__any_on>:
 8009f50:	f100 0214 	add.w	r2, r0, #20
 8009f54:	6900      	ldr	r0, [r0, #16]
 8009f56:	114b      	asrs	r3, r1, #5
 8009f58:	4298      	cmp	r0, r3
 8009f5a:	b510      	push	{r4, lr}
 8009f5c:	db11      	blt.n	8009f82 <__any_on+0x32>
 8009f5e:	dd0a      	ble.n	8009f76 <__any_on+0x26>
 8009f60:	f011 011f 	ands.w	r1, r1, #31
 8009f64:	d007      	beq.n	8009f76 <__any_on+0x26>
 8009f66:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009f6a:	fa24 f001 	lsr.w	r0, r4, r1
 8009f6e:	fa00 f101 	lsl.w	r1, r0, r1
 8009f72:	428c      	cmp	r4, r1
 8009f74:	d10b      	bne.n	8009f8e <__any_on+0x3e>
 8009f76:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d803      	bhi.n	8009f86 <__any_on+0x36>
 8009f7e:	2000      	movs	r0, #0
 8009f80:	bd10      	pop	{r4, pc}
 8009f82:	4603      	mov	r3, r0
 8009f84:	e7f7      	b.n	8009f76 <__any_on+0x26>
 8009f86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f8a:	2900      	cmp	r1, #0
 8009f8c:	d0f5      	beq.n	8009f7a <__any_on+0x2a>
 8009f8e:	2001      	movs	r0, #1
 8009f90:	e7f6      	b.n	8009f80 <__any_on+0x30>

08009f92 <sulp>:
 8009f92:	b570      	push	{r4, r5, r6, lr}
 8009f94:	4604      	mov	r4, r0
 8009f96:	460d      	mov	r5, r1
 8009f98:	4616      	mov	r6, r2
 8009f9a:	ec45 4b10 	vmov	d0, r4, r5
 8009f9e:	f7ff febd 	bl	8009d1c <__ulp>
 8009fa2:	b17e      	cbz	r6, 8009fc4 <sulp+0x32>
 8009fa4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009fa8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	dd09      	ble.n	8009fc4 <sulp+0x32>
 8009fb0:	051b      	lsls	r3, r3, #20
 8009fb2:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8009fb6:	2000      	movs	r0, #0
 8009fb8:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8009fbc:	ec41 0b17 	vmov	d7, r0, r1
 8009fc0:	ee20 0b07 	vmul.f64	d0, d0, d7
 8009fc4:	bd70      	pop	{r4, r5, r6, pc}
	...

08009fc8 <_strtod_l>:
 8009fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fcc:	ed2d 8b0a 	vpush	{d8-d12}
 8009fd0:	b097      	sub	sp, #92	@ 0x5c
 8009fd2:	4688      	mov	r8, r1
 8009fd4:	920e      	str	r2, [sp, #56]	@ 0x38
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	9212      	str	r2, [sp, #72]	@ 0x48
 8009fda:	9005      	str	r0, [sp, #20]
 8009fdc:	f04f 0a00 	mov.w	sl, #0
 8009fe0:	f04f 0b00 	mov.w	fp, #0
 8009fe4:	460a      	mov	r2, r1
 8009fe6:	9211      	str	r2, [sp, #68]	@ 0x44
 8009fe8:	7811      	ldrb	r1, [r2, #0]
 8009fea:	292b      	cmp	r1, #43	@ 0x2b
 8009fec:	d04c      	beq.n	800a088 <_strtod_l+0xc0>
 8009fee:	d839      	bhi.n	800a064 <_strtod_l+0x9c>
 8009ff0:	290d      	cmp	r1, #13
 8009ff2:	d833      	bhi.n	800a05c <_strtod_l+0x94>
 8009ff4:	2908      	cmp	r1, #8
 8009ff6:	d833      	bhi.n	800a060 <_strtod_l+0x98>
 8009ff8:	2900      	cmp	r1, #0
 8009ffa:	d03c      	beq.n	800a076 <_strtod_l+0xae>
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	9208      	str	r2, [sp, #32]
 800a000:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a002:	782a      	ldrb	r2, [r5, #0]
 800a004:	2a30      	cmp	r2, #48	@ 0x30
 800a006:	f040 80b7 	bne.w	800a178 <_strtod_l+0x1b0>
 800a00a:	786a      	ldrb	r2, [r5, #1]
 800a00c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a010:	2a58      	cmp	r2, #88	@ 0x58
 800a012:	d170      	bne.n	800a0f6 <_strtod_l+0x12e>
 800a014:	9302      	str	r3, [sp, #8]
 800a016:	9b08      	ldr	r3, [sp, #32]
 800a018:	9301      	str	r3, [sp, #4]
 800a01a:	ab12      	add	r3, sp, #72	@ 0x48
 800a01c:	9300      	str	r3, [sp, #0]
 800a01e:	4a90      	ldr	r2, [pc, #576]	@ (800a260 <_strtod_l+0x298>)
 800a020:	9805      	ldr	r0, [sp, #20]
 800a022:	ab13      	add	r3, sp, #76	@ 0x4c
 800a024:	a911      	add	r1, sp, #68	@ 0x44
 800a026:	f001 faa5 	bl	800b574 <__gethex>
 800a02a:	f010 060f 	ands.w	r6, r0, #15
 800a02e:	4604      	mov	r4, r0
 800a030:	d005      	beq.n	800a03e <_strtod_l+0x76>
 800a032:	2e06      	cmp	r6, #6
 800a034:	d12a      	bne.n	800a08c <_strtod_l+0xc4>
 800a036:	3501      	adds	r5, #1
 800a038:	2300      	movs	r3, #0
 800a03a:	9511      	str	r5, [sp, #68]	@ 0x44
 800a03c:	9308      	str	r3, [sp, #32]
 800a03e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a040:	2b00      	cmp	r3, #0
 800a042:	f040 8537 	bne.w	800aab4 <_strtod_l+0xaec>
 800a046:	9b08      	ldr	r3, [sp, #32]
 800a048:	ec4b ab10 	vmov	d0, sl, fp
 800a04c:	b1cb      	cbz	r3, 800a082 <_strtod_l+0xba>
 800a04e:	eeb1 0b40 	vneg.f64	d0, d0
 800a052:	b017      	add	sp, #92	@ 0x5c
 800a054:	ecbd 8b0a 	vpop	{d8-d12}
 800a058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a05c:	2920      	cmp	r1, #32
 800a05e:	d1cd      	bne.n	8009ffc <_strtod_l+0x34>
 800a060:	3201      	adds	r2, #1
 800a062:	e7c0      	b.n	8009fe6 <_strtod_l+0x1e>
 800a064:	292d      	cmp	r1, #45	@ 0x2d
 800a066:	d1c9      	bne.n	8009ffc <_strtod_l+0x34>
 800a068:	2101      	movs	r1, #1
 800a06a:	9108      	str	r1, [sp, #32]
 800a06c:	1c51      	adds	r1, r2, #1
 800a06e:	9111      	str	r1, [sp, #68]	@ 0x44
 800a070:	7852      	ldrb	r2, [r2, #1]
 800a072:	2a00      	cmp	r2, #0
 800a074:	d1c4      	bne.n	800a000 <_strtod_l+0x38>
 800a076:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a078:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	f040 8517 	bne.w	800aab0 <_strtod_l+0xae8>
 800a082:	ec4b ab10 	vmov	d0, sl, fp
 800a086:	e7e4      	b.n	800a052 <_strtod_l+0x8a>
 800a088:	2100      	movs	r1, #0
 800a08a:	e7ee      	b.n	800a06a <_strtod_l+0xa2>
 800a08c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a08e:	b13a      	cbz	r2, 800a0a0 <_strtod_l+0xd8>
 800a090:	2135      	movs	r1, #53	@ 0x35
 800a092:	a814      	add	r0, sp, #80	@ 0x50
 800a094:	f7ff ff39 	bl	8009f0a <__copybits>
 800a098:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a09a:	9805      	ldr	r0, [sp, #20]
 800a09c:	f7ff fb12 	bl	80096c4 <_Bfree>
 800a0a0:	1e73      	subs	r3, r6, #1
 800a0a2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a0a4:	2b04      	cmp	r3, #4
 800a0a6:	d806      	bhi.n	800a0b6 <_strtod_l+0xee>
 800a0a8:	e8df f003 	tbb	[pc, r3]
 800a0ac:	201d0314 	.word	0x201d0314
 800a0b0:	14          	.byte	0x14
 800a0b1:	00          	.byte	0x00
 800a0b2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a0b6:	05e3      	lsls	r3, r4, #23
 800a0b8:	bf48      	it	mi
 800a0ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a0be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0c2:	0d1b      	lsrs	r3, r3, #20
 800a0c4:	051b      	lsls	r3, r3, #20
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d1b9      	bne.n	800a03e <_strtod_l+0x76>
 800a0ca:	f7fe fb93 	bl	80087f4 <__errno>
 800a0ce:	2322      	movs	r3, #34	@ 0x22
 800a0d0:	6003      	str	r3, [r0, #0]
 800a0d2:	e7b4      	b.n	800a03e <_strtod_l+0x76>
 800a0d4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a0d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a0dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a0e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a0e4:	e7e7      	b.n	800a0b6 <_strtod_l+0xee>
 800a0e6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a268 <_strtod_l+0x2a0>
 800a0ea:	e7e4      	b.n	800a0b6 <_strtod_l+0xee>
 800a0ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a0f0:	f04f 3aff 	mov.w	sl, #4294967295
 800a0f4:	e7df      	b.n	800a0b6 <_strtod_l+0xee>
 800a0f6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a0f8:	1c5a      	adds	r2, r3, #1
 800a0fa:	9211      	str	r2, [sp, #68]	@ 0x44
 800a0fc:	785b      	ldrb	r3, [r3, #1]
 800a0fe:	2b30      	cmp	r3, #48	@ 0x30
 800a100:	d0f9      	beq.n	800a0f6 <_strtod_l+0x12e>
 800a102:	2b00      	cmp	r3, #0
 800a104:	d09b      	beq.n	800a03e <_strtod_l+0x76>
 800a106:	2301      	movs	r3, #1
 800a108:	9307      	str	r3, [sp, #28]
 800a10a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a10c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a10e:	2300      	movs	r3, #0
 800a110:	9306      	str	r3, [sp, #24]
 800a112:	4699      	mov	r9, r3
 800a114:	461d      	mov	r5, r3
 800a116:	220a      	movs	r2, #10
 800a118:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a11a:	7804      	ldrb	r4, [r0, #0]
 800a11c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a120:	b2d9      	uxtb	r1, r3
 800a122:	2909      	cmp	r1, #9
 800a124:	d92a      	bls.n	800a17c <_strtod_l+0x1b4>
 800a126:	494f      	ldr	r1, [pc, #316]	@ (800a264 <_strtod_l+0x29c>)
 800a128:	2201      	movs	r2, #1
 800a12a:	f001 f95d 	bl	800b3e8 <strncmp>
 800a12e:	b398      	cbz	r0, 800a198 <_strtod_l+0x1d0>
 800a130:	2000      	movs	r0, #0
 800a132:	4622      	mov	r2, r4
 800a134:	462b      	mov	r3, r5
 800a136:	4607      	mov	r7, r0
 800a138:	4601      	mov	r1, r0
 800a13a:	2a65      	cmp	r2, #101	@ 0x65
 800a13c:	d001      	beq.n	800a142 <_strtod_l+0x17a>
 800a13e:	2a45      	cmp	r2, #69	@ 0x45
 800a140:	d118      	bne.n	800a174 <_strtod_l+0x1ac>
 800a142:	b91b      	cbnz	r3, 800a14c <_strtod_l+0x184>
 800a144:	9b07      	ldr	r3, [sp, #28]
 800a146:	4303      	orrs	r3, r0
 800a148:	d095      	beq.n	800a076 <_strtod_l+0xae>
 800a14a:	2300      	movs	r3, #0
 800a14c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a150:	f108 0201 	add.w	r2, r8, #1
 800a154:	9211      	str	r2, [sp, #68]	@ 0x44
 800a156:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a15a:	2a2b      	cmp	r2, #43	@ 0x2b
 800a15c:	d074      	beq.n	800a248 <_strtod_l+0x280>
 800a15e:	2a2d      	cmp	r2, #45	@ 0x2d
 800a160:	d07a      	beq.n	800a258 <_strtod_l+0x290>
 800a162:	f04f 0e00 	mov.w	lr, #0
 800a166:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a16a:	2c09      	cmp	r4, #9
 800a16c:	f240 8082 	bls.w	800a274 <_strtod_l+0x2ac>
 800a170:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a174:	2400      	movs	r4, #0
 800a176:	e09d      	b.n	800a2b4 <_strtod_l+0x2ec>
 800a178:	2300      	movs	r3, #0
 800a17a:	e7c5      	b.n	800a108 <_strtod_l+0x140>
 800a17c:	2d08      	cmp	r5, #8
 800a17e:	bfc8      	it	gt
 800a180:	9906      	ldrgt	r1, [sp, #24]
 800a182:	f100 0001 	add.w	r0, r0, #1
 800a186:	bfca      	itet	gt
 800a188:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a18c:	fb02 3909 	mlale	r9, r2, r9, r3
 800a190:	9306      	strgt	r3, [sp, #24]
 800a192:	3501      	adds	r5, #1
 800a194:	9011      	str	r0, [sp, #68]	@ 0x44
 800a196:	e7bf      	b.n	800a118 <_strtod_l+0x150>
 800a198:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a19a:	1c5a      	adds	r2, r3, #1
 800a19c:	9211      	str	r2, [sp, #68]	@ 0x44
 800a19e:	785a      	ldrb	r2, [r3, #1]
 800a1a0:	b3bd      	cbz	r5, 800a212 <_strtod_l+0x24a>
 800a1a2:	4607      	mov	r7, r0
 800a1a4:	462b      	mov	r3, r5
 800a1a6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a1aa:	2909      	cmp	r1, #9
 800a1ac:	d912      	bls.n	800a1d4 <_strtod_l+0x20c>
 800a1ae:	2101      	movs	r1, #1
 800a1b0:	e7c3      	b.n	800a13a <_strtod_l+0x172>
 800a1b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1b4:	1c5a      	adds	r2, r3, #1
 800a1b6:	9211      	str	r2, [sp, #68]	@ 0x44
 800a1b8:	785a      	ldrb	r2, [r3, #1]
 800a1ba:	3001      	adds	r0, #1
 800a1bc:	2a30      	cmp	r2, #48	@ 0x30
 800a1be:	d0f8      	beq.n	800a1b2 <_strtod_l+0x1ea>
 800a1c0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a1c4:	2b08      	cmp	r3, #8
 800a1c6:	f200 847a 	bhi.w	800aabe <_strtod_l+0xaf6>
 800a1ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1ce:	4607      	mov	r7, r0
 800a1d0:	2000      	movs	r0, #0
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	3a30      	subs	r2, #48	@ 0x30
 800a1d6:	f100 0101 	add.w	r1, r0, #1
 800a1da:	d014      	beq.n	800a206 <_strtod_l+0x23e>
 800a1dc:	440f      	add	r7, r1
 800a1de:	469c      	mov	ip, r3
 800a1e0:	f04f 0e0a 	mov.w	lr, #10
 800a1e4:	f10c 0401 	add.w	r4, ip, #1
 800a1e8:	1ae6      	subs	r6, r4, r3
 800a1ea:	42b1      	cmp	r1, r6
 800a1ec:	dc13      	bgt.n	800a216 <_strtod_l+0x24e>
 800a1ee:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a1f2:	1819      	adds	r1, r3, r0
 800a1f4:	2908      	cmp	r1, #8
 800a1f6:	f103 0301 	add.w	r3, r3, #1
 800a1fa:	4403      	add	r3, r0
 800a1fc:	dc19      	bgt.n	800a232 <_strtod_l+0x26a>
 800a1fe:	210a      	movs	r1, #10
 800a200:	fb01 2909 	mla	r9, r1, r9, r2
 800a204:	2100      	movs	r1, #0
 800a206:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a208:	1c50      	adds	r0, r2, #1
 800a20a:	9011      	str	r0, [sp, #68]	@ 0x44
 800a20c:	7852      	ldrb	r2, [r2, #1]
 800a20e:	4608      	mov	r0, r1
 800a210:	e7c9      	b.n	800a1a6 <_strtod_l+0x1de>
 800a212:	4628      	mov	r0, r5
 800a214:	e7d2      	b.n	800a1bc <_strtod_l+0x1f4>
 800a216:	f1bc 0f08 	cmp.w	ip, #8
 800a21a:	dc03      	bgt.n	800a224 <_strtod_l+0x25c>
 800a21c:	fb0e f909 	mul.w	r9, lr, r9
 800a220:	46a4      	mov	ip, r4
 800a222:	e7df      	b.n	800a1e4 <_strtod_l+0x21c>
 800a224:	2c10      	cmp	r4, #16
 800a226:	bfde      	ittt	le
 800a228:	9e06      	ldrle	r6, [sp, #24]
 800a22a:	fb0e f606 	mulle.w	r6, lr, r6
 800a22e:	9606      	strle	r6, [sp, #24]
 800a230:	e7f6      	b.n	800a220 <_strtod_l+0x258>
 800a232:	290f      	cmp	r1, #15
 800a234:	bfdf      	itttt	le
 800a236:	9806      	ldrle	r0, [sp, #24]
 800a238:	210a      	movle	r1, #10
 800a23a:	fb01 2200 	mlale	r2, r1, r0, r2
 800a23e:	9206      	strle	r2, [sp, #24]
 800a240:	e7e0      	b.n	800a204 <_strtod_l+0x23c>
 800a242:	2700      	movs	r7, #0
 800a244:	2101      	movs	r1, #1
 800a246:	e77d      	b.n	800a144 <_strtod_l+0x17c>
 800a248:	f04f 0e00 	mov.w	lr, #0
 800a24c:	f108 0202 	add.w	r2, r8, #2
 800a250:	9211      	str	r2, [sp, #68]	@ 0x44
 800a252:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a256:	e786      	b.n	800a166 <_strtod_l+0x19e>
 800a258:	f04f 0e01 	mov.w	lr, #1
 800a25c:	e7f6      	b.n	800a24c <_strtod_l+0x284>
 800a25e:	bf00      	nop
 800a260:	0800c164 	.word	0x0800c164
 800a264:	0800bf9b 	.word	0x0800bf9b
 800a268:	7ff00000 	.word	0x7ff00000
 800a26c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a26e:	1c54      	adds	r4, r2, #1
 800a270:	9411      	str	r4, [sp, #68]	@ 0x44
 800a272:	7852      	ldrb	r2, [r2, #1]
 800a274:	2a30      	cmp	r2, #48	@ 0x30
 800a276:	d0f9      	beq.n	800a26c <_strtod_l+0x2a4>
 800a278:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a27c:	2c08      	cmp	r4, #8
 800a27e:	f63f af79 	bhi.w	800a174 <_strtod_l+0x1ac>
 800a282:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a286:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a288:	9209      	str	r2, [sp, #36]	@ 0x24
 800a28a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a28c:	1c54      	adds	r4, r2, #1
 800a28e:	9411      	str	r4, [sp, #68]	@ 0x44
 800a290:	7852      	ldrb	r2, [r2, #1]
 800a292:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a296:	2e09      	cmp	r6, #9
 800a298:	d937      	bls.n	800a30a <_strtod_l+0x342>
 800a29a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a29c:	1ba4      	subs	r4, r4, r6
 800a29e:	2c08      	cmp	r4, #8
 800a2a0:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a2a4:	dc02      	bgt.n	800a2ac <_strtod_l+0x2e4>
 800a2a6:	4564      	cmp	r4, ip
 800a2a8:	bfa8      	it	ge
 800a2aa:	4664      	movge	r4, ip
 800a2ac:	f1be 0f00 	cmp.w	lr, #0
 800a2b0:	d000      	beq.n	800a2b4 <_strtod_l+0x2ec>
 800a2b2:	4264      	negs	r4, r4
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d14d      	bne.n	800a354 <_strtod_l+0x38c>
 800a2b8:	9b07      	ldr	r3, [sp, #28]
 800a2ba:	4318      	orrs	r0, r3
 800a2bc:	f47f aebf 	bne.w	800a03e <_strtod_l+0x76>
 800a2c0:	2900      	cmp	r1, #0
 800a2c2:	f47f aed8 	bne.w	800a076 <_strtod_l+0xae>
 800a2c6:	2a69      	cmp	r2, #105	@ 0x69
 800a2c8:	d027      	beq.n	800a31a <_strtod_l+0x352>
 800a2ca:	dc24      	bgt.n	800a316 <_strtod_l+0x34e>
 800a2cc:	2a49      	cmp	r2, #73	@ 0x49
 800a2ce:	d024      	beq.n	800a31a <_strtod_l+0x352>
 800a2d0:	2a4e      	cmp	r2, #78	@ 0x4e
 800a2d2:	f47f aed0 	bne.w	800a076 <_strtod_l+0xae>
 800a2d6:	4997      	ldr	r1, [pc, #604]	@ (800a534 <_strtod_l+0x56c>)
 800a2d8:	a811      	add	r0, sp, #68	@ 0x44
 800a2da:	f001 fb6d 	bl	800b9b8 <__match>
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	f43f aec9 	beq.w	800a076 <_strtod_l+0xae>
 800a2e4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	2b28      	cmp	r3, #40	@ 0x28
 800a2ea:	d12d      	bne.n	800a348 <_strtod_l+0x380>
 800a2ec:	4992      	ldr	r1, [pc, #584]	@ (800a538 <_strtod_l+0x570>)
 800a2ee:	aa14      	add	r2, sp, #80	@ 0x50
 800a2f0:	a811      	add	r0, sp, #68	@ 0x44
 800a2f2:	f001 fb75 	bl	800b9e0 <__hexnan>
 800a2f6:	2805      	cmp	r0, #5
 800a2f8:	d126      	bne.n	800a348 <_strtod_l+0x380>
 800a2fa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a2fc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a300:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a304:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a308:	e699      	b.n	800a03e <_strtod_l+0x76>
 800a30a:	240a      	movs	r4, #10
 800a30c:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a310:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a314:	e7b9      	b.n	800a28a <_strtod_l+0x2c2>
 800a316:	2a6e      	cmp	r2, #110	@ 0x6e
 800a318:	e7db      	b.n	800a2d2 <_strtod_l+0x30a>
 800a31a:	4988      	ldr	r1, [pc, #544]	@ (800a53c <_strtod_l+0x574>)
 800a31c:	a811      	add	r0, sp, #68	@ 0x44
 800a31e:	f001 fb4b 	bl	800b9b8 <__match>
 800a322:	2800      	cmp	r0, #0
 800a324:	f43f aea7 	beq.w	800a076 <_strtod_l+0xae>
 800a328:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a32a:	4985      	ldr	r1, [pc, #532]	@ (800a540 <_strtod_l+0x578>)
 800a32c:	3b01      	subs	r3, #1
 800a32e:	a811      	add	r0, sp, #68	@ 0x44
 800a330:	9311      	str	r3, [sp, #68]	@ 0x44
 800a332:	f001 fb41 	bl	800b9b8 <__match>
 800a336:	b910      	cbnz	r0, 800a33e <_strtod_l+0x376>
 800a338:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a33a:	3301      	adds	r3, #1
 800a33c:	9311      	str	r3, [sp, #68]	@ 0x44
 800a33e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800a554 <_strtod_l+0x58c>
 800a342:	f04f 0a00 	mov.w	sl, #0
 800a346:	e67a      	b.n	800a03e <_strtod_l+0x76>
 800a348:	487e      	ldr	r0, [pc, #504]	@ (800a544 <_strtod_l+0x57c>)
 800a34a:	f001 f871 	bl	800b430 <nan>
 800a34e:	ec5b ab10 	vmov	sl, fp, d0
 800a352:	e674      	b.n	800a03e <_strtod_l+0x76>
 800a354:	ee07 9a90 	vmov	s15, r9
 800a358:	1be2      	subs	r2, r4, r7
 800a35a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a35e:	2d00      	cmp	r5, #0
 800a360:	bf08      	it	eq
 800a362:	461d      	moveq	r5, r3
 800a364:	2b10      	cmp	r3, #16
 800a366:	9209      	str	r2, [sp, #36]	@ 0x24
 800a368:	461a      	mov	r2, r3
 800a36a:	bfa8      	it	ge
 800a36c:	2210      	movge	r2, #16
 800a36e:	2b09      	cmp	r3, #9
 800a370:	ec5b ab17 	vmov	sl, fp, d7
 800a374:	dc15      	bgt.n	800a3a2 <_strtod_l+0x3da>
 800a376:	1be1      	subs	r1, r4, r7
 800a378:	2900      	cmp	r1, #0
 800a37a:	f43f ae60 	beq.w	800a03e <_strtod_l+0x76>
 800a37e:	eba4 0107 	sub.w	r1, r4, r7
 800a382:	dd72      	ble.n	800a46a <_strtod_l+0x4a2>
 800a384:	2916      	cmp	r1, #22
 800a386:	dc59      	bgt.n	800a43c <_strtod_l+0x474>
 800a388:	4b6f      	ldr	r3, [pc, #444]	@ (800a548 <_strtod_l+0x580>)
 800a38a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a38c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a390:	ed93 7b00 	vldr	d7, [r3]
 800a394:	ec4b ab16 	vmov	d6, sl, fp
 800a398:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a39c:	ec5b ab17 	vmov	sl, fp, d7
 800a3a0:	e64d      	b.n	800a03e <_strtod_l+0x76>
 800a3a2:	4969      	ldr	r1, [pc, #420]	@ (800a548 <_strtod_l+0x580>)
 800a3a4:	eddd 6a06 	vldr	s13, [sp, #24]
 800a3a8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a3ac:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800a3b0:	2b0f      	cmp	r3, #15
 800a3b2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a3b6:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a3ba:	ec5b ab16 	vmov	sl, fp, d6
 800a3be:	ddda      	ble.n	800a376 <_strtod_l+0x3ae>
 800a3c0:	1a9a      	subs	r2, r3, r2
 800a3c2:	1be1      	subs	r1, r4, r7
 800a3c4:	440a      	add	r2, r1
 800a3c6:	2a00      	cmp	r2, #0
 800a3c8:	f340 8094 	ble.w	800a4f4 <_strtod_l+0x52c>
 800a3cc:	f012 000f 	ands.w	r0, r2, #15
 800a3d0:	d00a      	beq.n	800a3e8 <_strtod_l+0x420>
 800a3d2:	495d      	ldr	r1, [pc, #372]	@ (800a548 <_strtod_l+0x580>)
 800a3d4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a3d8:	ed91 7b00 	vldr	d7, [r1]
 800a3dc:	ec4b ab16 	vmov	d6, sl, fp
 800a3e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a3e4:	ec5b ab17 	vmov	sl, fp, d7
 800a3e8:	f032 020f 	bics.w	r2, r2, #15
 800a3ec:	d073      	beq.n	800a4d6 <_strtod_l+0x50e>
 800a3ee:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800a3f2:	dd47      	ble.n	800a484 <_strtod_l+0x4bc>
 800a3f4:	2400      	movs	r4, #0
 800a3f6:	4625      	mov	r5, r4
 800a3f8:	9407      	str	r4, [sp, #28]
 800a3fa:	4626      	mov	r6, r4
 800a3fc:	9a05      	ldr	r2, [sp, #20]
 800a3fe:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a554 <_strtod_l+0x58c>
 800a402:	2322      	movs	r3, #34	@ 0x22
 800a404:	6013      	str	r3, [r2, #0]
 800a406:	f04f 0a00 	mov.w	sl, #0
 800a40a:	9b07      	ldr	r3, [sp, #28]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	f43f ae16 	beq.w	800a03e <_strtod_l+0x76>
 800a412:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a414:	9805      	ldr	r0, [sp, #20]
 800a416:	f7ff f955 	bl	80096c4 <_Bfree>
 800a41a:	9805      	ldr	r0, [sp, #20]
 800a41c:	4631      	mov	r1, r6
 800a41e:	f7ff f951 	bl	80096c4 <_Bfree>
 800a422:	9805      	ldr	r0, [sp, #20]
 800a424:	4629      	mov	r1, r5
 800a426:	f7ff f94d 	bl	80096c4 <_Bfree>
 800a42a:	9907      	ldr	r1, [sp, #28]
 800a42c:	9805      	ldr	r0, [sp, #20]
 800a42e:	f7ff f949 	bl	80096c4 <_Bfree>
 800a432:	9805      	ldr	r0, [sp, #20]
 800a434:	4621      	mov	r1, r4
 800a436:	f7ff f945 	bl	80096c4 <_Bfree>
 800a43a:	e600      	b.n	800a03e <_strtod_l+0x76>
 800a43c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800a440:	1be0      	subs	r0, r4, r7
 800a442:	4281      	cmp	r1, r0
 800a444:	dbbc      	blt.n	800a3c0 <_strtod_l+0x3f8>
 800a446:	4a40      	ldr	r2, [pc, #256]	@ (800a548 <_strtod_l+0x580>)
 800a448:	f1c3 030f 	rsb	r3, r3, #15
 800a44c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a450:	ed91 7b00 	vldr	d7, [r1]
 800a454:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a456:	ec4b ab16 	vmov	d6, sl, fp
 800a45a:	1acb      	subs	r3, r1, r3
 800a45c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a460:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a464:	ed92 6b00 	vldr	d6, [r2]
 800a468:	e796      	b.n	800a398 <_strtod_l+0x3d0>
 800a46a:	3116      	adds	r1, #22
 800a46c:	dba8      	blt.n	800a3c0 <_strtod_l+0x3f8>
 800a46e:	4b36      	ldr	r3, [pc, #216]	@ (800a548 <_strtod_l+0x580>)
 800a470:	1b3c      	subs	r4, r7, r4
 800a472:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a476:	ed94 7b00 	vldr	d7, [r4]
 800a47a:	ec4b ab16 	vmov	d6, sl, fp
 800a47e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a482:	e78b      	b.n	800a39c <_strtod_l+0x3d4>
 800a484:	2000      	movs	r0, #0
 800a486:	ec4b ab17 	vmov	d7, sl, fp
 800a48a:	4e30      	ldr	r6, [pc, #192]	@ (800a54c <_strtod_l+0x584>)
 800a48c:	1112      	asrs	r2, r2, #4
 800a48e:	4601      	mov	r1, r0
 800a490:	2a01      	cmp	r2, #1
 800a492:	dc23      	bgt.n	800a4dc <_strtod_l+0x514>
 800a494:	b108      	cbz	r0, 800a49a <_strtod_l+0x4d2>
 800a496:	ec5b ab17 	vmov	sl, fp, d7
 800a49a:	4a2c      	ldr	r2, [pc, #176]	@ (800a54c <_strtod_l+0x584>)
 800a49c:	482c      	ldr	r0, [pc, #176]	@ (800a550 <_strtod_l+0x588>)
 800a49e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a4a2:	ed92 7b00 	vldr	d7, [r2]
 800a4a6:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a4aa:	ec4b ab16 	vmov	d6, sl, fp
 800a4ae:	4a29      	ldr	r2, [pc, #164]	@ (800a554 <_strtod_l+0x58c>)
 800a4b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a4b4:	ee17 1a90 	vmov	r1, s15
 800a4b8:	400a      	ands	r2, r1
 800a4ba:	4282      	cmp	r2, r0
 800a4bc:	ec5b ab17 	vmov	sl, fp, d7
 800a4c0:	d898      	bhi.n	800a3f4 <_strtod_l+0x42c>
 800a4c2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800a4c6:	4282      	cmp	r2, r0
 800a4c8:	bf86      	itte	hi
 800a4ca:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800a558 <_strtod_l+0x590>
 800a4ce:	f04f 3aff 	movhi.w	sl, #4294967295
 800a4d2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	9206      	str	r2, [sp, #24]
 800a4da:	e076      	b.n	800a5ca <_strtod_l+0x602>
 800a4dc:	f012 0f01 	tst.w	r2, #1
 800a4e0:	d004      	beq.n	800a4ec <_strtod_l+0x524>
 800a4e2:	ed96 6b00 	vldr	d6, [r6]
 800a4e6:	2001      	movs	r0, #1
 800a4e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a4ec:	3101      	adds	r1, #1
 800a4ee:	1052      	asrs	r2, r2, #1
 800a4f0:	3608      	adds	r6, #8
 800a4f2:	e7cd      	b.n	800a490 <_strtod_l+0x4c8>
 800a4f4:	d0ef      	beq.n	800a4d6 <_strtod_l+0x50e>
 800a4f6:	4252      	negs	r2, r2
 800a4f8:	f012 000f 	ands.w	r0, r2, #15
 800a4fc:	d00a      	beq.n	800a514 <_strtod_l+0x54c>
 800a4fe:	4912      	ldr	r1, [pc, #72]	@ (800a548 <_strtod_l+0x580>)
 800a500:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a504:	ed91 7b00 	vldr	d7, [r1]
 800a508:	ec4b ab16 	vmov	d6, sl, fp
 800a50c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a510:	ec5b ab17 	vmov	sl, fp, d7
 800a514:	1112      	asrs	r2, r2, #4
 800a516:	d0de      	beq.n	800a4d6 <_strtod_l+0x50e>
 800a518:	2a1f      	cmp	r2, #31
 800a51a:	dd1f      	ble.n	800a55c <_strtod_l+0x594>
 800a51c:	2400      	movs	r4, #0
 800a51e:	4625      	mov	r5, r4
 800a520:	9407      	str	r4, [sp, #28]
 800a522:	4626      	mov	r6, r4
 800a524:	9a05      	ldr	r2, [sp, #20]
 800a526:	2322      	movs	r3, #34	@ 0x22
 800a528:	f04f 0a00 	mov.w	sl, #0
 800a52c:	f04f 0b00 	mov.w	fp, #0
 800a530:	6013      	str	r3, [r2, #0]
 800a532:	e76a      	b.n	800a40a <_strtod_l+0x442>
 800a534:	0800be89 	.word	0x0800be89
 800a538:	0800c150 	.word	0x0800c150
 800a53c:	0800be81 	.word	0x0800be81
 800a540:	0800beb8 	.word	0x0800beb8
 800a544:	0800bff1 	.word	0x0800bff1
 800a548:	0800c088 	.word	0x0800c088
 800a54c:	0800c060 	.word	0x0800c060
 800a550:	7ca00000 	.word	0x7ca00000
 800a554:	7ff00000 	.word	0x7ff00000
 800a558:	7fefffff 	.word	0x7fefffff
 800a55c:	f012 0110 	ands.w	r1, r2, #16
 800a560:	bf18      	it	ne
 800a562:	216a      	movne	r1, #106	@ 0x6a
 800a564:	9106      	str	r1, [sp, #24]
 800a566:	ec4b ab17 	vmov	d7, sl, fp
 800a56a:	49af      	ldr	r1, [pc, #700]	@ (800a828 <_strtod_l+0x860>)
 800a56c:	2000      	movs	r0, #0
 800a56e:	07d6      	lsls	r6, r2, #31
 800a570:	d504      	bpl.n	800a57c <_strtod_l+0x5b4>
 800a572:	ed91 6b00 	vldr	d6, [r1]
 800a576:	2001      	movs	r0, #1
 800a578:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a57c:	1052      	asrs	r2, r2, #1
 800a57e:	f101 0108 	add.w	r1, r1, #8
 800a582:	d1f4      	bne.n	800a56e <_strtod_l+0x5a6>
 800a584:	b108      	cbz	r0, 800a58a <_strtod_l+0x5c2>
 800a586:	ec5b ab17 	vmov	sl, fp, d7
 800a58a:	9a06      	ldr	r2, [sp, #24]
 800a58c:	b1b2      	cbz	r2, 800a5bc <_strtod_l+0x5f4>
 800a58e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800a592:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800a596:	2a00      	cmp	r2, #0
 800a598:	4658      	mov	r0, fp
 800a59a:	dd0f      	ble.n	800a5bc <_strtod_l+0x5f4>
 800a59c:	2a1f      	cmp	r2, #31
 800a59e:	dd55      	ble.n	800a64c <_strtod_l+0x684>
 800a5a0:	2a34      	cmp	r2, #52	@ 0x34
 800a5a2:	bfde      	ittt	le
 800a5a4:	f04f 32ff 	movle.w	r2, #4294967295
 800a5a8:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800a5ac:	408a      	lslle	r2, r1
 800a5ae:	f04f 0a00 	mov.w	sl, #0
 800a5b2:	bfcc      	ite	gt
 800a5b4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a5b8:	ea02 0b00 	andle.w	fp, r2, r0
 800a5bc:	ec4b ab17 	vmov	d7, sl, fp
 800a5c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a5c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5c8:	d0a8      	beq.n	800a51c <_strtod_l+0x554>
 800a5ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a5cc:	9805      	ldr	r0, [sp, #20]
 800a5ce:	f8cd 9000 	str.w	r9, [sp]
 800a5d2:	462a      	mov	r2, r5
 800a5d4:	f7ff f8de 	bl	8009794 <__s2b>
 800a5d8:	9007      	str	r0, [sp, #28]
 800a5da:	2800      	cmp	r0, #0
 800a5dc:	f43f af0a 	beq.w	800a3f4 <_strtod_l+0x42c>
 800a5e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5e2:	1b3f      	subs	r7, r7, r4
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	bfb4      	ite	lt
 800a5e8:	463b      	movlt	r3, r7
 800a5ea:	2300      	movge	r3, #0
 800a5ec:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5f0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800a818 <_strtod_l+0x850>
 800a5f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a5f8:	2400      	movs	r4, #0
 800a5fa:	930d      	str	r3, [sp, #52]	@ 0x34
 800a5fc:	4625      	mov	r5, r4
 800a5fe:	9b07      	ldr	r3, [sp, #28]
 800a600:	9805      	ldr	r0, [sp, #20]
 800a602:	6859      	ldr	r1, [r3, #4]
 800a604:	f7ff f81e 	bl	8009644 <_Balloc>
 800a608:	4606      	mov	r6, r0
 800a60a:	2800      	cmp	r0, #0
 800a60c:	f43f aef6 	beq.w	800a3fc <_strtod_l+0x434>
 800a610:	9b07      	ldr	r3, [sp, #28]
 800a612:	691a      	ldr	r2, [r3, #16]
 800a614:	ec4b ab19 	vmov	d9, sl, fp
 800a618:	3202      	adds	r2, #2
 800a61a:	f103 010c 	add.w	r1, r3, #12
 800a61e:	0092      	lsls	r2, r2, #2
 800a620:	300c      	adds	r0, #12
 800a622:	f7fe f914 	bl	800884e <memcpy>
 800a626:	eeb0 0b49 	vmov.f64	d0, d9
 800a62a:	9805      	ldr	r0, [sp, #20]
 800a62c:	aa14      	add	r2, sp, #80	@ 0x50
 800a62e:	a913      	add	r1, sp, #76	@ 0x4c
 800a630:	f7ff fbe4 	bl	8009dfc <__d2b>
 800a634:	9012      	str	r0, [sp, #72]	@ 0x48
 800a636:	2800      	cmp	r0, #0
 800a638:	f43f aee0 	beq.w	800a3fc <_strtod_l+0x434>
 800a63c:	9805      	ldr	r0, [sp, #20]
 800a63e:	2101      	movs	r1, #1
 800a640:	f7ff f93e 	bl	80098c0 <__i2b>
 800a644:	4605      	mov	r5, r0
 800a646:	b940      	cbnz	r0, 800a65a <_strtod_l+0x692>
 800a648:	2500      	movs	r5, #0
 800a64a:	e6d7      	b.n	800a3fc <_strtod_l+0x434>
 800a64c:	f04f 31ff 	mov.w	r1, #4294967295
 800a650:	fa01 f202 	lsl.w	r2, r1, r2
 800a654:	ea02 0a0a 	and.w	sl, r2, sl
 800a658:	e7b0      	b.n	800a5bc <_strtod_l+0x5f4>
 800a65a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800a65c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a65e:	2f00      	cmp	r7, #0
 800a660:	bfab      	itete	ge
 800a662:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800a664:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800a666:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800a66a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800a66e:	bfac      	ite	ge
 800a670:	eb07 0903 	addge.w	r9, r7, r3
 800a674:	eba3 0807 	sublt.w	r8, r3, r7
 800a678:	9b06      	ldr	r3, [sp, #24]
 800a67a:	1aff      	subs	r7, r7, r3
 800a67c:	4417      	add	r7, r2
 800a67e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800a682:	4a6a      	ldr	r2, [pc, #424]	@ (800a82c <_strtod_l+0x864>)
 800a684:	3f01      	subs	r7, #1
 800a686:	4297      	cmp	r7, r2
 800a688:	da51      	bge.n	800a72e <_strtod_l+0x766>
 800a68a:	1bd1      	subs	r1, r2, r7
 800a68c:	291f      	cmp	r1, #31
 800a68e:	eba3 0301 	sub.w	r3, r3, r1
 800a692:	f04f 0201 	mov.w	r2, #1
 800a696:	dc3e      	bgt.n	800a716 <_strtod_l+0x74e>
 800a698:	408a      	lsls	r2, r1
 800a69a:	920c      	str	r2, [sp, #48]	@ 0x30
 800a69c:	2200      	movs	r2, #0
 800a69e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a6a0:	eb09 0703 	add.w	r7, r9, r3
 800a6a4:	4498      	add	r8, r3
 800a6a6:	9b06      	ldr	r3, [sp, #24]
 800a6a8:	45b9      	cmp	r9, r7
 800a6aa:	4498      	add	r8, r3
 800a6ac:	464b      	mov	r3, r9
 800a6ae:	bfa8      	it	ge
 800a6b0:	463b      	movge	r3, r7
 800a6b2:	4543      	cmp	r3, r8
 800a6b4:	bfa8      	it	ge
 800a6b6:	4643      	movge	r3, r8
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	bfc2      	ittt	gt
 800a6bc:	1aff      	subgt	r7, r7, r3
 800a6be:	eba8 0803 	subgt.w	r8, r8, r3
 800a6c2:	eba9 0903 	subgt.w	r9, r9, r3
 800a6c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	dd16      	ble.n	800a6fa <_strtod_l+0x732>
 800a6cc:	4629      	mov	r1, r5
 800a6ce:	9805      	ldr	r0, [sp, #20]
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	f7ff f9ad 	bl	8009a30 <__pow5mult>
 800a6d6:	4605      	mov	r5, r0
 800a6d8:	2800      	cmp	r0, #0
 800a6da:	d0b5      	beq.n	800a648 <_strtod_l+0x680>
 800a6dc:	4601      	mov	r1, r0
 800a6de:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a6e0:	9805      	ldr	r0, [sp, #20]
 800a6e2:	f7ff f903 	bl	80098ec <__multiply>
 800a6e6:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	f43f ae87 	beq.w	800a3fc <_strtod_l+0x434>
 800a6ee:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a6f0:	9805      	ldr	r0, [sp, #20]
 800a6f2:	f7fe ffe7 	bl	80096c4 <_Bfree>
 800a6f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6f8:	9312      	str	r3, [sp, #72]	@ 0x48
 800a6fa:	2f00      	cmp	r7, #0
 800a6fc:	dc1b      	bgt.n	800a736 <_strtod_l+0x76e>
 800a6fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a700:	2b00      	cmp	r3, #0
 800a702:	dd21      	ble.n	800a748 <_strtod_l+0x780>
 800a704:	4631      	mov	r1, r6
 800a706:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a708:	9805      	ldr	r0, [sp, #20]
 800a70a:	f7ff f991 	bl	8009a30 <__pow5mult>
 800a70e:	4606      	mov	r6, r0
 800a710:	b9d0      	cbnz	r0, 800a748 <_strtod_l+0x780>
 800a712:	2600      	movs	r6, #0
 800a714:	e672      	b.n	800a3fc <_strtod_l+0x434>
 800a716:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800a71a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800a71e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800a722:	37e2      	adds	r7, #226	@ 0xe2
 800a724:	fa02 f107 	lsl.w	r1, r2, r7
 800a728:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a72a:	920c      	str	r2, [sp, #48]	@ 0x30
 800a72c:	e7b8      	b.n	800a6a0 <_strtod_l+0x6d8>
 800a72e:	2200      	movs	r2, #0
 800a730:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a732:	2201      	movs	r2, #1
 800a734:	e7f9      	b.n	800a72a <_strtod_l+0x762>
 800a736:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a738:	9805      	ldr	r0, [sp, #20]
 800a73a:	463a      	mov	r2, r7
 800a73c:	f7ff f9d2 	bl	8009ae4 <__lshift>
 800a740:	9012      	str	r0, [sp, #72]	@ 0x48
 800a742:	2800      	cmp	r0, #0
 800a744:	d1db      	bne.n	800a6fe <_strtod_l+0x736>
 800a746:	e659      	b.n	800a3fc <_strtod_l+0x434>
 800a748:	f1b8 0f00 	cmp.w	r8, #0
 800a74c:	dd07      	ble.n	800a75e <_strtod_l+0x796>
 800a74e:	4631      	mov	r1, r6
 800a750:	9805      	ldr	r0, [sp, #20]
 800a752:	4642      	mov	r2, r8
 800a754:	f7ff f9c6 	bl	8009ae4 <__lshift>
 800a758:	4606      	mov	r6, r0
 800a75a:	2800      	cmp	r0, #0
 800a75c:	d0d9      	beq.n	800a712 <_strtod_l+0x74a>
 800a75e:	f1b9 0f00 	cmp.w	r9, #0
 800a762:	dd08      	ble.n	800a776 <_strtod_l+0x7ae>
 800a764:	4629      	mov	r1, r5
 800a766:	9805      	ldr	r0, [sp, #20]
 800a768:	464a      	mov	r2, r9
 800a76a:	f7ff f9bb 	bl	8009ae4 <__lshift>
 800a76e:	4605      	mov	r5, r0
 800a770:	2800      	cmp	r0, #0
 800a772:	f43f ae43 	beq.w	800a3fc <_strtod_l+0x434>
 800a776:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a778:	9805      	ldr	r0, [sp, #20]
 800a77a:	4632      	mov	r2, r6
 800a77c:	f7ff fa3a 	bl	8009bf4 <__mdiff>
 800a780:	4604      	mov	r4, r0
 800a782:	2800      	cmp	r0, #0
 800a784:	f43f ae3a 	beq.w	800a3fc <_strtod_l+0x434>
 800a788:	2300      	movs	r3, #0
 800a78a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800a78e:	60c3      	str	r3, [r0, #12]
 800a790:	4629      	mov	r1, r5
 800a792:	f7ff fa13 	bl	8009bbc <__mcmp>
 800a796:	2800      	cmp	r0, #0
 800a798:	da4c      	bge.n	800a834 <_strtod_l+0x86c>
 800a79a:	ea58 080a 	orrs.w	r8, r8, sl
 800a79e:	d172      	bne.n	800a886 <_strtod_l+0x8be>
 800a7a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d16e      	bne.n	800a886 <_strtod_l+0x8be>
 800a7a8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a7ac:	0d1b      	lsrs	r3, r3, #20
 800a7ae:	051b      	lsls	r3, r3, #20
 800a7b0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a7b4:	d967      	bls.n	800a886 <_strtod_l+0x8be>
 800a7b6:	6963      	ldr	r3, [r4, #20]
 800a7b8:	b913      	cbnz	r3, 800a7c0 <_strtod_l+0x7f8>
 800a7ba:	6923      	ldr	r3, [r4, #16]
 800a7bc:	2b01      	cmp	r3, #1
 800a7be:	dd62      	ble.n	800a886 <_strtod_l+0x8be>
 800a7c0:	4621      	mov	r1, r4
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	9805      	ldr	r0, [sp, #20]
 800a7c6:	f7ff f98d 	bl	8009ae4 <__lshift>
 800a7ca:	4629      	mov	r1, r5
 800a7cc:	4604      	mov	r4, r0
 800a7ce:	f7ff f9f5 	bl	8009bbc <__mcmp>
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	dd57      	ble.n	800a886 <_strtod_l+0x8be>
 800a7d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a7da:	9a06      	ldr	r2, [sp, #24]
 800a7dc:	0d1b      	lsrs	r3, r3, #20
 800a7de:	051b      	lsls	r3, r3, #20
 800a7e0:	2a00      	cmp	r2, #0
 800a7e2:	d06e      	beq.n	800a8c2 <_strtod_l+0x8fa>
 800a7e4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a7e8:	d86b      	bhi.n	800a8c2 <_strtod_l+0x8fa>
 800a7ea:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a7ee:	f67f ae99 	bls.w	800a524 <_strtod_l+0x55c>
 800a7f2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800a820 <_strtod_l+0x858>
 800a7f6:	ec4b ab16 	vmov	d6, sl, fp
 800a7fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a830 <_strtod_l+0x868>)
 800a7fc:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a800:	ee17 2a90 	vmov	r2, s15
 800a804:	4013      	ands	r3, r2
 800a806:	ec5b ab17 	vmov	sl, fp, d7
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	f47f ae01 	bne.w	800a412 <_strtod_l+0x44a>
 800a810:	9a05      	ldr	r2, [sp, #20]
 800a812:	2322      	movs	r3, #34	@ 0x22
 800a814:	6013      	str	r3, [r2, #0]
 800a816:	e5fc      	b.n	800a412 <_strtod_l+0x44a>
 800a818:	ffc00000 	.word	0xffc00000
 800a81c:	41dfffff 	.word	0x41dfffff
 800a820:	00000000 	.word	0x00000000
 800a824:	39500000 	.word	0x39500000
 800a828:	0800c178 	.word	0x0800c178
 800a82c:	fffffc02 	.word	0xfffffc02
 800a830:	7ff00000 	.word	0x7ff00000
 800a834:	46d9      	mov	r9, fp
 800a836:	d15d      	bne.n	800a8f4 <_strtod_l+0x92c>
 800a838:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a83c:	f1b8 0f00 	cmp.w	r8, #0
 800a840:	d02a      	beq.n	800a898 <_strtod_l+0x8d0>
 800a842:	4aa9      	ldr	r2, [pc, #676]	@ (800aae8 <_strtod_l+0xb20>)
 800a844:	4293      	cmp	r3, r2
 800a846:	d12a      	bne.n	800a89e <_strtod_l+0x8d6>
 800a848:	9b06      	ldr	r3, [sp, #24]
 800a84a:	4652      	mov	r2, sl
 800a84c:	b1fb      	cbz	r3, 800a88e <_strtod_l+0x8c6>
 800a84e:	4ba7      	ldr	r3, [pc, #668]	@ (800aaec <_strtod_l+0xb24>)
 800a850:	ea0b 0303 	and.w	r3, fp, r3
 800a854:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a858:	f04f 31ff 	mov.w	r1, #4294967295
 800a85c:	d81a      	bhi.n	800a894 <_strtod_l+0x8cc>
 800a85e:	0d1b      	lsrs	r3, r3, #20
 800a860:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a864:	fa01 f303 	lsl.w	r3, r1, r3
 800a868:	429a      	cmp	r2, r3
 800a86a:	d118      	bne.n	800a89e <_strtod_l+0x8d6>
 800a86c:	4ba0      	ldr	r3, [pc, #640]	@ (800aaf0 <_strtod_l+0xb28>)
 800a86e:	4599      	cmp	r9, r3
 800a870:	d102      	bne.n	800a878 <_strtod_l+0x8b0>
 800a872:	3201      	adds	r2, #1
 800a874:	f43f adc2 	beq.w	800a3fc <_strtod_l+0x434>
 800a878:	4b9c      	ldr	r3, [pc, #624]	@ (800aaec <_strtod_l+0xb24>)
 800a87a:	ea09 0303 	and.w	r3, r9, r3
 800a87e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800a882:	f04f 0a00 	mov.w	sl, #0
 800a886:	9b06      	ldr	r3, [sp, #24]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d1b2      	bne.n	800a7f2 <_strtod_l+0x82a>
 800a88c:	e5c1      	b.n	800a412 <_strtod_l+0x44a>
 800a88e:	f04f 33ff 	mov.w	r3, #4294967295
 800a892:	e7e9      	b.n	800a868 <_strtod_l+0x8a0>
 800a894:	460b      	mov	r3, r1
 800a896:	e7e7      	b.n	800a868 <_strtod_l+0x8a0>
 800a898:	ea53 030a 	orrs.w	r3, r3, sl
 800a89c:	d09b      	beq.n	800a7d6 <_strtod_l+0x80e>
 800a89e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8a0:	b1c3      	cbz	r3, 800a8d4 <_strtod_l+0x90c>
 800a8a2:	ea13 0f09 	tst.w	r3, r9
 800a8a6:	d0ee      	beq.n	800a886 <_strtod_l+0x8be>
 800a8a8:	9a06      	ldr	r2, [sp, #24]
 800a8aa:	4650      	mov	r0, sl
 800a8ac:	4659      	mov	r1, fp
 800a8ae:	f1b8 0f00 	cmp.w	r8, #0
 800a8b2:	d013      	beq.n	800a8dc <_strtod_l+0x914>
 800a8b4:	f7ff fb6d 	bl	8009f92 <sulp>
 800a8b8:	ee39 7b00 	vadd.f64	d7, d9, d0
 800a8bc:	ec5b ab17 	vmov	sl, fp, d7
 800a8c0:	e7e1      	b.n	800a886 <_strtod_l+0x8be>
 800a8c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a8c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a8ca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a8ce:	f04f 3aff 	mov.w	sl, #4294967295
 800a8d2:	e7d8      	b.n	800a886 <_strtod_l+0x8be>
 800a8d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8d6:	ea13 0f0a 	tst.w	r3, sl
 800a8da:	e7e4      	b.n	800a8a6 <_strtod_l+0x8de>
 800a8dc:	f7ff fb59 	bl	8009f92 <sulp>
 800a8e0:	ee39 0b40 	vsub.f64	d0, d9, d0
 800a8e4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800a8e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ec:	ec5b ab10 	vmov	sl, fp, d0
 800a8f0:	d1c9      	bne.n	800a886 <_strtod_l+0x8be>
 800a8f2:	e617      	b.n	800a524 <_strtod_l+0x55c>
 800a8f4:	4629      	mov	r1, r5
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	f7ff fad8 	bl	8009eac <__ratio>
 800a8fc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800a900:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a908:	d85d      	bhi.n	800a9c6 <_strtod_l+0x9fe>
 800a90a:	f1b8 0f00 	cmp.w	r8, #0
 800a90e:	d164      	bne.n	800a9da <_strtod_l+0xa12>
 800a910:	f1ba 0f00 	cmp.w	sl, #0
 800a914:	d14b      	bne.n	800a9ae <_strtod_l+0x9e6>
 800a916:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a91a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d160      	bne.n	800a9e4 <_strtod_l+0xa1c>
 800a922:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800a926:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800a92a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a92e:	d401      	bmi.n	800a934 <_strtod_l+0x96c>
 800a930:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a934:	eeb1 ab48 	vneg.f64	d10, d8
 800a938:	486c      	ldr	r0, [pc, #432]	@ (800aaec <_strtod_l+0xb24>)
 800a93a:	496e      	ldr	r1, [pc, #440]	@ (800aaf4 <_strtod_l+0xb2c>)
 800a93c:	ea09 0700 	and.w	r7, r9, r0
 800a940:	428f      	cmp	r7, r1
 800a942:	ec53 2b1a 	vmov	r2, r3, d10
 800a946:	d17d      	bne.n	800aa44 <_strtod_l+0xa7c>
 800a948:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800a94c:	ec4b ab1c 	vmov	d12, sl, fp
 800a950:	eeb0 0b4c 	vmov.f64	d0, d12
 800a954:	f7ff f9e2 	bl	8009d1c <__ulp>
 800a958:	4864      	ldr	r0, [pc, #400]	@ (800aaec <_strtod_l+0xb24>)
 800a95a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800a95e:	ee1c 3a90 	vmov	r3, s25
 800a962:	4a65      	ldr	r2, [pc, #404]	@ (800aaf8 <_strtod_l+0xb30>)
 800a964:	ea03 0100 	and.w	r1, r3, r0
 800a968:	4291      	cmp	r1, r2
 800a96a:	ec5b ab1c 	vmov	sl, fp, d12
 800a96e:	d93c      	bls.n	800a9ea <_strtod_l+0xa22>
 800a970:	ee19 2a90 	vmov	r2, s19
 800a974:	4b5e      	ldr	r3, [pc, #376]	@ (800aaf0 <_strtod_l+0xb28>)
 800a976:	429a      	cmp	r2, r3
 800a978:	d104      	bne.n	800a984 <_strtod_l+0x9bc>
 800a97a:	ee19 3a10 	vmov	r3, s18
 800a97e:	3301      	adds	r3, #1
 800a980:	f43f ad3c 	beq.w	800a3fc <_strtod_l+0x434>
 800a984:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800aaf0 <_strtod_l+0xb28>
 800a988:	f04f 3aff 	mov.w	sl, #4294967295
 800a98c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a98e:	9805      	ldr	r0, [sp, #20]
 800a990:	f7fe fe98 	bl	80096c4 <_Bfree>
 800a994:	9805      	ldr	r0, [sp, #20]
 800a996:	4631      	mov	r1, r6
 800a998:	f7fe fe94 	bl	80096c4 <_Bfree>
 800a99c:	9805      	ldr	r0, [sp, #20]
 800a99e:	4629      	mov	r1, r5
 800a9a0:	f7fe fe90 	bl	80096c4 <_Bfree>
 800a9a4:	9805      	ldr	r0, [sp, #20]
 800a9a6:	4621      	mov	r1, r4
 800a9a8:	f7fe fe8c 	bl	80096c4 <_Bfree>
 800a9ac:	e627      	b.n	800a5fe <_strtod_l+0x636>
 800a9ae:	f1ba 0f01 	cmp.w	sl, #1
 800a9b2:	d103      	bne.n	800a9bc <_strtod_l+0x9f4>
 800a9b4:	f1bb 0f00 	cmp.w	fp, #0
 800a9b8:	f43f adb4 	beq.w	800a524 <_strtod_l+0x55c>
 800a9bc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800a9c0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800a9c4:	e7b8      	b.n	800a938 <_strtod_l+0x970>
 800a9c6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800a9ca:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a9ce:	f1b8 0f00 	cmp.w	r8, #0
 800a9d2:	d0af      	beq.n	800a934 <_strtod_l+0x96c>
 800a9d4:	eeb0 ab48 	vmov.f64	d10, d8
 800a9d8:	e7ae      	b.n	800a938 <_strtod_l+0x970>
 800a9da:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800a9de:	eeb0 8b4a 	vmov.f64	d8, d10
 800a9e2:	e7a9      	b.n	800a938 <_strtod_l+0x970>
 800a9e4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800a9e8:	e7a6      	b.n	800a938 <_strtod_l+0x970>
 800a9ea:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a9ee:	9b06      	ldr	r3, [sp, #24]
 800a9f0:	46d9      	mov	r9, fp
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d1ca      	bne.n	800a98c <_strtod_l+0x9c4>
 800a9f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a9fa:	0d1b      	lsrs	r3, r3, #20
 800a9fc:	051b      	lsls	r3, r3, #20
 800a9fe:	429f      	cmp	r7, r3
 800aa00:	d1c4      	bne.n	800a98c <_strtod_l+0x9c4>
 800aa02:	ec51 0b18 	vmov	r0, r1, d8
 800aa06:	f7f5 fe97 	bl	8000738 <__aeabi_d2lz>
 800aa0a:	f7f5 fe4f 	bl	80006ac <__aeabi_l2d>
 800aa0e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800aa12:	ec41 0b17 	vmov	d7, r0, r1
 800aa16:	ea49 090a 	orr.w	r9, r9, sl
 800aa1a:	ea59 0908 	orrs.w	r9, r9, r8
 800aa1e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800aa22:	d03c      	beq.n	800aa9e <_strtod_l+0xad6>
 800aa24:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800aad0 <_strtod_l+0xb08>
 800aa28:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800aa2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa30:	f53f acef 	bmi.w	800a412 <_strtod_l+0x44a>
 800aa34:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800aad8 <_strtod_l+0xb10>
 800aa38:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800aa3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa40:	dda4      	ble.n	800a98c <_strtod_l+0x9c4>
 800aa42:	e4e6      	b.n	800a412 <_strtod_l+0x44a>
 800aa44:	9906      	ldr	r1, [sp, #24]
 800aa46:	b1e1      	cbz	r1, 800aa82 <_strtod_l+0xaba>
 800aa48:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800aa4c:	d819      	bhi.n	800aa82 <_strtod_l+0xaba>
 800aa4e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800aa52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa56:	d811      	bhi.n	800aa7c <_strtod_l+0xab4>
 800aa58:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800aa5c:	ee18 3a10 	vmov	r3, s16
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	bf38      	it	cc
 800aa64:	2301      	movcc	r3, #1
 800aa66:	ee08 3a10 	vmov	s16, r3
 800aa6a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800aa6e:	f1b8 0f00 	cmp.w	r8, #0
 800aa72:	d111      	bne.n	800aa98 <_strtod_l+0xad0>
 800aa74:	eeb1 7b48 	vneg.f64	d7, d8
 800aa78:	ec53 2b17 	vmov	r2, r3, d7
 800aa7c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800aa80:	1bcb      	subs	r3, r1, r7
 800aa82:	eeb0 0b49 	vmov.f64	d0, d9
 800aa86:	ec43 2b1a 	vmov	d10, r2, r3
 800aa8a:	f7ff f947 	bl	8009d1c <__ulp>
 800aa8e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800aa92:	ec5b ab19 	vmov	sl, fp, d9
 800aa96:	e7aa      	b.n	800a9ee <_strtod_l+0xa26>
 800aa98:	eeb0 7b48 	vmov.f64	d7, d8
 800aa9c:	e7ec      	b.n	800aa78 <_strtod_l+0xab0>
 800aa9e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800aae0 <_strtod_l+0xb18>
 800aaa2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800aaa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaaa:	f57f af6f 	bpl.w	800a98c <_strtod_l+0x9c4>
 800aaae:	e4b0      	b.n	800a412 <_strtod_l+0x44a>
 800aab0:	2300      	movs	r3, #0
 800aab2:	9308      	str	r3, [sp, #32]
 800aab4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aab6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aab8:	6013      	str	r3, [r2, #0]
 800aaba:	f7ff bac4 	b.w	800a046 <_strtod_l+0x7e>
 800aabe:	2a65      	cmp	r2, #101	@ 0x65
 800aac0:	f43f abbf 	beq.w	800a242 <_strtod_l+0x27a>
 800aac4:	2a45      	cmp	r2, #69	@ 0x45
 800aac6:	f43f abbc 	beq.w	800a242 <_strtod_l+0x27a>
 800aaca:	2101      	movs	r1, #1
 800aacc:	f7ff bbf4 	b.w	800a2b8 <_strtod_l+0x2f0>
 800aad0:	94a03595 	.word	0x94a03595
 800aad4:	3fdfffff 	.word	0x3fdfffff
 800aad8:	35afe535 	.word	0x35afe535
 800aadc:	3fe00000 	.word	0x3fe00000
 800aae0:	94a03595 	.word	0x94a03595
 800aae4:	3fcfffff 	.word	0x3fcfffff
 800aae8:	000fffff 	.word	0x000fffff
 800aaec:	7ff00000 	.word	0x7ff00000
 800aaf0:	7fefffff 	.word	0x7fefffff
 800aaf4:	7fe00000 	.word	0x7fe00000
 800aaf8:	7c9fffff 	.word	0x7c9fffff

0800aafc <_strtod_r>:
 800aafc:	4b01      	ldr	r3, [pc, #4]	@ (800ab04 <_strtod_r+0x8>)
 800aafe:	f7ff ba63 	b.w	8009fc8 <_strtod_l>
 800ab02:	bf00      	nop
 800ab04:	2400006c 	.word	0x2400006c

0800ab08 <_strtol_l.isra.0>:
 800ab08:	2b24      	cmp	r3, #36	@ 0x24
 800ab0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab0e:	4686      	mov	lr, r0
 800ab10:	4690      	mov	r8, r2
 800ab12:	d801      	bhi.n	800ab18 <_strtol_l.isra.0+0x10>
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	d106      	bne.n	800ab26 <_strtol_l.isra.0+0x1e>
 800ab18:	f7fd fe6c 	bl	80087f4 <__errno>
 800ab1c:	2316      	movs	r3, #22
 800ab1e:	6003      	str	r3, [r0, #0]
 800ab20:	2000      	movs	r0, #0
 800ab22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab26:	4834      	ldr	r0, [pc, #208]	@ (800abf8 <_strtol_l.isra.0+0xf0>)
 800ab28:	460d      	mov	r5, r1
 800ab2a:	462a      	mov	r2, r5
 800ab2c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab30:	5d06      	ldrb	r6, [r0, r4]
 800ab32:	f016 0608 	ands.w	r6, r6, #8
 800ab36:	d1f8      	bne.n	800ab2a <_strtol_l.isra.0+0x22>
 800ab38:	2c2d      	cmp	r4, #45	@ 0x2d
 800ab3a:	d110      	bne.n	800ab5e <_strtol_l.isra.0+0x56>
 800ab3c:	782c      	ldrb	r4, [r5, #0]
 800ab3e:	2601      	movs	r6, #1
 800ab40:	1c95      	adds	r5, r2, #2
 800ab42:	f033 0210 	bics.w	r2, r3, #16
 800ab46:	d115      	bne.n	800ab74 <_strtol_l.isra.0+0x6c>
 800ab48:	2c30      	cmp	r4, #48	@ 0x30
 800ab4a:	d10d      	bne.n	800ab68 <_strtol_l.isra.0+0x60>
 800ab4c:	782a      	ldrb	r2, [r5, #0]
 800ab4e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ab52:	2a58      	cmp	r2, #88	@ 0x58
 800ab54:	d108      	bne.n	800ab68 <_strtol_l.isra.0+0x60>
 800ab56:	786c      	ldrb	r4, [r5, #1]
 800ab58:	3502      	adds	r5, #2
 800ab5a:	2310      	movs	r3, #16
 800ab5c:	e00a      	b.n	800ab74 <_strtol_l.isra.0+0x6c>
 800ab5e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ab60:	bf04      	itt	eq
 800ab62:	782c      	ldrbeq	r4, [r5, #0]
 800ab64:	1c95      	addeq	r5, r2, #2
 800ab66:	e7ec      	b.n	800ab42 <_strtol_l.isra.0+0x3a>
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d1f6      	bne.n	800ab5a <_strtol_l.isra.0+0x52>
 800ab6c:	2c30      	cmp	r4, #48	@ 0x30
 800ab6e:	bf14      	ite	ne
 800ab70:	230a      	movne	r3, #10
 800ab72:	2308      	moveq	r3, #8
 800ab74:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ab78:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	fbbc f9f3 	udiv	r9, ip, r3
 800ab82:	4610      	mov	r0, r2
 800ab84:	fb03 ca19 	mls	sl, r3, r9, ip
 800ab88:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ab8c:	2f09      	cmp	r7, #9
 800ab8e:	d80f      	bhi.n	800abb0 <_strtol_l.isra.0+0xa8>
 800ab90:	463c      	mov	r4, r7
 800ab92:	42a3      	cmp	r3, r4
 800ab94:	dd1b      	ble.n	800abce <_strtol_l.isra.0+0xc6>
 800ab96:	1c57      	adds	r7, r2, #1
 800ab98:	d007      	beq.n	800abaa <_strtol_l.isra.0+0xa2>
 800ab9a:	4581      	cmp	r9, r0
 800ab9c:	d314      	bcc.n	800abc8 <_strtol_l.isra.0+0xc0>
 800ab9e:	d101      	bne.n	800aba4 <_strtol_l.isra.0+0x9c>
 800aba0:	45a2      	cmp	sl, r4
 800aba2:	db11      	blt.n	800abc8 <_strtol_l.isra.0+0xc0>
 800aba4:	fb00 4003 	mla	r0, r0, r3, r4
 800aba8:	2201      	movs	r2, #1
 800abaa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abae:	e7eb      	b.n	800ab88 <_strtol_l.isra.0+0x80>
 800abb0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800abb4:	2f19      	cmp	r7, #25
 800abb6:	d801      	bhi.n	800abbc <_strtol_l.isra.0+0xb4>
 800abb8:	3c37      	subs	r4, #55	@ 0x37
 800abba:	e7ea      	b.n	800ab92 <_strtol_l.isra.0+0x8a>
 800abbc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800abc0:	2f19      	cmp	r7, #25
 800abc2:	d804      	bhi.n	800abce <_strtol_l.isra.0+0xc6>
 800abc4:	3c57      	subs	r4, #87	@ 0x57
 800abc6:	e7e4      	b.n	800ab92 <_strtol_l.isra.0+0x8a>
 800abc8:	f04f 32ff 	mov.w	r2, #4294967295
 800abcc:	e7ed      	b.n	800abaa <_strtol_l.isra.0+0xa2>
 800abce:	1c53      	adds	r3, r2, #1
 800abd0:	d108      	bne.n	800abe4 <_strtol_l.isra.0+0xdc>
 800abd2:	2322      	movs	r3, #34	@ 0x22
 800abd4:	f8ce 3000 	str.w	r3, [lr]
 800abd8:	4660      	mov	r0, ip
 800abda:	f1b8 0f00 	cmp.w	r8, #0
 800abde:	d0a0      	beq.n	800ab22 <_strtol_l.isra.0+0x1a>
 800abe0:	1e69      	subs	r1, r5, #1
 800abe2:	e006      	b.n	800abf2 <_strtol_l.isra.0+0xea>
 800abe4:	b106      	cbz	r6, 800abe8 <_strtol_l.isra.0+0xe0>
 800abe6:	4240      	negs	r0, r0
 800abe8:	f1b8 0f00 	cmp.w	r8, #0
 800abec:	d099      	beq.n	800ab22 <_strtol_l.isra.0+0x1a>
 800abee:	2a00      	cmp	r2, #0
 800abf0:	d1f6      	bne.n	800abe0 <_strtol_l.isra.0+0xd8>
 800abf2:	f8c8 1000 	str.w	r1, [r8]
 800abf6:	e794      	b.n	800ab22 <_strtol_l.isra.0+0x1a>
 800abf8:	0800c1a1 	.word	0x0800c1a1

0800abfc <_strtol_r>:
 800abfc:	f7ff bf84 	b.w	800ab08 <_strtol_l.isra.0>

0800ac00 <__ssputs_r>:
 800ac00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac04:	688e      	ldr	r6, [r1, #8]
 800ac06:	461f      	mov	r7, r3
 800ac08:	42be      	cmp	r6, r7
 800ac0a:	680b      	ldr	r3, [r1, #0]
 800ac0c:	4682      	mov	sl, r0
 800ac0e:	460c      	mov	r4, r1
 800ac10:	4690      	mov	r8, r2
 800ac12:	d82d      	bhi.n	800ac70 <__ssputs_r+0x70>
 800ac14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ac18:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ac1c:	d026      	beq.n	800ac6c <__ssputs_r+0x6c>
 800ac1e:	6965      	ldr	r5, [r4, #20]
 800ac20:	6909      	ldr	r1, [r1, #16]
 800ac22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ac26:	eba3 0901 	sub.w	r9, r3, r1
 800ac2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ac2e:	1c7b      	adds	r3, r7, #1
 800ac30:	444b      	add	r3, r9
 800ac32:	106d      	asrs	r5, r5, #1
 800ac34:	429d      	cmp	r5, r3
 800ac36:	bf38      	it	cc
 800ac38:	461d      	movcc	r5, r3
 800ac3a:	0553      	lsls	r3, r2, #21
 800ac3c:	d527      	bpl.n	800ac8e <__ssputs_r+0x8e>
 800ac3e:	4629      	mov	r1, r5
 800ac40:	f7fe fc74 	bl	800952c <_malloc_r>
 800ac44:	4606      	mov	r6, r0
 800ac46:	b360      	cbz	r0, 800aca2 <__ssputs_r+0xa2>
 800ac48:	6921      	ldr	r1, [r4, #16]
 800ac4a:	464a      	mov	r2, r9
 800ac4c:	f7fd fdff 	bl	800884e <memcpy>
 800ac50:	89a3      	ldrh	r3, [r4, #12]
 800ac52:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ac56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac5a:	81a3      	strh	r3, [r4, #12]
 800ac5c:	6126      	str	r6, [r4, #16]
 800ac5e:	6165      	str	r5, [r4, #20]
 800ac60:	444e      	add	r6, r9
 800ac62:	eba5 0509 	sub.w	r5, r5, r9
 800ac66:	6026      	str	r6, [r4, #0]
 800ac68:	60a5      	str	r5, [r4, #8]
 800ac6a:	463e      	mov	r6, r7
 800ac6c:	42be      	cmp	r6, r7
 800ac6e:	d900      	bls.n	800ac72 <__ssputs_r+0x72>
 800ac70:	463e      	mov	r6, r7
 800ac72:	6820      	ldr	r0, [r4, #0]
 800ac74:	4632      	mov	r2, r6
 800ac76:	4641      	mov	r1, r8
 800ac78:	f000 fb9c 	bl	800b3b4 <memmove>
 800ac7c:	68a3      	ldr	r3, [r4, #8]
 800ac7e:	1b9b      	subs	r3, r3, r6
 800ac80:	60a3      	str	r3, [r4, #8]
 800ac82:	6823      	ldr	r3, [r4, #0]
 800ac84:	4433      	add	r3, r6
 800ac86:	6023      	str	r3, [r4, #0]
 800ac88:	2000      	movs	r0, #0
 800ac8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac8e:	462a      	mov	r2, r5
 800ac90:	f000 ff53 	bl	800bb3a <_realloc_r>
 800ac94:	4606      	mov	r6, r0
 800ac96:	2800      	cmp	r0, #0
 800ac98:	d1e0      	bne.n	800ac5c <__ssputs_r+0x5c>
 800ac9a:	6921      	ldr	r1, [r4, #16]
 800ac9c:	4650      	mov	r0, sl
 800ac9e:	f7fe fbd1 	bl	8009444 <_free_r>
 800aca2:	230c      	movs	r3, #12
 800aca4:	f8ca 3000 	str.w	r3, [sl]
 800aca8:	89a3      	ldrh	r3, [r4, #12]
 800acaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acae:	81a3      	strh	r3, [r4, #12]
 800acb0:	f04f 30ff 	mov.w	r0, #4294967295
 800acb4:	e7e9      	b.n	800ac8a <__ssputs_r+0x8a>
	...

0800acb8 <_svfiprintf_r>:
 800acb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acbc:	4698      	mov	r8, r3
 800acbe:	898b      	ldrh	r3, [r1, #12]
 800acc0:	061b      	lsls	r3, r3, #24
 800acc2:	b09d      	sub	sp, #116	@ 0x74
 800acc4:	4607      	mov	r7, r0
 800acc6:	460d      	mov	r5, r1
 800acc8:	4614      	mov	r4, r2
 800acca:	d510      	bpl.n	800acee <_svfiprintf_r+0x36>
 800accc:	690b      	ldr	r3, [r1, #16]
 800acce:	b973      	cbnz	r3, 800acee <_svfiprintf_r+0x36>
 800acd0:	2140      	movs	r1, #64	@ 0x40
 800acd2:	f7fe fc2b 	bl	800952c <_malloc_r>
 800acd6:	6028      	str	r0, [r5, #0]
 800acd8:	6128      	str	r0, [r5, #16]
 800acda:	b930      	cbnz	r0, 800acea <_svfiprintf_r+0x32>
 800acdc:	230c      	movs	r3, #12
 800acde:	603b      	str	r3, [r7, #0]
 800ace0:	f04f 30ff 	mov.w	r0, #4294967295
 800ace4:	b01d      	add	sp, #116	@ 0x74
 800ace6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acea:	2340      	movs	r3, #64	@ 0x40
 800acec:	616b      	str	r3, [r5, #20]
 800acee:	2300      	movs	r3, #0
 800acf0:	9309      	str	r3, [sp, #36]	@ 0x24
 800acf2:	2320      	movs	r3, #32
 800acf4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800acf8:	f8cd 800c 	str.w	r8, [sp, #12]
 800acfc:	2330      	movs	r3, #48	@ 0x30
 800acfe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ae9c <_svfiprintf_r+0x1e4>
 800ad02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad06:	f04f 0901 	mov.w	r9, #1
 800ad0a:	4623      	mov	r3, r4
 800ad0c:	469a      	mov	sl, r3
 800ad0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad12:	b10a      	cbz	r2, 800ad18 <_svfiprintf_r+0x60>
 800ad14:	2a25      	cmp	r2, #37	@ 0x25
 800ad16:	d1f9      	bne.n	800ad0c <_svfiprintf_r+0x54>
 800ad18:	ebba 0b04 	subs.w	fp, sl, r4
 800ad1c:	d00b      	beq.n	800ad36 <_svfiprintf_r+0x7e>
 800ad1e:	465b      	mov	r3, fp
 800ad20:	4622      	mov	r2, r4
 800ad22:	4629      	mov	r1, r5
 800ad24:	4638      	mov	r0, r7
 800ad26:	f7ff ff6b 	bl	800ac00 <__ssputs_r>
 800ad2a:	3001      	adds	r0, #1
 800ad2c:	f000 80a7 	beq.w	800ae7e <_svfiprintf_r+0x1c6>
 800ad30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad32:	445a      	add	r2, fp
 800ad34:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad36:	f89a 3000 	ldrb.w	r3, [sl]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	f000 809f 	beq.w	800ae7e <_svfiprintf_r+0x1c6>
 800ad40:	2300      	movs	r3, #0
 800ad42:	f04f 32ff 	mov.w	r2, #4294967295
 800ad46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad4a:	f10a 0a01 	add.w	sl, sl, #1
 800ad4e:	9304      	str	r3, [sp, #16]
 800ad50:	9307      	str	r3, [sp, #28]
 800ad52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad56:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad58:	4654      	mov	r4, sl
 800ad5a:	2205      	movs	r2, #5
 800ad5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad60:	484e      	ldr	r0, [pc, #312]	@ (800ae9c <_svfiprintf_r+0x1e4>)
 800ad62:	f7f5 fabd 	bl	80002e0 <memchr>
 800ad66:	9a04      	ldr	r2, [sp, #16]
 800ad68:	b9d8      	cbnz	r0, 800ada2 <_svfiprintf_r+0xea>
 800ad6a:	06d0      	lsls	r0, r2, #27
 800ad6c:	bf44      	itt	mi
 800ad6e:	2320      	movmi	r3, #32
 800ad70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad74:	0711      	lsls	r1, r2, #28
 800ad76:	bf44      	itt	mi
 800ad78:	232b      	movmi	r3, #43	@ 0x2b
 800ad7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad7e:	f89a 3000 	ldrb.w	r3, [sl]
 800ad82:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad84:	d015      	beq.n	800adb2 <_svfiprintf_r+0xfa>
 800ad86:	9a07      	ldr	r2, [sp, #28]
 800ad88:	4654      	mov	r4, sl
 800ad8a:	2000      	movs	r0, #0
 800ad8c:	f04f 0c0a 	mov.w	ip, #10
 800ad90:	4621      	mov	r1, r4
 800ad92:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad96:	3b30      	subs	r3, #48	@ 0x30
 800ad98:	2b09      	cmp	r3, #9
 800ad9a:	d94b      	bls.n	800ae34 <_svfiprintf_r+0x17c>
 800ad9c:	b1b0      	cbz	r0, 800adcc <_svfiprintf_r+0x114>
 800ad9e:	9207      	str	r2, [sp, #28]
 800ada0:	e014      	b.n	800adcc <_svfiprintf_r+0x114>
 800ada2:	eba0 0308 	sub.w	r3, r0, r8
 800ada6:	fa09 f303 	lsl.w	r3, r9, r3
 800adaa:	4313      	orrs	r3, r2
 800adac:	9304      	str	r3, [sp, #16]
 800adae:	46a2      	mov	sl, r4
 800adb0:	e7d2      	b.n	800ad58 <_svfiprintf_r+0xa0>
 800adb2:	9b03      	ldr	r3, [sp, #12]
 800adb4:	1d19      	adds	r1, r3, #4
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	9103      	str	r1, [sp, #12]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	bfbb      	ittet	lt
 800adbe:	425b      	neglt	r3, r3
 800adc0:	f042 0202 	orrlt.w	r2, r2, #2
 800adc4:	9307      	strge	r3, [sp, #28]
 800adc6:	9307      	strlt	r3, [sp, #28]
 800adc8:	bfb8      	it	lt
 800adca:	9204      	strlt	r2, [sp, #16]
 800adcc:	7823      	ldrb	r3, [r4, #0]
 800adce:	2b2e      	cmp	r3, #46	@ 0x2e
 800add0:	d10a      	bne.n	800ade8 <_svfiprintf_r+0x130>
 800add2:	7863      	ldrb	r3, [r4, #1]
 800add4:	2b2a      	cmp	r3, #42	@ 0x2a
 800add6:	d132      	bne.n	800ae3e <_svfiprintf_r+0x186>
 800add8:	9b03      	ldr	r3, [sp, #12]
 800adda:	1d1a      	adds	r2, r3, #4
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	9203      	str	r2, [sp, #12]
 800ade0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ade4:	3402      	adds	r4, #2
 800ade6:	9305      	str	r3, [sp, #20]
 800ade8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aeac <_svfiprintf_r+0x1f4>
 800adec:	7821      	ldrb	r1, [r4, #0]
 800adee:	2203      	movs	r2, #3
 800adf0:	4650      	mov	r0, sl
 800adf2:	f7f5 fa75 	bl	80002e0 <memchr>
 800adf6:	b138      	cbz	r0, 800ae08 <_svfiprintf_r+0x150>
 800adf8:	9b04      	ldr	r3, [sp, #16]
 800adfa:	eba0 000a 	sub.w	r0, r0, sl
 800adfe:	2240      	movs	r2, #64	@ 0x40
 800ae00:	4082      	lsls	r2, r0
 800ae02:	4313      	orrs	r3, r2
 800ae04:	3401      	adds	r4, #1
 800ae06:	9304      	str	r3, [sp, #16]
 800ae08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae0c:	4824      	ldr	r0, [pc, #144]	@ (800aea0 <_svfiprintf_r+0x1e8>)
 800ae0e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae12:	2206      	movs	r2, #6
 800ae14:	f7f5 fa64 	bl	80002e0 <memchr>
 800ae18:	2800      	cmp	r0, #0
 800ae1a:	d036      	beq.n	800ae8a <_svfiprintf_r+0x1d2>
 800ae1c:	4b21      	ldr	r3, [pc, #132]	@ (800aea4 <_svfiprintf_r+0x1ec>)
 800ae1e:	bb1b      	cbnz	r3, 800ae68 <_svfiprintf_r+0x1b0>
 800ae20:	9b03      	ldr	r3, [sp, #12]
 800ae22:	3307      	adds	r3, #7
 800ae24:	f023 0307 	bic.w	r3, r3, #7
 800ae28:	3308      	adds	r3, #8
 800ae2a:	9303      	str	r3, [sp, #12]
 800ae2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae2e:	4433      	add	r3, r6
 800ae30:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae32:	e76a      	b.n	800ad0a <_svfiprintf_r+0x52>
 800ae34:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae38:	460c      	mov	r4, r1
 800ae3a:	2001      	movs	r0, #1
 800ae3c:	e7a8      	b.n	800ad90 <_svfiprintf_r+0xd8>
 800ae3e:	2300      	movs	r3, #0
 800ae40:	3401      	adds	r4, #1
 800ae42:	9305      	str	r3, [sp, #20]
 800ae44:	4619      	mov	r1, r3
 800ae46:	f04f 0c0a 	mov.w	ip, #10
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae50:	3a30      	subs	r2, #48	@ 0x30
 800ae52:	2a09      	cmp	r2, #9
 800ae54:	d903      	bls.n	800ae5e <_svfiprintf_r+0x1a6>
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d0c6      	beq.n	800ade8 <_svfiprintf_r+0x130>
 800ae5a:	9105      	str	r1, [sp, #20]
 800ae5c:	e7c4      	b.n	800ade8 <_svfiprintf_r+0x130>
 800ae5e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae62:	4604      	mov	r4, r0
 800ae64:	2301      	movs	r3, #1
 800ae66:	e7f0      	b.n	800ae4a <_svfiprintf_r+0x192>
 800ae68:	ab03      	add	r3, sp, #12
 800ae6a:	9300      	str	r3, [sp, #0]
 800ae6c:	462a      	mov	r2, r5
 800ae6e:	4b0e      	ldr	r3, [pc, #56]	@ (800aea8 <_svfiprintf_r+0x1f0>)
 800ae70:	a904      	add	r1, sp, #16
 800ae72:	4638      	mov	r0, r7
 800ae74:	f7fc fd98 	bl	80079a8 <_printf_float>
 800ae78:	1c42      	adds	r2, r0, #1
 800ae7a:	4606      	mov	r6, r0
 800ae7c:	d1d6      	bne.n	800ae2c <_svfiprintf_r+0x174>
 800ae7e:	89ab      	ldrh	r3, [r5, #12]
 800ae80:	065b      	lsls	r3, r3, #25
 800ae82:	f53f af2d 	bmi.w	800ace0 <_svfiprintf_r+0x28>
 800ae86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae88:	e72c      	b.n	800ace4 <_svfiprintf_r+0x2c>
 800ae8a:	ab03      	add	r3, sp, #12
 800ae8c:	9300      	str	r3, [sp, #0]
 800ae8e:	462a      	mov	r2, r5
 800ae90:	4b05      	ldr	r3, [pc, #20]	@ (800aea8 <_svfiprintf_r+0x1f0>)
 800ae92:	a904      	add	r1, sp, #16
 800ae94:	4638      	mov	r0, r7
 800ae96:	f7fd f80f 	bl	8007eb8 <_printf_i>
 800ae9a:	e7ed      	b.n	800ae78 <_svfiprintf_r+0x1c0>
 800ae9c:	0800bf9d 	.word	0x0800bf9d
 800aea0:	0800bfa7 	.word	0x0800bfa7
 800aea4:	080079a9 	.word	0x080079a9
 800aea8:	0800ac01 	.word	0x0800ac01
 800aeac:	0800bfa3 	.word	0x0800bfa3

0800aeb0 <__sfputc_r>:
 800aeb0:	6893      	ldr	r3, [r2, #8]
 800aeb2:	3b01      	subs	r3, #1
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	b410      	push	{r4}
 800aeb8:	6093      	str	r3, [r2, #8]
 800aeba:	da08      	bge.n	800aece <__sfputc_r+0x1e>
 800aebc:	6994      	ldr	r4, [r2, #24]
 800aebe:	42a3      	cmp	r3, r4
 800aec0:	db01      	blt.n	800aec6 <__sfputc_r+0x16>
 800aec2:	290a      	cmp	r1, #10
 800aec4:	d103      	bne.n	800aece <__sfputc_r+0x1e>
 800aec6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aeca:	f000 b9df 	b.w	800b28c <__swbuf_r>
 800aece:	6813      	ldr	r3, [r2, #0]
 800aed0:	1c58      	adds	r0, r3, #1
 800aed2:	6010      	str	r0, [r2, #0]
 800aed4:	7019      	strb	r1, [r3, #0]
 800aed6:	4608      	mov	r0, r1
 800aed8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aedc:	4770      	bx	lr

0800aede <__sfputs_r>:
 800aede:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aee0:	4606      	mov	r6, r0
 800aee2:	460f      	mov	r7, r1
 800aee4:	4614      	mov	r4, r2
 800aee6:	18d5      	adds	r5, r2, r3
 800aee8:	42ac      	cmp	r4, r5
 800aeea:	d101      	bne.n	800aef0 <__sfputs_r+0x12>
 800aeec:	2000      	movs	r0, #0
 800aeee:	e007      	b.n	800af00 <__sfputs_r+0x22>
 800aef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aef4:	463a      	mov	r2, r7
 800aef6:	4630      	mov	r0, r6
 800aef8:	f7ff ffda 	bl	800aeb0 <__sfputc_r>
 800aefc:	1c43      	adds	r3, r0, #1
 800aefe:	d1f3      	bne.n	800aee8 <__sfputs_r+0xa>
 800af00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800af04 <_vfiprintf_r>:
 800af04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af08:	460d      	mov	r5, r1
 800af0a:	b09d      	sub	sp, #116	@ 0x74
 800af0c:	4614      	mov	r4, r2
 800af0e:	4698      	mov	r8, r3
 800af10:	4606      	mov	r6, r0
 800af12:	b118      	cbz	r0, 800af1c <_vfiprintf_r+0x18>
 800af14:	6a03      	ldr	r3, [r0, #32]
 800af16:	b90b      	cbnz	r3, 800af1c <_vfiprintf_r+0x18>
 800af18:	f7fd fb7e 	bl	8008618 <__sinit>
 800af1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af1e:	07d9      	lsls	r1, r3, #31
 800af20:	d405      	bmi.n	800af2e <_vfiprintf_r+0x2a>
 800af22:	89ab      	ldrh	r3, [r5, #12]
 800af24:	059a      	lsls	r2, r3, #22
 800af26:	d402      	bmi.n	800af2e <_vfiprintf_r+0x2a>
 800af28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af2a:	f7fd fc8e 	bl	800884a <__retarget_lock_acquire_recursive>
 800af2e:	89ab      	ldrh	r3, [r5, #12]
 800af30:	071b      	lsls	r3, r3, #28
 800af32:	d501      	bpl.n	800af38 <_vfiprintf_r+0x34>
 800af34:	692b      	ldr	r3, [r5, #16]
 800af36:	b99b      	cbnz	r3, 800af60 <_vfiprintf_r+0x5c>
 800af38:	4629      	mov	r1, r5
 800af3a:	4630      	mov	r0, r6
 800af3c:	f000 f9e4 	bl	800b308 <__swsetup_r>
 800af40:	b170      	cbz	r0, 800af60 <_vfiprintf_r+0x5c>
 800af42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af44:	07dc      	lsls	r4, r3, #31
 800af46:	d504      	bpl.n	800af52 <_vfiprintf_r+0x4e>
 800af48:	f04f 30ff 	mov.w	r0, #4294967295
 800af4c:	b01d      	add	sp, #116	@ 0x74
 800af4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af52:	89ab      	ldrh	r3, [r5, #12]
 800af54:	0598      	lsls	r0, r3, #22
 800af56:	d4f7      	bmi.n	800af48 <_vfiprintf_r+0x44>
 800af58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af5a:	f7fd fc77 	bl	800884c <__retarget_lock_release_recursive>
 800af5e:	e7f3      	b.n	800af48 <_vfiprintf_r+0x44>
 800af60:	2300      	movs	r3, #0
 800af62:	9309      	str	r3, [sp, #36]	@ 0x24
 800af64:	2320      	movs	r3, #32
 800af66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af6a:	f8cd 800c 	str.w	r8, [sp, #12]
 800af6e:	2330      	movs	r3, #48	@ 0x30
 800af70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b120 <_vfiprintf_r+0x21c>
 800af74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af78:	f04f 0901 	mov.w	r9, #1
 800af7c:	4623      	mov	r3, r4
 800af7e:	469a      	mov	sl, r3
 800af80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af84:	b10a      	cbz	r2, 800af8a <_vfiprintf_r+0x86>
 800af86:	2a25      	cmp	r2, #37	@ 0x25
 800af88:	d1f9      	bne.n	800af7e <_vfiprintf_r+0x7a>
 800af8a:	ebba 0b04 	subs.w	fp, sl, r4
 800af8e:	d00b      	beq.n	800afa8 <_vfiprintf_r+0xa4>
 800af90:	465b      	mov	r3, fp
 800af92:	4622      	mov	r2, r4
 800af94:	4629      	mov	r1, r5
 800af96:	4630      	mov	r0, r6
 800af98:	f7ff ffa1 	bl	800aede <__sfputs_r>
 800af9c:	3001      	adds	r0, #1
 800af9e:	f000 80a7 	beq.w	800b0f0 <_vfiprintf_r+0x1ec>
 800afa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afa4:	445a      	add	r2, fp
 800afa6:	9209      	str	r2, [sp, #36]	@ 0x24
 800afa8:	f89a 3000 	ldrb.w	r3, [sl]
 800afac:	2b00      	cmp	r3, #0
 800afae:	f000 809f 	beq.w	800b0f0 <_vfiprintf_r+0x1ec>
 800afb2:	2300      	movs	r3, #0
 800afb4:	f04f 32ff 	mov.w	r2, #4294967295
 800afb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800afbc:	f10a 0a01 	add.w	sl, sl, #1
 800afc0:	9304      	str	r3, [sp, #16]
 800afc2:	9307      	str	r3, [sp, #28]
 800afc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800afc8:	931a      	str	r3, [sp, #104]	@ 0x68
 800afca:	4654      	mov	r4, sl
 800afcc:	2205      	movs	r2, #5
 800afce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afd2:	4853      	ldr	r0, [pc, #332]	@ (800b120 <_vfiprintf_r+0x21c>)
 800afd4:	f7f5 f984 	bl	80002e0 <memchr>
 800afd8:	9a04      	ldr	r2, [sp, #16]
 800afda:	b9d8      	cbnz	r0, 800b014 <_vfiprintf_r+0x110>
 800afdc:	06d1      	lsls	r1, r2, #27
 800afde:	bf44      	itt	mi
 800afe0:	2320      	movmi	r3, #32
 800afe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afe6:	0713      	lsls	r3, r2, #28
 800afe8:	bf44      	itt	mi
 800afea:	232b      	movmi	r3, #43	@ 0x2b
 800afec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aff0:	f89a 3000 	ldrb.w	r3, [sl]
 800aff4:	2b2a      	cmp	r3, #42	@ 0x2a
 800aff6:	d015      	beq.n	800b024 <_vfiprintf_r+0x120>
 800aff8:	9a07      	ldr	r2, [sp, #28]
 800affa:	4654      	mov	r4, sl
 800affc:	2000      	movs	r0, #0
 800affe:	f04f 0c0a 	mov.w	ip, #10
 800b002:	4621      	mov	r1, r4
 800b004:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b008:	3b30      	subs	r3, #48	@ 0x30
 800b00a:	2b09      	cmp	r3, #9
 800b00c:	d94b      	bls.n	800b0a6 <_vfiprintf_r+0x1a2>
 800b00e:	b1b0      	cbz	r0, 800b03e <_vfiprintf_r+0x13a>
 800b010:	9207      	str	r2, [sp, #28]
 800b012:	e014      	b.n	800b03e <_vfiprintf_r+0x13a>
 800b014:	eba0 0308 	sub.w	r3, r0, r8
 800b018:	fa09 f303 	lsl.w	r3, r9, r3
 800b01c:	4313      	orrs	r3, r2
 800b01e:	9304      	str	r3, [sp, #16]
 800b020:	46a2      	mov	sl, r4
 800b022:	e7d2      	b.n	800afca <_vfiprintf_r+0xc6>
 800b024:	9b03      	ldr	r3, [sp, #12]
 800b026:	1d19      	adds	r1, r3, #4
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	9103      	str	r1, [sp, #12]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	bfbb      	ittet	lt
 800b030:	425b      	neglt	r3, r3
 800b032:	f042 0202 	orrlt.w	r2, r2, #2
 800b036:	9307      	strge	r3, [sp, #28]
 800b038:	9307      	strlt	r3, [sp, #28]
 800b03a:	bfb8      	it	lt
 800b03c:	9204      	strlt	r2, [sp, #16]
 800b03e:	7823      	ldrb	r3, [r4, #0]
 800b040:	2b2e      	cmp	r3, #46	@ 0x2e
 800b042:	d10a      	bne.n	800b05a <_vfiprintf_r+0x156>
 800b044:	7863      	ldrb	r3, [r4, #1]
 800b046:	2b2a      	cmp	r3, #42	@ 0x2a
 800b048:	d132      	bne.n	800b0b0 <_vfiprintf_r+0x1ac>
 800b04a:	9b03      	ldr	r3, [sp, #12]
 800b04c:	1d1a      	adds	r2, r3, #4
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	9203      	str	r2, [sp, #12]
 800b052:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b056:	3402      	adds	r4, #2
 800b058:	9305      	str	r3, [sp, #20]
 800b05a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b130 <_vfiprintf_r+0x22c>
 800b05e:	7821      	ldrb	r1, [r4, #0]
 800b060:	2203      	movs	r2, #3
 800b062:	4650      	mov	r0, sl
 800b064:	f7f5 f93c 	bl	80002e0 <memchr>
 800b068:	b138      	cbz	r0, 800b07a <_vfiprintf_r+0x176>
 800b06a:	9b04      	ldr	r3, [sp, #16]
 800b06c:	eba0 000a 	sub.w	r0, r0, sl
 800b070:	2240      	movs	r2, #64	@ 0x40
 800b072:	4082      	lsls	r2, r0
 800b074:	4313      	orrs	r3, r2
 800b076:	3401      	adds	r4, #1
 800b078:	9304      	str	r3, [sp, #16]
 800b07a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b07e:	4829      	ldr	r0, [pc, #164]	@ (800b124 <_vfiprintf_r+0x220>)
 800b080:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b084:	2206      	movs	r2, #6
 800b086:	f7f5 f92b 	bl	80002e0 <memchr>
 800b08a:	2800      	cmp	r0, #0
 800b08c:	d03f      	beq.n	800b10e <_vfiprintf_r+0x20a>
 800b08e:	4b26      	ldr	r3, [pc, #152]	@ (800b128 <_vfiprintf_r+0x224>)
 800b090:	bb1b      	cbnz	r3, 800b0da <_vfiprintf_r+0x1d6>
 800b092:	9b03      	ldr	r3, [sp, #12]
 800b094:	3307      	adds	r3, #7
 800b096:	f023 0307 	bic.w	r3, r3, #7
 800b09a:	3308      	adds	r3, #8
 800b09c:	9303      	str	r3, [sp, #12]
 800b09e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0a0:	443b      	add	r3, r7
 800b0a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0a4:	e76a      	b.n	800af7c <_vfiprintf_r+0x78>
 800b0a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0aa:	460c      	mov	r4, r1
 800b0ac:	2001      	movs	r0, #1
 800b0ae:	e7a8      	b.n	800b002 <_vfiprintf_r+0xfe>
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	3401      	adds	r4, #1
 800b0b4:	9305      	str	r3, [sp, #20]
 800b0b6:	4619      	mov	r1, r3
 800b0b8:	f04f 0c0a 	mov.w	ip, #10
 800b0bc:	4620      	mov	r0, r4
 800b0be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b0c2:	3a30      	subs	r2, #48	@ 0x30
 800b0c4:	2a09      	cmp	r2, #9
 800b0c6:	d903      	bls.n	800b0d0 <_vfiprintf_r+0x1cc>
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d0c6      	beq.n	800b05a <_vfiprintf_r+0x156>
 800b0cc:	9105      	str	r1, [sp, #20]
 800b0ce:	e7c4      	b.n	800b05a <_vfiprintf_r+0x156>
 800b0d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0d4:	4604      	mov	r4, r0
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	e7f0      	b.n	800b0bc <_vfiprintf_r+0x1b8>
 800b0da:	ab03      	add	r3, sp, #12
 800b0dc:	9300      	str	r3, [sp, #0]
 800b0de:	462a      	mov	r2, r5
 800b0e0:	4b12      	ldr	r3, [pc, #72]	@ (800b12c <_vfiprintf_r+0x228>)
 800b0e2:	a904      	add	r1, sp, #16
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	f7fc fc5f 	bl	80079a8 <_printf_float>
 800b0ea:	4607      	mov	r7, r0
 800b0ec:	1c78      	adds	r0, r7, #1
 800b0ee:	d1d6      	bne.n	800b09e <_vfiprintf_r+0x19a>
 800b0f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0f2:	07d9      	lsls	r1, r3, #31
 800b0f4:	d405      	bmi.n	800b102 <_vfiprintf_r+0x1fe>
 800b0f6:	89ab      	ldrh	r3, [r5, #12]
 800b0f8:	059a      	lsls	r2, r3, #22
 800b0fa:	d402      	bmi.n	800b102 <_vfiprintf_r+0x1fe>
 800b0fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b0fe:	f7fd fba5 	bl	800884c <__retarget_lock_release_recursive>
 800b102:	89ab      	ldrh	r3, [r5, #12]
 800b104:	065b      	lsls	r3, r3, #25
 800b106:	f53f af1f 	bmi.w	800af48 <_vfiprintf_r+0x44>
 800b10a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b10c:	e71e      	b.n	800af4c <_vfiprintf_r+0x48>
 800b10e:	ab03      	add	r3, sp, #12
 800b110:	9300      	str	r3, [sp, #0]
 800b112:	462a      	mov	r2, r5
 800b114:	4b05      	ldr	r3, [pc, #20]	@ (800b12c <_vfiprintf_r+0x228>)
 800b116:	a904      	add	r1, sp, #16
 800b118:	4630      	mov	r0, r6
 800b11a:	f7fc fecd 	bl	8007eb8 <_printf_i>
 800b11e:	e7e4      	b.n	800b0ea <_vfiprintf_r+0x1e6>
 800b120:	0800bf9d 	.word	0x0800bf9d
 800b124:	0800bfa7 	.word	0x0800bfa7
 800b128:	080079a9 	.word	0x080079a9
 800b12c:	0800aedf 	.word	0x0800aedf
 800b130:	0800bfa3 	.word	0x0800bfa3

0800b134 <__sflush_r>:
 800b134:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b13c:	0716      	lsls	r6, r2, #28
 800b13e:	4605      	mov	r5, r0
 800b140:	460c      	mov	r4, r1
 800b142:	d454      	bmi.n	800b1ee <__sflush_r+0xba>
 800b144:	684b      	ldr	r3, [r1, #4]
 800b146:	2b00      	cmp	r3, #0
 800b148:	dc02      	bgt.n	800b150 <__sflush_r+0x1c>
 800b14a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	dd48      	ble.n	800b1e2 <__sflush_r+0xae>
 800b150:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b152:	2e00      	cmp	r6, #0
 800b154:	d045      	beq.n	800b1e2 <__sflush_r+0xae>
 800b156:	2300      	movs	r3, #0
 800b158:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b15c:	682f      	ldr	r7, [r5, #0]
 800b15e:	6a21      	ldr	r1, [r4, #32]
 800b160:	602b      	str	r3, [r5, #0]
 800b162:	d030      	beq.n	800b1c6 <__sflush_r+0x92>
 800b164:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b166:	89a3      	ldrh	r3, [r4, #12]
 800b168:	0759      	lsls	r1, r3, #29
 800b16a:	d505      	bpl.n	800b178 <__sflush_r+0x44>
 800b16c:	6863      	ldr	r3, [r4, #4]
 800b16e:	1ad2      	subs	r2, r2, r3
 800b170:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b172:	b10b      	cbz	r3, 800b178 <__sflush_r+0x44>
 800b174:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b176:	1ad2      	subs	r2, r2, r3
 800b178:	2300      	movs	r3, #0
 800b17a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b17c:	6a21      	ldr	r1, [r4, #32]
 800b17e:	4628      	mov	r0, r5
 800b180:	47b0      	blx	r6
 800b182:	1c43      	adds	r3, r0, #1
 800b184:	89a3      	ldrh	r3, [r4, #12]
 800b186:	d106      	bne.n	800b196 <__sflush_r+0x62>
 800b188:	6829      	ldr	r1, [r5, #0]
 800b18a:	291d      	cmp	r1, #29
 800b18c:	d82b      	bhi.n	800b1e6 <__sflush_r+0xb2>
 800b18e:	4a2a      	ldr	r2, [pc, #168]	@ (800b238 <__sflush_r+0x104>)
 800b190:	40ca      	lsrs	r2, r1
 800b192:	07d6      	lsls	r6, r2, #31
 800b194:	d527      	bpl.n	800b1e6 <__sflush_r+0xb2>
 800b196:	2200      	movs	r2, #0
 800b198:	6062      	str	r2, [r4, #4]
 800b19a:	04d9      	lsls	r1, r3, #19
 800b19c:	6922      	ldr	r2, [r4, #16]
 800b19e:	6022      	str	r2, [r4, #0]
 800b1a0:	d504      	bpl.n	800b1ac <__sflush_r+0x78>
 800b1a2:	1c42      	adds	r2, r0, #1
 800b1a4:	d101      	bne.n	800b1aa <__sflush_r+0x76>
 800b1a6:	682b      	ldr	r3, [r5, #0]
 800b1a8:	b903      	cbnz	r3, 800b1ac <__sflush_r+0x78>
 800b1aa:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1ae:	602f      	str	r7, [r5, #0]
 800b1b0:	b1b9      	cbz	r1, 800b1e2 <__sflush_r+0xae>
 800b1b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1b6:	4299      	cmp	r1, r3
 800b1b8:	d002      	beq.n	800b1c0 <__sflush_r+0x8c>
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	f7fe f942 	bl	8009444 <_free_r>
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1c4:	e00d      	b.n	800b1e2 <__sflush_r+0xae>
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	4628      	mov	r0, r5
 800b1ca:	47b0      	blx	r6
 800b1cc:	4602      	mov	r2, r0
 800b1ce:	1c50      	adds	r0, r2, #1
 800b1d0:	d1c9      	bne.n	800b166 <__sflush_r+0x32>
 800b1d2:	682b      	ldr	r3, [r5, #0]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d0c6      	beq.n	800b166 <__sflush_r+0x32>
 800b1d8:	2b1d      	cmp	r3, #29
 800b1da:	d001      	beq.n	800b1e0 <__sflush_r+0xac>
 800b1dc:	2b16      	cmp	r3, #22
 800b1de:	d11e      	bne.n	800b21e <__sflush_r+0xea>
 800b1e0:	602f      	str	r7, [r5, #0]
 800b1e2:	2000      	movs	r0, #0
 800b1e4:	e022      	b.n	800b22c <__sflush_r+0xf8>
 800b1e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1ea:	b21b      	sxth	r3, r3
 800b1ec:	e01b      	b.n	800b226 <__sflush_r+0xf2>
 800b1ee:	690f      	ldr	r7, [r1, #16]
 800b1f0:	2f00      	cmp	r7, #0
 800b1f2:	d0f6      	beq.n	800b1e2 <__sflush_r+0xae>
 800b1f4:	0793      	lsls	r3, r2, #30
 800b1f6:	680e      	ldr	r6, [r1, #0]
 800b1f8:	bf08      	it	eq
 800b1fa:	694b      	ldreq	r3, [r1, #20]
 800b1fc:	600f      	str	r7, [r1, #0]
 800b1fe:	bf18      	it	ne
 800b200:	2300      	movne	r3, #0
 800b202:	eba6 0807 	sub.w	r8, r6, r7
 800b206:	608b      	str	r3, [r1, #8]
 800b208:	f1b8 0f00 	cmp.w	r8, #0
 800b20c:	dde9      	ble.n	800b1e2 <__sflush_r+0xae>
 800b20e:	6a21      	ldr	r1, [r4, #32]
 800b210:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b212:	4643      	mov	r3, r8
 800b214:	463a      	mov	r2, r7
 800b216:	4628      	mov	r0, r5
 800b218:	47b0      	blx	r6
 800b21a:	2800      	cmp	r0, #0
 800b21c:	dc08      	bgt.n	800b230 <__sflush_r+0xfc>
 800b21e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b222:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b226:	81a3      	strh	r3, [r4, #12]
 800b228:	f04f 30ff 	mov.w	r0, #4294967295
 800b22c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b230:	4407      	add	r7, r0
 800b232:	eba8 0800 	sub.w	r8, r8, r0
 800b236:	e7e7      	b.n	800b208 <__sflush_r+0xd4>
 800b238:	20400001 	.word	0x20400001

0800b23c <_fflush_r>:
 800b23c:	b538      	push	{r3, r4, r5, lr}
 800b23e:	690b      	ldr	r3, [r1, #16]
 800b240:	4605      	mov	r5, r0
 800b242:	460c      	mov	r4, r1
 800b244:	b913      	cbnz	r3, 800b24c <_fflush_r+0x10>
 800b246:	2500      	movs	r5, #0
 800b248:	4628      	mov	r0, r5
 800b24a:	bd38      	pop	{r3, r4, r5, pc}
 800b24c:	b118      	cbz	r0, 800b256 <_fflush_r+0x1a>
 800b24e:	6a03      	ldr	r3, [r0, #32]
 800b250:	b90b      	cbnz	r3, 800b256 <_fflush_r+0x1a>
 800b252:	f7fd f9e1 	bl	8008618 <__sinit>
 800b256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d0f3      	beq.n	800b246 <_fflush_r+0xa>
 800b25e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b260:	07d0      	lsls	r0, r2, #31
 800b262:	d404      	bmi.n	800b26e <_fflush_r+0x32>
 800b264:	0599      	lsls	r1, r3, #22
 800b266:	d402      	bmi.n	800b26e <_fflush_r+0x32>
 800b268:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b26a:	f7fd faee 	bl	800884a <__retarget_lock_acquire_recursive>
 800b26e:	4628      	mov	r0, r5
 800b270:	4621      	mov	r1, r4
 800b272:	f7ff ff5f 	bl	800b134 <__sflush_r>
 800b276:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b278:	07da      	lsls	r2, r3, #31
 800b27a:	4605      	mov	r5, r0
 800b27c:	d4e4      	bmi.n	800b248 <_fflush_r+0xc>
 800b27e:	89a3      	ldrh	r3, [r4, #12]
 800b280:	059b      	lsls	r3, r3, #22
 800b282:	d4e1      	bmi.n	800b248 <_fflush_r+0xc>
 800b284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b286:	f7fd fae1 	bl	800884c <__retarget_lock_release_recursive>
 800b28a:	e7dd      	b.n	800b248 <_fflush_r+0xc>

0800b28c <__swbuf_r>:
 800b28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b28e:	460e      	mov	r6, r1
 800b290:	4614      	mov	r4, r2
 800b292:	4605      	mov	r5, r0
 800b294:	b118      	cbz	r0, 800b29e <__swbuf_r+0x12>
 800b296:	6a03      	ldr	r3, [r0, #32]
 800b298:	b90b      	cbnz	r3, 800b29e <__swbuf_r+0x12>
 800b29a:	f7fd f9bd 	bl	8008618 <__sinit>
 800b29e:	69a3      	ldr	r3, [r4, #24]
 800b2a0:	60a3      	str	r3, [r4, #8]
 800b2a2:	89a3      	ldrh	r3, [r4, #12]
 800b2a4:	071a      	lsls	r2, r3, #28
 800b2a6:	d501      	bpl.n	800b2ac <__swbuf_r+0x20>
 800b2a8:	6923      	ldr	r3, [r4, #16]
 800b2aa:	b943      	cbnz	r3, 800b2be <__swbuf_r+0x32>
 800b2ac:	4621      	mov	r1, r4
 800b2ae:	4628      	mov	r0, r5
 800b2b0:	f000 f82a 	bl	800b308 <__swsetup_r>
 800b2b4:	b118      	cbz	r0, 800b2be <__swbuf_r+0x32>
 800b2b6:	f04f 37ff 	mov.w	r7, #4294967295
 800b2ba:	4638      	mov	r0, r7
 800b2bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2be:	6823      	ldr	r3, [r4, #0]
 800b2c0:	6922      	ldr	r2, [r4, #16]
 800b2c2:	1a98      	subs	r0, r3, r2
 800b2c4:	6963      	ldr	r3, [r4, #20]
 800b2c6:	b2f6      	uxtb	r6, r6
 800b2c8:	4283      	cmp	r3, r0
 800b2ca:	4637      	mov	r7, r6
 800b2cc:	dc05      	bgt.n	800b2da <__swbuf_r+0x4e>
 800b2ce:	4621      	mov	r1, r4
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	f7ff ffb3 	bl	800b23c <_fflush_r>
 800b2d6:	2800      	cmp	r0, #0
 800b2d8:	d1ed      	bne.n	800b2b6 <__swbuf_r+0x2a>
 800b2da:	68a3      	ldr	r3, [r4, #8]
 800b2dc:	3b01      	subs	r3, #1
 800b2de:	60a3      	str	r3, [r4, #8]
 800b2e0:	6823      	ldr	r3, [r4, #0]
 800b2e2:	1c5a      	adds	r2, r3, #1
 800b2e4:	6022      	str	r2, [r4, #0]
 800b2e6:	701e      	strb	r6, [r3, #0]
 800b2e8:	6962      	ldr	r2, [r4, #20]
 800b2ea:	1c43      	adds	r3, r0, #1
 800b2ec:	429a      	cmp	r2, r3
 800b2ee:	d004      	beq.n	800b2fa <__swbuf_r+0x6e>
 800b2f0:	89a3      	ldrh	r3, [r4, #12]
 800b2f2:	07db      	lsls	r3, r3, #31
 800b2f4:	d5e1      	bpl.n	800b2ba <__swbuf_r+0x2e>
 800b2f6:	2e0a      	cmp	r6, #10
 800b2f8:	d1df      	bne.n	800b2ba <__swbuf_r+0x2e>
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	4628      	mov	r0, r5
 800b2fe:	f7ff ff9d 	bl	800b23c <_fflush_r>
 800b302:	2800      	cmp	r0, #0
 800b304:	d0d9      	beq.n	800b2ba <__swbuf_r+0x2e>
 800b306:	e7d6      	b.n	800b2b6 <__swbuf_r+0x2a>

0800b308 <__swsetup_r>:
 800b308:	b538      	push	{r3, r4, r5, lr}
 800b30a:	4b29      	ldr	r3, [pc, #164]	@ (800b3b0 <__swsetup_r+0xa8>)
 800b30c:	4605      	mov	r5, r0
 800b30e:	6818      	ldr	r0, [r3, #0]
 800b310:	460c      	mov	r4, r1
 800b312:	b118      	cbz	r0, 800b31c <__swsetup_r+0x14>
 800b314:	6a03      	ldr	r3, [r0, #32]
 800b316:	b90b      	cbnz	r3, 800b31c <__swsetup_r+0x14>
 800b318:	f7fd f97e 	bl	8008618 <__sinit>
 800b31c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b320:	0719      	lsls	r1, r3, #28
 800b322:	d422      	bmi.n	800b36a <__swsetup_r+0x62>
 800b324:	06da      	lsls	r2, r3, #27
 800b326:	d407      	bmi.n	800b338 <__swsetup_r+0x30>
 800b328:	2209      	movs	r2, #9
 800b32a:	602a      	str	r2, [r5, #0]
 800b32c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b330:	81a3      	strh	r3, [r4, #12]
 800b332:	f04f 30ff 	mov.w	r0, #4294967295
 800b336:	e033      	b.n	800b3a0 <__swsetup_r+0x98>
 800b338:	0758      	lsls	r0, r3, #29
 800b33a:	d512      	bpl.n	800b362 <__swsetup_r+0x5a>
 800b33c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b33e:	b141      	cbz	r1, 800b352 <__swsetup_r+0x4a>
 800b340:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b344:	4299      	cmp	r1, r3
 800b346:	d002      	beq.n	800b34e <__swsetup_r+0x46>
 800b348:	4628      	mov	r0, r5
 800b34a:	f7fe f87b 	bl	8009444 <_free_r>
 800b34e:	2300      	movs	r3, #0
 800b350:	6363      	str	r3, [r4, #52]	@ 0x34
 800b352:	89a3      	ldrh	r3, [r4, #12]
 800b354:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b358:	81a3      	strh	r3, [r4, #12]
 800b35a:	2300      	movs	r3, #0
 800b35c:	6063      	str	r3, [r4, #4]
 800b35e:	6923      	ldr	r3, [r4, #16]
 800b360:	6023      	str	r3, [r4, #0]
 800b362:	89a3      	ldrh	r3, [r4, #12]
 800b364:	f043 0308 	orr.w	r3, r3, #8
 800b368:	81a3      	strh	r3, [r4, #12]
 800b36a:	6923      	ldr	r3, [r4, #16]
 800b36c:	b94b      	cbnz	r3, 800b382 <__swsetup_r+0x7a>
 800b36e:	89a3      	ldrh	r3, [r4, #12]
 800b370:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b374:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b378:	d003      	beq.n	800b382 <__swsetup_r+0x7a>
 800b37a:	4621      	mov	r1, r4
 800b37c:	4628      	mov	r0, r5
 800b37e:	f000 fc4f 	bl	800bc20 <__smakebuf_r>
 800b382:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b386:	f013 0201 	ands.w	r2, r3, #1
 800b38a:	d00a      	beq.n	800b3a2 <__swsetup_r+0x9a>
 800b38c:	2200      	movs	r2, #0
 800b38e:	60a2      	str	r2, [r4, #8]
 800b390:	6962      	ldr	r2, [r4, #20]
 800b392:	4252      	negs	r2, r2
 800b394:	61a2      	str	r2, [r4, #24]
 800b396:	6922      	ldr	r2, [r4, #16]
 800b398:	b942      	cbnz	r2, 800b3ac <__swsetup_r+0xa4>
 800b39a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b39e:	d1c5      	bne.n	800b32c <__swsetup_r+0x24>
 800b3a0:	bd38      	pop	{r3, r4, r5, pc}
 800b3a2:	0799      	lsls	r1, r3, #30
 800b3a4:	bf58      	it	pl
 800b3a6:	6962      	ldrpl	r2, [r4, #20]
 800b3a8:	60a2      	str	r2, [r4, #8]
 800b3aa:	e7f4      	b.n	800b396 <__swsetup_r+0x8e>
 800b3ac:	2000      	movs	r0, #0
 800b3ae:	e7f7      	b.n	800b3a0 <__swsetup_r+0x98>
 800b3b0:	2400001c 	.word	0x2400001c

0800b3b4 <memmove>:
 800b3b4:	4288      	cmp	r0, r1
 800b3b6:	b510      	push	{r4, lr}
 800b3b8:	eb01 0402 	add.w	r4, r1, r2
 800b3bc:	d902      	bls.n	800b3c4 <memmove+0x10>
 800b3be:	4284      	cmp	r4, r0
 800b3c0:	4623      	mov	r3, r4
 800b3c2:	d807      	bhi.n	800b3d4 <memmove+0x20>
 800b3c4:	1e43      	subs	r3, r0, #1
 800b3c6:	42a1      	cmp	r1, r4
 800b3c8:	d008      	beq.n	800b3dc <memmove+0x28>
 800b3ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b3ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b3d2:	e7f8      	b.n	800b3c6 <memmove+0x12>
 800b3d4:	4402      	add	r2, r0
 800b3d6:	4601      	mov	r1, r0
 800b3d8:	428a      	cmp	r2, r1
 800b3da:	d100      	bne.n	800b3de <memmove+0x2a>
 800b3dc:	bd10      	pop	{r4, pc}
 800b3de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b3e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b3e6:	e7f7      	b.n	800b3d8 <memmove+0x24>

0800b3e8 <strncmp>:
 800b3e8:	b510      	push	{r4, lr}
 800b3ea:	b16a      	cbz	r2, 800b408 <strncmp+0x20>
 800b3ec:	3901      	subs	r1, #1
 800b3ee:	1884      	adds	r4, r0, r2
 800b3f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3f4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b3f8:	429a      	cmp	r2, r3
 800b3fa:	d103      	bne.n	800b404 <strncmp+0x1c>
 800b3fc:	42a0      	cmp	r0, r4
 800b3fe:	d001      	beq.n	800b404 <strncmp+0x1c>
 800b400:	2a00      	cmp	r2, #0
 800b402:	d1f5      	bne.n	800b3f0 <strncmp+0x8>
 800b404:	1ad0      	subs	r0, r2, r3
 800b406:	bd10      	pop	{r4, pc}
 800b408:	4610      	mov	r0, r2
 800b40a:	e7fc      	b.n	800b406 <strncmp+0x1e>

0800b40c <_sbrk_r>:
 800b40c:	b538      	push	{r3, r4, r5, lr}
 800b40e:	4d06      	ldr	r5, [pc, #24]	@ (800b428 <_sbrk_r+0x1c>)
 800b410:	2300      	movs	r3, #0
 800b412:	4604      	mov	r4, r0
 800b414:	4608      	mov	r0, r1
 800b416:	602b      	str	r3, [r5, #0]
 800b418:	f7f6 fa9a 	bl	8001950 <_sbrk>
 800b41c:	1c43      	adds	r3, r0, #1
 800b41e:	d102      	bne.n	800b426 <_sbrk_r+0x1a>
 800b420:	682b      	ldr	r3, [r5, #0]
 800b422:	b103      	cbz	r3, 800b426 <_sbrk_r+0x1a>
 800b424:	6023      	str	r3, [r4, #0]
 800b426:	bd38      	pop	{r3, r4, r5, pc}
 800b428:	240005dc 	.word	0x240005dc
 800b42c:	00000000 	.word	0x00000000

0800b430 <nan>:
 800b430:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b438 <nan+0x8>
 800b434:	4770      	bx	lr
 800b436:	bf00      	nop
 800b438:	00000000 	.word	0x00000000
 800b43c:	7ff80000 	.word	0x7ff80000

0800b440 <__assert_func>:
 800b440:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b442:	4614      	mov	r4, r2
 800b444:	461a      	mov	r2, r3
 800b446:	4b09      	ldr	r3, [pc, #36]	@ (800b46c <__assert_func+0x2c>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	4605      	mov	r5, r0
 800b44c:	68d8      	ldr	r0, [r3, #12]
 800b44e:	b14c      	cbz	r4, 800b464 <__assert_func+0x24>
 800b450:	4b07      	ldr	r3, [pc, #28]	@ (800b470 <__assert_func+0x30>)
 800b452:	9100      	str	r1, [sp, #0]
 800b454:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b458:	4906      	ldr	r1, [pc, #24]	@ (800b474 <__assert_func+0x34>)
 800b45a:	462b      	mov	r3, r5
 800b45c:	f000 fba8 	bl	800bbb0 <fiprintf>
 800b460:	f000 fc3c 	bl	800bcdc <abort>
 800b464:	4b04      	ldr	r3, [pc, #16]	@ (800b478 <__assert_func+0x38>)
 800b466:	461c      	mov	r4, r3
 800b468:	e7f3      	b.n	800b452 <__assert_func+0x12>
 800b46a:	bf00      	nop
 800b46c:	2400001c 	.word	0x2400001c
 800b470:	0800bfb6 	.word	0x0800bfb6
 800b474:	0800bfc3 	.word	0x0800bfc3
 800b478:	0800bff1 	.word	0x0800bff1

0800b47c <_calloc_r>:
 800b47c:	b570      	push	{r4, r5, r6, lr}
 800b47e:	fba1 5402 	umull	r5, r4, r1, r2
 800b482:	b934      	cbnz	r4, 800b492 <_calloc_r+0x16>
 800b484:	4629      	mov	r1, r5
 800b486:	f7fe f851 	bl	800952c <_malloc_r>
 800b48a:	4606      	mov	r6, r0
 800b48c:	b928      	cbnz	r0, 800b49a <_calloc_r+0x1e>
 800b48e:	4630      	mov	r0, r6
 800b490:	bd70      	pop	{r4, r5, r6, pc}
 800b492:	220c      	movs	r2, #12
 800b494:	6002      	str	r2, [r0, #0]
 800b496:	2600      	movs	r6, #0
 800b498:	e7f9      	b.n	800b48e <_calloc_r+0x12>
 800b49a:	462a      	mov	r2, r5
 800b49c:	4621      	mov	r1, r4
 800b49e:	f7fd f956 	bl	800874e <memset>
 800b4a2:	e7f4      	b.n	800b48e <_calloc_r+0x12>

0800b4a4 <rshift>:
 800b4a4:	6903      	ldr	r3, [r0, #16]
 800b4a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b4aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b4ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b4b2:	f100 0414 	add.w	r4, r0, #20
 800b4b6:	dd45      	ble.n	800b544 <rshift+0xa0>
 800b4b8:	f011 011f 	ands.w	r1, r1, #31
 800b4bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b4c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b4c4:	d10c      	bne.n	800b4e0 <rshift+0x3c>
 800b4c6:	f100 0710 	add.w	r7, r0, #16
 800b4ca:	4629      	mov	r1, r5
 800b4cc:	42b1      	cmp	r1, r6
 800b4ce:	d334      	bcc.n	800b53a <rshift+0x96>
 800b4d0:	1a9b      	subs	r3, r3, r2
 800b4d2:	009b      	lsls	r3, r3, #2
 800b4d4:	1eea      	subs	r2, r5, #3
 800b4d6:	4296      	cmp	r6, r2
 800b4d8:	bf38      	it	cc
 800b4da:	2300      	movcc	r3, #0
 800b4dc:	4423      	add	r3, r4
 800b4de:	e015      	b.n	800b50c <rshift+0x68>
 800b4e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b4e4:	f1c1 0820 	rsb	r8, r1, #32
 800b4e8:	40cf      	lsrs	r7, r1
 800b4ea:	f105 0e04 	add.w	lr, r5, #4
 800b4ee:	46a1      	mov	r9, r4
 800b4f0:	4576      	cmp	r6, lr
 800b4f2:	46f4      	mov	ip, lr
 800b4f4:	d815      	bhi.n	800b522 <rshift+0x7e>
 800b4f6:	1a9a      	subs	r2, r3, r2
 800b4f8:	0092      	lsls	r2, r2, #2
 800b4fa:	3a04      	subs	r2, #4
 800b4fc:	3501      	adds	r5, #1
 800b4fe:	42ae      	cmp	r6, r5
 800b500:	bf38      	it	cc
 800b502:	2200      	movcc	r2, #0
 800b504:	18a3      	adds	r3, r4, r2
 800b506:	50a7      	str	r7, [r4, r2]
 800b508:	b107      	cbz	r7, 800b50c <rshift+0x68>
 800b50a:	3304      	adds	r3, #4
 800b50c:	1b1a      	subs	r2, r3, r4
 800b50e:	42a3      	cmp	r3, r4
 800b510:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b514:	bf08      	it	eq
 800b516:	2300      	moveq	r3, #0
 800b518:	6102      	str	r2, [r0, #16]
 800b51a:	bf08      	it	eq
 800b51c:	6143      	streq	r3, [r0, #20]
 800b51e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b522:	f8dc c000 	ldr.w	ip, [ip]
 800b526:	fa0c fc08 	lsl.w	ip, ip, r8
 800b52a:	ea4c 0707 	orr.w	r7, ip, r7
 800b52e:	f849 7b04 	str.w	r7, [r9], #4
 800b532:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b536:	40cf      	lsrs	r7, r1
 800b538:	e7da      	b.n	800b4f0 <rshift+0x4c>
 800b53a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b53e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b542:	e7c3      	b.n	800b4cc <rshift+0x28>
 800b544:	4623      	mov	r3, r4
 800b546:	e7e1      	b.n	800b50c <rshift+0x68>

0800b548 <__hexdig_fun>:
 800b548:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b54c:	2b09      	cmp	r3, #9
 800b54e:	d802      	bhi.n	800b556 <__hexdig_fun+0xe>
 800b550:	3820      	subs	r0, #32
 800b552:	b2c0      	uxtb	r0, r0
 800b554:	4770      	bx	lr
 800b556:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b55a:	2b05      	cmp	r3, #5
 800b55c:	d801      	bhi.n	800b562 <__hexdig_fun+0x1a>
 800b55e:	3847      	subs	r0, #71	@ 0x47
 800b560:	e7f7      	b.n	800b552 <__hexdig_fun+0xa>
 800b562:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b566:	2b05      	cmp	r3, #5
 800b568:	d801      	bhi.n	800b56e <__hexdig_fun+0x26>
 800b56a:	3827      	subs	r0, #39	@ 0x27
 800b56c:	e7f1      	b.n	800b552 <__hexdig_fun+0xa>
 800b56e:	2000      	movs	r0, #0
 800b570:	4770      	bx	lr
	...

0800b574 <__gethex>:
 800b574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b578:	b085      	sub	sp, #20
 800b57a:	468a      	mov	sl, r1
 800b57c:	9302      	str	r3, [sp, #8]
 800b57e:	680b      	ldr	r3, [r1, #0]
 800b580:	9001      	str	r0, [sp, #4]
 800b582:	4690      	mov	r8, r2
 800b584:	1c9c      	adds	r4, r3, #2
 800b586:	46a1      	mov	r9, r4
 800b588:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b58c:	2830      	cmp	r0, #48	@ 0x30
 800b58e:	d0fa      	beq.n	800b586 <__gethex+0x12>
 800b590:	eba9 0303 	sub.w	r3, r9, r3
 800b594:	f1a3 0b02 	sub.w	fp, r3, #2
 800b598:	f7ff ffd6 	bl	800b548 <__hexdig_fun>
 800b59c:	4605      	mov	r5, r0
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	d168      	bne.n	800b674 <__gethex+0x100>
 800b5a2:	49a0      	ldr	r1, [pc, #640]	@ (800b824 <__gethex+0x2b0>)
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	4648      	mov	r0, r9
 800b5a8:	f7ff ff1e 	bl	800b3e8 <strncmp>
 800b5ac:	4607      	mov	r7, r0
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	d167      	bne.n	800b682 <__gethex+0x10e>
 800b5b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b5b6:	4626      	mov	r6, r4
 800b5b8:	f7ff ffc6 	bl	800b548 <__hexdig_fun>
 800b5bc:	2800      	cmp	r0, #0
 800b5be:	d062      	beq.n	800b686 <__gethex+0x112>
 800b5c0:	4623      	mov	r3, r4
 800b5c2:	7818      	ldrb	r0, [r3, #0]
 800b5c4:	2830      	cmp	r0, #48	@ 0x30
 800b5c6:	4699      	mov	r9, r3
 800b5c8:	f103 0301 	add.w	r3, r3, #1
 800b5cc:	d0f9      	beq.n	800b5c2 <__gethex+0x4e>
 800b5ce:	f7ff ffbb 	bl	800b548 <__hexdig_fun>
 800b5d2:	fab0 f580 	clz	r5, r0
 800b5d6:	096d      	lsrs	r5, r5, #5
 800b5d8:	f04f 0b01 	mov.w	fp, #1
 800b5dc:	464a      	mov	r2, r9
 800b5de:	4616      	mov	r6, r2
 800b5e0:	3201      	adds	r2, #1
 800b5e2:	7830      	ldrb	r0, [r6, #0]
 800b5e4:	f7ff ffb0 	bl	800b548 <__hexdig_fun>
 800b5e8:	2800      	cmp	r0, #0
 800b5ea:	d1f8      	bne.n	800b5de <__gethex+0x6a>
 800b5ec:	498d      	ldr	r1, [pc, #564]	@ (800b824 <__gethex+0x2b0>)
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	4630      	mov	r0, r6
 800b5f2:	f7ff fef9 	bl	800b3e8 <strncmp>
 800b5f6:	2800      	cmp	r0, #0
 800b5f8:	d13f      	bne.n	800b67a <__gethex+0x106>
 800b5fa:	b944      	cbnz	r4, 800b60e <__gethex+0x9a>
 800b5fc:	1c74      	adds	r4, r6, #1
 800b5fe:	4622      	mov	r2, r4
 800b600:	4616      	mov	r6, r2
 800b602:	3201      	adds	r2, #1
 800b604:	7830      	ldrb	r0, [r6, #0]
 800b606:	f7ff ff9f 	bl	800b548 <__hexdig_fun>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	d1f8      	bne.n	800b600 <__gethex+0x8c>
 800b60e:	1ba4      	subs	r4, r4, r6
 800b610:	00a7      	lsls	r7, r4, #2
 800b612:	7833      	ldrb	r3, [r6, #0]
 800b614:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b618:	2b50      	cmp	r3, #80	@ 0x50
 800b61a:	d13e      	bne.n	800b69a <__gethex+0x126>
 800b61c:	7873      	ldrb	r3, [r6, #1]
 800b61e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b620:	d033      	beq.n	800b68a <__gethex+0x116>
 800b622:	2b2d      	cmp	r3, #45	@ 0x2d
 800b624:	d034      	beq.n	800b690 <__gethex+0x11c>
 800b626:	1c71      	adds	r1, r6, #1
 800b628:	2400      	movs	r4, #0
 800b62a:	7808      	ldrb	r0, [r1, #0]
 800b62c:	f7ff ff8c 	bl	800b548 <__hexdig_fun>
 800b630:	1e43      	subs	r3, r0, #1
 800b632:	b2db      	uxtb	r3, r3
 800b634:	2b18      	cmp	r3, #24
 800b636:	d830      	bhi.n	800b69a <__gethex+0x126>
 800b638:	f1a0 0210 	sub.w	r2, r0, #16
 800b63c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b640:	f7ff ff82 	bl	800b548 <__hexdig_fun>
 800b644:	f100 3cff 	add.w	ip, r0, #4294967295
 800b648:	fa5f fc8c 	uxtb.w	ip, ip
 800b64c:	f1bc 0f18 	cmp.w	ip, #24
 800b650:	f04f 030a 	mov.w	r3, #10
 800b654:	d91e      	bls.n	800b694 <__gethex+0x120>
 800b656:	b104      	cbz	r4, 800b65a <__gethex+0xe6>
 800b658:	4252      	negs	r2, r2
 800b65a:	4417      	add	r7, r2
 800b65c:	f8ca 1000 	str.w	r1, [sl]
 800b660:	b1ed      	cbz	r5, 800b69e <__gethex+0x12a>
 800b662:	f1bb 0f00 	cmp.w	fp, #0
 800b666:	bf0c      	ite	eq
 800b668:	2506      	moveq	r5, #6
 800b66a:	2500      	movne	r5, #0
 800b66c:	4628      	mov	r0, r5
 800b66e:	b005      	add	sp, #20
 800b670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b674:	2500      	movs	r5, #0
 800b676:	462c      	mov	r4, r5
 800b678:	e7b0      	b.n	800b5dc <__gethex+0x68>
 800b67a:	2c00      	cmp	r4, #0
 800b67c:	d1c7      	bne.n	800b60e <__gethex+0x9a>
 800b67e:	4627      	mov	r7, r4
 800b680:	e7c7      	b.n	800b612 <__gethex+0x9e>
 800b682:	464e      	mov	r6, r9
 800b684:	462f      	mov	r7, r5
 800b686:	2501      	movs	r5, #1
 800b688:	e7c3      	b.n	800b612 <__gethex+0x9e>
 800b68a:	2400      	movs	r4, #0
 800b68c:	1cb1      	adds	r1, r6, #2
 800b68e:	e7cc      	b.n	800b62a <__gethex+0xb6>
 800b690:	2401      	movs	r4, #1
 800b692:	e7fb      	b.n	800b68c <__gethex+0x118>
 800b694:	fb03 0002 	mla	r0, r3, r2, r0
 800b698:	e7ce      	b.n	800b638 <__gethex+0xc4>
 800b69a:	4631      	mov	r1, r6
 800b69c:	e7de      	b.n	800b65c <__gethex+0xe8>
 800b69e:	eba6 0309 	sub.w	r3, r6, r9
 800b6a2:	3b01      	subs	r3, #1
 800b6a4:	4629      	mov	r1, r5
 800b6a6:	2b07      	cmp	r3, #7
 800b6a8:	dc0a      	bgt.n	800b6c0 <__gethex+0x14c>
 800b6aa:	9801      	ldr	r0, [sp, #4]
 800b6ac:	f7fd ffca 	bl	8009644 <_Balloc>
 800b6b0:	4604      	mov	r4, r0
 800b6b2:	b940      	cbnz	r0, 800b6c6 <__gethex+0x152>
 800b6b4:	4b5c      	ldr	r3, [pc, #368]	@ (800b828 <__gethex+0x2b4>)
 800b6b6:	4602      	mov	r2, r0
 800b6b8:	21e4      	movs	r1, #228	@ 0xe4
 800b6ba:	485c      	ldr	r0, [pc, #368]	@ (800b82c <__gethex+0x2b8>)
 800b6bc:	f7ff fec0 	bl	800b440 <__assert_func>
 800b6c0:	3101      	adds	r1, #1
 800b6c2:	105b      	asrs	r3, r3, #1
 800b6c4:	e7ef      	b.n	800b6a6 <__gethex+0x132>
 800b6c6:	f100 0a14 	add.w	sl, r0, #20
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	4655      	mov	r5, sl
 800b6ce:	469b      	mov	fp, r3
 800b6d0:	45b1      	cmp	r9, r6
 800b6d2:	d337      	bcc.n	800b744 <__gethex+0x1d0>
 800b6d4:	f845 bb04 	str.w	fp, [r5], #4
 800b6d8:	eba5 050a 	sub.w	r5, r5, sl
 800b6dc:	10ad      	asrs	r5, r5, #2
 800b6de:	6125      	str	r5, [r4, #16]
 800b6e0:	4658      	mov	r0, fp
 800b6e2:	f7fe f8a1 	bl	8009828 <__hi0bits>
 800b6e6:	016d      	lsls	r5, r5, #5
 800b6e8:	f8d8 6000 	ldr.w	r6, [r8]
 800b6ec:	1a2d      	subs	r5, r5, r0
 800b6ee:	42b5      	cmp	r5, r6
 800b6f0:	dd54      	ble.n	800b79c <__gethex+0x228>
 800b6f2:	1bad      	subs	r5, r5, r6
 800b6f4:	4629      	mov	r1, r5
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	f7fe fc2a 	bl	8009f50 <__any_on>
 800b6fc:	4681      	mov	r9, r0
 800b6fe:	b178      	cbz	r0, 800b720 <__gethex+0x1ac>
 800b700:	1e6b      	subs	r3, r5, #1
 800b702:	1159      	asrs	r1, r3, #5
 800b704:	f003 021f 	and.w	r2, r3, #31
 800b708:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b70c:	f04f 0901 	mov.w	r9, #1
 800b710:	fa09 f202 	lsl.w	r2, r9, r2
 800b714:	420a      	tst	r2, r1
 800b716:	d003      	beq.n	800b720 <__gethex+0x1ac>
 800b718:	454b      	cmp	r3, r9
 800b71a:	dc36      	bgt.n	800b78a <__gethex+0x216>
 800b71c:	f04f 0902 	mov.w	r9, #2
 800b720:	4629      	mov	r1, r5
 800b722:	4620      	mov	r0, r4
 800b724:	f7ff febe 	bl	800b4a4 <rshift>
 800b728:	442f      	add	r7, r5
 800b72a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b72e:	42bb      	cmp	r3, r7
 800b730:	da42      	bge.n	800b7b8 <__gethex+0x244>
 800b732:	9801      	ldr	r0, [sp, #4]
 800b734:	4621      	mov	r1, r4
 800b736:	f7fd ffc5 	bl	80096c4 <_Bfree>
 800b73a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b73c:	2300      	movs	r3, #0
 800b73e:	6013      	str	r3, [r2, #0]
 800b740:	25a3      	movs	r5, #163	@ 0xa3
 800b742:	e793      	b.n	800b66c <__gethex+0xf8>
 800b744:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b748:	2a2e      	cmp	r2, #46	@ 0x2e
 800b74a:	d012      	beq.n	800b772 <__gethex+0x1fe>
 800b74c:	2b20      	cmp	r3, #32
 800b74e:	d104      	bne.n	800b75a <__gethex+0x1e6>
 800b750:	f845 bb04 	str.w	fp, [r5], #4
 800b754:	f04f 0b00 	mov.w	fp, #0
 800b758:	465b      	mov	r3, fp
 800b75a:	7830      	ldrb	r0, [r6, #0]
 800b75c:	9303      	str	r3, [sp, #12]
 800b75e:	f7ff fef3 	bl	800b548 <__hexdig_fun>
 800b762:	9b03      	ldr	r3, [sp, #12]
 800b764:	f000 000f 	and.w	r0, r0, #15
 800b768:	4098      	lsls	r0, r3
 800b76a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b76e:	3304      	adds	r3, #4
 800b770:	e7ae      	b.n	800b6d0 <__gethex+0x15c>
 800b772:	45b1      	cmp	r9, r6
 800b774:	d8ea      	bhi.n	800b74c <__gethex+0x1d8>
 800b776:	492b      	ldr	r1, [pc, #172]	@ (800b824 <__gethex+0x2b0>)
 800b778:	9303      	str	r3, [sp, #12]
 800b77a:	2201      	movs	r2, #1
 800b77c:	4630      	mov	r0, r6
 800b77e:	f7ff fe33 	bl	800b3e8 <strncmp>
 800b782:	9b03      	ldr	r3, [sp, #12]
 800b784:	2800      	cmp	r0, #0
 800b786:	d1e1      	bne.n	800b74c <__gethex+0x1d8>
 800b788:	e7a2      	b.n	800b6d0 <__gethex+0x15c>
 800b78a:	1ea9      	subs	r1, r5, #2
 800b78c:	4620      	mov	r0, r4
 800b78e:	f7fe fbdf 	bl	8009f50 <__any_on>
 800b792:	2800      	cmp	r0, #0
 800b794:	d0c2      	beq.n	800b71c <__gethex+0x1a8>
 800b796:	f04f 0903 	mov.w	r9, #3
 800b79a:	e7c1      	b.n	800b720 <__gethex+0x1ac>
 800b79c:	da09      	bge.n	800b7b2 <__gethex+0x23e>
 800b79e:	1b75      	subs	r5, r6, r5
 800b7a0:	4621      	mov	r1, r4
 800b7a2:	9801      	ldr	r0, [sp, #4]
 800b7a4:	462a      	mov	r2, r5
 800b7a6:	f7fe f99d 	bl	8009ae4 <__lshift>
 800b7aa:	1b7f      	subs	r7, r7, r5
 800b7ac:	4604      	mov	r4, r0
 800b7ae:	f100 0a14 	add.w	sl, r0, #20
 800b7b2:	f04f 0900 	mov.w	r9, #0
 800b7b6:	e7b8      	b.n	800b72a <__gethex+0x1b6>
 800b7b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b7bc:	42bd      	cmp	r5, r7
 800b7be:	dd6f      	ble.n	800b8a0 <__gethex+0x32c>
 800b7c0:	1bed      	subs	r5, r5, r7
 800b7c2:	42ae      	cmp	r6, r5
 800b7c4:	dc34      	bgt.n	800b830 <__gethex+0x2bc>
 800b7c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b7ca:	2b02      	cmp	r3, #2
 800b7cc:	d022      	beq.n	800b814 <__gethex+0x2a0>
 800b7ce:	2b03      	cmp	r3, #3
 800b7d0:	d024      	beq.n	800b81c <__gethex+0x2a8>
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d115      	bne.n	800b802 <__gethex+0x28e>
 800b7d6:	42ae      	cmp	r6, r5
 800b7d8:	d113      	bne.n	800b802 <__gethex+0x28e>
 800b7da:	2e01      	cmp	r6, #1
 800b7dc:	d10b      	bne.n	800b7f6 <__gethex+0x282>
 800b7de:	9a02      	ldr	r2, [sp, #8]
 800b7e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b7e4:	6013      	str	r3, [r2, #0]
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	6123      	str	r3, [r4, #16]
 800b7ea:	f8ca 3000 	str.w	r3, [sl]
 800b7ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7f0:	2562      	movs	r5, #98	@ 0x62
 800b7f2:	601c      	str	r4, [r3, #0]
 800b7f4:	e73a      	b.n	800b66c <__gethex+0xf8>
 800b7f6:	1e71      	subs	r1, r6, #1
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	f7fe fba9 	bl	8009f50 <__any_on>
 800b7fe:	2800      	cmp	r0, #0
 800b800:	d1ed      	bne.n	800b7de <__gethex+0x26a>
 800b802:	9801      	ldr	r0, [sp, #4]
 800b804:	4621      	mov	r1, r4
 800b806:	f7fd ff5d 	bl	80096c4 <_Bfree>
 800b80a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b80c:	2300      	movs	r3, #0
 800b80e:	6013      	str	r3, [r2, #0]
 800b810:	2550      	movs	r5, #80	@ 0x50
 800b812:	e72b      	b.n	800b66c <__gethex+0xf8>
 800b814:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b816:	2b00      	cmp	r3, #0
 800b818:	d1f3      	bne.n	800b802 <__gethex+0x28e>
 800b81a:	e7e0      	b.n	800b7de <__gethex+0x26a>
 800b81c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d1dd      	bne.n	800b7de <__gethex+0x26a>
 800b822:	e7ee      	b.n	800b802 <__gethex+0x28e>
 800b824:	0800bf9b 	.word	0x0800bf9b
 800b828:	0800bf31 	.word	0x0800bf31
 800b82c:	0800bff2 	.word	0x0800bff2
 800b830:	1e6f      	subs	r7, r5, #1
 800b832:	f1b9 0f00 	cmp.w	r9, #0
 800b836:	d130      	bne.n	800b89a <__gethex+0x326>
 800b838:	b127      	cbz	r7, 800b844 <__gethex+0x2d0>
 800b83a:	4639      	mov	r1, r7
 800b83c:	4620      	mov	r0, r4
 800b83e:	f7fe fb87 	bl	8009f50 <__any_on>
 800b842:	4681      	mov	r9, r0
 800b844:	117a      	asrs	r2, r7, #5
 800b846:	2301      	movs	r3, #1
 800b848:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b84c:	f007 071f 	and.w	r7, r7, #31
 800b850:	40bb      	lsls	r3, r7
 800b852:	4213      	tst	r3, r2
 800b854:	4629      	mov	r1, r5
 800b856:	4620      	mov	r0, r4
 800b858:	bf18      	it	ne
 800b85a:	f049 0902 	orrne.w	r9, r9, #2
 800b85e:	f7ff fe21 	bl	800b4a4 <rshift>
 800b862:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b866:	1b76      	subs	r6, r6, r5
 800b868:	2502      	movs	r5, #2
 800b86a:	f1b9 0f00 	cmp.w	r9, #0
 800b86e:	d047      	beq.n	800b900 <__gethex+0x38c>
 800b870:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b874:	2b02      	cmp	r3, #2
 800b876:	d015      	beq.n	800b8a4 <__gethex+0x330>
 800b878:	2b03      	cmp	r3, #3
 800b87a:	d017      	beq.n	800b8ac <__gethex+0x338>
 800b87c:	2b01      	cmp	r3, #1
 800b87e:	d109      	bne.n	800b894 <__gethex+0x320>
 800b880:	f019 0f02 	tst.w	r9, #2
 800b884:	d006      	beq.n	800b894 <__gethex+0x320>
 800b886:	f8da 3000 	ldr.w	r3, [sl]
 800b88a:	ea49 0903 	orr.w	r9, r9, r3
 800b88e:	f019 0f01 	tst.w	r9, #1
 800b892:	d10e      	bne.n	800b8b2 <__gethex+0x33e>
 800b894:	f045 0510 	orr.w	r5, r5, #16
 800b898:	e032      	b.n	800b900 <__gethex+0x38c>
 800b89a:	f04f 0901 	mov.w	r9, #1
 800b89e:	e7d1      	b.n	800b844 <__gethex+0x2d0>
 800b8a0:	2501      	movs	r5, #1
 800b8a2:	e7e2      	b.n	800b86a <__gethex+0x2f6>
 800b8a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8a6:	f1c3 0301 	rsb	r3, r3, #1
 800b8aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b8ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d0f0      	beq.n	800b894 <__gethex+0x320>
 800b8b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b8b6:	f104 0314 	add.w	r3, r4, #20
 800b8ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b8be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b8c2:	f04f 0c00 	mov.w	ip, #0
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b8d0:	d01b      	beq.n	800b90a <__gethex+0x396>
 800b8d2:	3201      	adds	r2, #1
 800b8d4:	6002      	str	r2, [r0, #0]
 800b8d6:	2d02      	cmp	r5, #2
 800b8d8:	f104 0314 	add.w	r3, r4, #20
 800b8dc:	d13c      	bne.n	800b958 <__gethex+0x3e4>
 800b8de:	f8d8 2000 	ldr.w	r2, [r8]
 800b8e2:	3a01      	subs	r2, #1
 800b8e4:	42b2      	cmp	r2, r6
 800b8e6:	d109      	bne.n	800b8fc <__gethex+0x388>
 800b8e8:	1171      	asrs	r1, r6, #5
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b8f0:	f006 061f 	and.w	r6, r6, #31
 800b8f4:	fa02 f606 	lsl.w	r6, r2, r6
 800b8f8:	421e      	tst	r6, r3
 800b8fa:	d13a      	bne.n	800b972 <__gethex+0x3fe>
 800b8fc:	f045 0520 	orr.w	r5, r5, #32
 800b900:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b902:	601c      	str	r4, [r3, #0]
 800b904:	9b02      	ldr	r3, [sp, #8]
 800b906:	601f      	str	r7, [r3, #0]
 800b908:	e6b0      	b.n	800b66c <__gethex+0xf8>
 800b90a:	4299      	cmp	r1, r3
 800b90c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b910:	d8d9      	bhi.n	800b8c6 <__gethex+0x352>
 800b912:	68a3      	ldr	r3, [r4, #8]
 800b914:	459b      	cmp	fp, r3
 800b916:	db17      	blt.n	800b948 <__gethex+0x3d4>
 800b918:	6861      	ldr	r1, [r4, #4]
 800b91a:	9801      	ldr	r0, [sp, #4]
 800b91c:	3101      	adds	r1, #1
 800b91e:	f7fd fe91 	bl	8009644 <_Balloc>
 800b922:	4681      	mov	r9, r0
 800b924:	b918      	cbnz	r0, 800b92e <__gethex+0x3ba>
 800b926:	4b1a      	ldr	r3, [pc, #104]	@ (800b990 <__gethex+0x41c>)
 800b928:	4602      	mov	r2, r0
 800b92a:	2184      	movs	r1, #132	@ 0x84
 800b92c:	e6c5      	b.n	800b6ba <__gethex+0x146>
 800b92e:	6922      	ldr	r2, [r4, #16]
 800b930:	3202      	adds	r2, #2
 800b932:	f104 010c 	add.w	r1, r4, #12
 800b936:	0092      	lsls	r2, r2, #2
 800b938:	300c      	adds	r0, #12
 800b93a:	f7fc ff88 	bl	800884e <memcpy>
 800b93e:	4621      	mov	r1, r4
 800b940:	9801      	ldr	r0, [sp, #4]
 800b942:	f7fd febf 	bl	80096c4 <_Bfree>
 800b946:	464c      	mov	r4, r9
 800b948:	6923      	ldr	r3, [r4, #16]
 800b94a:	1c5a      	adds	r2, r3, #1
 800b94c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b950:	6122      	str	r2, [r4, #16]
 800b952:	2201      	movs	r2, #1
 800b954:	615a      	str	r2, [r3, #20]
 800b956:	e7be      	b.n	800b8d6 <__gethex+0x362>
 800b958:	6922      	ldr	r2, [r4, #16]
 800b95a:	455a      	cmp	r2, fp
 800b95c:	dd0b      	ble.n	800b976 <__gethex+0x402>
 800b95e:	2101      	movs	r1, #1
 800b960:	4620      	mov	r0, r4
 800b962:	f7ff fd9f 	bl	800b4a4 <rshift>
 800b966:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b96a:	3701      	adds	r7, #1
 800b96c:	42bb      	cmp	r3, r7
 800b96e:	f6ff aee0 	blt.w	800b732 <__gethex+0x1be>
 800b972:	2501      	movs	r5, #1
 800b974:	e7c2      	b.n	800b8fc <__gethex+0x388>
 800b976:	f016 061f 	ands.w	r6, r6, #31
 800b97a:	d0fa      	beq.n	800b972 <__gethex+0x3fe>
 800b97c:	4453      	add	r3, sl
 800b97e:	f1c6 0620 	rsb	r6, r6, #32
 800b982:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b986:	f7fd ff4f 	bl	8009828 <__hi0bits>
 800b98a:	42b0      	cmp	r0, r6
 800b98c:	dbe7      	blt.n	800b95e <__gethex+0x3ea>
 800b98e:	e7f0      	b.n	800b972 <__gethex+0x3fe>
 800b990:	0800bf31 	.word	0x0800bf31

0800b994 <L_shift>:
 800b994:	f1c2 0208 	rsb	r2, r2, #8
 800b998:	0092      	lsls	r2, r2, #2
 800b99a:	b570      	push	{r4, r5, r6, lr}
 800b99c:	f1c2 0620 	rsb	r6, r2, #32
 800b9a0:	6843      	ldr	r3, [r0, #4]
 800b9a2:	6804      	ldr	r4, [r0, #0]
 800b9a4:	fa03 f506 	lsl.w	r5, r3, r6
 800b9a8:	432c      	orrs	r4, r5
 800b9aa:	40d3      	lsrs	r3, r2
 800b9ac:	6004      	str	r4, [r0, #0]
 800b9ae:	f840 3f04 	str.w	r3, [r0, #4]!
 800b9b2:	4288      	cmp	r0, r1
 800b9b4:	d3f4      	bcc.n	800b9a0 <L_shift+0xc>
 800b9b6:	bd70      	pop	{r4, r5, r6, pc}

0800b9b8 <__match>:
 800b9b8:	b530      	push	{r4, r5, lr}
 800b9ba:	6803      	ldr	r3, [r0, #0]
 800b9bc:	3301      	adds	r3, #1
 800b9be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9c2:	b914      	cbnz	r4, 800b9ca <__match+0x12>
 800b9c4:	6003      	str	r3, [r0, #0]
 800b9c6:	2001      	movs	r0, #1
 800b9c8:	bd30      	pop	{r4, r5, pc}
 800b9ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b9d2:	2d19      	cmp	r5, #25
 800b9d4:	bf98      	it	ls
 800b9d6:	3220      	addls	r2, #32
 800b9d8:	42a2      	cmp	r2, r4
 800b9da:	d0f0      	beq.n	800b9be <__match+0x6>
 800b9dc:	2000      	movs	r0, #0
 800b9de:	e7f3      	b.n	800b9c8 <__match+0x10>

0800b9e0 <__hexnan>:
 800b9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e4:	680b      	ldr	r3, [r1, #0]
 800b9e6:	6801      	ldr	r1, [r0, #0]
 800b9e8:	115e      	asrs	r6, r3, #5
 800b9ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b9ee:	f013 031f 	ands.w	r3, r3, #31
 800b9f2:	b087      	sub	sp, #28
 800b9f4:	bf18      	it	ne
 800b9f6:	3604      	addne	r6, #4
 800b9f8:	2500      	movs	r5, #0
 800b9fa:	1f37      	subs	r7, r6, #4
 800b9fc:	4682      	mov	sl, r0
 800b9fe:	4690      	mov	r8, r2
 800ba00:	9301      	str	r3, [sp, #4]
 800ba02:	f846 5c04 	str.w	r5, [r6, #-4]
 800ba06:	46b9      	mov	r9, r7
 800ba08:	463c      	mov	r4, r7
 800ba0a:	9502      	str	r5, [sp, #8]
 800ba0c:	46ab      	mov	fp, r5
 800ba0e:	784a      	ldrb	r2, [r1, #1]
 800ba10:	1c4b      	adds	r3, r1, #1
 800ba12:	9303      	str	r3, [sp, #12]
 800ba14:	b342      	cbz	r2, 800ba68 <__hexnan+0x88>
 800ba16:	4610      	mov	r0, r2
 800ba18:	9105      	str	r1, [sp, #20]
 800ba1a:	9204      	str	r2, [sp, #16]
 800ba1c:	f7ff fd94 	bl	800b548 <__hexdig_fun>
 800ba20:	2800      	cmp	r0, #0
 800ba22:	d151      	bne.n	800bac8 <__hexnan+0xe8>
 800ba24:	9a04      	ldr	r2, [sp, #16]
 800ba26:	9905      	ldr	r1, [sp, #20]
 800ba28:	2a20      	cmp	r2, #32
 800ba2a:	d818      	bhi.n	800ba5e <__hexnan+0x7e>
 800ba2c:	9b02      	ldr	r3, [sp, #8]
 800ba2e:	459b      	cmp	fp, r3
 800ba30:	dd13      	ble.n	800ba5a <__hexnan+0x7a>
 800ba32:	454c      	cmp	r4, r9
 800ba34:	d206      	bcs.n	800ba44 <__hexnan+0x64>
 800ba36:	2d07      	cmp	r5, #7
 800ba38:	dc04      	bgt.n	800ba44 <__hexnan+0x64>
 800ba3a:	462a      	mov	r2, r5
 800ba3c:	4649      	mov	r1, r9
 800ba3e:	4620      	mov	r0, r4
 800ba40:	f7ff ffa8 	bl	800b994 <L_shift>
 800ba44:	4544      	cmp	r4, r8
 800ba46:	d952      	bls.n	800baee <__hexnan+0x10e>
 800ba48:	2300      	movs	r3, #0
 800ba4a:	f1a4 0904 	sub.w	r9, r4, #4
 800ba4e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba52:	f8cd b008 	str.w	fp, [sp, #8]
 800ba56:	464c      	mov	r4, r9
 800ba58:	461d      	mov	r5, r3
 800ba5a:	9903      	ldr	r1, [sp, #12]
 800ba5c:	e7d7      	b.n	800ba0e <__hexnan+0x2e>
 800ba5e:	2a29      	cmp	r2, #41	@ 0x29
 800ba60:	d157      	bne.n	800bb12 <__hexnan+0x132>
 800ba62:	3102      	adds	r1, #2
 800ba64:	f8ca 1000 	str.w	r1, [sl]
 800ba68:	f1bb 0f00 	cmp.w	fp, #0
 800ba6c:	d051      	beq.n	800bb12 <__hexnan+0x132>
 800ba6e:	454c      	cmp	r4, r9
 800ba70:	d206      	bcs.n	800ba80 <__hexnan+0xa0>
 800ba72:	2d07      	cmp	r5, #7
 800ba74:	dc04      	bgt.n	800ba80 <__hexnan+0xa0>
 800ba76:	462a      	mov	r2, r5
 800ba78:	4649      	mov	r1, r9
 800ba7a:	4620      	mov	r0, r4
 800ba7c:	f7ff ff8a 	bl	800b994 <L_shift>
 800ba80:	4544      	cmp	r4, r8
 800ba82:	d936      	bls.n	800baf2 <__hexnan+0x112>
 800ba84:	f1a8 0204 	sub.w	r2, r8, #4
 800ba88:	4623      	mov	r3, r4
 800ba8a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ba8e:	f842 1f04 	str.w	r1, [r2, #4]!
 800ba92:	429f      	cmp	r7, r3
 800ba94:	d2f9      	bcs.n	800ba8a <__hexnan+0xaa>
 800ba96:	1b3b      	subs	r3, r7, r4
 800ba98:	f023 0303 	bic.w	r3, r3, #3
 800ba9c:	3304      	adds	r3, #4
 800ba9e:	3401      	adds	r4, #1
 800baa0:	3e03      	subs	r6, #3
 800baa2:	42b4      	cmp	r4, r6
 800baa4:	bf88      	it	hi
 800baa6:	2304      	movhi	r3, #4
 800baa8:	4443      	add	r3, r8
 800baaa:	2200      	movs	r2, #0
 800baac:	f843 2b04 	str.w	r2, [r3], #4
 800bab0:	429f      	cmp	r7, r3
 800bab2:	d2fb      	bcs.n	800baac <__hexnan+0xcc>
 800bab4:	683b      	ldr	r3, [r7, #0]
 800bab6:	b91b      	cbnz	r3, 800bac0 <__hexnan+0xe0>
 800bab8:	4547      	cmp	r7, r8
 800baba:	d128      	bne.n	800bb0e <__hexnan+0x12e>
 800babc:	2301      	movs	r3, #1
 800babe:	603b      	str	r3, [r7, #0]
 800bac0:	2005      	movs	r0, #5
 800bac2:	b007      	add	sp, #28
 800bac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bac8:	3501      	adds	r5, #1
 800baca:	2d08      	cmp	r5, #8
 800bacc:	f10b 0b01 	add.w	fp, fp, #1
 800bad0:	dd06      	ble.n	800bae0 <__hexnan+0x100>
 800bad2:	4544      	cmp	r4, r8
 800bad4:	d9c1      	bls.n	800ba5a <__hexnan+0x7a>
 800bad6:	2300      	movs	r3, #0
 800bad8:	f844 3c04 	str.w	r3, [r4, #-4]
 800badc:	2501      	movs	r5, #1
 800bade:	3c04      	subs	r4, #4
 800bae0:	6822      	ldr	r2, [r4, #0]
 800bae2:	f000 000f 	and.w	r0, r0, #15
 800bae6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800baea:	6020      	str	r0, [r4, #0]
 800baec:	e7b5      	b.n	800ba5a <__hexnan+0x7a>
 800baee:	2508      	movs	r5, #8
 800baf0:	e7b3      	b.n	800ba5a <__hexnan+0x7a>
 800baf2:	9b01      	ldr	r3, [sp, #4]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d0dd      	beq.n	800bab4 <__hexnan+0xd4>
 800baf8:	f1c3 0320 	rsb	r3, r3, #32
 800bafc:	f04f 32ff 	mov.w	r2, #4294967295
 800bb00:	40da      	lsrs	r2, r3
 800bb02:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bb06:	4013      	ands	r3, r2
 800bb08:	f846 3c04 	str.w	r3, [r6, #-4]
 800bb0c:	e7d2      	b.n	800bab4 <__hexnan+0xd4>
 800bb0e:	3f04      	subs	r7, #4
 800bb10:	e7d0      	b.n	800bab4 <__hexnan+0xd4>
 800bb12:	2004      	movs	r0, #4
 800bb14:	e7d5      	b.n	800bac2 <__hexnan+0xe2>

0800bb16 <__ascii_mbtowc>:
 800bb16:	b082      	sub	sp, #8
 800bb18:	b901      	cbnz	r1, 800bb1c <__ascii_mbtowc+0x6>
 800bb1a:	a901      	add	r1, sp, #4
 800bb1c:	b142      	cbz	r2, 800bb30 <__ascii_mbtowc+0x1a>
 800bb1e:	b14b      	cbz	r3, 800bb34 <__ascii_mbtowc+0x1e>
 800bb20:	7813      	ldrb	r3, [r2, #0]
 800bb22:	600b      	str	r3, [r1, #0]
 800bb24:	7812      	ldrb	r2, [r2, #0]
 800bb26:	1e10      	subs	r0, r2, #0
 800bb28:	bf18      	it	ne
 800bb2a:	2001      	movne	r0, #1
 800bb2c:	b002      	add	sp, #8
 800bb2e:	4770      	bx	lr
 800bb30:	4610      	mov	r0, r2
 800bb32:	e7fb      	b.n	800bb2c <__ascii_mbtowc+0x16>
 800bb34:	f06f 0001 	mvn.w	r0, #1
 800bb38:	e7f8      	b.n	800bb2c <__ascii_mbtowc+0x16>

0800bb3a <_realloc_r>:
 800bb3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb3e:	4607      	mov	r7, r0
 800bb40:	4614      	mov	r4, r2
 800bb42:	460d      	mov	r5, r1
 800bb44:	b921      	cbnz	r1, 800bb50 <_realloc_r+0x16>
 800bb46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb4a:	4611      	mov	r1, r2
 800bb4c:	f7fd bcee 	b.w	800952c <_malloc_r>
 800bb50:	b92a      	cbnz	r2, 800bb5e <_realloc_r+0x24>
 800bb52:	f7fd fc77 	bl	8009444 <_free_r>
 800bb56:	4625      	mov	r5, r4
 800bb58:	4628      	mov	r0, r5
 800bb5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb5e:	f000 f8c4 	bl	800bcea <_malloc_usable_size_r>
 800bb62:	4284      	cmp	r4, r0
 800bb64:	4606      	mov	r6, r0
 800bb66:	d802      	bhi.n	800bb6e <_realloc_r+0x34>
 800bb68:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bb6c:	d8f4      	bhi.n	800bb58 <_realloc_r+0x1e>
 800bb6e:	4621      	mov	r1, r4
 800bb70:	4638      	mov	r0, r7
 800bb72:	f7fd fcdb 	bl	800952c <_malloc_r>
 800bb76:	4680      	mov	r8, r0
 800bb78:	b908      	cbnz	r0, 800bb7e <_realloc_r+0x44>
 800bb7a:	4645      	mov	r5, r8
 800bb7c:	e7ec      	b.n	800bb58 <_realloc_r+0x1e>
 800bb7e:	42b4      	cmp	r4, r6
 800bb80:	4622      	mov	r2, r4
 800bb82:	4629      	mov	r1, r5
 800bb84:	bf28      	it	cs
 800bb86:	4632      	movcs	r2, r6
 800bb88:	f7fc fe61 	bl	800884e <memcpy>
 800bb8c:	4629      	mov	r1, r5
 800bb8e:	4638      	mov	r0, r7
 800bb90:	f7fd fc58 	bl	8009444 <_free_r>
 800bb94:	e7f1      	b.n	800bb7a <_realloc_r+0x40>

0800bb96 <__ascii_wctomb>:
 800bb96:	4603      	mov	r3, r0
 800bb98:	4608      	mov	r0, r1
 800bb9a:	b141      	cbz	r1, 800bbae <__ascii_wctomb+0x18>
 800bb9c:	2aff      	cmp	r2, #255	@ 0xff
 800bb9e:	d904      	bls.n	800bbaa <__ascii_wctomb+0x14>
 800bba0:	228a      	movs	r2, #138	@ 0x8a
 800bba2:	601a      	str	r2, [r3, #0]
 800bba4:	f04f 30ff 	mov.w	r0, #4294967295
 800bba8:	4770      	bx	lr
 800bbaa:	700a      	strb	r2, [r1, #0]
 800bbac:	2001      	movs	r0, #1
 800bbae:	4770      	bx	lr

0800bbb0 <fiprintf>:
 800bbb0:	b40e      	push	{r1, r2, r3}
 800bbb2:	b503      	push	{r0, r1, lr}
 800bbb4:	4601      	mov	r1, r0
 800bbb6:	ab03      	add	r3, sp, #12
 800bbb8:	4805      	ldr	r0, [pc, #20]	@ (800bbd0 <fiprintf+0x20>)
 800bbba:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbbe:	6800      	ldr	r0, [r0, #0]
 800bbc0:	9301      	str	r3, [sp, #4]
 800bbc2:	f7ff f99f 	bl	800af04 <_vfiprintf_r>
 800bbc6:	b002      	add	sp, #8
 800bbc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bbcc:	b003      	add	sp, #12
 800bbce:	4770      	bx	lr
 800bbd0:	2400001c 	.word	0x2400001c

0800bbd4 <__swhatbuf_r>:
 800bbd4:	b570      	push	{r4, r5, r6, lr}
 800bbd6:	460c      	mov	r4, r1
 800bbd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbdc:	2900      	cmp	r1, #0
 800bbde:	b096      	sub	sp, #88	@ 0x58
 800bbe0:	4615      	mov	r5, r2
 800bbe2:	461e      	mov	r6, r3
 800bbe4:	da0d      	bge.n	800bc02 <__swhatbuf_r+0x2e>
 800bbe6:	89a3      	ldrh	r3, [r4, #12]
 800bbe8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bbec:	f04f 0100 	mov.w	r1, #0
 800bbf0:	bf14      	ite	ne
 800bbf2:	2340      	movne	r3, #64	@ 0x40
 800bbf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bbf8:	2000      	movs	r0, #0
 800bbfa:	6031      	str	r1, [r6, #0]
 800bbfc:	602b      	str	r3, [r5, #0]
 800bbfe:	b016      	add	sp, #88	@ 0x58
 800bc00:	bd70      	pop	{r4, r5, r6, pc}
 800bc02:	466a      	mov	r2, sp
 800bc04:	f000 f848 	bl	800bc98 <_fstat_r>
 800bc08:	2800      	cmp	r0, #0
 800bc0a:	dbec      	blt.n	800bbe6 <__swhatbuf_r+0x12>
 800bc0c:	9901      	ldr	r1, [sp, #4]
 800bc0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bc12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bc16:	4259      	negs	r1, r3
 800bc18:	4159      	adcs	r1, r3
 800bc1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc1e:	e7eb      	b.n	800bbf8 <__swhatbuf_r+0x24>

0800bc20 <__smakebuf_r>:
 800bc20:	898b      	ldrh	r3, [r1, #12]
 800bc22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc24:	079d      	lsls	r5, r3, #30
 800bc26:	4606      	mov	r6, r0
 800bc28:	460c      	mov	r4, r1
 800bc2a:	d507      	bpl.n	800bc3c <__smakebuf_r+0x1c>
 800bc2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bc30:	6023      	str	r3, [r4, #0]
 800bc32:	6123      	str	r3, [r4, #16]
 800bc34:	2301      	movs	r3, #1
 800bc36:	6163      	str	r3, [r4, #20]
 800bc38:	b003      	add	sp, #12
 800bc3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc3c:	ab01      	add	r3, sp, #4
 800bc3e:	466a      	mov	r2, sp
 800bc40:	f7ff ffc8 	bl	800bbd4 <__swhatbuf_r>
 800bc44:	9f00      	ldr	r7, [sp, #0]
 800bc46:	4605      	mov	r5, r0
 800bc48:	4639      	mov	r1, r7
 800bc4a:	4630      	mov	r0, r6
 800bc4c:	f7fd fc6e 	bl	800952c <_malloc_r>
 800bc50:	b948      	cbnz	r0, 800bc66 <__smakebuf_r+0x46>
 800bc52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc56:	059a      	lsls	r2, r3, #22
 800bc58:	d4ee      	bmi.n	800bc38 <__smakebuf_r+0x18>
 800bc5a:	f023 0303 	bic.w	r3, r3, #3
 800bc5e:	f043 0302 	orr.w	r3, r3, #2
 800bc62:	81a3      	strh	r3, [r4, #12]
 800bc64:	e7e2      	b.n	800bc2c <__smakebuf_r+0xc>
 800bc66:	89a3      	ldrh	r3, [r4, #12]
 800bc68:	6020      	str	r0, [r4, #0]
 800bc6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc6e:	81a3      	strh	r3, [r4, #12]
 800bc70:	9b01      	ldr	r3, [sp, #4]
 800bc72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bc76:	b15b      	cbz	r3, 800bc90 <__smakebuf_r+0x70>
 800bc78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc7c:	4630      	mov	r0, r6
 800bc7e:	f000 f81d 	bl	800bcbc <_isatty_r>
 800bc82:	b128      	cbz	r0, 800bc90 <__smakebuf_r+0x70>
 800bc84:	89a3      	ldrh	r3, [r4, #12]
 800bc86:	f023 0303 	bic.w	r3, r3, #3
 800bc8a:	f043 0301 	orr.w	r3, r3, #1
 800bc8e:	81a3      	strh	r3, [r4, #12]
 800bc90:	89a3      	ldrh	r3, [r4, #12]
 800bc92:	431d      	orrs	r5, r3
 800bc94:	81a5      	strh	r5, [r4, #12]
 800bc96:	e7cf      	b.n	800bc38 <__smakebuf_r+0x18>

0800bc98 <_fstat_r>:
 800bc98:	b538      	push	{r3, r4, r5, lr}
 800bc9a:	4d07      	ldr	r5, [pc, #28]	@ (800bcb8 <_fstat_r+0x20>)
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	4604      	mov	r4, r0
 800bca0:	4608      	mov	r0, r1
 800bca2:	4611      	mov	r1, r2
 800bca4:	602b      	str	r3, [r5, #0]
 800bca6:	f7f5 fe2a 	bl	80018fe <_fstat>
 800bcaa:	1c43      	adds	r3, r0, #1
 800bcac:	d102      	bne.n	800bcb4 <_fstat_r+0x1c>
 800bcae:	682b      	ldr	r3, [r5, #0]
 800bcb0:	b103      	cbz	r3, 800bcb4 <_fstat_r+0x1c>
 800bcb2:	6023      	str	r3, [r4, #0]
 800bcb4:	bd38      	pop	{r3, r4, r5, pc}
 800bcb6:	bf00      	nop
 800bcb8:	240005dc 	.word	0x240005dc

0800bcbc <_isatty_r>:
 800bcbc:	b538      	push	{r3, r4, r5, lr}
 800bcbe:	4d06      	ldr	r5, [pc, #24]	@ (800bcd8 <_isatty_r+0x1c>)
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	4604      	mov	r4, r0
 800bcc4:	4608      	mov	r0, r1
 800bcc6:	602b      	str	r3, [r5, #0]
 800bcc8:	f7f5 fe29 	bl	800191e <_isatty>
 800bccc:	1c43      	adds	r3, r0, #1
 800bcce:	d102      	bne.n	800bcd6 <_isatty_r+0x1a>
 800bcd0:	682b      	ldr	r3, [r5, #0]
 800bcd2:	b103      	cbz	r3, 800bcd6 <_isatty_r+0x1a>
 800bcd4:	6023      	str	r3, [r4, #0]
 800bcd6:	bd38      	pop	{r3, r4, r5, pc}
 800bcd8:	240005dc 	.word	0x240005dc

0800bcdc <abort>:
 800bcdc:	b508      	push	{r3, lr}
 800bcde:	2006      	movs	r0, #6
 800bce0:	f000 f834 	bl	800bd4c <raise>
 800bce4:	2001      	movs	r0, #1
 800bce6:	f7f5 fdba 	bl	800185e <_exit>

0800bcea <_malloc_usable_size_r>:
 800bcea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bcee:	1f18      	subs	r0, r3, #4
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	bfbc      	itt	lt
 800bcf4:	580b      	ldrlt	r3, [r1, r0]
 800bcf6:	18c0      	addlt	r0, r0, r3
 800bcf8:	4770      	bx	lr

0800bcfa <_raise_r>:
 800bcfa:	291f      	cmp	r1, #31
 800bcfc:	b538      	push	{r3, r4, r5, lr}
 800bcfe:	4605      	mov	r5, r0
 800bd00:	460c      	mov	r4, r1
 800bd02:	d904      	bls.n	800bd0e <_raise_r+0x14>
 800bd04:	2316      	movs	r3, #22
 800bd06:	6003      	str	r3, [r0, #0]
 800bd08:	f04f 30ff 	mov.w	r0, #4294967295
 800bd0c:	bd38      	pop	{r3, r4, r5, pc}
 800bd0e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bd10:	b112      	cbz	r2, 800bd18 <_raise_r+0x1e>
 800bd12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd16:	b94b      	cbnz	r3, 800bd2c <_raise_r+0x32>
 800bd18:	4628      	mov	r0, r5
 800bd1a:	f000 f831 	bl	800bd80 <_getpid_r>
 800bd1e:	4622      	mov	r2, r4
 800bd20:	4601      	mov	r1, r0
 800bd22:	4628      	mov	r0, r5
 800bd24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd28:	f000 b818 	b.w	800bd5c <_kill_r>
 800bd2c:	2b01      	cmp	r3, #1
 800bd2e:	d00a      	beq.n	800bd46 <_raise_r+0x4c>
 800bd30:	1c59      	adds	r1, r3, #1
 800bd32:	d103      	bne.n	800bd3c <_raise_r+0x42>
 800bd34:	2316      	movs	r3, #22
 800bd36:	6003      	str	r3, [r0, #0]
 800bd38:	2001      	movs	r0, #1
 800bd3a:	e7e7      	b.n	800bd0c <_raise_r+0x12>
 800bd3c:	2100      	movs	r1, #0
 800bd3e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bd42:	4620      	mov	r0, r4
 800bd44:	4798      	blx	r3
 800bd46:	2000      	movs	r0, #0
 800bd48:	e7e0      	b.n	800bd0c <_raise_r+0x12>
	...

0800bd4c <raise>:
 800bd4c:	4b02      	ldr	r3, [pc, #8]	@ (800bd58 <raise+0xc>)
 800bd4e:	4601      	mov	r1, r0
 800bd50:	6818      	ldr	r0, [r3, #0]
 800bd52:	f7ff bfd2 	b.w	800bcfa <_raise_r>
 800bd56:	bf00      	nop
 800bd58:	2400001c 	.word	0x2400001c

0800bd5c <_kill_r>:
 800bd5c:	b538      	push	{r3, r4, r5, lr}
 800bd5e:	4d07      	ldr	r5, [pc, #28]	@ (800bd7c <_kill_r+0x20>)
 800bd60:	2300      	movs	r3, #0
 800bd62:	4604      	mov	r4, r0
 800bd64:	4608      	mov	r0, r1
 800bd66:	4611      	mov	r1, r2
 800bd68:	602b      	str	r3, [r5, #0]
 800bd6a:	f7f5 fd68 	bl	800183e <_kill>
 800bd6e:	1c43      	adds	r3, r0, #1
 800bd70:	d102      	bne.n	800bd78 <_kill_r+0x1c>
 800bd72:	682b      	ldr	r3, [r5, #0]
 800bd74:	b103      	cbz	r3, 800bd78 <_kill_r+0x1c>
 800bd76:	6023      	str	r3, [r4, #0]
 800bd78:	bd38      	pop	{r3, r4, r5, pc}
 800bd7a:	bf00      	nop
 800bd7c:	240005dc 	.word	0x240005dc

0800bd80 <_getpid_r>:
 800bd80:	f7f5 bd55 	b.w	800182e <_getpid>

0800bd84 <lroundf>:
 800bd84:	ee10 1a10 	vmov	r1, s0
 800bd88:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800bd8c:	2900      	cmp	r1, #0
 800bd8e:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800bd92:	bfac      	ite	ge
 800bd94:	2001      	movge	r0, #1
 800bd96:	f04f 30ff 	movlt.w	r0, #4294967295
 800bd9a:	2a1e      	cmp	r2, #30
 800bd9c:	dc1a      	bgt.n	800bdd4 <lroundf+0x50>
 800bd9e:	2a00      	cmp	r2, #0
 800bda0:	da03      	bge.n	800bdaa <lroundf+0x26>
 800bda2:	3201      	adds	r2, #1
 800bda4:	bf18      	it	ne
 800bda6:	2000      	movne	r0, #0
 800bda8:	4770      	bx	lr
 800bdaa:	2a16      	cmp	r2, #22
 800bdac:	bfd8      	it	le
 800bdae:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800bdb2:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800bdb6:	bfd8      	it	le
 800bdb8:	4113      	asrle	r3, r2
 800bdba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800bdbe:	bfcd      	iteet	gt
 800bdc0:	3b96      	subgt	r3, #150	@ 0x96
 800bdc2:	185b      	addle	r3, r3, r1
 800bdc4:	f1c2 0217 	rsble	r2, r2, #23
 800bdc8:	fa01 f303 	lslgt.w	r3, r1, r3
 800bdcc:	bfd8      	it	le
 800bdce:	40d3      	lsrle	r3, r2
 800bdd0:	4358      	muls	r0, r3
 800bdd2:	4770      	bx	lr
 800bdd4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bdd8:	ee17 0a90 	vmov	r0, s15
 800bddc:	4770      	bx	lr
	...

0800bde0 <_init>:
 800bde0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bde2:	bf00      	nop
 800bde4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bde6:	bc08      	pop	{r3}
 800bde8:	469e      	mov	lr, r3
 800bdea:	4770      	bx	lr

0800bdec <_fini>:
 800bdec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdee:	bf00      	nop
 800bdf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdf2:	bc08      	pop	{r3}
 800bdf4:	469e      	mov	lr, r3
 800bdf6:	4770      	bx	lr
