Protel Design System Design Rule Check
PCB File : C:\Users\chait\Documents\WSL\IFE_2019_Hardware\Boards\Tractive System\IFE_BMSSlave_2019\LTC6811\Slave.PcbDoc
Date     : 3/3/2019
Time     : 1:57:42 AM

Processing Rule : Clearance Constraint (Gap=0.2mm) (OnLayer('Keep-Out Layer')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.102mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.813mm) (InNetClass('ISO')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.102mm) (Max=10mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.076mm) (All)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_1--(-179.7mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_1-+(-179.7mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_10--(42.9mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_10-+(42.9mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_11--(65.7mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_11-+(65.7mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_12--(88.5mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_12-+(88.5mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_13--(111.3mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_13-+(111.3mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_14--(134.1mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_14-+(134.1mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_15--(156.9mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_15-+(156.9mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_16--(179.7mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_16-+(179.7mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_2--(-156.9mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_2-+(-156.9mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_3--(-134.1mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_3-+(-134.1mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_4--(-111.3mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_4-+(-111.3mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_5--(-88.5mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_5-+(-88.5mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_6--(-65.7mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_6-+(-65.7mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_7--(-42.9mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_7-+(-42.9mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_8--(-20.1mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_8-+(-20.1mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_9--(20.1mm,31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.076mm) Pad C_9-+(20.1mm,-31mm) on Multi-Layer (Annular Ring=0mm) On (Top Layer)
Rule Violations :32

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=0.5mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Arc (1.775mm,11.455mm) on Top Overlay And Pad C_VREG1_P-2(1.85mm,12.2mm) on Top Copper [Top Overlay] to [Top Mask] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Arc (-10.025mm,11.455mm) on Top Overlay And Pad C_VREG1_N-2(-10.05mm,12.2mm) on Top Copper [Top Overlay] to [Top Mask] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Arc (-1mm,11.5mm) on Top Overlay And Pad C1_N-1(-2mm,10.7mm) on Top Copper [Top Overlay] to [Top Mask] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad C_10-T+(44.3mm,-8.3mm) on Multi-Layer And Track (45.1mm,-12mm)(45.1mm,-6.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad C_14-T+(135.5mm,-8.3mm) on Multi-Layer And Track (136.3mm,-12mm)(136.3mm,-6.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C_1-T+(-181.1mm,8.3mm) on Multi-Layer And Track (-181.9mm,6.1mm)(-181.9mm,12mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad C_2-T+(-155.5mm,-8.3mm) on Multi-Layer And Track (-154.7mm,-12mm)(-154.7mm,-6.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad C_6-T+(-64.3mm,-8.3mm) on Multi-Layer And Track (-63.5mm,-12mm)(-63.5mm,-6.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_Temp1_N-2(-9mm,-19.75mm) on Bottom Copper And Track (-9.4mm,-19.7mm)(-8.6mm,-19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_Temp1_N-2(-9mm,-19.75mm) on Bottom Copper And Track (-9.4mm,-21.3mm)(-9.4mm,-19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_Temp2_P-2(7.5mm,-7.5mm) on Bottom Copper And Track (7.1mm,-7.55mm)(7.1mm,-5.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_Temp2_P-2(7.5mm,-7.5mm) on Bottom Copper And Track (7.1mm,-7.55mm)(7.9mm,-7.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_Temp2_P-2(7.5mm,-7.5mm) on Bottom Copper And Track (7.9mm,-7.55mm)(7.9mm,-5.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_Temp3_N-1(-9mm,-15.75mm) on Bottom Copper And Track (-8.6mm,-15.8mm)(-8.6mm,-14.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_Temp3_N-1(-9mm,-15.75mm) on Bottom Copper And Track (-9.4mm,-15.8mm)(-8.6mm,-15.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_Temp3_N-1(-9mm,-15.75mm) on Bottom Copper And Track (-9.4mm,-15.8mm)(-9.4mm,-14.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_Temp3_N-2(-9mm,-14.25mm) on Bottom Copper And Track (-8.6mm,-15.8mm)(-8.6mm,-14.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_Temp3_N-2(-9mm,-14.25mm) on Bottom Copper And Track (-9.4mm,-14.2mm)(-8.6mm,-14.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_Temp3_N-2(-9mm,-14.25mm) on Bottom Copper And Track (-9.4mm,-15.8mm)(-9.4mm,-14.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_10-1(33.95mm,2.1mm) on Top Copper And Track (33.55mm,2.05mm)(33.55mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_10-1(33.95mm,2.1mm) on Top Copper And Track (33.55mm,2.05mm)(34.35mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_10-1(33.95mm,2.1mm) on Top Copper And Track (34.35mm,2.05mm)(34.35mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_V_10-2(33.95mm,3.6mm) on Top Copper And Track (33.55mm,2.05mm)(33.55mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_10-2(33.95mm,3.6mm) on Top Copper And Track (33.55mm,3.65mm)(34.35mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_10-2(33.95mm,3.6mm) on Top Copper And Track (34.35mm,2.05mm)(34.35mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_11-1(74.65mm,-2.1mm) on Top Copper And Track (74.25mm,-2.05mm)(75.05mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_V_11-1(74.65mm,-2.1mm) on Top Copper And Track (74.25mm,-3.65mm)(74.25mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_11-1(74.65mm,-2.1mm) on Top Copper And Track (75.05mm,-3.65mm)(75.05mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_11-2(74.65mm,-3.6mm) on Top Copper And Track (74.25mm,-3.65mm)(74.25mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_11-2(74.65mm,-3.6mm) on Top Copper And Track (74.25mm,-3.65mm)(75.05mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_11-2(74.65mm,-3.6mm) on Top Copper And Track (75.05mm,-3.65mm)(75.05mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_12-1(79.55mm,2.1mm) on Top Copper And Track (79.15mm,2.05mm)(79.15mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_12-1(79.55mm,2.1mm) on Top Copper And Track (79.15mm,2.05mm)(79.95mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_12-1(79.55mm,2.1mm) on Top Copper And Track (79.95mm,2.05mm)(79.95mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_13-2(120.25mm,-3.6mm) on Top Copper And Track (119.85mm,-3.65mm)(119.85mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_13-2(120.25mm,-3.6mm) on Top Copper And Track (119.85mm,-3.65mm)(120.65mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_13-2(120.25mm,-3.6mm) on Top Copper And Track (120.65mm,-3.65mm)(120.65mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_15-1(165.85mm,-2.1mm) on Top Copper And Track (165.45mm,-2.05mm)(166.25mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_V_15-1(165.85mm,-2.1mm) on Top Copper And Track (165.45mm,-3.65mm)(165.45mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_15-1(165.85mm,-2.1mm) on Top Copper And Track (166.25mm,-3.65mm)(166.25mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_V_16-2(170.75mm,3.6mm) on Top Copper And Track (170.35mm,2.05mm)(170.35mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_16-2(170.75mm,3.6mm) on Top Copper And Track (170.35mm,3.65mm)(171.15mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_16-2(170.75mm,3.6mm) on Top Copper And Track (171.15mm,2.05mm)(171.15mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_3-1(-125.15mm,-2.1mm) on Top Copper And Track (-124.75mm,-3.65mm)(-124.75mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_3-1(-125.15mm,-2.1mm) on Top Copper And Track (-125.55mm,-2.05mm)(-124.75mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_V_3-1(-125.15mm,-2.1mm) on Top Copper And Track (-125.55mm,-3.65mm)(-125.55mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_4-1(-120.25mm,2.1mm) on Top Copper And Track (-119.85mm,2.05mm)(-119.85mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_4-1(-120.25mm,2.1mm) on Top Copper And Track (-120.65mm,2.05mm)(-119.85mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_4-1(-120.25mm,2.1mm) on Top Copper And Track (-120.65mm,2.05mm)(-120.65mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_7-2(-33.95mm,-3.6mm) on Top Copper And Track (-33.55mm,-3.65mm)(-33.55mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_7-2(-33.95mm,-3.6mm) on Top Copper And Track (-34.35mm,-3.65mm)(-33.55mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_7-2(-33.95mm,-3.6mm) on Top Copper And Track (-34.35mm,-3.65mm)(-34.35mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_8-1(-29.05mm,2.1mm) on Top Copper And Track (-28.65mm,2.05mm)(-28.65mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_8-1(-29.05mm,2.1mm) on Top Copper And Track (-29.45mm,2.05mm)(-28.65mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_8-1(-29.05mm,2.1mm) on Top Copper And Track (-29.45mm,2.05mm)(-29.45mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_8-2(-29.05mm,3.6mm) on Top Copper And Track (-28.65mm,2.05mm)(-28.65mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_V_8-2(-29.05mm,3.6mm) on Top Copper And Track (-29.45mm,2.05mm)(-29.45mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V_8-2(-29.05mm,3.6mm) on Top Copper And Track (-29.45mm,3.65mm)(-28.65mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_N-1(-3.1mm,-16.05mm) on Top Copper And Track (-2.7mm,-16.1mm)(-2.7mm,-14.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_N-1(-3.1mm,-16.05mm) on Top Copper And Track (-3.5mm,-16.1mm)(-2.7mm,-16.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_N-1(-3.1mm,-16.05mm) on Top Copper And Track (-3.5mm,-16.1mm)(-3.5mm,-14.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_N-2(-3.1mm,-14.55mm) on Top Copper And Track (-2.7mm,-16.1mm)(-2.7mm,-14.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_N-2(-3.1mm,-14.55mm) on Top Copper And Track (-3.5mm,-14.5mm)(-2.7mm,-14.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_V1_N-2(-3.1mm,-14.55mm) on Top Copper And Track (-3.5mm,-16.1mm)(-3.5mm,-14.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_P-1(1.81mm,-3.04mm) on Top Copper And Track (1.41mm,-2.99mm)(2.21mm,-2.99mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_V1_P-1(1.81mm,-3.04mm) on Top Copper And Track (1.41mm,-4.59mm)(1.41mm,-2.99mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_P-1(1.81mm,-3.04mm) on Top Copper And Track (2.21mm,-4.59mm)(2.21mm,-2.99mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_P-2(1.81mm,-4.54mm) on Top Copper And Track (1.41mm,-4.59mm)(1.41mm,-2.99mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_P-2(1.81mm,-4.54mm) on Top Copper And Track (1.41mm,-4.59mm)(2.21mm,-4.59mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_V1_P-2(1.81mm,-4.54mm) on Top Copper And Track (2.21mm,-4.59mm)(2.21mm,-2.99mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_N-1(-1.25mm,-8.57mm) on Top Copper And Track (-1.2mm,-8.97mm)(-1.2mm,-8.17mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_N-1(-1.25mm,-8.57mm) on Top Copper And Track (-2.8mm,-8.17mm)(-1.2mm,-8.17mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_VREF1_N-1(-1.25mm,-8.57mm) on Top Copper And Track (-2.8mm,-8.97mm)(-1.2mm,-8.97mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_N-2(-2.75mm,-8.57mm) on Top Copper And Track (-2.8mm,-8.17mm)(-1.2mm,-8.17mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_N-2(-2.75mm,-8.57mm) on Top Copper And Track (-2.8mm,-8.97mm)(-1.2mm,-8.97mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_N-2(-2.75mm,-8.57mm) on Top Copper And Track (-2.8mm,-8.97mm)(-2.8mm,-8.17mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C_VREF1_P-1(1.15mm,-8.6mm) on Top Copper And Track (1.1mm,-10.1mm)(1.1mm,-9.3mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C_VREF1_P-1(1.15mm,-8.6mm) on Top Copper And Track (1.1mm,-7.9mm)(1.1mm,-7.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C_VREF1_P-1(1.15mm,-8.6mm) on Top Copper And Track (1.1mm,-7.9mm)(2.7mm,-7.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_P-1(1.15mm,-8.6mm) on Top Copper And Track (1.1mm,-8.2mm)(2.7mm,-8.2mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C_VREF1_P-1(1.15mm,-8.6mm) on Top Copper And Track (1.1mm,-9.3mm)(2.7mm,-9.3mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_P-1(1.15mm,-8.6mm) on Top Copper And Track (1.1mm,-9mm)(1.1mm,-8.2mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_P-1(1.15mm,-8.6mm) on Top Copper And Track (1.1mm,-9mm)(2.7mm,-9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C_VREF1_P-2(2.65mm,-8.6mm) on Top Copper And Track (1.1mm,-7.9mm)(2.7mm,-7.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_P-2(2.65mm,-8.6mm) on Top Copper And Track (1.1mm,-8.2mm)(2.7mm,-8.2mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C_VREF1_P-2(2.65mm,-8.6mm) on Top Copper And Track (1.1mm,-9.3mm)(2.7mm,-9.3mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_VREF1_P-2(2.65mm,-8.6mm) on Top Copper And Track (1.1mm,-9mm)(2.7mm,-9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C_VREF1_P-2(2.65mm,-8.6mm) on Top Copper And Track (2.7mm,-10.1mm)(2.7mm,-9.3mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C_VREF1_P-2(2.65mm,-8.6mm) on Top Copper And Track (2.7mm,-7.9mm)(2.7mm,-7.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREF1_P-2(2.65mm,-8.6mm) on Top Copper And Track (2.7mm,-9mm)(2.7mm,-8.2mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_VREG1_N-1(-8.55mm,12.2mm) on Top Copper And Track (-10.1mm,11.8mm)(-8.5mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_N-1(-8.55mm,12.2mm) on Top Copper And Track (-10.1mm,12.6mm)(-8.5mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_N-1(-8.55mm,12.2mm) on Top Copper And Track (-8.5mm,11.8mm)(-8.5mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_N-2(-10.05mm,12.2mm) on Top Copper And Track (-10.1mm,11.8mm)(-10.1mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_N-2(-10.05mm,12.2mm) on Top Copper And Track (-10.1mm,11.8mm)(-8.5mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_N-2(-10.05mm,12.2mm) on Top Copper And Track (-10.1mm,12.6mm)(-8.5mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C_VREG1_P-1(3.35mm,12.2mm) on Top Copper And Track (1.8mm,11.8mm)(3.4mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_P-1(3.35mm,12.2mm) on Top Copper And Track (1.8mm,12.6mm)(3.4mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_P-1(3.35mm,12.2mm) on Top Copper And Track (3.4mm,11.8mm)(3.4mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_P-2(1.85mm,12.2mm) on Top Copper And Track (1.8mm,11.8mm)(1.8mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_P-2(1.85mm,12.2mm) on Top Copper And Track (1.8mm,11.8mm)(3.4mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_VREG1_P-2(1.85mm,12.2mm) on Top Copper And Track (1.8mm,12.6mm)(3.4mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A0_P-1(8.85mm,-28.85mm) on Top Copper And Track (8.05mm,-29.65mm)(8.05mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_A0_P-1(8.85mm,-28.85mm) on Top Copper And Track (8.05mm,-29.65mm)(9.65mm,-29.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A0_P-1(8.85mm,-28.85mm) on Top Copper And Track (9.65mm,-29.65mm)(9.65mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_A0_P-2(8.85mm,-26.25mm) on Top Copper And Track (8.05mm,-25.45mm)(9.65mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A0_P-2(8.85mm,-26.25mm) on Top Copper And Track (8.05mm,-29.65mm)(8.05mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A0_P-2(8.85mm,-26.25mm) on Top Copper And Track (9.65mm,-29.65mm)(9.65mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A1_N-1(-7.15mm,-28.85mm) on Top Copper And Track (-6.35mm,-29.65mm)(-6.35mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_A1_N-1(-7.15mm,-28.85mm) on Top Copper And Track (-7.95mm,-29.65mm)(-6.35mm,-29.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A1_N-1(-7.15mm,-28.85mm) on Top Copper And Track (-7.95mm,-29.65mm)(-7.95mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A1_N-3(-7.15mm,-27.55mm) on Top Copper And Track (-6.35mm,-29.65mm)(-6.35mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A1_N-3(-7.15mm,-27.55mm) on Top Copper And Track (-7.95mm,-29.65mm)(-7.95mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A2_N-1(-5.45mm,-28.85mm) on Top Copper And Track (-4.65mm,-29.65mm)(-4.65mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_A2_N-1(-5.45mm,-28.85mm) on Top Copper And Track (-6.25mm,-29.65mm)(-4.65mm,-29.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A2_N-1(-5.45mm,-28.85mm) on Top Copper And Track (-6.25mm,-29.65mm)(-6.25mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A2_N-2(-5.45mm,-26.25mm) on Top Copper And Track (-4.65mm,-29.65mm)(-4.65mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_A2_N-2(-5.45mm,-26.25mm) on Top Copper And Track (-6.25mm,-25.45mm)(-4.65mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A2_N-2(-5.45mm,-26.25mm) on Top Copper And Track (-6.25mm,-29.65mm)(-6.25mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A2_N-3(-5.45mm,-27.55mm) on Top Copper And Track (-4.65mm,-29.65mm)(-4.65mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A2_N-3(-5.45mm,-27.55mm) on Top Copper And Track (-6.25mm,-29.65mm)(-6.25mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A2_P-3(5.45mm,-27.55mm) on Top Copper And Track (4.65mm,-29.65mm)(4.65mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A2_P-3(5.45mm,-27.55mm) on Top Copper And Track (6.25mm,-29.65mm)(6.25mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A3_N-2(-3.75mm,-26.25mm) on Top Copper And Track (-2.95mm,-29.65mm)(-2.95mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_A3_N-2(-3.75mm,-26.25mm) on Top Copper And Track (-4.55mm,-25.45mm)(-2.95mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A3_N-2(-3.75mm,-26.25mm) on Top Copper And Track (-4.55mm,-29.65mm)(-4.55mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A3_P-1(3.75mm,-28.85mm) on Top Copper And Track (2.95mm,-29.65mm)(2.95mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_A3_P-1(3.75mm,-28.85mm) on Top Copper And Track (2.95mm,-29.65mm)(4.55mm,-29.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A3_P-1(3.75mm,-28.85mm) on Top Copper And Track (4.55mm,-29.65mm)(4.55mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_A3_P-2(3.75mm,-26.25mm) on Top Copper And Track (2.95mm,-25.45mm)(4.55mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A3_P-2(3.75mm,-26.25mm) on Top Copper And Track (2.95mm,-29.65mm)(2.95mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A3_P-2(3.75mm,-26.25mm) on Top Copper And Track (4.55mm,-29.65mm)(4.55mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A3_P-3(3.75mm,-27.55mm) on Top Copper And Track (2.95mm,-29.65mm)(2.95mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_A3_P-3(3.75mm,-27.55mm) on Top Copper And Track (4.55mm,-29.65mm)(4.55mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_DTEN_N-3(-8.4mm,-9.4mm) on Bottom Copper And Track (-10.5mm,-10.2mm)(-6.3mm,-10.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_DTEN_N-3(-8.4mm,-9.4mm) on Bottom Copper And Track (-10.5mm,-8.6mm)(-6.3mm,-8.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_DTEN_P-1(7mm,-9.25mm) on Bottom Copper And Track (6.2mm,-10.05mm)(10.4mm,-10.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_DTEN_P-1(7mm,-9.25mm) on Bottom Copper And Track (6.2mm,-10.05mm)(6.2mm,-8.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_DTEN_P-1(7mm,-9.25mm) on Bottom Copper And Track (6.2mm,-8.45mm)(10.4mm,-8.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_DTEN_P-2(9.6mm,-9.25mm) on Bottom Copper And Track (10.4mm,-10.05mm)(10.4mm,-8.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_DTEN_P-2(9.6mm,-9.25mm) on Bottom Copper And Track (6.2mm,-10.05mm)(10.4mm,-10.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_DTEN_P-2(9.6mm,-9.25mm) on Bottom Copper And Track (6.2mm,-8.45mm)(10.4mm,-8.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IBIAS_P-1(9.2mm,-1.3mm) on Top Copper And Track (10mm,-2.1mm)(10mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_IBIAS_P-1(9.2mm,-1.3mm) on Top Copper And Track (8.4mm,-2.1mm)(10mm,-2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IBIAS_P-1(9.2mm,-1.3mm) on Top Copper And Track (8.4mm,-2.1mm)(8.4mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IBIAS_P-2(9.2mm,1.3mm) on Top Copper And Track (10mm,-2.1mm)(10mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_IBIAS_P-2(9.2mm,1.3mm) on Top Copper And Track (8.4mm,2.1mm)(10mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IBIAS_P-2(9.2mm,1.3mm) on Top Copper And Track (8.4mm,-2.1mm)(8.4mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IBIAS_P-3(9.2mm,0mm) on Top Copper And Track (10mm,-2.1mm)(10mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IBIAS_P-3(9.2mm,0mm) on Top Copper And Track (8.4mm,-2.1mm)(8.4mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_ICMP_N-1(-7.4mm,-1.3mm) on Top Copper And Track (-6.6mm,-2.1mm)(-6.6mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_ICMP_N-1(-7.4mm,-1.3mm) on Top Copper And Track (-8.2mm,-2.1mm)(-6.6mm,-2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_ICMP_N-1(-7.4mm,-1.3mm) on Top Copper And Track (-8.2mm,-2.1mm)(-8.2mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_ICMP_N-2(-7.4mm,1.3mm) on Top Copper And Track (-6.6mm,-2.1mm)(-6.6mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_ICMP_N-2(-7.4mm,1.3mm) on Top Copper And Track (-8.2mm,2.1mm)(-6.6mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_ICMP_N-2(-7.4mm,1.3mm) on Top Copper And Track (-8.2mm,-2.1mm)(-8.2mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_ICMP_P-1(7.5mm,-1.3mm) on Top Copper And Track (6.7mm,-2.1mm)(6.7mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_ICMP_P-1(7.5mm,-1.3mm) on Top Copper And Track (6.7mm,-2.1mm)(8.3mm,-2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_ICMP_P-1(7.5mm,-1.3mm) on Top Copper And Track (8.3mm,-2.1mm)(8.3mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_ICMP_P-3(7.5mm,0mm) on Top Copper And Track (6.7mm,-2.1mm)(6.7mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_ICMP_P-3(7.5mm,0mm) on Top Copper And Track (8.3mm,-2.1mm)(8.3mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IMA_P-1(5.8mm,-1.3mm) on Top Copper And Track (5mm,-2.1mm)(5mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J_IMA_P-1(5.8mm,-1.3mm) on Top Copper And Track (5mm,-2.1mm)(6.6mm,-2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IMA_P-1(5.8mm,-1.3mm) on Top Copper And Track (6.6mm,-2.1mm)(6.6mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IMA_P-2(5.8mm,1.3mm) on Top Copper And Track (5mm,-2.1mm)(5mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_IMA_P-2(5.8mm,1.3mm) on Top Copper And Track (5mm,2.1mm)(6.6mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IMA_P-2(5.8mm,1.3mm) on Top Copper And Track (6.6mm,-2.1mm)(6.6mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IMA_P-3(5.8mm,0mm) on Top Copper And Track (5mm,-2.1mm)(5mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IMA_P-3(5.8mm,0mm) on Top Copper And Track (6.6mm,-2.1mm)(6.6mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IPA_N-3(-5.7mm,0mm) on Top Copper And Track (-4.9mm,-2.1mm)(-4.9mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IPA_N-3(-5.7mm,0mm) on Top Copper And Track (-6.5mm,-2.1mm)(-6.5mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IPA_P-2(4.1mm,1.3mm) on Top Copper And Track (3.3mm,-2.1mm)(3.3mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J_IPA_P-2(4.1mm,1.3mm) on Top Copper And Track (3.3mm,2.1mm)(4.9mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J_IPA_P-2(4.1mm,1.3mm) on Top Copper And Track (4.9mm,-2.1mm)(4.9mm,2.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LED_D_10-K(37.7mm,3.6mm) on Top Copper And Track (37.3mm,2.85mm)(37.3mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_10-K(37.7mm,3.6mm) on Top Copper And Track (37.3mm,3.65mm)(38.1mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_10-K(37.7mm,3.6mm) on Top Copper And Track (38.1mm,2.85mm)(38.1mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_11-K(70.9mm,-3.6mm) on Top Copper And Track (70.5mm,-3.65mm)(70.5mm,-2.85mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_11-K(70.9mm,-3.6mm) on Top Copper And Track (70.5mm,-3.65mm)(71.3mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_11-K(70.9mm,-3.6mm) on Top Copper And Track (71.3mm,-3.65mm)(71.3mm,-2.85mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LED_D_12-K(83.3mm,3.6mm) on Top Copper And Track (82.9mm,2.85mm)(82.9mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_12-K(83.3mm,3.6mm) on Top Copper And Track (82.9mm,3.65mm)(83.7mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_12-K(83.3mm,3.6mm) on Top Copper And Track (83.7mm,2.85mm)(83.7mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_15-K(162.1mm,-3.6mm) on Top Copper And Track (161.7mm,-3.65mm)(161.7mm,-2.85mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_15-K(162.1mm,-3.6mm) on Top Copper And Track (161.7mm,-3.65mm)(162.5mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_15-K(162.1mm,-3.6mm) on Top Copper And Track (162.5mm,-3.65mm)(162.5mm,-2.85mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_2-K(-162.1mm,3.6mm) on Top Copper And Track (-161.7mm,2.85mm)(-161.7mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LED_D_2-K(-162.1mm,3.6mm) on Top Copper And Track (-162.5mm,2.85mm)(-162.5mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_2-K(-162.1mm,3.6mm) on Top Copper And Track (-162.5mm,3.65mm)(-161.7mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_3-K(-128.9mm,-3.6mm) on Top Copper And Track (-128.5mm,-3.65mm)(-128.5mm,-2.85mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_3-K(-128.9mm,-3.6mm) on Top Copper And Track (-129.3mm,-3.65mm)(-128.5mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_3-K(-128.9mm,-3.6mm) on Top Copper And Track (-129.3mm,-3.65mm)(-129.3mm,-2.85mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_4-K(-116.5mm,3.6mm) on Top Copper And Track (-116.1mm,2.85mm)(-116.1mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LED_D_4-K(-116.5mm,3.6mm) on Top Copper And Track (-116.9mm,2.85mm)(-116.9mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_4-K(-116.5mm,3.6mm) on Top Copper And Track (-116.9mm,3.65mm)(-116.1mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_8-K(-25.3mm,3.6mm) on Top Copper And Track (-24.9mm,2.85mm)(-24.9mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LED_D_8-K(-25.3mm,3.6mm) on Top Copper And Track (-25.7mm,2.85mm)(-25.7mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_D_8-K(-25.3mm,3.6mm) on Top Copper And Track (-25.7mm,3.65mm)(-24.9mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_DEBUG_N-K(-2.7mm,-10.95mm) on Top Copper And Track (-2.3mm,-11.7mm)(-2.3mm,-10.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED_DEBUG_N-K(-2.7mm,-10.95mm) on Top Copper And Track (-3.1mm,-10.9mm)(-2.3mm,-10.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LED_DEBUG_N-K(-2.7mm,-10.95mm) on Top Copper And Track (-3.1mm,-11.7mm)(-3.1mm,-10.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PTC_10-1(47.45mm,11.2mm) on Bottom Copper And Track (42.941mm,10.571mm)(48.641mm,10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad PTC_10-1(47.45mm,11.2mm) on Bottom Copper And Track (45.9mm,10.8mm)(47.5mm,10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_10-1(47.45mm,11.2mm) on Bottom Copper And Track (45.9mm,11.6mm)(47.5mm,11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_10-1(47.45mm,11.2mm) on Bottom Copper And Track (47.5mm,10.8mm)(47.5mm,11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PTC_10-2(45.95mm,11.2mm) on Bottom Copper And Track (42.941mm,10.571mm)(48.641mm,10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_10-2(45.95mm,11.2mm) on Bottom Copper And Track (45.9mm,10.8mm)(45.9mm,11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_10-2(45.95mm,11.2mm) on Bottom Copper And Track (45.9mm,10.8mm)(47.5mm,10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_10-2(45.95mm,11.2mm) on Bottom Copper And Track (45.9mm,11.6mm)(47.5mm,11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_7-1(-47.45mm,-11.2mm) on Bottom Copper And Track (-47.5mm,-10.8mm)(-45.9mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_7-1(-47.45mm,-11.2mm) on Bottom Copper And Track (-47.5mm,-11.6mm)(-45.9mm,-11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_7-1(-47.45mm,-11.2mm) on Bottom Copper And Track (-47.5mm,-11.6mm)(-47.5mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PTC_7-1(-47.45mm,-11.2mm) on Bottom Copper And Track (-48.641mm,-10.571mm)(-42.941mm,-10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_7-2(-45.95mm,-11.2mm) on Bottom Copper And Track (-45.9mm,-11.6mm)(-45.9mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_7-2(-45.95mm,-11.2mm) on Bottom Copper And Track (-47.5mm,-10.8mm)(-45.9mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad PTC_7-2(-45.95mm,-11.2mm) on Bottom Copper And Track (-47.5mm,-11.6mm)(-45.9mm,-11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PTC_7-2(-45.95mm,-11.2mm) on Bottom Copper And Track (-48.641mm,-10.571mm)(-42.941mm,-10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_9-1(15.55mm,-11.2mm) on Bottom Copper And Track (15.5mm,-10.8mm)(17.1mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_9-1(15.55mm,-11.2mm) on Bottom Copper And Track (15.5mm,-11.6mm)(15.5mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_9-1(15.55mm,-11.2mm) on Bottom Copper And Track (15.5mm,-11.6mm)(17.1mm,-11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_9-2(17.05mm,-11.2mm) on Bottom Copper And Track (15.5mm,-10.8mm)(17.1mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad PTC_9-2(17.05mm,-11.2mm) on Bottom Copper And Track (15.5mm,-11.6mm)(17.1mm,-11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PTC_9-2(17.05mm,-11.2mm) on Bottom Copper And Track (17.1mm,-11.6mm)(17.1mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad PTC_9-2(17.05mm,-11.2mm) on Bottom Copper And Track (17.559mm,-10.671mm)(17.559mm,-4.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad PTC_9-2(17.05mm,-11.2mm) on Bottom Copper And Track (17.559mm,-10.671mm)(23.259mm,-10.671mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q_D_11-2(65.05mm,-7.35mm) on Bottom Copper And Track (59.959mm,-10.571mm)(65.659mm,-10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Pad Q_D_11-2(65.05mm,-7.35mm) on Bottom Copper And Track (59.959mm,-4.071mm)(65.659mm,-4.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q_D_11-2(65.05mm,-7.35mm) on Bottom Copper And Track (61.1mm,-10.8mm)(62.7mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad Q_D_11-2(65.05mm,-7.35mm) on Bottom Copper And Track (61.1mm,-11.6mm)(61.1mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q_D_11-2(65.05mm,-7.35mm) on Bottom Copper And Track (62.7mm,-11.6mm)(62.7mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q_D_11-2(65.05mm,-7.35mm) on Bottom Copper And Track (65.659mm,-10.571mm)(65.659mm,-4.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q_D_1-2(-180.35mm,-7.35mm) on Bottom Copper And Track (-179.741mm,-10.571mm)(-179.741mm,-4.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q_D_1-2(-180.35mm,-7.35mm) on Bottom Copper And Track (-182.7mm,-11.6mm)(-182.7mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q_D_1-2(-180.35mm,-7.35mm) on Bottom Copper And Track (-184.3mm,-10.8mm)(-182.7mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad Q_D_1-2(-180.35mm,-7.35mm) on Bottom Copper And Track (-184.3mm,-11.6mm)(-184.3mm,-10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q_D_1-2(-180.35mm,-7.35mm) on Bottom Copper And Track (-185.441mm,-10.571mm)(-179.741mm,-10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Pad Q_D_1-2(-180.35mm,-7.35mm) on Bottom Copper And Track (-185.441mm,-4.071mm)(-179.741mm,-4.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q_D_16-2(180.35mm,7.35mm) on Bottom Copper And Track (179.741mm,10.571mm)(185.441mm,10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q_D_16-2(180.35mm,7.35mm) on Bottom Copper And Track (179.741mm,4.071mm)(179.741mm,10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Pad Q_D_16-2(180.35mm,7.35mm) on Bottom Copper And Track (179.741mm,4.071mm)(185.441mm,4.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q_D_16-2(180.35mm,7.35mm) on Bottom Copper And Track (182.7mm,10.8mm)(182.7mm,11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q_D_16-2(180.35mm,7.35mm) on Bottom Copper And Track (182.7mm,10.8mm)(184.3mm,10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad Q_D_16-2(180.35mm,7.35mm) on Bottom Copper And Track (184.3mm,10.8mm)(184.3mm,11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad Q_D_8-2(-19.45mm,7.35mm) on Bottom Copper And Track (-15.5mm,10.8mm)(-15.5mm,11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q_D_8-2(-19.45mm,7.35mm) on Bottom Copper And Track (-17.1mm,10.8mm)(-15.5mm,10.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q_D_8-2(-19.45mm,7.35mm) on Bottom Copper And Track (-17.1mm,10.8mm)(-17.1mm,11.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q_D_8-2(-19.45mm,7.35mm) on Bottom Copper And Track (-20.059mm,10.571mm)(-14.359mm,10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Pad Q_D_8-2(-19.45mm,7.35mm) on Bottom Copper And Track (-20.059mm,4.071mm)(-14.359mm,4.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q_D_8-2(-19.45mm,7.35mm) on Bottom Copper And Track (-20.059mm,4.071mm)(-20.059mm,10.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_10-1(36.45mm,2.1mm) on Top Copper And Track (36.05mm,2.05mm)(36.05mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_10-1(36.45mm,2.1mm) on Top Copper And Track (36.05mm,2.05mm)(36.85mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_10-1(36.45mm,2.1mm) on Top Copper And Track (36.85mm,2.05mm)(36.85mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_11-1(72.15mm,-2.1mm) on Top Copper And Track (71.75mm,-2.05mm)(72.55mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_D_LED_11-1(72.15mm,-2.1mm) on Top Copper And Track (71.75mm,-3.65mm)(71.75mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_11-1(72.15mm,-2.1mm) on Top Copper And Track (72.55mm,-3.65mm)(72.55mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_1-2(-173.25mm,-3.6mm) on Top Copper And Track (-172.85mm,-3.65mm)(-172.85mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_1-2(-173.25mm,-3.6mm) on Top Copper And Track (-173.65mm,-3.65mm)(-172.85mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_1-2(-173.25mm,-3.6mm) on Top Copper And Track (-173.65mm,-3.65mm)(-173.65mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_13-1(117.75mm,-2.1mm) on Top Copper And Track (117.35mm,-2.05mm)(118.15mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_D_LED_13-1(117.75mm,-2.1mm) on Top Copper And Track (117.35mm,-3.65mm)(117.35mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_13-1(117.75mm,-2.1mm) on Top Copper And Track (118.15mm,-3.65mm)(118.15mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_13-2(117.75mm,-3.6mm) on Top Copper And Track (117.35mm,-3.65mm)(117.35mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_13-2(117.75mm,-3.6mm) on Top Copper And Track (117.35mm,-3.65mm)(118.15mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_13-2(117.75mm,-3.6mm) on Top Copper And Track (118.15mm,-3.65mm)(118.15mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_D_LED_14-2(127.65mm,3.6mm) on Top Copper And Track (127.25mm,2.05mm)(127.25mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_14-2(127.65mm,3.6mm) on Top Copper And Track (127.25mm,3.65mm)(128.05mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_14-2(127.65mm,3.6mm) on Top Copper And Track (128.05mm,2.05mm)(128.05mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_16-1(173.25mm,2.1mm) on Top Copper And Track (172.85mm,2.05mm)(172.85mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_16-1(173.25mm,2.1mm) on Top Copper And Track (172.85mm,2.05mm)(173.65mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_16-1(173.25mm,2.1mm) on Top Copper And Track (173.65mm,2.05mm)(173.65mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_D_LED_16-2(173.25mm,3.6mm) on Top Copper And Track (172.85mm,2.05mm)(172.85mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_16-2(173.25mm,3.6mm) on Top Copper And Track (172.85mm,3.65mm)(173.65mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_16-2(173.25mm,3.6mm) on Top Copper And Track (173.65mm,2.05mm)(173.65mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_5-2(-82.05mm,-3.6mm) on Top Copper And Track (-81.65mm,-3.65mm)(-81.65mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_5-2(-82.05mm,-3.6mm) on Top Copper And Track (-82.45mm,-3.65mm)(-81.65mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_5-2(-82.05mm,-3.6mm) on Top Copper And Track (-82.45mm,-3.65mm)(-82.45mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_6-2(-72.15mm,3.6mm) on Top Copper And Track (-71.75mm,2.05mm)(-71.75mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_D_LED_6-2(-72.15mm,3.6mm) on Top Copper And Track (-72.55mm,2.05mm)(-72.55mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_6-2(-72.15mm,3.6mm) on Top Copper And Track (-72.55mm,3.65mm)(-71.75mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_7-1(-36.45mm,-2.1mm) on Top Copper And Track (-36.05mm,-3.65mm)(-36.05mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_7-1(-36.45mm,-2.1mm) on Top Copper And Track (-36.85mm,-2.05mm)(-36.05mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_D_LED_7-1(-36.45mm,-2.1mm) on Top Copper And Track (-36.85mm,-3.65mm)(-36.85mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_7-2(-36.45mm,-3.6mm) on Top Copper And Track (-36.05mm,-3.65mm)(-36.05mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_7-2(-36.45mm,-3.6mm) on Top Copper And Track (-36.85mm,-3.65mm)(-36.05mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_7-2(-36.45mm,-3.6mm) on Top Copper And Track (-36.85mm,-3.65mm)(-36.85mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_8-1(-26.55mm,2.1mm) on Top Copper And Track (-26.15mm,2.05mm)(-26.15mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_8-1(-26.55mm,2.1mm) on Top Copper And Track (-26.95mm,2.05mm)(-26.15mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_8-1(-26.55mm,2.1mm) on Top Copper And Track (-26.95mm,2.05mm)(-26.95mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_9-2(26.55mm,-3.6mm) on Top Copper And Track (26.15mm,-3.65mm)(26.15mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_9-2(26.55mm,-3.6mm) on Top Copper And Track (26.15mm,-3.65mm)(26.95mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_D_LED_9-2(26.55mm,-3.6mm) on Top Copper And Track (26.95mm,-3.65mm)(26.95mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_DEBUG_P-1(1.3mm,-10.95mm) on Top Copper And Track (0.9mm,-10.9mm)(1.7mm,-10.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_DEBUG_P-1(1.3mm,-10.95mm) on Top Copper And Track (0.9mm,-12.5mm)(0.9mm,-10.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_DEBUG_P-1(1.3mm,-10.95mm) on Top Copper And Track (1.7mm,-12.5mm)(1.7mm,-10.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IMA_N-1(-3.9mm,4.45mm) on Top Copper And Track (-3.5mm,2.9mm)(-3.5mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_IMA_N-1(-3.9mm,4.45mm) on Top Copper And Track (-4.3mm,2.9mm)(-4.3mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IMA_N-1(-3.9mm,4.45mm) on Top Copper And Track (-4.3mm,4.5mm)(-3.5mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IMA_N-2(-3.9mm,2.95mm) on Top Copper And Track (-3.5mm,2.9mm)(-3.5mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IMA_N-2(-3.9mm,2.95mm) on Top Copper And Track (-4.3mm,2.9mm)(-3.5mm,2.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IMA_N-2(-3.9mm,2.95mm) on Top Copper And Track (-4.3mm,2.9mm)(-4.3mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_12-2(80.8mm,2.1mm) on Top Copper And Track (80.4mm,2.05mm)(80.4mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_12-2(80.8mm,2.1mm) on Top Copper And Track (80.4mm,2.05mm)(81.2mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_12-2(80.8mm,2.1mm) on Top Copper And Track (81.2mm,2.05mm)(81.2mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_13-1(119mm,-3.6mm) on Top Copper And Track (118.6mm,-3.65mm)(118.6mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_13-1(119mm,-3.6mm) on Top Copper And Track (118.6mm,-3.65mm)(119.4mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_13-1(119mm,-3.6mm) on Top Copper And Track (119.4mm,-3.65mm)(119.4mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_14-1(126.4mm,3.6mm) on Top Copper And Track (126.8mm,2.05mm)(126.8mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Input_14-1(126.4mm,3.6mm) on Top Copper And Track (126mm,2.05mm)(126mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_14-1(126.4mm,3.6mm) on Top Copper And Track (126mm,3.65mm)(126.8mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_14-2(126.4mm,2.1mm) on Top Copper And Track (126.8mm,2.05mm)(126.8mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_14-2(126.4mm,2.1mm) on Top Copper And Track (126mm,2.05mm)(126.8mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_14-2(126.4mm,2.1mm) on Top Copper And Track (126mm,2.05mm)(126mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_15-2(164.6mm,-2.1mm) on Top Copper And Track (164.2mm,-2.05mm)(165mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Input_15-2(164.6mm,-2.1mm) on Top Copper And Track (164.2mm,-3.65mm)(164.2mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_15-2(164.6mm,-2.1mm) on Top Copper And Track (165mm,-3.65mm)(165mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Input_16-1(172mm,3.6mm) on Top Copper And Track (171.6mm,2.05mm)(171.6mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_16-1(172mm,3.6mm) on Top Copper And Track (171.6mm,3.65mm)(172.4mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_16-1(172mm,3.6mm) on Top Copper And Track (172.4mm,2.05mm)(172.4mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_2-1(-164.6mm,3.6mm) on Top Copper And Track (-164.2mm,2.05mm)(-164.2mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Input_2-1(-164.6mm,3.6mm) on Top Copper And Track (-165mm,2.05mm)(-165mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_2-1(-164.6mm,3.6mm) on Top Copper And Track (-165mm,3.65mm)(-164.2mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_3-2(-126.4mm,-2.1mm) on Top Copper And Track (-126.8mm,-2.05mm)(-126mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Input_3-2(-126.4mm,-2.1mm) on Top Copper And Track (-126.8mm,-3.65mm)(-126.8mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_3-2(-126.4mm,-2.1mm) on Top Copper And Track (-126mm,-3.65mm)(-126mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_4-2(-119mm,2.1mm) on Top Copper And Track (-118.6mm,2.05mm)(-118.6mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_4-2(-119mm,2.1mm) on Top Copper And Track (-119.4mm,2.05mm)(-118.6mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_4-2(-119mm,2.1mm) on Top Copper And Track (-119.4mm,2.05mm)(-119.4mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_5-1(-80.8mm,-3.6mm) on Top Copper And Track (-80.4mm,-3.65mm)(-80.4mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_5-1(-80.8mm,-3.6mm) on Top Copper And Track (-81.2mm,-3.65mm)(-80.4mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_5-1(-80.8mm,-3.6mm) on Top Copper And Track (-81.2mm,-3.65mm)(-81.2mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_5-2(-80.8mm,-2.1mm) on Top Copper And Track (-80.4mm,-3.65mm)(-80.4mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_5-2(-80.8mm,-2.1mm) on Top Copper And Track (-81.2mm,-2.05mm)(-80.4mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Input_5-2(-80.8mm,-2.1mm) on Top Copper And Track (-81.2mm,-3.65mm)(-81.2mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Input_6-1(-73.4mm,3.6mm) on Top Copper And Track (-73.8mm,2.05mm)(-73.8mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_6-1(-73.4mm,3.6mm) on Top Copper And Track (-73.8mm,3.65mm)(-73mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_6-1(-73.4mm,3.6mm) on Top Copper And Track (-73mm,2.05mm)(-73mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_6-2(-73.4mm,2.1mm) on Top Copper And Track (-73.8mm,2.05mm)(-73.8mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_6-2(-73.4mm,2.1mm) on Top Copper And Track (-73.8mm,2.05mm)(-73mm,2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_6-2(-73.4mm,2.1mm) on Top Copper And Track (-73mm,2.05mm)(-73mm,3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_7-1(-35.2mm,-3.6mm) on Top Copper And Track (-34.8mm,-3.65mm)(-34.8mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_7-1(-35.2mm,-3.6mm) on Top Copper And Track (-35.6mm,-3.65mm)(-34.8mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_7-1(-35.2mm,-3.6mm) on Top Copper And Track (-35.6mm,-3.65mm)(-35.6mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_9-1(27.8mm,-3.6mm) on Top Copper And Track (27.4mm,-3.65mm)(27.4mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_9-1(27.8mm,-3.6mm) on Top Copper And Track (27.4mm,-3.65mm)(28.2mm,-3.65mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_9-1(27.8mm,-3.6mm) on Top Copper And Track (28.2mm,-3.65mm)(28.2mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_9-2(27.8mm,-2.1mm) on Top Copper And Track (27.4mm,-2.05mm)(28.2mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Input_9-2(27.8mm,-2.1mm) on Top Copper And Track (27.4mm,-3.65mm)(27.4mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input_9-2(27.8mm,-2.1mm) on Top Copper And Track (28.2mm,-3.65mm)(28.2mm,-2.05mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input1_N-2(-1.9mm,-16.05mm) on Top Copper And Track (-1.5mm,-16.1mm)(-1.5mm,-14.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input1_N-2(-1.9mm,-16.05mm) on Top Copper And Track (-2.3mm,-16.1mm)(-1.5mm,-16.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input1_N-2(-1.9mm,-16.05mm) on Top Copper And Track (-2.3mm,-16.1mm)(-2.3mm,-14.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input1_P-2(0.42mm,-3.06mm) on Top Copper And Track (0.02mm,-3.01mm)(0.82mm,-3.01mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Input1_P-2(0.42mm,-3.06mm) on Top Copper And Track (0.02mm,-4.61mm)(0.02mm,-3.01mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Input1_P-2(0.42mm,-3.06mm) on Top Copper And Track (0.82mm,-4.61mm)(0.82mm,-3.01mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_N-1(-6.3mm,4.45mm) on Top Copper And Track (-5.9mm,2.9mm)(-5.9mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_IPA_N-1(-6.3mm,4.45mm) on Top Copper And Track (-6.7mm,2.9mm)(-6.7mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_N-1(-6.3mm,4.45mm) on Top Copper And Track (-6.7mm,4.5mm)(-5.9mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_N-2(-6.3mm,2.95mm) on Top Copper And Track (-5.9mm,2.9mm)(-5.9mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_N-2(-6.3mm,2.95mm) on Top Copper And Track (-6.7mm,2.9mm)(-5.9mm,2.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_N-2(-6.3mm,2.95mm) on Top Copper And Track (-6.7mm,2.9mm)(-6.7mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_IPA_P-1(3.6mm,4.45mm) on Top Copper And Track (3.2mm,2.9mm)(3.2mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_P-1(3.6mm,4.45mm) on Top Copper And Track (3.2mm,4.5mm)(4mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_P-1(3.6mm,4.45mm) on Top Copper And Track (4mm,2.9mm)(4mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_P-2(3.6mm,2.95mm) on Top Copper And Track (3.2mm,2.9mm)(3.2mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_P-2(3.6mm,2.95mm) on Top Copper And Track (3.2mm,2.9mm)(4mm,2.9mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_IPA_P-2(3.6mm,2.95mm) on Top Copper And Track (4mm,2.9mm)(4mm,4.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_N-1(-7.9mm,-19.75mm) on Bottom Copper And Track (-7.95mm,-19.35mm)(-6.35mm,-19.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_N-1(-7.9mm,-19.75mm) on Bottom Copper And Track (-7.95mm,-20.15mm)(-6.35mm,-20.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_N-1(-7.9mm,-19.75mm) on Bottom Copper And Track (-7.95mm,-20.15mm)(-7.95mm,-19.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R_Temp1_N-1(-7.9mm,-19.75mm) on Bottom Copper And Track (-8.6mm,-21.3mm)(-8.6mm,-19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R_Temp1_N-1(-7.9mm,-19.75mm) on Bottom Copper And Track (-9.4mm,-19.7mm)(-8.6mm,-19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_N-2(-6.4mm,-19.75mm) on Bottom Copper And Track (-6.35mm,-20.15mm)(-6.35mm,-19.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_N-2(-6.4mm,-19.75mm) on Bottom Copper And Track (-7.95mm,-19.35mm)(-6.35mm,-19.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Temp1_N-2(-6.4mm,-19.75mm) on Bottom Copper And Track (-7.95mm,-20.15mm)(-6.35mm,-20.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_P-1(6.25mm,-3.25mm) on Bottom Copper And Track (4.7mm,-2.85mm)(6.3mm,-2.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Temp1_P-1(6.25mm,-3.25mm) on Bottom Copper And Track (4.7mm,-3.65mm)(6.3mm,-3.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_P-1(6.25mm,-3.25mm) on Bottom Copper And Track (6.3mm,-3.65mm)(6.3mm,-2.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_P-2(4.75mm,-3.25mm) on Bottom Copper And Track (4.7mm,-2.85mm)(6.3mm,-2.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_P-2(4.75mm,-3.25mm) on Bottom Copper And Track (4.7mm,-3.65mm)(4.7mm,-2.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp1_P-2(4.75mm,-3.25mm) on Bottom Copper And Track (4.7mm,-3.65mm)(6.3mm,-3.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp3_P-2(8.75mm,-2.25mm) on Bottom Copper And Track (8.7mm,-1.85mm)(10.3mm,-1.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp3_P-2(8.75mm,-2.25mm) on Bottom Copper And Track (8.7mm,-2.65mm)(10.3mm,-2.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp3_P-2(8.75mm,-2.25mm) on Bottom Copper And Track (8.7mm,-2.65mm)(8.7mm,-1.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp4_N-2(-6.4mm,-11.5mm) on Bottom Copper And Track (-6.35mm,-11.9mm)(-6.35mm,-11.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp4_N-2(-6.4mm,-11.5mm) on Bottom Copper And Track (-7.95mm,-11.1mm)(-6.35mm,-11.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Temp4_N-2(-6.4mm,-11.5mm) on Bottom Copper And Track (-7.95mm,-11.9mm)(-6.35mm,-11.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp4_P-1(10.25mm,-5.25mm) on Bottom Copper And Track (10.3mm,-5.65mm)(10.3mm,-4.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp4_P-1(10.25mm,-5.25mm) on Bottom Copper And Track (8.7mm,-4.85mm)(10.3mm,-4.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_Temp4_P-1(10.25mm,-5.25mm) on Bottom Copper And Track (8.7mm,-5.65mm)(10.3mm,-5.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp4_P-2(8.75mm,-5.25mm) on Bottom Copper And Track (8.7mm,-4.85mm)(10.3mm,-4.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp4_P-2(8.75mm,-5.25mm) on Bottom Copper And Track (8.7mm,-5.65mm)(10.3mm,-5.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_Temp4_P-2(8.75mm,-5.25mm) on Bottom Copper And Track (8.7mm,-5.65mm)(8.7mm,-4.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_TUNE_10-1(47.275mm,12.2mm) on Top Copper And Track (45.725mm,11.8mm)(47.325mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_10-1(47.275mm,12.2mm) on Top Copper And Track (45.725mm,12.6mm)(47.325mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_10-1(47.275mm,12.2mm) on Top Copper And Track (47.325mm,11.8mm)(47.325mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_10-2(45.775mm,12.2mm) on Top Copper And Track (45.725mm,11.8mm)(45.725mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_10-2(45.775mm,12.2mm) on Top Copper And Track (45.725mm,11.8mm)(47.325mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_10-2(45.775mm,12.2mm) on Top Copper And Track (45.725mm,12.6mm)(47.325mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_11-1(61.325mm,-12.2mm) on Top Copper And Track (61.275mm,-11.8mm)(62.875mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_11-1(61.325mm,-12.2mm) on Top Copper And Track (61.275mm,-12.6mm)(61.275mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_11-1(61.325mm,-12.2mm) on Top Copper And Track (61.275mm,-12.6mm)(62.875mm,-12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_11-2(62.825mm,-12.2mm) on Top Copper And Track (61.275mm,-11.8mm)(62.875mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_TUNE_11-2(62.825mm,-12.2mm) on Top Copper And Track (61.275mm,-12.6mm)(62.875mm,-12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_11-2(62.825mm,-12.2mm) on Top Copper And Track (62.875mm,-12.6mm)(62.875mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_1-2(-182.575mm,-12.2mm) on Top Copper And Track (-182.525mm,-12.6mm)(-182.525mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_1-2(-182.575mm,-12.2mm) on Top Copper And Track (-184.125mm,-11.8mm)(-182.525mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_TUNE_1-2(-182.575mm,-12.2mm) on Top Copper And Track (-184.125mm,-12.6mm)(-182.525mm,-12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_TUNE_12-1(92.875mm,12.2mm) on Top Copper And Track (91.325mm,11.8mm)(92.925mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_12-1(92.875mm,12.2mm) on Top Copper And Track (91.325mm,12.6mm)(92.925mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_12-1(92.875mm,12.2mm) on Top Copper And Track (92.925mm,11.8mm)(92.925mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_13-2(108.425mm,-12.2mm) on Top Copper And Track (106.875mm,-11.8mm)(108.475mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_TUNE_13-2(108.425mm,-12.2mm) on Top Copper And Track (106.875mm,-12.6mm)(108.475mm,-12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_13-2(108.425mm,-12.2mm) on Top Copper And Track (108.475mm,-12.6mm)(108.475mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_15-1(152.525mm,-12.2mm) on Top Copper And Track (152.475mm,-11.8mm)(154.075mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_15-1(152.525mm,-12.2mm) on Top Copper And Track (152.475mm,-12.6mm)(152.475mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_15-1(152.525mm,-12.2mm) on Top Copper And Track (152.475mm,-12.6mm)(154.075mm,-12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_16-2(182.575mm,12.2mm) on Top Copper And Track (182.525mm,11.8mm)(182.525mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_16-2(182.575mm,12.2mm) on Top Copper And Track (182.525mm,11.8mm)(184.125mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_16-2(182.575mm,12.2mm) on Top Copper And Track (182.525mm,12.6mm)(184.125mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_2-1(-152.525mm,12.2mm) on Top Copper And Track (-152.475mm,11.8mm)(-152.475mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_TUNE_2-1(-152.525mm,12.2mm) on Top Copper And Track (-154.075mm,11.8mm)(-152.475mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_2-1(-152.525mm,12.2mm) on Top Copper And Track (-154.075mm,12.6mm)(-152.475mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_2-2(-154.025mm,12.2mm) on Top Copper And Track (-154.075mm,11.8mm)(-152.475mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_2-2(-154.025mm,12.2mm) on Top Copper And Track (-154.075mm,11.8mm)(-154.075mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_2-2(-154.025mm,12.2mm) on Top Copper And Track (-154.075mm,12.6mm)(-152.475mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_3-1(-138.475mm,-12.2mm) on Top Copper And Track (-138.525mm,-11.8mm)(-136.925mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_3-1(-138.475mm,-12.2mm) on Top Copper And Track (-138.525mm,-12.6mm)(-136.925mm,-12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_3-1(-138.475mm,-12.2mm) on Top Copper And Track (-138.525mm,-12.6mm)(-138.525mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_4-1(-106.925mm,12.2mm) on Top Copper And Track (-106.875mm,11.8mm)(-106.875mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_TUNE_4-1(-106.925mm,12.2mm) on Top Copper And Track (-108.475mm,11.8mm)(-106.875mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_4-1(-106.925mm,12.2mm) on Top Copper And Track (-108.475mm,12.6mm)(-106.875mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_7-2(-45.775mm,-12.2mm) on Top Copper And Track (-45.725mm,-12.6mm)(-45.725mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_7-2(-45.775mm,-12.2mm) on Top Copper And Track (-47.325mm,-11.8mm)(-45.725mm,-11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_TUNE_7-2(-45.775mm,-12.2mm) on Top Copper And Track (-47.325mm,-12.6mm)(-45.725mm,-12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_8-1(-15.725mm,12.2mm) on Top Copper And Track (-15.675mm,11.8mm)(-15.675mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_TUNE_8-1(-15.725mm,12.2mm) on Top Copper And Track (-17.275mm,11.8mm)(-15.675mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_8-1(-15.725mm,12.2mm) on Top Copper And Track (-17.275mm,12.6mm)(-15.675mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_8-2(-17.225mm,12.2mm) on Top Copper And Track (-17.275mm,11.8mm)(-15.675mm,11.8mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_8-2(-17.225mm,12.2mm) on Top Copper And Track (-17.275mm,11.8mm)(-17.275mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_TUNE_8-2(-17.225mm,12.2mm) on Top Copper And Track (-17.275mm,12.6mm)(-15.675mm,12.6mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_VREGPU_N-1(-11.8mm,8.05mm) on Top Copper And Track (-11.4mm,6.5mm)(-11.4mm,8.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_VREGPU_N-1(-11.8mm,8.05mm) on Top Copper And Track (-12.2mm,6.5mm)(-12.2mm,8.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_VREGPU_N-1(-11.8mm,8.05mm) on Top Copper And Track (-12.2mm,8.1mm)(-11.4mm,8.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R_VREGPU_P-1(0.1mm,8.05mm) on Top Copper And Track (-0.3mm,6.5mm)(-0.3mm,8.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_VREGPU_P-1(0.1mm,8.05mm) on Top Copper And Track (-0.3mm,8.1mm)(0.5mm,8.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_VREGPU_P-1(0.1mm,8.05mm) on Top Copper And Track (0.5mm,6.5mm)(0.5mm,8.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_VREGPU_P-2(0.1mm,6.55mm) on Top Copper And Track (-0.3mm,6.5mm)(-0.3mm,8.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_VREGPU_P-2(0.1mm,6.55mm) on Top Copper And Track (-0.3mm,6.5mm)(0.5mm,6.5mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_VREGPU_P-2(0.1mm,6.55mm) on Top Copper And Track (0.5mm,6.5mm)(0.5mm,8.1mm) on Top Overlay [Top Overlay] to [Top Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4_N-1(-7.9mm,-13mm) on Bottom Copper And Track (-7.95mm,-12.6mm)(-6.35mm,-12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4_N-1(-7.9mm,-13mm) on Bottom Copper And Track (-7.95mm,-13.4mm)(-6.35mm,-13.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4_N-1(-7.9mm,-13mm) on Bottom Copper And Track (-7.95mm,-13.4mm)(-7.95mm,-12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4_N-1(-7.9mm,-13mm) on Bottom Copper And Track (-8.6mm,-13.05mm)(-8.6mm,-11.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4_N-1(-7.9mm,-13mm) on Bottom Copper And Track (-9.4mm,-13.05mm)(-8.6mm,-13.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4_N-2(-6.4mm,-13mm) on Bottom Copper And Track (-6.35mm,-13.4mm)(-6.35mm,-12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4_N-2(-6.4mm,-13mm) on Bottom Copper And Track (-7.95mm,-12.6mm)(-6.35mm,-12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R4_N-2(-6.4mm,-13mm) on Bottom Copper And Track (-7.95mm,-13.4mm)(-6.35mm,-13.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7_N-1(-7.9mm,-21.25mm) on Bottom Copper And Track (-7.95mm,-20.85mm)(-6.35mm,-20.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7_N-1(-7.9mm,-21.25mm) on Bottom Copper And Track (-7.95mm,-21.65mm)(-6.35mm,-21.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7_N-1(-7.9mm,-21.25mm) on Bottom Copper And Track (-7.95mm,-21.65mm)(-7.95mm,-20.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R7_N-1(-7.9mm,-21.25mm) on Bottom Copper And Track (-8.6mm,-21.3mm)(-8.6mm,-19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R7_N-1(-7.9mm,-21.25mm) on Bottom Copper And Track (-9.4mm,-21.3mm)(-8.6mm,-21.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7_N-2(-6.4mm,-21.25mm) on Bottom Copper And Track (-6.35mm,-21.65mm)(-6.35mm,-20.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7_N-2(-6.4mm,-21.25mm) on Bottom Copper And Track (-7.95mm,-20.85mm)(-6.35mm,-20.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R7_N-2(-6.4mm,-21.25mm) on Bottom Copper And Track (-7.95mm,-21.65mm)(-6.35mm,-21.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X_IPMA_N-6(-8.222mm,4.5mm) on Bottom Copper And Track (-9.492mm,5.435mm)(-1.872mm,5.435mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X_IPMA_P-1(3.181mm,13.1mm) on Bottom Copper And Track (1.911mm,12.165mm)(9.531mm,12.165mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X_IPMA_P-3(8.261mm,13.1mm) on Bottom Copper And Track (1.911mm,12.165mm)(9.531mm,12.165mm) on Bottom Overlay [Bottom Overlay] to [Bottom Mask] clearance [0.225mm]
Rule Violations :468

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room 8 (Bounding Region = (259.6mm, 98.475mm, 282.4mm, 163.5mm) (InComponentClass('8'))
Rule Violations :0

Processing Rule : Room 9 (Bounding Region = (297.6mm, 98.5mm, 320.4mm, 163.525mm) (InComponentClass('9'))
Rule Violations :0

Processing Rule : Room 7 (Bounding Region = (236.8mm, 98.475mm, 259.6mm, 163.5mm) (InComponentClass('7'))
Rule Violations :0

Processing Rule : Room 6 (Bounding Region = (214mm, 98.475mm, 236.8mm, 163.5mm) (InComponentClass('6'))
Rule Violations :0

Processing Rule : Room 10 (Bounding Region = (320.4mm, 98.5mm, 343.2mm, 163.525mm) (InComponentClass('10'))
Rule Violations :0

Processing Rule : Room 15 (Bounding Region = (434.4mm, 98.5mm, 457.2mm, 163.525mm) (InComponentClass('15'))
Rule Violations :0

Processing Rule : Room 16 (Bounding Region = (457.2mm, 98.5mm, 480mm, 163.525mm) (InComponentClass('16'))
Rule Violations :0

Processing Rule : Room 11 (Bounding Region = (343.2mm, 98.5mm, 366mm, 163.525mm) (InComponentClass('11'))
Rule Violations :0

Processing Rule : Room 12 (Bounding Region = (366mm, 98.5mm, 388.8mm, 163.525mm) (InComponentClass('12'))
Rule Violations :0

Processing Rule : Room 1 (Bounding Region = (100mm, 98.475mm, 122.8mm, 163.5mm) (InComponentClass('1'))
Rule Violations :0

Processing Rule : Room 14 (Bounding Region = (411.6mm, 98.5mm, 434.4mm, 163.525mm) (InComponentClass('14'))
Rule Violations :0

Processing Rule : Room 13 (Bounding Region = (388.8mm, 98.5mm, 411.6mm, 163.525mm) (InComponentClass('13'))
Rule Violations :0

Processing Rule : Room 2 (Bounding Region = (122.8mm, 98.475mm, 145.6mm, 163.5mm) (InComponentClass('2'))
Rule Violations :0

Processing Rule : Room 5 (Bounding Region = (191.2mm, 98.475mm, 214mm, 163.5mm) (InComponentClass('5'))
Rule Violations :0

Processing Rule : Room 4 (Bounding Region = (168.4mm, 98.475mm, 191.2mm, 163.5mm) (InComponentClass('4'))
Rule Violations :0

Processing Rule : Room 3 (Bounding Region = (145.6mm, 98.475mm, 168.4mm, 163.5mm) (InComponentClass('3'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:12