Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Tue May 13 18:55:55 2025
| Host             : c716872c1152 running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
| Design           : top_level_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.550        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.412        |
| Device Static (W)        | 0.138        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.1         |
| Junction Temperature (C) | 42.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |       11 |       --- |             --- |
| Slice Logic             |    <0.001 |      679 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      153 |     53200 |            0.29 |
|   Register              |    <0.001 |      294 |    106400 |            0.28 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes           |    <0.001 |       12 |     53200 |            0.02 |
|   Others                |     0.000 |      182 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |     17400 |           <0.01 |
| Signals                 |     0.003 |      431 |       --- |             --- |
| MMCM                    |     0.107 |        1 |         4 |           25.00 |
| I/O                     |     0.015 |       15 |       200 |            7.50 |
| PS7                     |     1.280 |        1 |       --- |             --- |
| Static Power            |     0.138 |          |           |                 |
| Total                   |     1.550 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.011 |      0.014 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.077 |       0.063 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.694 |       0.666 |      0.029 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+-----------------------------------------------------------------------------------------+-----------------+
| Clock             | Domain                                                                                  | Constraint (ns) |
+-------------------+-----------------------------------------------------------------------------------------+-----------------+
| clk_10            | top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk_10            |           100.0 |
| clk_fpga_0        | top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                            |            10.0 |
| clk_fpga_1        | top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                            |             5.0 |
| clkfbout          | top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkfbout          |             5.0 |
| gmii_clk_125m_out | top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/gmii_clk_125m_out |             8.0 |
| gmii_clk_25m_out  | top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/gmii_clk_25m_out  |            40.0 |
| gmii_clk_2_5m_out | top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out |           400.0 |
+-------------------+-----------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top_level_wrapper        |     1.411 |
|   top_level_i            |     1.411 |
|     gmii_to_rgmii_0      |     0.128 |
|       U0                 |     0.128 |
|     processing_system7_0 |     1.282 |
|       inst               |     1.282 |
+--------------------------+-----------+


