Command: report datapath > reports/FME_INTER_2_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  09:53:42 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                 Operator   Signedness  Inputs  Outputs CellArea Line Col     Filename    
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_649_29
  module:increment_unsigned_8756
   slow         increment   unsigned   7x1      7          34.32                          
------------------------------------------------------------------------------------------
   add_649_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_664_29
  module:increment_unsigned_8756_23842
   slow         increment   unsigned   7x1      7          34.32                          
------------------------------------------------------------------------------------------
   add_664_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_679_29
  module:increment_unsigned_8759_8760
   slow         increment   unsigned   8x1      8          40.56                          
------------------------------------------------------------------------------------------
   add_679_29       +       unsigned   8x1      8                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  lt_577_18
  module:lt_signed_6158
   slow             <       signed     8x7      1           9.88  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_584_18
  module:lt_signed_6156
   slow             <       signed     8x6      1           7.80  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_591_18
  module:lt_signed_6154
   slow             <       signed     9x8      1           8.84  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S0_add_18_16
  module:add_signed_carry_21_9793
   very_fast        +       signed     12x12x1  12        549.12                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S1_add_18_16
  module:add_signed_carry_9728
   very_fast        +       signed     14x14x1  14        460.72                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21
   very_fast        +       signed     12x12x1  12        555.36                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry
   very_fast        +       signed     14x14x1  14        468.00                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_S10_add_41_28
  module:add_unsigned_carry
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[10].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9774
   very_fast        +       signed     12x12x1  12        555.36                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[10].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[10].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9709
   very_fast        +       signed     14x14x1  14        466.96                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[10].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[10].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23845
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[10].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[11].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9772
   very_fast        +       signed     12x12x1  12        536.64                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[11].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[11].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9707
   very_fast        +       signed     14x14x1  14        461.24                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[11].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[11].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[11].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[12].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9770
   very_fast        +       signed     12x12x1  12        537.16                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[12].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[12].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9705
   very_fast        +       signed     14x14x1  14        470.08                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[12].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[12].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23877
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[12].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[13].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9768
   very_fast        +       signed     12x12x1  12        552.76                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[13].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[13].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9703
   very_fast        +       signed     14x14x1  14        464.36                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[13].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[13].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23876
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[13].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[14].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9766
   very_fast        +       signed     12x12x1  12        543.92                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[14].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[14].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9701
   very_fast        +       signed     14x14x1  14        467.48                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[14].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[14].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23875
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[14].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[15].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9764
   very_fast        +       signed     12x12x1  12        538.20                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[15].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[15].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9699
   very_fast        +       signed     14x14x1  14        475.80                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[15].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[15].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23874
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[15].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[16].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9762
   very_fast        +       signed     12x12x1  12        555.88                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[16].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[16].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9697
   very_fast        +       signed     14x14x1  14        469.56                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[16].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[16].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23873
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[16].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[17].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9760
   very_fast        +       signed     12x12x1  12        539.24                          
------------------------------------------------------------------------------------------
   PUs[17].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[17].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[17].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9695
   very_fast        +       signed     14x14x1  14        463.84                          
------------------------------------------------------------------------------------------
   PUs[17].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[17].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[17].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23872
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[17].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[17].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[18].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9758
   very_fast        +       signed     12x12x1  12        549.64                          
------------------------------------------------------------------------------------------
   PUs[18].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[18].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[18].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9693
   very_fast        +       signed     14x14x1  14        472.68                          
------------------------------------------------------------------------------------------
   PUs[18].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[18].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[18].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23871
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[18].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[18].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[19].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9756
   very_fast        +       signed     12x12x1  12        546.00                          
------------------------------------------------------------------------------------------
   PUs[19].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[19].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[19].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9691
   very_fast        +       signed     14x14x1  14        464.88                          
------------------------------------------------------------------------------------------
   PUs[19].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[19].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[19].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23870
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[19].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[19].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9792
   very_fast        +       signed     12x12x1  12        544.96                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9727
   very_fast        +       signed     14x14x1  14        451.36                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23854
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[20].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9754
   very_fast        +       signed     12x12x1  12        546.52                          
------------------------------------------------------------------------------------------
   PUs[20].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[20].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[20].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9689
   very_fast        +       signed     14x14x1  14        479.44                          
------------------------------------------------------------------------------------------
   PUs[20].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[20].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[20].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23869
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[20].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[20].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[21].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9752
   very_fast        +       signed     12x12x1  12        549.12                          
------------------------------------------------------------------------------------------
   PUs[21].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[21].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[21].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9687
   very_fast        +       signed     14x14x1  14        466.96                          
------------------------------------------------------------------------------------------
   PUs[21].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[21].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[21].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23868
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[21].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[21].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[22].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9750
   very_fast        +       signed     12x12x1  12        536.12                          
------------------------------------------------------------------------------------------
   PUs[22].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[22].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[22].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9685
   very_fast        +       signed     14x14x1  14        476.84                          
------------------------------------------------------------------------------------------
   PUs[22].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[22].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[22].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23867
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[22].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[22].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[23].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9748
   very_fast        +       signed     12x12x1  12        541.32                          
------------------------------------------------------------------------------------------
   PUs[23].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[23].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[23].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9683
   very_fast        +       signed     14x14x1  14        469.56                          
------------------------------------------------------------------------------------------
   PUs[23].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[23].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[23].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23866
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[23].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[23].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[24].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9746
   very_fast        +       signed     12x12x1  12        546.00                          
------------------------------------------------------------------------------------------
   PUs[24].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[24].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[24].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9681
   very_fast        +       signed     14x14x1  14        473.72                          
------------------------------------------------------------------------------------------
   PUs[24].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[24].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[24].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23865
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[24].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[24].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[25].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9744
   very_fast        +       signed     12x12x1  12        541.84                          
------------------------------------------------------------------------------------------
   PUs[25].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[25].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[25].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9679
   very_fast        +       signed     14x14x1  14        485.68                          
------------------------------------------------------------------------------------------
   PUs[25].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[25].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[25].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23864
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[25].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[25].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[26].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9742
   very_fast        +       signed     12x12x1  12        539.24                          
------------------------------------------------------------------------------------------
   PUs[26].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[26].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[26].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9677
   very_fast        +       signed     14x14x1  14        478.92                          
------------------------------------------------------------------------------------------
   PUs[26].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[26].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[26].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23863
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[26].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[26].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[27].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9740
   very_fast        +       signed     12x12x1  12        542.36                          
------------------------------------------------------------------------------------------
   PUs[27].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[27].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[27].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9675
   very_fast        +       signed     14x14x1  14        463.84                          
------------------------------------------------------------------------------------------
   PUs[27].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[27].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[27].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23862
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[27].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[27].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[28].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9738
   very_fast        +       signed     12x12x1  12        539.24                          
------------------------------------------------------------------------------------------
   PUs[28].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[28].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[28].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9673
   very_fast        +       signed     14x14x1  14        472.68                          
------------------------------------------------------------------------------------------
   PUs[28].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[28].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[28].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23861
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[28].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[28].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[29].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9736
   very_fast        +       signed     12x12x1  12        528.32                          
------------------------------------------------------------------------------------------
   PUs[29].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[29].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[29].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9671
   very_fast        +       signed     14x14x1  14        474.76                          
------------------------------------------------------------------------------------------
   PUs[29].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[29].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[29].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23860
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[29].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[29].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9790
   very_fast        +       signed     12x12x1  12        553.28                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9725
   very_fast        +       signed     14x14x1  14        472.68                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23853
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[30].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9734
   very_fast        +       signed     12x12x1  12        529.36                          
------------------------------------------------------------------------------------------
   PUs[30].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[30].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[30].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9669
   very_fast        +       signed     14x14x1  14        463.32                          
------------------------------------------------------------------------------------------
   PUs[30].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[30].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[30].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23859
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[30].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[30].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[31].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9732
   very_fast        +       signed     12x12x1  12        551.72                          
------------------------------------------------------------------------------------------
   PUs[31].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[31].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[31].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9667
   very_fast        +       signed     14x14x1  14        470.60                          
------------------------------------------------------------------------------------------
   PUs[31].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[31].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[31].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23858
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[31].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[31].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[32].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9730
   very_fast        +       signed     12x12x1  12        536.12                          
------------------------------------------------------------------------------------------
   PUs[32].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[32].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[32].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9665
   very_fast        +       signed     14x14x1  14        449.80                          
------------------------------------------------------------------------------------------
   PUs[32].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[32].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[32].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_9815_23857
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[32].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[32].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9788
   very_fast        +       signed     12x12x1  12        544.96                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9723
   very_fast        +       signed     14x14x1  14        468.52                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23852
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9786
   very_fast        +       signed     12x12x1  12        561.60                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9721
   very_fast        +       signed     14x14x1  14        471.64                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23851
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9784
   very_fast        +       signed     12x12x1  12        563.68                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9719
   very_fast        +       signed     14x14x1  14        463.84                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23850
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9782
   very_fast        +       signed     12x12x1  12        550.16                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9717
   very_fast        +       signed     14x14x1  14        458.64                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23849
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9780
   very_fast        +       signed     12x12x1  12        544.44                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9715
   very_fast        +       signed     14x14x1  14        460.72                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23848
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9778
   very_fast        +       signed     12x12x1  12        556.40                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9713
   very_fast        +       signed     14x14x1  14        469.56                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23847
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[9].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_21_9776
   very_fast        +       signed     12x12x1  12        554.84                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[9].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[9].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_9711
   very_fast        +       signed     14x14x1  14        456.04                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[9].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[9].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_23846
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[9].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S1_add_18_10_group_848
   very_fast  csa_and_adder            14x12x16 16        703.04                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S21_add_18_10_group_846
   very_fast  csa_and_adder            14x12x16 16        753.48                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_10__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_10__U_F2_U_S1_add_18_10_group_808
   very_fast  csa_and_adder            14x12x16 16        775.32                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_10__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_10__U_F2_U_S21_add_18_10_group_806
   very_fast  csa_and_adder            14x12x16 16        768.56                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_11__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_11__U_F2_U_S1_add_18_10_group_804
   very_fast  csa_and_adder            14x12x16 16        679.64                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_11__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_11__U_F2_U_S21_add_18_10_group_802
   very_fast  csa_and_adder            14x12x16 16        667.68                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_12__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_12__U_F2_U_S1_add_18_10_group_800
   very_fast  csa_and_adder            14x12x16 16        669.24                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_12__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_12__U_F2_U_S21_add_18_10_group_798
   very_fast  csa_and_adder            14x12x16 16        669.76                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_13__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_13__U_F2_U_S1_add_18_10_group_796
   very_fast  csa_and_adder            14x12x16 16        677.56                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_13__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_13__U_F2_U_S21_add_18_10_group_794
   very_fast  csa_and_adder            14x12x16 16        668.72                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_14__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_14__U_F2_U_S1_add_18_10_group_792
   very_fast  csa_and_adder            14x12x16 16        678.60                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_14__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_14__U_F2_U_S21_add_18_10_group_790
   very_fast  csa_and_adder            14x12x16 16        678.08                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_15__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_15__U_F2_U_S1_add_18_10_group_788
   very_fast  csa_and_adder            14x12x16 16        680.68                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_15__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_15__U_F2_U_S21_add_18_10_group_786
   very_fast  csa_and_adder            14x12x16 16        677.56                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_16__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_16__U_F2_U_S1_add_18_10_group_784
   very_fast  csa_and_adder            14x12x16 16        684.84                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_16__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_16__U_F2_U_S21_add_18_10_group_782
   very_fast  csa_and_adder            14x12x16 16        685.88                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_17__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_17__U_F2_U_S1_add_18_10_group_780
   very_fast  csa_and_adder            14x12x16 16        677.56                          
------------------------------------------------------------------------------------------
   PUs[17].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[17].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[17].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_17__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_17__U_F2_U_S21_add_18_10_group_778
   very_fast  csa_and_adder            14x12x16 16        681.72                          
------------------------------------------------------------------------------------------
   PUs[17].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[17].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[17].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_18__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_18__U_F2_U_S1_add_18_10_group_776
   very_fast  csa_and_adder            14x12x16 16        669.76                          
------------------------------------------------------------------------------------------
   PUs[18].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[18].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[18].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_18__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_18__U_F2_U_S21_add_18_10_group_774
   very_fast  csa_and_adder            14x12x16 16        674.44                          
------------------------------------------------------------------------------------------
   PUs[18].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[18].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[18].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_19__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_19__U_F2_U_S1_add_18_10_group_772
   very_fast  csa_and_adder            14x12x16 16        673.92                          
------------------------------------------------------------------------------------------
   PUs[19].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[19].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[19].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_19__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_19__U_F2_U_S21_add_18_10_group_770
   very_fast  csa_and_adder            14x12x16 16        671.84                          
------------------------------------------------------------------------------------------
   PUs[19].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[19].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[19].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S1_add_18_10_group_844
   very_fast  csa_and_adder            14x12x16 16        777.92                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S21_add_18_10_group_842
   very_fast  csa_and_adder            14x12x16 16        781.04                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_20__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_20__U_F2_U_S1_add_18_10_group_768
   very_fast  csa_and_adder            14x12x16 16        676.00                          
------------------------------------------------------------------------------------------
   PUs[20].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[20].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[20].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_20__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_20__U_F2_U_S21_add_18_10_group_766
   very_fast  csa_and_adder            14x12x16 16        680.16                          
------------------------------------------------------------------------------------------
   PUs[20].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[20].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[20].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_21__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_21__U_F2_U_S1_add_18_10_group_764
   very_fast  csa_and_adder            14x12x16 16        673.92                          
------------------------------------------------------------------------------------------
   PUs[21].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[21].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[21].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_21__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_21__U_F2_U_S21_add_18_10_group_762
   very_fast  csa_and_adder            14x12x16 16        667.68                          
------------------------------------------------------------------------------------------
   PUs[21].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[21].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[21].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_22__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_22__U_F2_U_S1_add_18_10_group_760
   very_fast  csa_and_adder            14x12x16 16        682.76                          
------------------------------------------------------------------------------------------
   PUs[22].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[22].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[22].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_22__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_22__U_F2_U_S21_add_18_10_group_758
   very_fast  csa_and_adder            14x12x16 16        670.80                          
------------------------------------------------------------------------------------------
   PUs[22].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[22].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[22].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_23__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_23__U_F2_U_S1_add_18_10_group_756
   very_fast  csa_and_adder            14x12x16 16        673.40                          
------------------------------------------------------------------------------------------
   PUs[23].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[23].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[23].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_23__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_23__U_F2_U_S21_add_18_10_group_754
   very_fast  csa_and_adder            14x12x16 16        679.12                          
------------------------------------------------------------------------------------------
   PUs[23].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[23].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[23].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_24__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_24__U_F2_U_S1_add_18_10_group_752
   very_fast  csa_and_adder            14x12x16 16        669.24                          
------------------------------------------------------------------------------------------
   PUs[24].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[24].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[24].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_24__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_24__U_F2_U_S21_add_18_10_group_750
   very_fast  csa_and_adder            14x12x16 16        672.36                          
------------------------------------------------------------------------------------------
   PUs[24].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[24].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[24].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_25__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_25__U_F2_U_S1_add_18_10_group_748
   very_fast  csa_and_adder            14x12x16 16        688.48                          
------------------------------------------------------------------------------------------
   PUs[25].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[25].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[25].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_25__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_25__U_F2_U_S21_add_18_10_group_746
   very_fast  csa_and_adder            14x12x16 16        676.00                          
------------------------------------------------------------------------------------------
   PUs[25].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[25].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[25].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_26__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_26__U_F2_U_S1_add_18_10_group_744
   very_fast  csa_and_adder            14x12x16 16        676.00                          
------------------------------------------------------------------------------------------
   PUs[26].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[26].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[26].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_26__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_26__U_F2_U_S21_add_18_10_group_742
   very_fast  csa_and_adder            14x12x16 16        686.92                          
------------------------------------------------------------------------------------------
   PUs[26].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[26].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[26].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_27__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_27__U_F2_U_S1_add_18_10_group_740
   very_fast  csa_and_adder            14x12x16 16        668.20                          
------------------------------------------------------------------------------------------
   PUs[27].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[27].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[27].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_27__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_27__U_F2_U_S21_add_18_10_group_738
   very_fast  csa_and_adder            14x12x16 16        676.00                          
------------------------------------------------------------------------------------------
   PUs[27].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[27].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[27].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_28__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_28__U_F2_U_S1_add_18_10_group_736
   very_fast  csa_and_adder            14x12x16 16        670.28                          
------------------------------------------------------------------------------------------
   PUs[28].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[28].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[28].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_28__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_28__U_F2_U_S21_add_18_10_group_734
   very_fast  csa_and_adder            14x12x16 16        671.32                          
------------------------------------------------------------------------------------------
   PUs[28].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[28].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[28].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_29__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_29__U_F2_U_S1_add_18_10_group_732
   very_fast  csa_and_adder            14x12x16 16        677.56                          
------------------------------------------------------------------------------------------
   PUs[29].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[29].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[29].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_29__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_29__U_F2_U_S21_add_18_10_group_730
   very_fast  csa_and_adder            14x12x16 16        669.24                          
------------------------------------------------------------------------------------------
   PUs[29].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[29].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[29].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S1_add_18_10_group_840
   very_fast  csa_and_adder            14x12x16 16        781.56                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S21_add_18_10_group_838
   very_fast  csa_and_adder            14x12x16 16        765.44                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_30__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_30__U_F2_U_S1_add_18_10_group_728
   very_fast  csa_and_adder            14x12x16 16        669.76                          
------------------------------------------------------------------------------------------
   PUs[30].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[30].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[30].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_30__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_30__U_F2_U_S21_add_18_10_group_726
   very_fast  csa_and_adder            14x12x16 16        677.56                          
------------------------------------------------------------------------------------------
   PUs[30].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[30].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[30].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_31__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_31__U_F2_U_S1_add_18_10_group_724
   very_fast  csa_and_adder            14x12x16 16        664.04                          
------------------------------------------------------------------------------------------
   PUs[31].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[31].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[31].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_31__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_31__U_F2_U_S21_add_18_10_group_722
   very_fast  csa_and_adder            14x12x16 16        669.76                          
------------------------------------------------------------------------------------------
   PUs[31].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[31].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[31].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_32__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_32__U_F2_U_S1_add_18_10_group_720
   very_fast  csa_and_adder            14x12x16 16        685.88                          
------------------------------------------------------------------------------------------
   PUs[32].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[32].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[32].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_32__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_32__U_F2_U_S21_add_18_10_group_718
   very_fast  csa_and_adder            14x12x16 16        665.60                          
------------------------------------------------------------------------------------------
   PUs[32].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[32].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[32].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S1_add_18_10_group_836
   very_fast  csa_and_adder            14x12x16 16        755.56                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S21_add_18_10_group_834
   very_fast  csa_and_adder            14x12x16 16        773.76                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S1_add_18_10_group_832
   very_fast  csa_and_adder            14x12x16 16        776.36                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S21_add_18_10_group_830
   very_fast  csa_and_adder            14x12x16 16        773.24                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_5__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_5__U_F2_U_S1_add_18_10_group_828
   very_fast  csa_and_adder            14x12x16 16        783.12                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_5__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_5__U_F2_U_S21_add_18_10_group_826
   very_fast  csa_and_adder            14x12x16 16        771.68                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_6__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_6__U_F2_U_S1_add_18_10_group_824
   very_fast  csa_and_adder            14x12x16 16        767.00                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_6__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_6__U_F2_U_S21_add_18_10_group_822
   very_fast  csa_and_adder            14x12x16 16        779.48                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_7__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_7__U_F2_U_S1_add_18_10_group_820
   very_fast  csa_and_adder            14x12x16 16        771.68                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_7__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_7__U_F2_U_S21_add_18_10_group_818
   very_fast  csa_and_adder            14x12x16 16        775.32                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_8__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_8__U_F2_U_S1_add_18_10_group_816
   very_fast  csa_and_adder            14x12x16 16        768.04                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_8__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_8__U_F2_U_S21_add_18_10_group_814
   very_fast  csa_and_adder            14x12x16 16        784.16                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_9__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_9__U_F2_U_S1_add_18_10_group_812
   very_fast  csa_and_adder            14x12x16 16        765.44                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_9__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_9__U_F2_U_S21_add_18_10_group_810
   very_fast  csa_and_adder            14x12x16 16        759.20                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[0].U_clip
  gte_446_34
  module:geq_signed_5760_9598
   very_fast        >=      signed     11x9     1          42.64  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[11].U_clip
  gte_446_34
  module:geq_signed_5760_9572
   very_fast        >=      signed     11x9     1          48.88  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[12].U_clip
  gte_446_34
  module:geq_signed_5760_9573
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[14].U_clip
  gte_446_34
  module:geq_signed_5760_9574
   very_fast        >=      signed     11x9     1          42.64  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[15].U_clip
  gte_446_34
  module:geq_signed_5760_9575
   very_fast        >=      signed     11x9     1          42.64  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[17].U_clip
  gte_446_34
  module:geq_signed_5760_9576
   very_fast        >=      signed     11x9     1          48.88  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[18].U_clip
  gte_446_34
  module:geq_signed_5760_9577
   very_fast        >=      signed     11x9     1          42.64  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[20].U_clip
  gte_446_34
  module:geq_signed_5760_9578
   very_fast        >=      signed     11x9     1          48.88  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[21].U_clip
  gte_446_34
  module:geq_signed_5760_9579
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[23].U_clip
  gte_446_34
  module:geq_signed_5760_9580
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[24].U_clip
  gte_446_34
  module:geq_signed_5760_9581
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[26].U_clip
  gte_446_34
  module:geq_signed_5760_9582
   very_fast        >=      signed     11x9     1          42.64  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[27].U_clip
  gte_446_34
  module:geq_signed_5760_9583
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[29].U_clip
  gte_446_34
  module:geq_signed_5760_9584
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[2].U_clip
  gte_446_34
  module:geq_signed_5760_9566
   very_fast        >=      signed     11x9     1          48.88  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[30].U_clip
  gte_446_34
  module:geq_signed_5760_9585
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[32].U_clip
  gte_446_34
  module:geq_signed_5760_9586
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[33].U_clip_gte_446_34
 module:geq_signed_5760_9599
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[35].U_clip_gte_446_34
 module:geq_signed_5760_9601
  very_fast         >=      signed     11x9     1          42.64  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[36].U_clip_gte_446_34
 module:geq_signed_5760_9602
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[38].U_clip_gte_446_34
 module:geq_signed_5760_9604
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[39].U_clip_gte_446_34
 module:geq_signed_5760_9605
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[3].U_clip
  gte_446_34
  module:geq_signed_5760_9567
   very_fast        >=      signed     11x9     1          42.64  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[41].U_clip_gte_446_34
 module:geq_signed_5760_9607
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[42].U_clip_gte_446_34
 module:geq_signed_5760_9608
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[44].U_clip_gte_446_34
 module:geq_signed_5760_9610
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[45].U_clip_gte_446_34
 module:geq_signed_5760_9611
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[47].U_clip_gte_446_34
 module:geq_signed_5760_9613
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[48].U_clip_gte_446_34
 module:geq_signed_5760_9614
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[50].U_clip_gte_446_34
 module:geq_signed_5760_9616
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[51].U_clip_gte_446_34
 module:geq_signed_5760_9617
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[53].U_clip_gte_446_34
 module:geq_signed_5760_9619
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[54].U_clip_gte_446_34
 module:geq_signed_5760_9620
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[56].U_clip_gte_446_34
 module:geq_signed_5760_9622
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[57].U_clip_gte_446_34
 module:geq_signed_5760_9623
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[59].U_clip_gte_446_34
 module:geq_signed_5760_9625
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[5].U_clip
  gte_446_34
  module:geq_signed_5760_9568
   very_fast        >=      signed     11x9     1          42.64  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[60].U_clip_gte_446_34
 module:geq_signed_5760_9626
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[62].U_clip_gte_446_34
 module:geq_signed_5760_9628
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[63].U_clip_gte_446_34
 module:geq_signed_5760_9629
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[65].U_clip_gte_446_34
 module:geq_signed_5760_9631
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[66].U_clip_gte_446_34
 module:geq_signed_5760_9632
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[68].U_clip_gte_446_34
 module:geq_signed_5760_9634
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[69].U_clip_gte_446_34
 module:geq_signed_5760_9635
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[6].U_clip
  gte_446_34
  module:geq_signed_5760_9569
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[71].U_clip_gte_446_34
 module:geq_signed_5760_9637
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[72].U_clip_gte_446_34
 module:geq_signed_5760_9638
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[74].U_clip_gte_446_34
 module:geq_signed_5760_9640
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[75].U_clip_gte_446_34
 module:geq_signed_5760_9641
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[77].U_clip_gte_446_34
 module:geq_signed_5760_9643
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[78].U_clip_gte_446_34
 module:geq_signed_5760_9644
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[80].U_clip_gte_446_34
 module:geq_signed_5760_9646
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[81].U_clip_gte_446_34
 module:geq_signed_5760_9647
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[83].U_clip_gte_446_34
 module:geq_signed_5760_9649
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[84].U_clip_gte_446_34
 module:geq_signed_5760_9650
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[86].U_clip_gte_446_34
 module:geq_signed_5760_9652
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[87].U_clip_gte_446_34
 module:geq_signed_5760_9653
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[89].U_clip_gte_446_34
 module:geq_signed_5760_9655
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[8].U_clip
  gte_446_34
  module:geq_signed_5760_9570
   very_fast        >=      signed     11x9     1          48.88  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[90].U_clip_gte_446_34
 module:geq_signed_5760_9656
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[92].U_clip_gte_446_34
 module:geq_signed_5760_9658
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[93].U_clip_gte_446_34
 module:geq_signed_5760_9659
  very_fast         >=      signed     11x9     1          42.64  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[95].U_clip_gte_446_34
 module:geq_signed_5760_9661
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[96].U_clip_gte_446_34
 module:geq_signed_5760_9662
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[98].U_clip_gte_446_34
 module:geq_signed_5760
  very_fast         >=      signed     11x9     1          42.64  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[9].U_clip
  gte_446_34
  module:geq_signed_5760_9571
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules  85003.88      21.68 
external muxes        0.00       0.00 
others           307062.60      78.32 
--------------------------------------
total            392066.48     100.00 

