

================================================================
== Vivado HLS Report for 'aes128_shift_row_hw'
================================================================
* Date:           Tue Apr  9 22:40:18 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   13|    1|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    0|   12|         4|          -|          -| 0 ~ 3 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     58|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|      44|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      44|    145|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_147_p2        |     +    |      0|  0|  10|           2|           1|
    |sum2_1_fu_127_p2     |     +    |      0|  0|  13|           2|           4|
    |sum2_fu_116_p2       |     +    |      0|  0|  13|           1|           4|
    |sum_fu_105_p2        |     +    |      0|  0|  13|           2|           4|
    |exitcond1_fu_142_p2  |   icmp   |      0|  0|   9|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  58|          10|          16|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_reg_76        |   9|          2|    2|          4|
    |state_address0  |  15|          3|    4|         12|
    |state_address1  |  15|          3|    4|         12|
    |state_d1        |  15|          3|    8|         24|
    +----------------+----+-----------+-----+-----------+
    |Total           |  87|         17|   19|         58|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  5|   0|    5|          0|
    |i_1_reg_181            |  2|   0|    2|          0|
    |i_reg_76               |  2|   0|    2|          0|
    |reg_87                 |  8|   0|    8|          0|
    |state_addr_16_reg_163  |  4|   0|    4|          0|
    |state_addr_17_reg_168  |  4|   0|    4|          0|
    |state_addr_18_reg_173  |  4|   0|    4|          0|
    |state_addr_reg_153     |  4|   0|    4|          0|
    |tmp_4_reg_158          |  3|   0|    3|          0|
    |tmp_reg_186            |  8|   0|    8|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 44|   0|   44|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_start        |  in |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_done         | out |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_idle         | out |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_ready        | out |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|state_address0  | out |    4|  ap_memory |        state        |     array    |
|state_ce0       | out |    1|  ap_memory |        state        |     array    |
|state_we0       | out |    1|  ap_memory |        state        |     array    |
|state_d0        | out |    8|  ap_memory |        state        |     array    |
|state_q0        |  in |    8|  ap_memory |        state        |     array    |
|state_address1  | out |    4|  ap_memory |        state        |     array    |
|state_ce1       | out |    1|  ap_memory |        state        |     array    |
|state_we1       | out |    1|  ap_memory |        state        |     array    |
|state_d1        | out |    8|  ap_memory |        state        |     array    |
|state_q1        |  in |    8|  ap_memory |        state        |     array    |
|state_offset    |  in |    5|   ap_none  |     state_offset    |    scalar    |
|n               |  in |    4|   ap_none  |          n          |    scalar    |
+----------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %n)"   --->   Operation 6 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %state_offset)"   --->   Operation 7 'read' 'state_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_offset_cast3 = zext i5 %state_offset_read to i64"   --->   Operation 8 'zext' 'state_offset_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %state_offset_cast3" [AES_HLS_ECE1155/src/aes_hw.cpp:91]   --->   Operation 9 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i4 %n_read to i3" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 10 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i5 %state_offset_read to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 11 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%sum = add i4 3, %tmp_5" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 12 'add' 'sum' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_cast = zext i4 %sum to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 13 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr [16 x i8]* %state, i64 0, i64 %sum_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 14 'getelementptr' 'state_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%sum2 = add i4 1, %tmp_5" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 15 'add' 'sum2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum2_cast = zext i4 %sum2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 16 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_addr_17 = getelementptr [16 x i8]* %state, i64 0, i64 %sum2_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 17 'getelementptr' 'state_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%sum2_1 = add i4 2, %tmp_5" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 18 'add' 'sum2_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum2_1_cast = zext i4 %sum2_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 19 'zext' 'sum2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_addr_18 = getelementptr [16 x i8]* %state, i64 0, i64 %sum2_1_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 20 'getelementptr' 'state_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i to i3" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 23 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i_cast, %tmp_4" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 24 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 26 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:94]   --->   Operation 28 'load' 'tmp' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 29 'load' 'state_load' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:101]   --->   Operation 30 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:94]   --->   Operation 31 'load' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 32 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 33 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 34 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 34 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 35 [1/1] (2.32ns)   --->   "store i8 %state_load, i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 36 [1/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 36 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 37 [1/1] (2.32ns)   --->   "store i8 %state_load_1, i8* %state_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 38 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 38 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 39 [1/1] (2.32ns)   --->   "store i8 %state_load_2, i8* %state_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 40 [1/1] (2.32ns)   --->   "store i8 %tmp, i8* %state_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ state_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read             (read             ) [ 000000]
state_offset_read  (read             ) [ 000000]
state_offset_cast3 (zext             ) [ 000000]
state_addr         (getelementptr    ) [ 001111]
tmp_4              (trunc            ) [ 001111]
tmp_5              (trunc            ) [ 000000]
sum                (add              ) [ 000000]
sum_cast           (zext             ) [ 000000]
state_addr_16      (getelementptr    ) [ 001111]
sum2               (add              ) [ 000000]
sum2_cast          (zext             ) [ 000000]
state_addr_17      (getelementptr    ) [ 001111]
sum2_1             (add              ) [ 000000]
sum2_1_cast        (zext             ) [ 000000]
state_addr_18      (getelementptr    ) [ 001111]
StgValue_21        (br               ) [ 011111]
i                  (phi              ) [ 001000]
i_cast             (zext             ) [ 000000]
exitcond1          (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i_1                (add              ) [ 011111]
StgValue_27        (br               ) [ 000000]
StgValue_30        (ret              ) [ 000000]
tmp                (load             ) [ 000011]
state_load         (load             ) [ 000010]
StgValue_35        (store            ) [ 000000]
state_load_1       (load             ) [ 000000]
StgValue_37        (store            ) [ 000000]
state_load_2       (load             ) [ 000001]
StgValue_39        (store            ) [ 000000]
StgValue_40        (store            ) [ 000000]
StgValue_41        (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="n_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="4" slack="0"/>
<pin id="28" dir="0" index="1" bw="4" slack="0"/>
<pin id="29" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="state_offset_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="5" slack="0"/>
<pin id="34" dir="0" index="1" bw="5" slack="0"/>
<pin id="35" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_offset_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="state_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="5" slack="0"/>
<pin id="42" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="state_addr_16_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="4" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_16/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="state_addr_17_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_17/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="state_addr_18_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="4" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_18/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="1"/>
<pin id="68" dir="0" index="1" bw="8" slack="1"/>
<pin id="69" dir="0" index="2" bw="0" slack="1"/>
<pin id="71" dir="0" index="4" bw="4" slack="0"/>
<pin id="72" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="73" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
<pin id="74" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp/2 state_load/2 state_load_1/3 state_load_2/3 StgValue_35/4 StgValue_37/4 StgValue_39/5 StgValue_40/5 "/>
</bind>
</comp>

<comp id="76" class="1005" name="i_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="1"/>
<pin id="78" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="2" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="1"/>
<pin id="89" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load state_load_2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_offset_cast3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="state_offset_cast3/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_4_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_5_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sum_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sum_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sum2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sum2_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sum2_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sum2_1_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_1_cast/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="exitcond1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="1"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="state_addr_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="1"/>
<pin id="155" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_4_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="1"/>
<pin id="160" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="state_addr_16_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="2"/>
<pin id="165" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="state_addr_16 "/>
</bind>
</comp>

<comp id="168" class="1005" name="state_addr_17_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_17 "/>
</bind>
</comp>

<comp id="173" class="1005" name="state_addr_18_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="2"/>
<pin id="175" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="state_addr_18 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="2"/>
<pin id="188" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="75"><net_src comp="66" pin="3"/><net_sink comp="66" pin=4"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="66" pin="7"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="95"><net_src comp="32" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="100"><net_src comp="26" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="32" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="101" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="101" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="141"><net_src comp="80" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="80" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="38" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="161"><net_src comp="97" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="166"><net_src comp="45" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="171"><net_src comp="52" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="176"><net_src comp="59" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="184"><net_src comp="147" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="189"><net_src comp="66" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="66" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {4 5 }
 - Input state : 
	Port: aes128_shift_row_hw : state | {2 3 4 }
	Port: aes128_shift_row_hw : state_offset | {1 }
	Port: aes128_shift_row_hw : n | {1 }
  - Chain level:
	State 1
		state_addr : 1
		sum : 1
		sum_cast : 2
		state_addr_16 : 3
		sum2 : 1
		sum2_cast : 2
		state_addr_17 : 3
		sum2_1 : 1
		sum2_1_cast : 2
		state_addr_18 : 3
	State 2
		i_cast : 1
		exitcond1 : 2
		i_1 : 1
		StgValue_27 : 3
	State 3
	State 4
		StgValue_37 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          sum_fu_105          |    0    |    13   |
|    add   |          sum2_fu_116         |    0    |    13   |
|          |         sum2_1_fu_127        |    0    |    13   |
|          |          i_1_fu_147          |    0    |    10   |
|----------|------------------------------|---------|---------|
|   icmp   |       exitcond1_fu_142       |    0    |    9    |
|----------|------------------------------|---------|---------|
|   read   |       n_read_read_fu_26      |    0    |    0    |
|          | state_offset_read_read_fu_32 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   state_offset_cast3_fu_92   |    0    |    0    |
|          |        sum_cast_fu_111       |    0    |    0    |
|   zext   |       sum2_cast_fu_122       |    0    |    0    |
|          |      sum2_1_cast_fu_133      |    0    |    0    |
|          |         i_cast_fu_138        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          tmp_4_fu_97         |    0    |    0    |
|          |         tmp_5_fu_101         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    58   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_1_reg_181     |    2   |
|       i_reg_76      |    2   |
|        reg_87       |    8   |
|state_addr_16_reg_163|    4   |
|state_addr_17_reg_168|    4   |
|state_addr_18_reg_173|    4   |
|  state_addr_reg_153 |    4   |
|    tmp_4_reg_158    |    3   |
|     tmp_reg_186     |    8   |
+---------------------+--------+
|        Total        |   39   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_66 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_66 |  p4  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   39   |   85   |
+-----------+--------+--------+--------+
