Protel Design System Design Rule Check
PCB File : C:\Users\rapha\Documents\Projects\dragonquad-hardware\Dragonquad.PcbDoc
Date     : 10/27/2018
Time     : 10:35:49 PM

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=20mil) (Preferred=5mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.984mil < 10mil) Between Pad C1-1(-109.866mil,356.142mil) on Component Side And Pad U1-7(-47.244mil,352.205mil) on Component Side [Top Solder] Mask Sliver [8.984mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.984mil < 10mil) Between Pad C1-2(-109.866mil,323.858mil) on Component Side And Pad U1-8(-47.244mil,326.614mil) on Component Side [Top Solder] Mask Sliver [8.984mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.591mil < 10mil) Between Pad C14-1(-401.142mil,-50mil) on Component Side And Pad U4-26(-384.213mil,-12.441mil) on Component Side [Top Solder] Mask Sliver [4.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.591mil < 10mil) Between Pad C14-2(-368.858mil,-50mil) on Component Side And Pad U4-26(-384.213mil,-12.441mil) on Component Side [Top Solder] Mask Sliver [4.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.306mil < 10mil) Between Pad C14-2(-368.858mil,-50mil) on Component Side And Pad U4-28(-344.843mil,-12.441mil) on Component Side [Top Solder] Mask Sliver [5.306mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C15_A-1(366.414mil,-511.414mil) on Component Side And Pad C15_A-2(343.586mil,-488.586mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.371mil < 10mil) Between Pad C15_A-1(366.414mil,-511.414mil) on Component Side And Via (375mil,-530mil) from Component Side to Solder Side [Top Solder] Mask Sliver [0.371mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.435mil < 10mil) Between Pad C15_A-1(366.414mil,-511.414mil) on Component Side And Via (390mil,-515mil) from Component Side to Solder Side [Top Solder] Mask Sliver [0.435mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.883mil < 10mil) Between Pad C15_A-2(343.586mil,-488.586mil) on Component Side And Pad C16_A-1(318.586mil,-513.586mil) on Component Side [Top Solder] Mask Sliver [8.883mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.686mil < 10mil) Between Pad C15_A-2(343.586mil,-488.586mil) on Component Side And Pad R6_A-2(317.527mil,-467.473mil) on Component Side [Top Solder] Mask Sliver [6.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.048mil < 10mil) Between Pad C15_A-2(343.586mil,-488.586mil) on Component Side And Via (320mil,-505mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C15_D-1(-353.586mil,-498.586mil) on Component Side And Pad C15_D-2(-376.414mil,-521.414mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.277mil < 10mil) Between Pad C15_D-1(-353.586mil,-498.586mil) on Component Side And Pad C16_D-2(-326.414mil,-478.586mil) on Component Side [Top Solder] Mask Sliver [7.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.883mil < 10mil) Between Pad C15_D-1(-353.586mil,-498.586mil) on Component Side And Pad C17_D-2(-328.586mil,-523.586mil) on Component Side [Top Solder] Mask Sliver [8.883mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.883mil < 10mil) Between Pad C15_D-2(-376.414mil,-521.414mil) on Component Side And Pad C17_D-1(-351.414mil,-546.414mil) on Component Side [Top Solder] Mask Sliver [8.883mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C16_A-1(318.586mil,-513.586mil) on Component Side And Pad C16_A-2(341.414mil,-536.414mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.686mil < 10mil) Between Pad C16_A-1(318.586mil,-513.586mil) on Component Side And Pad R6_A-1(292.473mil,-492.527mil) on Component Side [Top Solder] Mask Sliver [6.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.511mil < 10mil) Between Pad C16_A-1(318.586mil,-513.586mil) on Component Side And Pad R6_A-2(317.527mil,-467.473mil) on Component Side [Top Solder] Mask Sliver [9.511mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.977mil < 10mil) Between Pad C16_A-1(318.586mil,-513.586mil) on Component Side And Via (300mil,-525mil) from Component Side to Solder Side [Top Solder] Mask Sliver [1.977mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C16_D-1(-303.586mil,-501.414mil) on Component Side And Pad C16_D-2(-326.414mil,-478.586mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.277mil < 10mil) Between Pad C16_D-1(-303.586mil,-501.414mil) on Component Side And Pad C17_D-2(-328.586mil,-523.586mil) on Component Side [Top Solder] Mask Sliver [7.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.371mil < 10mil) Between Pad C16_D-1(-303.586mil,-501.414mil) on Component Side And Via (-290mil,-515mil) from Component Side to Solder Side [Top Solder] Mask Sliver [0.371mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.405mil < 10mil) Between Pad C16_D-2(-326.414mil,-478.586mil) on Component Side And Pad C17_D-2(-328.586mil,-523.586mil) on Component Side [Top Solder] Mask Sliver [8.405mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C17_A-1(416.414mil,-561.414mil) on Component Side And Pad C17_A-2(393.586mil,-538.586mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.371mil < 10mil) Between Pad C17_A-1(416.414mil,-561.414mil) on Component Side And Via (430mil,-575mil) from Component Side to Solder Side [Top Solder] Mask Sliver [0.371mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.371mil < 10mil) Between Pad C17_A-2(393.586mil,-538.586mil) on Component Side And Via (375mil,-530mil) from Component Side to Solder Side [Top Solder] Mask Sliver [0.371mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.048mil < 10mil) Between Pad C17_A-2(393.586mil,-538.586mil) on Component Side And Via (375mil,-560mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.435mil < 10mil) Between Pad C17_A-2(393.586mil,-538.586mil) on Component Side And Via (390mil,-515mil) from Component Side to Solder Side [Top Solder] Mask Sliver [0.435mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C17_D-1(-351.414mil,-546.414mil) on Component Side And Pad C17_D-2(-328.586mil,-523.586mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.371mil < 10mil) Between Pad C17_D-1(-351.414mil,-546.414mil) on Component Side And Via (-370mil,-555mil) from Component Side to Solder Side [Top Solder] Mask Sliver [0.371mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C3-1(231.142mil,95mil) on Component Side And Pad C3-2(198.858mil,95mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.276mil < 10mil) Between Pad C3-2(198.858mil,95mil) on Component Side And Pad L1-1(200mil,135.197mil) on Component Side [Top Solder] Mask Sliver [4.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C4-1(280mil,188.858mil) on Component Side And Pad C4-2(280mil,221.142mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.528mil < 10mil) Between Pad C4-1(280mil,188.858mil) on Component Side And Pad C5-1(315mil,188.858mil) on Component Side [Top Solder] Mask Sliver [8.528mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.528mil < 10mil) Between Pad C4-1(280mil,188.858mil) on Component Side And Pad U3-18(300.787mil,147.756mil) on Component Side [Top Solder] Mask Sliver [8.528mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.528mil < 10mil) Between Pad C4-2(280mil,221.142mil) on Component Side And Pad C5-2(315mil,221.142mil) on Component Side [Top Solder] Mask Sliver [8.528mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.764mil < 10mil) Between Pad C6-1(268.858mil,-50mil) on Component Side And Via (270mil,-25mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C7-1(198.858mil,55mil) on Component Side And Pad C7-2(231.142mil,55mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.425mil < 10mil) Between Pad C7-1(198.858mil,55mil) on Component Side And Pad C9-2(225mil,17.559mil) on Component Side [Top Solder] Mask Sliver [7.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.425mil < 10mil) Between Pad C7-2(231.142mil,55mil) on Component Side And Pad C9-2(225mil,17.559mil) on Component Side [Top Solder] Mask Sliver [7.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.29mil < 10mil) Between Pad C7-2(231.142mil,55mil) on Component Side And Pad U3-21(272.244mil,79.843mil) on Component Side [Top Solder] Mask Sliver [9.29mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.528mil < 10mil) Between Pad C7-2(231.142mil,55mil) on Component Side And Pad U3-22(272.244mil,60.157mil) on Component Side [Top Solder] Mask Sliver [8.528mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.528mil < 10mil) Between Pad C7-2(231.142mil,55mil) on Component Side And Pad U3-23(272.244mil,40.472mil) on Component Side [Top Solder] Mask Sliver [8.528mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Pad C8-1(426.142mil,185mil) on Component Side And Pad C8-2(393.858mil,185mil) on Component Side [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.503mil < 10mil) Between Pad C8-1(426.142mil,185mil) on Component Side And Pad U3-13(399.213mil,147.756mil) on Component Side [Top Solder] Mask Sliver [7.503mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.276mil < 10mil) Between Pad C8-2(393.858mil,185mil) on Component Side And Pad U3-13(399.213mil,147.756mil) on Component Side [Top Solder] Mask Sliver [4.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.276mil < 10mil) Between Pad C8-2(393.858mil,185mil) on Component Side And Pad U3-14(379.527mil,147.756mil) on Component Side [Top Solder] Mask Sliver [4.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.661mil < 10mil) Between Pad C9-1(225mil,-37.559mil) on Component Side And Via (210mil,-70mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.795mil < 10mil) Between Pad C9-2(225mil,17.559mil) on Component Side And Pad U3-23(272.244mil,40.472mil) on Component Side [Top Solder] Mask Sliver [6.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.158mil < 10mil) Between Pad L1-1(200mil,135.197mil) on Component Side And Pad U3-19(272.244mil,119.213mil) on Component Side [Top Solder] Mask Sliver [9.158mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.116mil < 10mil) Between Pad R2-2(470mil,177.716mil) on Component Side And Via (490mil,200mil) from Component Side to Solder Side [Top Solder] Mask Sliver [6.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad R3-1(337.284mil,-50mil) on Component Side And Pad U3-2(320.472mil,-7.756mil) on Component Side [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad R3-1(337.284mil,-50mil) on Component Side And Pad U3-3(340.157mil,-7.756mil) on Component Side [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.119mil < 10mil) Between Pad R3-1(337.284mil,-50mil) on Component Side And Pad U3-4(359.842mil,-7.756mil) on Component Side [Top Solder] Mask Sliver [9.119mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad R3-2(372.716mil,-50mil) on Component Side And Pad U3-4(359.842mil,-7.756mil) on Component Side [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad R3-2(372.716mil,-50mil) on Component Side And Pad U3-5(379.527mil,-7.756mil) on Component Side [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad R4-1(470mil,77.284mil) on Component Side And Pad U3-10(427.756mil,79.843mil) on Component Side [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.028mil < 10mil) Between Pad R4-1(470mil,77.284mil) on Component Side And Pad U3-11(427.756mil,99.528mil) on Component Side [Top Solder] Mask Sliver [9.028mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad R4-1(470mil,77.284mil) on Component Side And Pad U3-9(427.756mil,60.157mil) on Component Side [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.425mil < 10mil) Between Pad R4-1(470mil,77.284mil) on Component Side And Via (460mil,55mil) from Component Side to Solder Side [Top Solder] Mask Sliver [4.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad R4-2(470mil,112.716mil) on Component Side And Pad U3-11(427.756mil,99.528mil) on Component Side [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.685mil < 10mil) Between Pad R4-2(470mil,112.716mil) on Component Side And Pad U3-12(427.756mil,119.213mil) on Component Side [Top Solder] Mask Sliver [8.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.57mil < 10mil) Between Pad R6_A-1(292.473mil,-492.527mil) on Component Side And Via (300mil,-525mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.57mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.458mil < 10mil) Between Pad R6_A-1(292.473mil,-492.527mil) on Component Side And Via (320mil,-505mil) from Component Side to Solder Side [Top Solder] Mask Sliver [8.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.57mil < 10mil) Between Pad R6_D-2(-402.473mil,-547.472mil) on Component Side And Via (-370mil,-555mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.57mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U1-1(47.244mil,326.614mil) on Component Side And Pad U1-2(47.244mil,352.205mil) on Component Side [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.081mil < 10mil) Between Pad U1-1(47.244mil,326.614mil) on Component Side And Via (-0.462mil,312.266mil) from Component Side to Solder Side [Top Solder] Mask Sliver [6.081mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U1-2(47.244mil,352.205mil) on Component Side And Pad U1-3(47.244mil,377.795mil) on Component Side [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U1-3(47.244mil,377.795mil) on Component Side And Pad U1-4(47.244mil,403.386mil) on Component Side [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U1-5(-47.244mil,403.386mil) on Component Side And Pad U1-6(-47.244mil,377.795mil) on Component Side [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U1-6(-47.244mil,377.795mil) on Component Side And Pad U1-7(-47.244mil,352.205mil) on Component Side [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U1-7(-47.244mil,352.205mil) on Component Side And Pad U1-8(-47.244mil,326.614mil) on Component Side [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad U1-8(-47.244mil,326.614mil) on Component Side And Via (-0.462mil,312.266mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-11(427.756mil,99.528mil) on Component Side And Pad U3-12(427.756mil,119.213mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.258mil < 10mil) Between Pad U3-12(427.756mil,119.213mil) on Component Side And Pad U3-13(399.213mil,147.756mil) on Component Side [Top Solder] Mask Sliver [1.258mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.622mil < 10mil) Between Pad U3-13(399.213mil,147.756mil) on Component Side And Via (390mil,175mil) from Component Side to Solder Side [Top Solder] Mask Sliver [1.622mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-14(379.527mil,147.756mil) on Component Side And Pad U3-15(359.842mil,147.756mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-19(272.244mil,119.213mil) on Component Side And Pad U3-20(272.244mil,99.528mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-20(272.244mil,99.528mil) on Component Side And Pad U3-21(272.244mil,79.843mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-22(272.244mil,60.157mil) on Component Side And Pad U3-23(272.244mil,40.472mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-3(340.157mil,-7.756mil) on Component Side And Pad U3-4(359.842mil,-7.756mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-4(359.842mil,-7.756mil) on Component Side And Pad U3-5(379.527mil,-7.756mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.606mil < 10mil) Between Pad U3-5(379.527mil,-7.756mil) on Component Side And Via (360mil,2.776mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.606mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.258mil < 10mil) Between Pad U3-6(399.213mil,-7.756mil) on Component Side And Pad U3-7(427.756mil,20.787mil) on Component Side [Top Solder] Mask Sliver [1.258mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.662mil < 10mil) Between Pad U4-25(-403.898mil,-12.441mil) on Component Side And Pad U4-26(-384.213mil,-12.441mil) on Component Side [Top Solder] Mask Sliver [2.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.795mil < 10mil) Between Pad U4-25(-403.898mil,-12.441mil) on Component Side And Pad U4-33(-335mil,85mil) on Component Side [Top Solder] Mask Sliver [6.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.795mil < 10mil) Between Pad U4-26(-384.213mil,-12.441mil) on Component Side And Pad U4-33(-335mil,85mil) on Component Side [Top Solder] Mask Sliver [6.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.661mil < 10mil) Between Pad U4-27(-364.528mil,-12.441mil) on Component Side And Pad U4-28(-344.843mil,-12.441mil) on Component Side [Top Solder] Mask Sliver [2.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.795mil < 10mil) Between Pad U4-27(-364.528mil,-12.441mil) on Component Side And Pad U4-33(-335mil,85mil) on Component Side [Top Solder] Mask Sliver [6.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.795mil < 10mil) Between Pad U4-28(-344.843mil,-12.441mil) on Component Side And Pad U4-33(-335mil,85mil) on Component Side [Top Solder] Mask Sliver [6.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.795mil < 10mil) Between Pad U4-31(-285.787mil,-12.441mil) on Component Side And Pad U4-33(-335mil,85mil) on Component Side [Top Solder] Mask Sliver [6.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.795mil < 10mil) Between Pad U4-32(-266.102mil,-12.441mil) on Component Side And Pad U4-33(-335mil,85mil) on Component Side [Top Solder] Mask Sliver [6.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.585mil < 10mil) Between Pad U5_A-1(536.74mil,-479.982mil) on Component Side And Via (540mil,-450mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.585mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-10(439.304mil,-328.26mil) on Component Side And Pad U5_A-11(425.385mil,-314.341mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U5_A-10(439.304mil,-328.26mil) on Component Side And Pad U5_A-9(453.223mil,-342.179mil) on Component Side [Top Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Pad U5_A-13(343.26mil,-370.018mil) on Component Side And Via (365mil,-360mil) from Component Side to Solder Side [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-14(329.341mil,-410.385mil) on Component Side And Pad U5_A-15(343.26mil,-424.304mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-15(343.26mil,-424.304mil) on Component Side And Pad U5_A-16(357.179mil,-438.223mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-16(357.179mil,-438.223mil) on Component Side And Pad U5_A-17(371.099mil,-452.143mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-16(357.179mil,-438.223mil) on Component Side And Pad U5_A-25(440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-17(371.099mil,-452.143mil) on Component Side And Pad U5_A-18(385.018mil,-466.062mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-17(371.099mil,-452.143mil) on Component Side And Pad U5_A-25(440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-18(385.018mil,-466.062mil) on Component Side And Pad U5_A-19(398.938mil,-479.982mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-18(385.018mil,-466.062mil) on Component Side And Pad U5_A-25(440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-19(398.938mil,-479.982mil) on Component Side And Pad U5_A-20(412.857mil,-493.901mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-19(398.938mil,-479.982mil) on Component Side And Pad U5_A-25(440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-2(550.659mil,-439.615mil) on Component Side And Pad U5_A-3(536.74mil,-425.696mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.486mil < 10mil) Between Pad U5_A-2(550.659mil,-439.615mil) on Component Side And Via (525mil,-435mil) from Component Side to Solder Side [Top Solder] Mask Sliver [7.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.486mil < 10mil) Between Pad U5_A-2(550.659mil,-439.615mil) on Component Side And Via (540mil,-420mil) from Component Side to Solder Side [Top Solder] Mask Sliver [7.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-20(412.857mil,-493.901mil) on Component Side And Pad U5_A-21(426.776mil,-507.821mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-20(412.857mil,-493.901mil) on Component Side And Pad U5_A-25(440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-21(426.776mil,-507.821mil) on Component Side And Pad U5_A-22(440.696mil,-521.74mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-21(426.776mil,-507.821mil) on Component Side And Pad U5_A-25(440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.041mil < 10mil) Between Pad U5_A-21(426.776mil,-507.821mil) on Component Side And Via (435mil,-525mil) from Component Side to Solder Side [Top Solder] Mask Sliver [4.041mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.041mil < 10mil) Between Pad U5_A-21(426.776mil,-507.821mil) on Component Side And Via (450mil,-510mil) from Component Side to Solder Side [Top Solder] Mask Sliver [4.041mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-22(440.696mil,-521.74mil) on Component Side And Pad U5_A-23(454.615mil,-535.66mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.569mil < 10mil) Between Pad U5_A-22(440.696mil,-521.74mil) on Component Side And Via (450mil,-540mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.569mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.569mil < 10mil) Between Pad U5_A-22(440.696mil,-521.74mil) on Component Side And Via (465mil,-525mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.569mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.486mil < 10mil) Between Pad U5_A-23(454.615mil,-535.66mil) on Component Side And Via (435mil,-525mil) from Component Side to Solder Side [Top Solder] Mask Sliver [7.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.486mil < 10mil) Between Pad U5_A-23(454.615mil,-535.66mil) on Component Side And Via (450mil,-510mil) from Component Side to Solder Side [Top Solder] Mask Sliver [7.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.585mil < 10mil) Between Pad U5_A-24(494.982mil,-521.74mil) on Component Side And Via (465mil,-525mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.585mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-25(440mil,-425mil) on Component Side And Pad U5_A-4(522.821mil,-411.776mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-25(440mil,-425mil) on Component Side And Pad U5_A-5(508.901mil,-397.857mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-25(440mil,-425mil) on Component Side And Pad U5_A-6(494.982mil,-383.938mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-25(440mil,-425mil) on Component Side And Pad U5_A-7(481.062mil,-370.018mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-25(440mil,-425mil) on Component Side And Pad U5_A-8(467.143mil,-356.099mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_A-25(440mil,-425mil) on Component Side And Pad U5_A-9(453.223mil,-342.179mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.569mil < 10mil) Between Pad U5_A-3(536.74mil,-425.696mil) on Component Side And Via (540mil,-450mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.569mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.569mil < 10mil) Between Pad U5_A-3(536.74mil,-425.696mil) on Component Side And Via (555mil,-435mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.569mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-4(522.821mil,-411.776mil) on Component Side And Pad U5_A-5(508.901mil,-397.857mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-5(508.901mil,-397.857mil) on Component Side And Pad U5_A-6(494.982mil,-383.938mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-6(494.982mil,-383.938mil) on Component Side And Pad U5_A-7(481.062mil,-370.018mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-7(481.062mil,-370.018mil) on Component Side And Pad U5_A-8(467.143mil,-356.099mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_A-8(467.143mil,-356.099mil) on Component Side And Pad U5_A-9(453.223mil,-342.179mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-10(536.74mil,425.696mil) on Component Side And Pad U5_B-11(550.659mil,439.615mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-10(536.74mil,425.696mil) on Component Side And Pad U5_B-9(522.821mil,411.776mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.464mil < 10mil) Between Pad U5_B-12(536.74mil,479.982mil) on Component Side And Via (515mil,480mil) from Component Side to Solder Side [Top Solder] Mask Sliver [1.464mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Pad U5_B-13(494.982mil,521.74mil) on Component Side And Via (500mil,495mil) from Component Side to Solder Side [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-14(454.615mil,535.659mil) on Component Side And Pad U5_B-15(440.696mil,521.74mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-15(440.696mil,521.74mil) on Component Side And Pad U5_B-16(426.776mil,507.821mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.853mil < 10mil) Between Pad U5_B-15(440.696mil,521.74mil) on Component Side And Via (410mil,530mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.853mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.81mil < 10mil) Between Pad U5_B-15(440.696mil,521.74mil) on Component Side And Via (465mil,498.586mil) from Component Side to Solder Side [Top Solder] Mask Sliver [8.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-16(426.776mil,507.821mil) on Component Side And Pad U5_B-17(412.857mil,493.901mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-16(426.776mil,507.821mil) on Component Side And Pad U5_B-25(440mil,425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.798mil < 10mil) Between Pad U5_B-16(426.776mil,507.821mil) on Component Side And Via (410mil,530mil) from Component Side to Solder Side [Top Solder] Mask Sliver [2.798mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-17(412.857mil,493.901mil) on Component Side And Pad U5_B-18(398.938mil,479.982mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-17(412.857mil,493.901mil) on Component Side And Pad U5_B-25(440mil,425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-18(398.938mil,479.982mil) on Component Side And Pad U5_B-19(385.018mil,466.062mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-18(398.938mil,479.982mil) on Component Side And Pad U5_B-25(440mil,425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-19(385.018mil,466.062mil) on Component Side And Pad U5_B-20(371.099mil,452.143mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-19(385.018mil,466.062mil) on Component Side And Pad U5_B-25(440mil,425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-2(425.385mil,314.341mil) on Component Side And Pad U5_B-3(439.304mil,328.26mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.562mil < 10mil) Between Pad U5_B-2(425.385mil,314.341mil) on Component Side And Via (405mil,310mil) from Component Side to Solder Side [Top Solder] Mask Sliver [3.562mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-20(371.099mil,452.143mil) on Component Side And Pad U5_B-21(357.179mil,438.224mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-20(371.099mil,452.143mil) on Component Side And Pad U5_B-25(440mil,425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-21(357.179mil,438.224mil) on Component Side And Pad U5_B-22(343.26mil,424.304mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-21(357.179mil,438.224mil) on Component Side And Pad U5_B-25(440mil,425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.041mil < 10mil) Between Pad U5_B-21(357.179mil,438.224mil) on Component Side And Via (355mil,415mil) from Component Side to Solder Side [Top Solder] Mask Sliver [4.041mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-22(343.26mil,424.304mil) on Component Side And Pad U5_B-23(329.341mil,410.385mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.569mil < 10mil) Between Pad U5_B-22(343.26mil,424.304mil) on Component Side And Via (340mil,400mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.569mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.098mil < 10mil) Between Pad U5_B-23(329.341mil,410.385mil) on Component Side And Via (325mil,385mil) from Component Side to Solder Side [Top Solder] Mask Sliver [7.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.486mil < 10mil) Between Pad U5_B-23(329.341mil,410.385mil) on Component Side And Via (355mil,415mil) from Component Side to Solder Side [Top Solder] Mask Sliver [7.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.584mil < 10mil) Between Pad U5_B-24(343.26mil,370.018mil) on Component Side And Via (325mil,385mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.584mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.585mil < 10mil) Between Pad U5_B-24(343.26mil,370.018mil) on Component Side And Via (340mil,400mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.585mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-25(440mil,425mil) on Component Side And Pad U5_B-4(453.224mil,342.179mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-25(440mil,425mil) on Component Side And Pad U5_B-5(467.143mil,356.099mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-25(440mil,425mil) on Component Side And Pad U5_B-6(481.062mil,370.018mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-25(440mil,425mil) on Component Side And Pad U5_B-7(494.982mil,383.938mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-25(440mil,425mil) on Component Side And Pad U5_B-8(508.901mil,397.857mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_B-25(440mil,425mil) on Component Side And Pad U5_B-9(522.821mil,411.776mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.538mil < 10mil) Between Pad U5_B-25(440mil,425mil) on Component Side And Via (435mil,340mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.538mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-3(439.304mil,328.26mil) on Component Side And Pad U5_B-4(453.224mil,342.179mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.034mil < 10mil) Between Pad U5_B-3(439.304mil,328.26mil) on Component Side And Via (420mil,325mil) from Component Side to Solder Side [Top Solder] Mask Sliver [2.034mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-4(453.224mil,342.179mil) on Component Side And Pad U5_B-5(467.143mil,356.099mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.506mil < 10mil) Between Pad U5_B-4(453.224mil,342.179mil) on Component Side And Via (435mil,340mil) from Component Side to Solder Side [Top Solder] Mask Sliver [0.506mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-5(467.143mil,356.099mil) on Component Side And Pad U5_B-6(481.062mil,370.018mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-6(481.062mil,370.018mil) on Component Side And Pad U5_B-7(494.982mil,383.938mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-7(494.982mil,383.938mil) on Component Side And Pad U5_B-8(508.901mil,397.857mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_B-8(508.901mil,397.857mil) on Component Side And Pad U5_B-9(522.821mil,411.776mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-10(-536.74mil,-425.696mil) on Component Side And Pad U5_D-11(-550.659mil,-439.615mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-10(-536.74mil,-425.696mil) on Component Side And Pad U5_D-9(-522.821mil,-411.776mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.464mil < 10mil) Between Pad U5_D-12(-536.74mil,-479.982mil) on Component Side And Via (-515mil,-480mil) from Component Side to Solder Side [Top Solder] Mask Sliver [1.464mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Pad U5_D-13(-494.982mil,-521.74mil) on Component Side And Via (-500mil,-495mil) from Component Side to Solder Side [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-14(-454.615mil,-535.659mil) on Component Side And Pad U5_D-15(-440.696mil,-521.74mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-15(-440.696mil,-521.74mil) on Component Side And Pad U5_D-16(-426.776mil,-507.821mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.853mil < 10mil) Between Pad U5_D-15(-440.696mil,-521.74mil) on Component Side And Via (-410mil,-530mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.853mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.81mil < 10mil) Between Pad U5_D-15(-440.696mil,-521.74mil) on Component Side And Via (-465mil,-498.586mil) from Component Side to Solder Side [Top Solder] Mask Sliver [8.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-16(-426.776mil,-507.821mil) on Component Side And Pad U5_D-17(-412.857mil,-493.901mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-16(-426.776mil,-507.821mil) on Component Side And Pad U5_D-25(-440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.798mil < 10mil) Between Pad U5_D-16(-426.776mil,-507.821mil) on Component Side And Via (-410mil,-530mil) from Component Side to Solder Side [Top Solder] Mask Sliver [2.798mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-17(-412.857mil,-493.901mil) on Component Side And Pad U5_D-18(-398.938mil,-479.982mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-17(-412.857mil,-493.901mil) on Component Side And Pad U5_D-25(-440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-18(-398.938mil,-479.982mil) on Component Side And Pad U5_D-19(-385.018mil,-466.062mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-18(-398.938mil,-479.982mil) on Component Side And Pad U5_D-25(-440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-19(-385.018mil,-466.062mil) on Component Side And Pad U5_D-20(-371.099mil,-452.143mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-19(-385.018mil,-466.062mil) on Component Side And Pad U5_D-25(-440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-2(-425.385mil,-314.341mil) on Component Side And Pad U5_D-3(-439.304mil,-328.26mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.562mil < 10mil) Between Pad U5_D-2(-425.385mil,-314.341mil) on Component Side And Via (-405mil,-310mil) from Component Side to Solder Side [Top Solder] Mask Sliver [3.562mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-20(-371.099mil,-452.143mil) on Component Side And Pad U5_D-21(-357.179mil,-438.224mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-20(-371.099mil,-452.143mil) on Component Side And Pad U5_D-25(-440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-21(-357.179mil,-438.224mil) on Component Side And Pad U5_D-22(-343.26mil,-424.304mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-21(-357.179mil,-438.224mil) on Component Side And Pad U5_D-25(-440mil,-425mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.041mil < 10mil) Between Pad U5_D-21(-357.179mil,-438.224mil) on Component Side And Via (-355mil,-415mil) from Component Side to Solder Side [Top Solder] Mask Sliver [4.041mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-22(-343.26mil,-424.304mil) on Component Side And Pad U5_D-23(-329.341mil,-410.385mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.569mil < 10mil) Between Pad U5_D-22(-343.26mil,-424.304mil) on Component Side And Via (-340mil,-400mil) from Component Side to Solder Side [Top Solder] Mask Sliver [5.569mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.098mil < 10mil) Between Pad U5_D-23(-329.341mil,-410.385mil) on Component Side And Via (-325mil,-385mil) from Component Side to Solder Side [Top Solder] Mask Sliver [7.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.486mil < 10mil) Between Pad U5_D-23(-329.341mil,-410.385mil) on Component Side And Via (-355mil,-415mil) from Component Side to Solder Side [Top Solder] Mask Sliver [7.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.584mil < 10mil) Between Pad U5_D-24(-343.26mil,-370.018mil) on Component Side And Via (-325mil,-385mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.584mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.585mil < 10mil) Between Pad U5_D-24(-343.26mil,-370.018mil) on Component Side And Via (-340mil,-400mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.585mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-25(-440mil,-425mil) on Component Side And Pad U5_D-4(-453.224mil,-342.179mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-25(-440mil,-425mil) on Component Side And Pad U5_D-5(-467.143mil,-356.099mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-25(-440mil,-425mil) on Component Side And Pad U5_D-6(-481.062mil,-370.018mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-25(-440mil,-425mil) on Component Side And Pad U5_D-7(-494.982mil,-383.938mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-25(-440mil,-425mil) on Component Side And Pad U5_D-8(-508.901mil,-397.857mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.677mil < 10mil) Between Pad U5_D-25(-440mil,-425mil) on Component Side And Pad U5_D-9(-522.821mil,-411.776mil) on Component Side [Top Solder] Mask Sliver [1.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.538mil < 10mil) Between Pad U5_D-25(-440mil,-425mil) on Component Side And Via (-435mil,-340mil) from Component Side to Solder Side [Top Solder] Mask Sliver [9.538mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-3(-439.304mil,-328.26mil) on Component Side And Pad U5_D-4(-453.224mil,-342.179mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.034mil < 10mil) Between Pad U5_D-3(-439.304mil,-328.26mil) on Component Side And Via (-420mil,-325mil) from Component Side to Solder Side [Top Solder] Mask Sliver [2.034mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-4(-453.224mil,-342.179mil) on Component Side And Pad U5_D-5(-467.143mil,-356.099mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.506mil < 10mil) Between Pad U5_D-4(-453.224mil,-342.179mil) on Component Side And Via (-435mil,-340mil) from Component Side to Solder Side [Top Solder] Mask Sliver [0.506mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-5(-467.143mil,-356.099mil) on Component Side And Pad U5_D-6(-481.062mil,-370.018mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-6(-481.062mil,-370.018mil) on Component Side And Pad U5_D-7(-494.982mil,-383.938mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-7(-494.982mil,-383.938mil) on Component Side And Pad U5_D-8(-508.901mil,-397.857mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U5_D-8(-508.901mil,-397.857mil) on Component Side And Pad U5_D-9(-522.821mil,-411.776mil) on Component Side [Top Solder] Mask Sliver [3.843mil]
Rule Violations :224

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.336mil < 10mil) Between Arc (236.693mil,-34.882mil) on Bottom Overlay And Pad L2-1(237.913mil,-5mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.336mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.29mil < 10mil) Between Arc (236.693mil,-34.882mil) on Bottom Overlay And Pad U6-1(254.409mil,-51.614mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [8.29mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (268.307mil,-43.189mil) on Top Overlay And Pad C6-1(268.858mil,-50mil) on Component Side [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.291mil < 10mil) Between Arc (-342.087mil,7.441mil) on Bottom Overlay And Pad R9-1(-354.39mil,30mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [8.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.285mil < 10mil) Between Arc (59.055mil,-410.315mil) on Bottom Overlay And Pad D7-1(46.26mil,-430mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C10-1(1003.586mil,-1026.414mil) on Solder Side And Track (1007.931mil,-1007.927mil)(1022.073mil,-1022.069mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C10-2(1026.414mil,-1003.586mil) on Solder Side And Track (1007.931mil,-1007.927mil)(1022.073mil,-1022.069mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C1-1(-109.866mil,356.142mil) on Component Side And Track (-119.866mil,339.997mil)(-99.866mil,339.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C11-1(1026.414mil,1003.586mil) on Solder Side And Track (1007.927mil,1007.931mil)(1022.069mil,1022.073mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C11-2(1003.586mil,1026.414mil) on Solder Side And Track (1007.927mil,1007.931mil)(1022.069mil,1022.073mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C1-2(-109.866mil,323.858mil) on Component Side And Track (-119.866mil,339.997mil)(-99.866mil,339.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C12-1(-1003.586mil,1026.414mil) on Solder Side And Track (-1022.073mil,1022.069mil)(-1007.931mil,1007.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C12-2(-1026.414mil,1003.586mil) on Solder Side And Track (-1022.073mil,1022.069mil)(-1007.931mil,1007.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C13-1(-1026.414mil,-1003.586mil) on Solder Side And Track (-1022.069mil,-1022.073mil)(-1007.927mil,-1007.931mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C13-2(-1003.586mil,-1026.414mil) on Solder Side And Track (-1022.069mil,-1022.073mil)(-1007.927mil,-1007.931mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C14-1(-401.142mil,-50mil) on Component Side And Track (-384.997mil,-60mil)(-384.997mil,-40mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C14-2(-368.858mil,-50mil) on Component Side And Track (-384.997mil,-60mil)(-384.997mil,-40mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C15_A-1(366.414mil,-511.414mil) on Component Side And Track (347.927mil,-507.069mil)(362.069mil,-492.926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C15_A-2(343.586mil,-488.586mil) on Component Side And Track (347.927mil,-507.069mil)(362.069mil,-492.926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C15_B-1(353.586mil,498.586mil) on Component Side And Track (357.931mil,517.073mil)(372.074mil,502.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C15_B-2(376.414mil,521.414mil) on Component Side And Track (357.931mil,517.073mil)(372.074mil,502.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C15_C-1(-366.414mil,511.414mil) on Component Side And Track (-362.069mil,492.926mil)(-347.926mil,507.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C15_C-2(-343.586mil,488.586mil) on Component Side And Track (-362.069mil,492.926mil)(-347.926mil,507.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C15_D-1(-353.586mil,-498.586mil) on Component Side And Track (-372.074mil,-502.931mil)(-357.931mil,-517.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C15_D-2(-376.414mil,-521.414mil) on Component Side And Track (-372.074mil,-502.931mil)(-357.931mil,-517.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C16_A-1(318.586mil,-513.586mil) on Component Side And Track (322.931mil,-532.073mil)(337.074mil,-517.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C16_A-2(341.414mil,-536.414mil) on Component Side And Track (322.931mil,-532.073mil)(337.074mil,-517.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C16_B-1(303.586mil,501.414mil) on Component Side And Track (307.931mil,482.926mil)(322.074mil,497.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C16_B-2(326.414mil,478.586mil) on Component Side And Track (307.931mil,482.926mil)(322.074mil,497.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C16_C-1(-416.414mil,561.414mil) on Component Side And Track (-412.069mil,542.927mil)(-397.926mil,557.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C16_C-2(-393.586mil,538.586mil) on Component Side And Track (-412.069mil,542.927mil)(-397.926mil,557.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C16_D-1(-303.586mil,-501.414mil) on Component Side And Track (-322.074mil,-497.069mil)(-307.931mil,-482.926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16_D-2(-326.414mil,-478.586mil) on Component Side And Text "C17_D" (-375mil,-467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C16_D-2(-326.414mil,-478.586mil) on Component Side And Track (-322.074mil,-497.069mil)(-307.931mil,-482.926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C17_A-1(416.414mil,-561.414mil) on Component Side And Track (397.927mil,-557.069mil)(412.069mil,-542.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C17_A-2(393.586mil,-538.586mil) on Component Side And Track (397.927mil,-557.069mil)(412.069mil,-542.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17_B-1(351.414mil,546.414mil) on Component Side And Text "C16_B" (280mil,558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C17_B-1(351.414mil,546.414mil) on Component Side And Track (332.926mil,542.069mil)(347.069mil,527.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C17_B-2(328.586mil,523.586mil) on Component Side And Track (332.926mil,542.069mil)(347.069mil,527.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C17_C-1(-318.586mil,513.586mil) on Component Side And Track (-337.074mil,517.931mil)(-322.931mil,532.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17_C-2(-341.414mil,536.414mil) on Component Side And Text "R6_C" (-339.415mil,548.25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C17_C-2(-341.414mil,536.414mil) on Component Side And Track (-337.074mil,517.931mil)(-322.931mil,532.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C17_D-1(-351.414mil,-546.414mil) on Component Side And Track (-347.069mil,-527.927mil)(-332.926mil,-542.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C17_D-2(-328.586mil,-523.586mil) on Component Side And Track (-347.069mil,-527.927mil)(-332.926mil,-542.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C2-1(-145.276mil,356.142mil) on Component Side And Track (-155.276mil,339.997mil)(-135.276mil,339.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.579mil < 10mil) Between Pad C21-1(-231.457mil,-205mil) on Solder Side And Text "C20" (-210mil,-184.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.579mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C21-1(-231.457mil,-205mil) on Solder Side And Text "C23" (-214.315mil,-194mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C21-1(-231.457mil,-205mil) on Solder Side And Track (-215.312mil,-215mil)(-215.312mil,-195mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.464mil < 10mil) Between Pad C21-2(-199.173mil,-205mil) on Solder Side And Text "C20" (-210mil,-184.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.198mil < 10mil) Between Pad C21-2(-199.173mil,-205mil) on Solder Side And Text "C23" (-214.315mil,-194mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C21-2(-199.173mil,-205mil) on Solder Side And Text "R10" (-144.229mil,-194.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C21-2(-199.173mil,-205mil) on Solder Side And Track (-215.312mil,-215mil)(-215.312mil,-195mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(-145.276mil,323.858mil) on Component Side And Text "U2" (-168mil,293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C2-2(-145.276mil,323.858mil) on Component Side And Track (-155.276mil,339.997mil)(-135.276mil,339.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C22-1(-265mil,-246.142mil) on Solder Side And Track (-275mil,-229.997mil)(-255mil,-229.997mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.516mil < 10mil) Between Pad C22-2(-265mil,-213.858mil) on Solder Side And Text "C23" (-214.315mil,-194mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C22-2(-265mil,-213.858mil) on Solder Side And Track (-275mil,-229.997mil)(-255mil,-229.997mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C23-1(-230.315mil,-238.858mil) on Solder Side And Track (-240.315mil,-255.003mil)(-220.315mil,-255.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C23-2(-230.315mil,-271.142mil) on Solder Side And Track (-240.315mil,-255.003mil)(-220.315mil,-255.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.375mil < 10mil) Between Pad C24-1(-285mil,61.142mil) on Solder Side And Text "R9" (-306mil,76mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.375mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C24-1(-285mil,61.142mil) on Solder Side And Track (-295mil,44.997mil)(-275mil,44.997mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C24-2(-285mil,28.858mil) on Solder Side And Track (-295mil,44.997mil)(-275mil,44.997mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C26-1(1.142mil,-35mil) on Component Side And Track (-15.003mil,-45mil)(-15.003mil,-25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C26-2(-31.142mil,-35mil) on Component Side And Track (-15.003mil,-45mil)(-15.003mil,-25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C27-1(-55.118mil,-440mil) on Component Side And Track (-25mil,-410mil)(25mil,-410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C27-1(-55.118mil,-440mil) on Component Side And Track (-25mil,-470mil)(-25mil,-410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C27-1(-55.118mil,-440mil) on Component Side And Track (-25mil,-470mil)(25mil,-470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.931mil < 10mil) Between Pad C27-2(55.118mil,-440mil) on Component Side And Track (-25mil,-410mil)(25mil,-410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.931mil < 10mil) Between Pad C27-2(55.118mil,-440mil) on Component Side And Track (25mil,-470mil)(25mil,-410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C27-2(55.118mil,-440mil) on Component Side And Track (-25mil,-470mil)(25mil,-470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.098mil < 10mil) Between Pad C3-1(231.142mil,95mil) on Component Side And Text "C7" (184mil,101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(231.142mil,95mil) on Component Side And Text "C9" (204mil,66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C3-1(231.142mil,95mil) on Component Side And Track (214.997mil,85mil)(214.997mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(198.858mil,95mil) on Component Side And Text "C7" (184mil,101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(198.858mil,95mil) on Component Side And Text "C9" (204mil,66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C3-2(198.858mil,95mil) on Component Side And Track (214.997mil,85mil)(214.997mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(280mil,188.858mil) on Component Side And Text "U3" (251mil,199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C4-1(280mil,188.858mil) on Component Side And Track (270mil,205.003mil)(290mil,205.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(280mil,221.142mil) on Component Side And Text "U3" (251mil,199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C4-2(280mil,221.142mil) on Component Side And Track (270mil,205.003mil)(290mil,205.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C5-1(315mil,188.858mil) on Component Side And Track (305mil,205.003mil)(325mil,205.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C5-2(315mil,221.142mil) on Component Side And Track (305mil,205.003mil)(325mil,205.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad C6-1(268.858mil,-50mil) on Component Side And Track (285.003mil,-60mil)(285.003mil,-40mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C6-2(301.142mil,-50mil) on Component Side And Track (285.003mil,-60mil)(285.003mil,-40mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(231.142mil,55mil) on Component Side And Text "C9" (204mil,66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.8mil < 10mil) Between Pad C7-2(231.142mil,55mil) on Component Side And Track (215.003mil,45mil)(215.003mil,65mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.807mil < 10mil) Between Pad C8-1(426.142mil,185mil) on Component Side And Track (409.997mil,175mil)(409.997mil,195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.796mil < 10mil) Between Pad C8-2(393.858mil,185mil) on Component Side And Track (409.997mil,175mil)(409.997mil,195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Pad C9-1(225mil,-37.559mil) on Component Side And Track (210mil,-15mil)(210mil,-5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Pad C9-1(225mil,-37.559mil) on Component Side And Track (210mil,-15mil)(240mil,-15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Pad C9-1(225mil,-37.559mil) on Component Side And Track (240mil,-15mil)(240mil,-5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.784mil < 10mil) Between Pad C9-2(225mil,17.559mil) on Component Side And Text "C6" (254mil,-4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Pad C9-2(225mil,17.559mil) on Component Side And Track (210mil,-15mil)(210mil,-5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.19mil < 10mil) Between Pad C9-2(225mil,17.559mil) on Component Side And Track (210mil,-5mil)(240mil,-5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.19mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.19mil < 10mil) Between Pad C9-2(225mil,17.559mil) on Component Side And Track (240mil,-15mil)(240mil,-5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.19mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D7-1(46.26mil,-430mil) on Solder Side And Track (37.401mil,-410.315mil)(37.401mil,-402.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D7-1(46.26mil,-430mil) on Solder Side And Track (37.401mil,-457.559mil)(37.401mil,-449.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D7-2(-46.26mil,-430mil) on Solder Side And Track (-37.402mil,-410.315mil)(-37.402mil,-402.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.934mil < 10mil) Between Pad D7-2(-46.26mil,-430mil) on Solder Side And Track (-37.402mil,-457.559mil)(-37.402mil,-449.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad JP1-0(385.827mil,-170.472mil) on Component Side And Track (407.48mil,-243.307mil)(407.48mil,-211.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad JP1-0(-385.827mil,-170.472mil) on Component Side And Track (-407.48mil,-243.307mil)(-407.48mil,-211.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP2-0(488.388mil,-311.612mil) on Solder Side And Track (400mil,-283.077mil)(408.352mil,-291.428mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP2-0(488.388mil,-311.612mil) on Solder Side And Track (508.572mil,-391.648mil)(516.923mil,-400mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP3-0(311.612mil,488.388mil) on Solder Side And Track (283.077mil,400mil)(291.428mil,408.352mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP3-0(311.612mil,488.388mil) on Solder Side And Track (391.648mil,508.572mil)(400mil,516.923mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP3-0(488.388mil,311.612mil) on Solder Side And Track (400mil,283.077mil)(408.352mil,291.428mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP3-0(488.388mil,311.612mil) on Solder Side And Track (508.572mil,391.648mil)(516.923mil,400mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad JP3-1(301.868mil,336.667mil) on Solder Side And Track (283.077mil,400mil)(305.348mil,377.729mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad JP3-2(336.667mil,301.868mil) on Solder Side And Track (377.729mil,305.348mil)(400mil,283.077mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP4-0(-311.612mil,488.388mil) on Solder Side And Track (-291.428mil,408.352mil)(-283.077mil,400mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP4-0(-311.612mil,488.388mil) on Solder Side And Track (-400mil,516.923mil)(-391.648mil,508.572mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP4-0(-488.388mil,311.612mil) on Solder Side And Track (-408.352mil,291.428mil)(-400mil,283.077mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad JP4-0(-488.388mil,311.612mil) on Solder Side And Track (-516.923mil,400mil)(-508.572mil,391.648mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP4-1(-336.667mil,301.868mil) on Solder Side And Text "Q3" (-319mil,264mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad JP4-1(-336.667mil,301.868mil) on Solder Side And Track (-400mil,283.077mil)(-377.729mil,305.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad JP4-2(-301.868mil,336.667mil) on Solder Side And Track (-305.348mil,377.729mil)(-283.077mil,400mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(200mil,135.197mil) on Component Side And Text "C3" (184mil,141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(200mil,135.197mil) on Component Side And Text "C7" (184mil,101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad L1-1(200mil,135.197mil) on Component Side And Track (160.63mil,166.693mil)(160.63mil,198.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad L1-1(200mil,135.197mil) on Component Side And Track (160.63mil,166.693mil)(239.37mil,166.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad L1-1(200mil,135.197mil) on Component Side And Track (214.997mil,85mil)(214.997mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad L1-1(200mil,135.197mil) on Component Side And Track (239.37mil,166.693mil)(239.37mil,198.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad L1-2(200mil,229.685mil) on Component Side And Text "U3" (251mil,199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad L1-2(200mil,229.685mil) on Component Side And Track (160.63mil,166.693mil)(160.63mil,198.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad L1-2(200mil,229.685mil) on Component Side And Track (160.63mil,198.189mil)(239.37mil,198.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.852mil < 10mil) Between Pad L1-2(200mil,229.685mil) on Component Side And Track (239.37mil,166.693mil)(239.37mil,198.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad L2-1(237.913mil,-5mil) on Solder Side And Track (265.315mil,20mil)(285.315mil,20mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad L2-1(237.913mil,-5mil) on Solder Side And Track (265.315mil,-30mil)(265.315mil,20mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad L2-1(237.913mil,-5mil) on Solder Side And Track (265.315mil,-30mil)(285.315mil,-30mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.635mil < 10mil) Between Pad L2-2(312.717mil,-5mil) on Solder Side And Track (265.315mil,20mil)(285.315mil,20mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad L2-2(312.717mil,-5mil) on Solder Side And Track (265.315mil,-30mil)(285.315mil,-30mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.635mil < 10mil) Between Pad L2-2(312.717mil,-5mil) on Solder Side And Track (285.315mil,-30mil)(285.315mil,20mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R10-1(-160mil,-272.716mil) on Solder Side And Track (-167.874mil,-255mil)(-152.126mil,-255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R10-2(-160mil,-237.284mil) on Solder Side And Track (-167.874mil,-255mil)(-152.126mil,-255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R1-1(287.716mil,170mil) on Solder Side And Track (270mil,162.126mil)(270mil,177.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R1-2(252.283mil,170mil) on Solder Side And Track (270mil,162.126mil)(270mil,177.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(-160.315mil,-172.284mil) on Solder Side And Text "R10" (-144.229mil,-194.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R12-1(-160.315mil,-172.284mil) on Solder Side And Track (-168.189mil,-190mil)(-152.441mil,-190mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.858mil < 10mil) Between Pad R12-2(-160.315mil,-207.716mil) on Solder Side And Text "R10" (-144.229mil,-194.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R12-2(-160.315mil,-207.716mil) on Solder Side And Track (-168.189mil,-190mil)(-152.441mil,-190mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(470mil,177.716mil) on Component Side And Text "R4" (454mil,156.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R2-2(470mil,177.716mil) on Component Side And Track (462.126mil,160mil)(477.874mil,160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R3-1(337.284mil,-50mil) on Component Side And Track (355mil,-57.874mil)(355mil,-42.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R3-2(372.716mil,-50mil) on Component Side And Track (355mil,-57.874mil)(355mil,-42.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R4-2(470mil,112.716mil) on Component Side And Track (462.126mil,95mil)(477.874mil,95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R5-1(-267.284mil,-55mil) on Component Side And Track (-285mil,-62.874mil)(-285mil,-47.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R5-2(-302.716mil,-55mil) on Component Side And Track (-285mil,-62.874mil)(-285mil,-47.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R6_A-1(292.473mil,-492.527mil) on Component Side And Track (299.432mil,-474.432mil)(310.568mil,-485.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6_A-2(317.527mil,-467.473mil) on Component Side And Text "C16_A" (295mil,-457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.337mil < 10mil) Between Pad R6_A-2(317.527mil,-467.473mil) on Component Side And Track (299.432mil,-474.432mil)(310.568mil,-485.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.812mil < 10mil) Between Pad R6_B-1(427.527mil,572.528mil) on Component Side And Text "C15_B" (330mil,578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.337mil < 10mil) Between Pad R6_B-1(427.527mil,572.528mil) on Component Side And Track (409.432mil,565.568mil)(420.568mil,554.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R6_B-2(402.473mil,547.472mil) on Component Side And Track (409.432mil,565.568mil)(420.568mil,554.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.337mil < 10mil) Between Pad R6_C-1(-292.473mil,492.527mil) on Component Side And Track (-310.568mil,485.568mil)(-299.432mil,474.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R6_C-2(-317.527mil,467.473mil) on Component Side And Track (-310.568mil,485.568mil)(-299.432mil,474.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R6_D-1(-427.527mil,-572.528mil) on Component Side And Track (-420.568mil,-554.432mil)(-409.432mil,-565.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.337mil < 10mil) Between Pad R6_D-2(-402.473mil,-547.472mil) on Component Side And Track (-420.568mil,-554.432mil)(-409.432mil,-565.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R7-1(230mil,-292.284mil) on Solder Side And Track (208.425mil,-297.992mil)(208.425mil,-172.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R7-1(230mil,-292.284mil) on Solder Side And Track (222.126mil,-310mil)(237.874mil,-310mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R7-2(230mil,-327.716mil) on Solder Side And Track (222.126mil,-310mil)(237.874mil,-310mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R8-1(107.716mil,-25mil) on Solder Side And Track (90mil,-32.874mil)(90mil,-17.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(72.284mil,-25mil) on Solder Side And Text "D6" (65mil,-35mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R8-2(72.284mil,-25mil) on Solder Side And Track (90mil,-32.874mil)(90mil,-17.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad R9-1(-354.39mil,30mil) on Solder Side And Track (-336.673mil,22.126mil)(-336.673mil,37.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.338mil < 10mil) Between Pad R9-2(-318.957mil,30mil) on Solder Side And Track (-336.673mil,22.126mil)(-336.673mil,37.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mil < 10mil) Between Pad U2-24(-55.591mil,8.858mil) on Component Side And Text "C26" (-46mil,11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-25(-30mil,8.858mil) on Component Side And Text "C26" (-46mil,11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-26(-4.41mil,8.858mil) on Component Side And Text "C26" (-46mil,11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.492mil < 10mil) Between Pad U2-27(21.181mil,8.858mil) on Component Side And Text "C26" (-46mil,11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Pad U3-1(300.787mil,-7.756mil) on Component Side And Text "C6" (254mil,-4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.536mil < 10mil) Between Pad U3-13(399.213mil,147.756mil) on Component Side And Track (409.997mil,175mil)(409.997mil,195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(320.472mil,-7.756mil) on Component Side And Text "R3" (324mil,-4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(340.157mil,-7.756mil) on Component Side And Text "R3" (324mil,-4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-4(359.842mil,-7.756mil) on Component Side And Text "R3" (324mil,-4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-27(-364.528mil,-12.441mil) on Component Side And Text "C14" (-416mil,-4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad U4-29(-325.158mil,-12.441mil) on Component Side And Text "R5" (-316mil,-9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-30(-305.473mil,-12.441mil) on Component Side And Text "R5" (-316mil,-9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-31(-285.787mil,-12.441mil) on Component Side And Text "R5" (-316mil,-9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.563mil < 10mil) Between Pad U4-32(-266.102mil,-12.441mil) on Component Side And Text "R5" (-316mil,-9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-33(-335mil,85mil) on Component Side And Text "C14" (-416mil,-4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.593mil < 10mil) Between Pad U4-33(-335mil,85mil) on Component Side And Text "R5" (-316mil,-9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_A-15(343.26mil,-424.304mil) on Component Side And Text "C15_A" (320mil,-432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.424mil < 10mil) Between Pad U5_A-15(343.26mil,-424.304mil) on Component Side And Text "C16_A" (295mil,-457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.165mil < 10mil) Between Pad U5_A-15(343.26mil,-424.304mil) on Component Side And Text "R6_A" (270mil,-412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_A-16(357.179mil,-438.223mil) on Component Side And Text "C15_A" (320mil,-432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.04mil < 10mil) Between Pad U5_A-16(357.179mil,-438.223mil) on Component Side And Text "C16_A" (295mil,-457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.04mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_A-17(371.099mil,-452.143mil) on Component Side And Text "C15_A" (320mil,-432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_A-17(371.099mil,-452.143mil) on Component Side And Text "C16_A" (295mil,-457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.133mil < 10mil) Between Pad U5_A-17(371.099mil,-452.143mil) on Component Side And Text "C17_A" (370mil,-482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad U5_A-18(385.018mil,-466.062mil) on Component Side And Text "C16_A" (295mil,-457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_A-18(385.018mil,-466.062mil) on Component Side And Text "C17_A" (370mil,-482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_A-19(398.938mil,-479.982mil) on Component Side And Text "C17_A" (370mil,-482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_A-20(412.857mil,-493.901mil) on Component Side And Text "C17_A" (370mil,-482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.373mil < 10mil) Between Pad U5_A-21(426.776mil,-507.821mil) on Component Side And Text "C17_A" (370mil,-482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_A-25(440mil,-425mil) on Component Side And Text "C15_A" (320mil,-432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.126mil < 10mil) Between Pad U5_A-25(440mil,-425mil) on Component Side And Text "C16_A" (295mil,-457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_A-25(440mil,-425mil) on Component Side And Text "C17_A" (370mil,-482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mil < 10mil) Between Pad U5_D-16(-426.776mil,-507.821mil) on Component Side And Text "R6_D" (-450mil,-492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-17(-412.857mil,-493.901mil) on Component Side And Text "R6_D" (-450mil,-492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-18(-398.938mil,-479.982mil) on Component Side And Text "R6_D" (-450mil,-492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.947mil < 10mil) Between Pad U5_D-19(-385.018mil,-466.062mil) on Component Side And Text "C15_D" (-400mil,-442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.947mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.356mil < 10mil) Between Pad U5_D-19(-385.018mil,-466.062mil) on Component Side And Text "C17_D" (-375mil,-467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.356mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-19(-385.018mil,-466.062mil) on Component Side And Text "R6_D" (-450mil,-492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-20(-371.099mil,-452.143mil) on Component Side And Text "C15_D" (-400mil,-442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-20(-371.099mil,-452.143mil) on Component Side And Text "C17_D" (-375mil,-467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-21(-357.179mil,-438.224mil) on Component Side And Text "C15_D" (-400mil,-442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-21(-357.179mil,-438.224mil) on Component Side And Text "C17_D" (-375mil,-467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.419mil < 10mil) Between Pad U5_D-22(-343.26mil,-424.304mil) on Component Side And Text "C15_D" (-400mil,-442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.419mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-22(-343.26mil,-424.304mil) on Component Side And Text "C16_D" (-349.527mil,-422mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.587mil < 10mil) Between Pad U5_D-22(-343.26mil,-424.304mil) on Component Side And Text "C17_D" (-375mil,-467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-23(-329.341mil,-410.385mil) on Component Side And Text "C15_D" (-400mil,-442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-23(-329.341mil,-410.385mil) on Component Side And Text "C16_D" (-349.527mil,-422mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-25(-440mil,-425mil) on Component Side And Text "C15_D" (-400mil,-442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_D-25(-440mil,-425mil) on Component Side And Text "R6_D" (-450mil,-492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad U6-1(254.409mil,-51.614mil) on Solder Side And Track (265.315mil,-30mil)(265.315mil,20mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad U6-1(254.409mil,-51.614mil) on Solder Side And Track (265.315mil,-30mil)(285.315mil,-30mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.756mil < 10mil) Between Pad U6-2(280mil,-51.614mil) on Solder Side And Track (265.315mil,-30mil)(285.315mil,-30mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.756mil < 10mil) Between Pad U6-2(280mil,-51.614mil) on Solder Side And Track (285.315mil,-30mil)(285.315mil,20mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.509mil < 10mil) Between Pad U6-4(305.591mil,-128.386mil) on Solder Side And Text "U6" (327.244mil,-169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-1(-324.37mil,-12.244mil) on Solder Side And Track (-342.087mil,-25.039mil)(-342.087mil,-8.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U7-6(-245.63mil,-12.244mil) on Solder Side And Track (-227.913mil,-25.039mil)(-227.913mil,-8.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-7(-245.63mil,-167.756mil) on Solder Side And Text "C20" (-210mil,-184.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.226mil < 10mil) Between Pad U7-7(-245.63mil,-167.756mil) on Solder Side And Text "C21" (-184.315mil,-159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-7(-245.63mil,-167.756mil) on Solder Side And Text "C22" (-249mil,-169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-7(-245.63mil,-167.756mil) on Solder Side And Text "C23" (-214.315mil,-194mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-7(-245.63mil,-167.756mil) on Solder Side And Text "JP5" (-212mil,-182mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U7-7(-245.63mil,-167.756mil) on Solder Side And Track (-227.913mil,-171.693mil)(-227.913mil,-154.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-8(-261.378mil,-167.756mil) on Solder Side And Text "C20" (-210mil,-184.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-8(-261.378mil,-167.756mil) on Solder Side And Text "C22" (-249mil,-169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-8(-261.378mil,-167.756mil) on Solder Side And Text "C23" (-214.315mil,-194mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-8(-261.378mil,-167.756mil) on Solder Side And Text "JP5" (-212mil,-182mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad U7-9(-277.126mil,-167.756mil) on Solder Side And Text "C20" (-210mil,-184.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-9(-277.126mil,-167.756mil) on Solder Side And Text "C22" (-249mil,-169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.058mil < 10mil) Between Pad U7-9(-277.126mil,-167.756mil) on Solder Side And Text "C23" (-214.315mil,-194mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.373mil < 10mil) Between Pad U7-9(-277.126mil,-167.756mil) on Solder Side And Text "JP5" (-212mil,-182mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.373mil]
Rule Violations :235

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (9.403mil < 10mil) Between Board Edge And Pad JP2-0(311.612mil,-488.388mil) on Solder Side 
   Violation between Board Outline Clearance(Outline Edge): (9.403mil < 10mil) Between Board Edge And Pad JP2-0(488.388mil,-311.612mil) on Solder Side 
   Violation between Board Outline Clearance(Outline Edge): (9.403mil < 10mil) Between Board Edge And Pad JP3-0(311.612mil,488.388mil) on Solder Side 
   Violation between Board Outline Clearance(Outline Edge): (9.403mil < 10mil) Between Board Edge And Pad JP3-0(488.388mil,311.612mil) on Solder Side 
   Violation between Board Outline Clearance(Outline Edge): (9.403mil < 10mil) Between Board Edge And Pad JP4-0(-311.612mil,488.388mil) on Solder Side 
   Violation between Board Outline Clearance(Outline Edge): (9.403mil < 10mil) Between Board Edge And Pad JP4-0(-488.388mil,311.612mil) on Solder Side 
   Violation between Board Outline Clearance(Outline Edge): (9.403mil < 10mil) Between Board Edge And Pad JP5-0(-311.612mil,-488.388mil) on Solder Side 
   Violation between Board Outline Clearance(Outline Edge): (9.403mil < 10mil) Between Board Edge And Pad JP5-0(-488.388mil,-311.612mil) on Solder Side 
   Violation between Board Outline Clearance(Outline Edge): (7.836mil < 10mil) Between Board Edge And Text "C12" (-980mil,1080mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "C15_B" (330mil,578mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "C15_C" (-390mil,568mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "C16_B" (280mil,558mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "C16_C" (-440mil,618mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "C17_B" (305mil,603mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "C17_C" (-365mil,593mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "D2" (1138mil,-972mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "D3" (1139mil,1168mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "D4" (-1002mil,1169mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "JP2" (559mil,-182mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "JP4" (-212mil,589mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "R6_B" (380mil,628mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "R6_C" (-339.415mil,548.25mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.55mil < 10mil) Between Board Edge And Text "U1" (-100.157mil,470.143mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "U5_B" (284mil,614mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "U5_D" (-596mil,-236mil) on Top Overlay 
Rule Violations :25

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 484
Waived Violations : 0
Time Elapsed        : 00:00:02