{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534291595607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534291595607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 14 17:06:35 2018 " "Processing started: Tue Aug 14 17:06:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534291595607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534291595607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lc3b -c Lc3b " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lc3b -c Lc3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534291595607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534291595812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshf1.v 1 1 " "Found 1 design units, including 1 entities, in source file lshf1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lshf1 " "Found entity 1: lshf1" {  } { { "lshf1.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/lshf1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 2 2 " "Found 2 design units, including 2 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/memory.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595851 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_test " "Found entity 2: memory_test" {  } { { "memory.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/memory.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/control.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc_3b.v 1 1 " "Found 1 design units, including 1 entities, in source file lc_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC_3b " "Found entity 1: LC_3b" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zext.v 2 2 " "Found 2 design units, including 2 entities, in source file zext.v" { { "Info" "ISGN_ENTITY_NAME" "1 zext " "Found entity 1: zext" {  } { { "zext.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/zext.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595860 ""} { "Info" "ISGN_ENTITY_NAME" "2 zext_test " "Found entity 2: zext_test" {  } { { "zext.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/zext.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.v 2 2 " "Found 2 design units, including 2 entities, in source file sext.v" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/sext.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595863 ""} { "Info" "ISGN_ENTITY_NAME" "2 sext_test " "Found entity 2: sext_test" {  } { { "sext.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/sext.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/regfile.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595865 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_test " "Found entity 2: regfile_test" {  } { { "regfile.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/regfile.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/alu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595868 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_test " "Found entity 2: alu_test" {  } { { "alu.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/alu.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 2 2 " "Found 2 design units, including 2 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/shift.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595871 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_test " "Found entity 2: shift_test" {  } { { "shift.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/shift.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate.v 2 2 " "Found 2 design units, including 2 entities, in source file gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 gate " "Found entity 1: gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595874 ""} { "Info" "ISGN_ENTITY_NAME" "2 gate_test " "Found entity 2: gate_test" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mux2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mux3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcinc.v 1 1 " "Found 1 design units, including 1 entities, in source file pcinc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcinc " "Found entity 1: pcinc" {  } { { "pcinc.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/pcinc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mux4.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/pc.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/adder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/ir.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC_3b " "Elaborating entity \"LC_3b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534291595929 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED LC_3b.v(12) " "Output port \"LED\" at LC_3b.v(12) has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534291595931 "|LC_3b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate gate:gateMARMUX0 " "Elaborating entity \"gate\" for hierarchy \"gate:gateMARMUX0\"" {  } { { "../LC_3b.v" "gateMARMUX0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcinc pcinc:pcinc2 " "Elaborating entity \"pcinc\" for hierarchy \"pcinc:pcinc2\"" {  } { { "../LC_3b.v" "pcinc2" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:marmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:marmux\"" {  } { { "../LC_3b.v" "marmux" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:pcmux " "Elaborating entity \"mux3\" for hierarchy \"mux3:pcmux\"" {  } { { "../LC_3b.v" "pcmux" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mux3.v(27) " "Verilog HDL assignment warning at mux3.v(27): truncated value with size 32 to match size of target (16)" {  } { { "mux3.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mux3.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291595942 "|LC_3b|mux3:pcmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:addr2mux " "Elaborating entity \"mux4\" for hierarchy \"mux4:addr2mux\"" {  } { { "../LC_3b.v" "addr2mux" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc0 " "Elaborating entity \"pc\" for hierarchy \"pc:pc0\"" {  } { { "../LC_3b.v" "pc0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder0 " "Elaborating entity \"adder\" for hierarchy \"adder:adder0\"" {  } { { "../LC_3b.v" "adder0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshf1 lshf1:addr2_lshf1 " "Elaborating entity \"lshf1\" for hierarchy \"lshf1:addr2_lshf1\"" {  } { { "../LC_3b.v" "addr2_lshf1" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir0 " "Elaborating entity \"ir\" for hierarchy \"ir:ir0\"" {  } { { "../LC_3b.v" "ir0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext sext:sext11 " "Elaborating entity \"sext\" for hierarchy \"sext:sext11\"" {  } { { "../LC_3b.v" "sext11" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext sext:sext9 " "Elaborating entity \"sext\" for hierarchy \"sext:sext9\"" {  } { { "../LC_3b.v" "sext9" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext sext:sext6 " "Elaborating entity \"sext\" for hierarchy \"sext:sext6\"" {  } { { "../LC_3b.v" "sext6" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext sext:sext5 " "Elaborating entity \"sext\" for hierarchy \"sext:sext5\"" {  } { { "../LC_3b.v" "sext5" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zext zext:zext0 " "Elaborating entity \"zext\" for hierarchy \"zext:zext0\"" {  } { { "../LC_3b.v" "zext0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile0\"" {  } { { "../LC_3b.v" "regfile0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "../LC_3b.v" "alu0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:shf " "Elaborating entity \"shift\" for hierarchy \"shift:shf\"" {  } { { "../LC_3b.v" "shf" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control0 " "Elaborating entity \"control\" for hierarchy \"control:control0\"" {  } { { "../LC_3b.v" "control0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory0 " "Elaborating entity \"memory\" for hierarchy \"memory:memory0\"" {  } { { "../LC_3b.v" "memory0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595968 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "105 0 65535 memory.v(45) " "Verilog HDL warning at memory.v(45): number of words (105) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "memory.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/memory.v" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1534291596360 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(1) " "Verilog HDL assignment warning at mem.hex(1): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(2) " "Verilog HDL assignment warning at mem.hex(2): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(3) " "Verilog HDL assignment warning at mem.hex(3): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(4) " "Verilog HDL assignment warning at mem.hex(4): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(5) " "Verilog HDL assignment warning at mem.hex(5): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(6) " "Verilog HDL assignment warning at mem.hex(6): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(7) " "Verilog HDL assignment warning at mem.hex(7): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(8) " "Verilog HDL assignment warning at mem.hex(8): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(9) " "Verilog HDL assignment warning at mem.hex(9): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(10) " "Verilog HDL assignment warning at mem.hex(10): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(11) " "Verilog HDL assignment warning at mem.hex(11): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(12) " "Verilog HDL assignment warning at mem.hex(12): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(13) " "Verilog HDL assignment warning at mem.hex(13): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(14) " "Verilog HDL assignment warning at mem.hex(14): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(15) " "Verilog HDL assignment warning at mem.hex(15): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(16) " "Verilog HDL assignment warning at mem.hex(16): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(17) " "Verilog HDL assignment warning at mem.hex(17): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(18) " "Verilog HDL assignment warning at mem.hex(18): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(19) " "Verilog HDL assignment warning at mem.hex(19): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(20) " "Verilog HDL assignment warning at mem.hex(20): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(21) " "Verilog HDL assignment warning at mem.hex(21): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(22) " "Verilog HDL assignment warning at mem.hex(22): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(23) " "Verilog HDL assignment warning at mem.hex(23): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(24) " "Verilog HDL assignment warning at mem.hex(24): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(25) " "Verilog HDL assignment warning at mem.hex(25): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(26) " "Verilog HDL assignment warning at mem.hex(26): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(27) " "Verilog HDL assignment warning at mem.hex(27): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(28) " "Verilog HDL assignment warning at mem.hex(28): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(29) " "Verilog HDL assignment warning at mem.hex(29): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(30) " "Verilog HDL assignment warning at mem.hex(30): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(31) " "Verilog HDL assignment warning at mem.hex(31): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(32) " "Verilog HDL assignment warning at mem.hex(32): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(33) " "Verilog HDL assignment warning at mem.hex(33): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(34) " "Verilog HDL assignment warning at mem.hex(34): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(35) " "Verilog HDL assignment warning at mem.hex(35): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(36) " "Verilog HDL assignment warning at mem.hex(36): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(37) " "Verilog HDL assignment warning at mem.hex(37): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(38) " "Verilog HDL assignment warning at mem.hex(38): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(39) " "Verilog HDL assignment warning at mem.hex(39): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(40) " "Verilog HDL assignment warning at mem.hex(40): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(41) " "Verilog HDL assignment warning at mem.hex(41): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(42) " "Verilog HDL assignment warning at mem.hex(42): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(43) " "Verilog HDL assignment warning at mem.hex(43): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(44) " "Verilog HDL assignment warning at mem.hex(44): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(45) " "Verilog HDL assignment warning at mem.hex(45): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(46) " "Verilog HDL assignment warning at mem.hex(46): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(47) " "Verilog HDL assignment warning at mem.hex(47): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(48) " "Verilog HDL assignment warning at mem.hex(48): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(49) " "Verilog HDL assignment warning at mem.hex(49): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(50) " "Verilog HDL assignment warning at mem.hex(50): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(51) " "Verilog HDL assignment warning at mem.hex(51): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(52) " "Verilog HDL assignment warning at mem.hex(52): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(53) " "Verilog HDL assignment warning at mem.hex(53): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(54) " "Verilog HDL assignment warning at mem.hex(54): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(55) " "Verilog HDL assignment warning at mem.hex(55): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(56) " "Verilog HDL assignment warning at mem.hex(56): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(57) " "Verilog HDL assignment warning at mem.hex(57): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(58) " "Verilog HDL assignment warning at mem.hex(58): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(59) " "Verilog HDL assignment warning at mem.hex(59): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(60) " "Verilog HDL assignment warning at mem.hex(60): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(61) " "Verilog HDL assignment warning at mem.hex(61): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(62) " "Verilog HDL assignment warning at mem.hex(62): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(63) " "Verilog HDL assignment warning at mem.hex(63): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(64) " "Verilog HDL assignment warning at mem.hex(64): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(65) " "Verilog HDL assignment warning at mem.hex(65): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(66) " "Verilog HDL assignment warning at mem.hex(66): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(67) " "Verilog HDL assignment warning at mem.hex(67): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(68) " "Verilog HDL assignment warning at mem.hex(68): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(69) " "Verilog HDL assignment warning at mem.hex(69): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(70) " "Verilog HDL assignment warning at mem.hex(70): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(71) " "Verilog HDL assignment warning at mem.hex(71): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(72) " "Verilog HDL assignment warning at mem.hex(72): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(73) " "Verilog HDL assignment warning at mem.hex(73): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(74) " "Verilog HDL assignment warning at mem.hex(74): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(75) " "Verilog HDL assignment warning at mem.hex(75): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(76) " "Verilog HDL assignment warning at mem.hex(76): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(77) " "Verilog HDL assignment warning at mem.hex(77): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(78) " "Verilog HDL assignment warning at mem.hex(78): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(79) " "Verilog HDL assignment warning at mem.hex(79): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(80) " "Verilog HDL assignment warning at mem.hex(80): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(81) " "Verilog HDL assignment warning at mem.hex(81): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(82) " "Verilog HDL assignment warning at mem.hex(82): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(83) " "Verilog HDL assignment warning at mem.hex(83): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(84) " "Verilog HDL assignment warning at mem.hex(84): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(85) " "Verilog HDL assignment warning at mem.hex(85): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(86) " "Verilog HDL assignment warning at mem.hex(86): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(87) " "Verilog HDL assignment warning at mem.hex(87): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(88) " "Verilog HDL assignment warning at mem.hex(88): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(89) " "Verilog HDL assignment warning at mem.hex(89): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(90) " "Verilog HDL assignment warning at mem.hex(90): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(91) " "Verilog HDL assignment warning at mem.hex(91): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(92) " "Verilog HDL assignment warning at mem.hex(92): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(93) " "Verilog HDL assignment warning at mem.hex(93): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(94) " "Verilog HDL assignment warning at mem.hex(94): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(95) " "Verilog HDL assignment warning at mem.hex(95): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(96) " "Verilog HDL assignment warning at mem.hex(96): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(97) " "Verilog HDL assignment warning at mem.hex(97): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(98) " "Verilog HDL assignment warning at mem.hex(98): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(99) " "Verilog HDL assignment warning at mem.hex(99): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(100) " "Verilog HDL assignment warning at mem.hex(100): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(101) " "Verilog HDL assignment warning at mem.hex(101): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(102) " "Verilog HDL assignment warning at mem.hex(102): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(103) " "Verilog HDL assignment warning at mem.hex(103): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(104) " "Verilog HDL assignment warning at mem.hex(104): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(105) " "Verilog HDL assignment warning at mem.hex(105): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory memory.v(44) " "Verilog HDL warning at memory.v(44): initial value for variable memory should be constant" {  } { { "memory.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/memory.v" 44 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1534291596379 "|LC_3b|memory:memory0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile:regfile0\|reg_memory " "RAM logic \"regfile:regfile0\|reg_memory\" is uninferred due to inappropriate RAM size" {  } { { "regfile.v" "reg_memory" { Text "C:/Users/namel/Documents/GitHub/Lc3b/regfile.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1534291621467 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1534291621467 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/namel/Documents/GitHub/Lc3b/db/Lc3b.ram0_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/namel/Documents/GitHub/Lc3b/db/Lc3b.ram0_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1534291621580 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "control:control0\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"control:control0\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lc3b.LC_3b0.rtl.mif " "Parameter INIT_FILE set to Lc3b.LC_3b0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291621652 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1534291621652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:control0\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"control:control0\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291621690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:control0\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"control:control0\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lc3b.LC_3b0.rtl.mif " "Parameter \"INIT_FILE\" = \"Lc3b.LC_3b0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534291621691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otu " "Found entity 1: altsyncram_otu" {  } { { "db/altsyncram_otu.tdf" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/db/altsyncram_otu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291621745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291621745 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control0\|altsyncram:WideOr0_rtl_0\|altsyncram_otu:auto_generated\|ram_block1a8 " "Synthesized away node \"control:control0\|altsyncram:WideOr0_rtl_0\|altsyncram_otu:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_otu.tdf" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/db/altsyncram_otu.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291621883 "|LC_3b|control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control0\|altsyncram:WideOr0_rtl_0\|altsyncram_otu:auto_generated\|ram_block1a9 " "Synthesized away node \"control:control0\|altsyncram:WideOr0_rtl_0\|altsyncram_otu:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_otu.tdf" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/db/altsyncram_otu.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291621883 "|LC_3b|control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1534291621883 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1534291621883 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "Bidir \"GPIO_2\[0\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "Bidir \"GPIO_2\[1\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "Bidir \"GPIO_2\[2\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "Bidir \"GPIO_2\[3\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "Bidir \"GPIO_2\[4\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "Bidir \"GPIO_2\[5\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "Bidir \"GPIO_2\[6\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "Bidir \"GPIO_2\[7\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "Bidir \"GPIO_2\[8\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "Bidir \"GPIO_2\[9\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "Bidir \"GPIO_2\[10\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "Bidir \"GPIO_2\[11\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "Bidir \"GPIO_2\[12\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[16\] " "Bidir \"GPIO0\[16\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[17\] " "Bidir \"GPIO0\[17\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[18\] " "Bidir \"GPIO0\[18\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[19\] " "Bidir \"GPIO0\[19\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[20\] " "Bidir \"GPIO0\[20\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[21\] " "Bidir \"GPIO0\[21\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[22\] " "Bidir \"GPIO0\[22\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[23\] " "Bidir \"GPIO0\[23\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[24\] " "Bidir \"GPIO0\[24\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[25\] " "Bidir \"GPIO0\[25\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[26\] " "Bidir \"GPIO0\[26\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[27\] " "Bidir \"GPIO0\[27\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[28\] " "Bidir \"GPIO0\[28\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[29\] " "Bidir \"GPIO0\[29\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[30\] " "Bidir \"GPIO0\[30\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[31\] " "Bidir \"GPIO0\[31\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[32\] " "Bidir \"GPIO0\[32\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[33\] " "Bidir \"GPIO0\[33\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "Bidir \"GPIO1\[0\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "Bidir \"GPIO1\[1\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[2\] " "Bidir \"GPIO1\[2\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "Bidir \"GPIO1\[3\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "Bidir \"GPIO1\[4\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "Bidir \"GPIO1\[5\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "Bidir \"GPIO1\[6\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "Bidir \"GPIO1\[7\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[8\] " "Bidir \"GPIO1\[8\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "Bidir \"GPIO1\[9\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[10\] " "Bidir \"GPIO1\[10\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "Bidir \"GPIO1\[11\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[12\] " "Bidir \"GPIO1\[12\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "Bidir \"GPIO1\[13\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[14\] " "Bidir \"GPIO1\[14\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "Bidir \"GPIO1\[15\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[16\] " "Bidir \"GPIO1\[16\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "Bidir \"GPIO1\[17\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[18\] " "Bidir \"GPIO1\[18\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "Bidir \"GPIO1\[19\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[20\] " "Bidir \"GPIO1\[20\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "Bidir \"GPIO1\[21\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[22\] " "Bidir \"GPIO1\[22\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "Bidir \"GPIO1\[23\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "Bidir \"GPIO1\[24\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "Bidir \"GPIO1\[25\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "Bidir \"GPIO1\[26\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "Bidir \"GPIO1\[27\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "Bidir \"GPIO1\[28\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "Bidir \"GPIO1\[29\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[30\] " "Bidir \"GPIO1\[30\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[31\] " "Bidir \"GPIO1\[31\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[32\] " "Bidir \"GPIO1\[32\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "Bidir \"GPIO1\[33\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1534291621983 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[0\] ir:ir0\|out\[0\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[0\]\" to the node \"ir:ir0\|out\[0\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[1\] ir:ir0\|out\[1\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[1\]\" to the node \"ir:ir0\|out\[1\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[2\] ir:ir0\|out\[2\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[2\]\" to the node \"ir:ir0\|out\[2\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[3\] ir:ir0\|out\[3\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[3\]\" to the node \"ir:ir0\|out\[3\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[4\] ir:ir0\|out\[4\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[4\]\" to the node \"ir:ir0\|out\[4\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[5\] ir:ir0\|out\[5\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[5\]\" to the node \"ir:ir0\|out\[5\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[6\] ir:ir0\|out\[6\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[6\]\" to the node \"ir:ir0\|out\[6\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[7\] ir:ir0\|out\[7\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[7\]\" to the node \"ir:ir0\|out\[7\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[8\] ir:ir0\|out\[8\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[8\]\" to the node \"ir:ir0\|out\[8\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[9\] ir:ir0\|out\[9\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[9\]\" to the node \"ir:ir0\|out\[9\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[10\] ir:ir0\|out\[10\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[10\]\" to the node \"ir:ir0\|out\[10\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[11\] ir:ir0\|out\[11\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[11\]\" to the node \"ir:ir0\|out\[11\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[12\] ir:ir0\|out\[12\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[12\]\" to the node \"ir:ir0\|out\[12\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[13\] ir:ir0\|out\[13\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[13\]\" to the node \"ir:ir0\|out\[13\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[14\] ir:ir0\|out\[14\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[14\]\" to the node \"ir:ir0\|out\[14\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[15\] ir:ir0\|out\[15\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[15\]\" to the node \"ir:ir0\|out\[15\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1534291621993 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534291622612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1534291622747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1534291624079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534291624299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_IN\[0\] " "No output dependent on input pin \"GPIO0_IN\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_IN\[1\] " "No output dependent on input pin \"GPIO0_IN\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[0\] " "No output dependent on input pin \"GPIO1_IN\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[1\] " "No output dependent on input pin \"GPIO1_IN\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1534291624418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "907 " "Implemented 907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534291624418 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534291624418 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1534291624418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "790 " "Implemented 790 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534291624418 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1534291624418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534291624418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7363 " "Peak virtual memory: 7363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534291624459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 14 17:07:04 2018 " "Processing ended: Tue Aug 14 17:07:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534291624459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534291624459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534291624459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534291624459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534291595607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534291595607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 14 17:06:35 2018 " "Processing started: Tue Aug 14 17:06:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534291595607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534291595607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lc3b -c Lc3b " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lc3b -c Lc3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534291595607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534291595812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshf1.v 1 1 " "Found 1 design units, including 1 entities, in source file lshf1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lshf1 " "Found entity 1: lshf1" {  } { { "lshf1.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/lshf1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 2 2 " "Found 2 design units, including 2 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/memory.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595851 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_test " "Found entity 2: memory_test" {  } { { "memory.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/memory.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/control.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc_3b.v 1 1 " "Found 1 design units, including 1 entities, in source file lc_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC_3b " "Found entity 1: LC_3b" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zext.v 2 2 " "Found 2 design units, including 2 entities, in source file zext.v" { { "Info" "ISGN_ENTITY_NAME" "1 zext " "Found entity 1: zext" {  } { { "zext.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/zext.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595860 ""} { "Info" "ISGN_ENTITY_NAME" "2 zext_test " "Found entity 2: zext_test" {  } { { "zext.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/zext.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.v 2 2 " "Found 2 design units, including 2 entities, in source file sext.v" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/sext.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595863 ""} { "Info" "ISGN_ENTITY_NAME" "2 sext_test " "Found entity 2: sext_test" {  } { { "sext.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/sext.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/regfile.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595865 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_test " "Found entity 2: regfile_test" {  } { { "regfile.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/regfile.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/alu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595868 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_test " "Found entity 2: alu_test" {  } { { "alu.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/alu.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 2 2 " "Found 2 design units, including 2 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/shift.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595871 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_test " "Found entity 2: shift_test" {  } { { "shift.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/shift.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate.v 2 2 " "Found 2 design units, including 2 entities, in source file gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 gate " "Found entity 1: gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595874 ""} { "Info" "ISGN_ENTITY_NAME" "2 gate_test " "Found entity 2: gate_test" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mux2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mux3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcinc.v 1 1 " "Found 1 design units, including 1 entities, in source file pcinc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcinc " "Found entity 1: pcinc" {  } { { "pcinc.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/pcinc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mux4.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/pc.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/adder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/ir.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291595897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291595897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC_3b " "Elaborating entity \"LC_3b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534291595929 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED LC_3b.v(12) " "Output port \"LED\" at LC_3b.v(12) has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534291595931 "|LC_3b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate gate:gateMARMUX0 " "Elaborating entity \"gate\" for hierarchy \"gate:gateMARMUX0\"" {  } { { "../LC_3b.v" "gateMARMUX0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcinc pcinc:pcinc2 " "Elaborating entity \"pcinc\" for hierarchy \"pcinc:pcinc2\"" {  } { { "../LC_3b.v" "pcinc2" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:marmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:marmux\"" {  } { { "../LC_3b.v" "marmux" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:pcmux " "Elaborating entity \"mux3\" for hierarchy \"mux3:pcmux\"" {  } { { "../LC_3b.v" "pcmux" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mux3.v(27) " "Verilog HDL assignment warning at mux3.v(27): truncated value with size 32 to match size of target (16)" {  } { { "mux3.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mux3.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291595942 "|LC_3b|mux3:pcmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:addr2mux " "Elaborating entity \"mux4\" for hierarchy \"mux4:addr2mux\"" {  } { { "../LC_3b.v" "addr2mux" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc0 " "Elaborating entity \"pc\" for hierarchy \"pc:pc0\"" {  } { { "../LC_3b.v" "pc0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder0 " "Elaborating entity \"adder\" for hierarchy \"adder:adder0\"" {  } { { "../LC_3b.v" "adder0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshf1 lshf1:addr2_lshf1 " "Elaborating entity \"lshf1\" for hierarchy \"lshf1:addr2_lshf1\"" {  } { { "../LC_3b.v" "addr2_lshf1" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir0 " "Elaborating entity \"ir\" for hierarchy \"ir:ir0\"" {  } { { "../LC_3b.v" "ir0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext sext:sext11 " "Elaborating entity \"sext\" for hierarchy \"sext:sext11\"" {  } { { "../LC_3b.v" "sext11" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext sext:sext9 " "Elaborating entity \"sext\" for hierarchy \"sext:sext9\"" {  } { { "../LC_3b.v" "sext9" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext sext:sext6 " "Elaborating entity \"sext\" for hierarchy \"sext:sext6\"" {  } { { "../LC_3b.v" "sext6" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext sext:sext5 " "Elaborating entity \"sext\" for hierarchy \"sext:sext5\"" {  } { { "../LC_3b.v" "sext5" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zext zext:zext0 " "Elaborating entity \"zext\" for hierarchy \"zext:zext0\"" {  } { { "../LC_3b.v" "zext0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile0\"" {  } { { "../LC_3b.v" "regfile0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "../LC_3b.v" "alu0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:shf " "Elaborating entity \"shift\" for hierarchy \"shift:shf\"" {  } { { "../LC_3b.v" "shf" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control0 " "Elaborating entity \"control\" for hierarchy \"control:control0\"" {  } { { "../LC_3b.v" "control0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory0 " "Elaborating entity \"memory\" for hierarchy \"memory:memory0\"" {  } { { "../LC_3b.v" "memory0" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291595968 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "105 0 65535 memory.v(45) " "Verilog HDL warning at memory.v(45): number of words (105) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "memory.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/memory.v" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1534291596360 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(1) " "Verilog HDL assignment warning at mem.hex(1): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(2) " "Verilog HDL assignment warning at mem.hex(2): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(3) " "Verilog HDL assignment warning at mem.hex(3): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(4) " "Verilog HDL assignment warning at mem.hex(4): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(5) " "Verilog HDL assignment warning at mem.hex(5): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(6) " "Verilog HDL assignment warning at mem.hex(6): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(7) " "Verilog HDL assignment warning at mem.hex(7): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(8) " "Verilog HDL assignment warning at mem.hex(8): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(9) " "Verilog HDL assignment warning at mem.hex(9): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(10) " "Verilog HDL assignment warning at mem.hex(10): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(11) " "Verilog HDL assignment warning at mem.hex(11): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(12) " "Verilog HDL assignment warning at mem.hex(12): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(13) " "Verilog HDL assignment warning at mem.hex(13): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596361 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(14) " "Verilog HDL assignment warning at mem.hex(14): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(15) " "Verilog HDL assignment warning at mem.hex(15): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(16) " "Verilog HDL assignment warning at mem.hex(16): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(17) " "Verilog HDL assignment warning at mem.hex(17): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(18) " "Verilog HDL assignment warning at mem.hex(18): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(19) " "Verilog HDL assignment warning at mem.hex(19): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(20) " "Verilog HDL assignment warning at mem.hex(20): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(21) " "Verilog HDL assignment warning at mem.hex(21): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(22) " "Verilog HDL assignment warning at mem.hex(22): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(23) " "Verilog HDL assignment warning at mem.hex(23): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(24) " "Verilog HDL assignment warning at mem.hex(24): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(25) " "Verilog HDL assignment warning at mem.hex(25): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(26) " "Verilog HDL assignment warning at mem.hex(26): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(27) " "Verilog HDL assignment warning at mem.hex(27): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(28) " "Verilog HDL assignment warning at mem.hex(28): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(29) " "Verilog HDL assignment warning at mem.hex(29): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(30) " "Verilog HDL assignment warning at mem.hex(30): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(31) " "Verilog HDL assignment warning at mem.hex(31): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596362 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(32) " "Verilog HDL assignment warning at mem.hex(32): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(33) " "Verilog HDL assignment warning at mem.hex(33): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(34) " "Verilog HDL assignment warning at mem.hex(34): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(35) " "Verilog HDL assignment warning at mem.hex(35): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(36) " "Verilog HDL assignment warning at mem.hex(36): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(37) " "Verilog HDL assignment warning at mem.hex(37): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(38) " "Verilog HDL assignment warning at mem.hex(38): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(39) " "Verilog HDL assignment warning at mem.hex(39): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(40) " "Verilog HDL assignment warning at mem.hex(40): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(41) " "Verilog HDL assignment warning at mem.hex(41): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(42) " "Verilog HDL assignment warning at mem.hex(42): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(43) " "Verilog HDL assignment warning at mem.hex(43): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(44) " "Verilog HDL assignment warning at mem.hex(44): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(45) " "Verilog HDL assignment warning at mem.hex(45): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(46) " "Verilog HDL assignment warning at mem.hex(46): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(47) " "Verilog HDL assignment warning at mem.hex(47): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(48) " "Verilog HDL assignment warning at mem.hex(48): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596363 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(49) " "Verilog HDL assignment warning at mem.hex(49): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(50) " "Verilog HDL assignment warning at mem.hex(50): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(51) " "Verilog HDL assignment warning at mem.hex(51): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(52) " "Verilog HDL assignment warning at mem.hex(52): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(53) " "Verilog HDL assignment warning at mem.hex(53): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(54) " "Verilog HDL assignment warning at mem.hex(54): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(55) " "Verilog HDL assignment warning at mem.hex(55): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(56) " "Verilog HDL assignment warning at mem.hex(56): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(57) " "Verilog HDL assignment warning at mem.hex(57): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(58) " "Verilog HDL assignment warning at mem.hex(58): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(59) " "Verilog HDL assignment warning at mem.hex(59): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(60) " "Verilog HDL assignment warning at mem.hex(60): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(61) " "Verilog HDL assignment warning at mem.hex(61): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(62) " "Verilog HDL assignment warning at mem.hex(62): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(63) " "Verilog HDL assignment warning at mem.hex(63): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(64) " "Verilog HDL assignment warning at mem.hex(64): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(65) " "Verilog HDL assignment warning at mem.hex(65): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(66) " "Verilog HDL assignment warning at mem.hex(66): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(67) " "Verilog HDL assignment warning at mem.hex(67): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596364 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(68) " "Verilog HDL assignment warning at mem.hex(68): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(69) " "Verilog HDL assignment warning at mem.hex(69): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(70) " "Verilog HDL assignment warning at mem.hex(70): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(71) " "Verilog HDL assignment warning at mem.hex(71): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(72) " "Verilog HDL assignment warning at mem.hex(72): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(73) " "Verilog HDL assignment warning at mem.hex(73): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(74) " "Verilog HDL assignment warning at mem.hex(74): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(75) " "Verilog HDL assignment warning at mem.hex(75): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(76) " "Verilog HDL assignment warning at mem.hex(76): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(77) " "Verilog HDL assignment warning at mem.hex(77): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(78) " "Verilog HDL assignment warning at mem.hex(78): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(79) " "Verilog HDL assignment warning at mem.hex(79): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(80) " "Verilog HDL assignment warning at mem.hex(80): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(81) " "Verilog HDL assignment warning at mem.hex(81): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(82) " "Verilog HDL assignment warning at mem.hex(82): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(83) " "Verilog HDL assignment warning at mem.hex(83): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(84) " "Verilog HDL assignment warning at mem.hex(84): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(85) " "Verilog HDL assignment warning at mem.hex(85): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(86) " "Verilog HDL assignment warning at mem.hex(86): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596365 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(87) " "Verilog HDL assignment warning at mem.hex(87): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(88) " "Verilog HDL assignment warning at mem.hex(88): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(89) " "Verilog HDL assignment warning at mem.hex(89): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(90) " "Verilog HDL assignment warning at mem.hex(90): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(91) " "Verilog HDL assignment warning at mem.hex(91): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(92) " "Verilog HDL assignment warning at mem.hex(92): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(93) " "Verilog HDL assignment warning at mem.hex(93): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(94) " "Verilog HDL assignment warning at mem.hex(94): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(95) " "Verilog HDL assignment warning at mem.hex(95): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(96) " "Verilog HDL assignment warning at mem.hex(96): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(97) " "Verilog HDL assignment warning at mem.hex(97): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(98) " "Verilog HDL assignment warning at mem.hex(98): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(99) " "Verilog HDL assignment warning at mem.hex(99): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(100) " "Verilog HDL assignment warning at mem.hex(100): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(101) " "Verilog HDL assignment warning at mem.hex(101): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(102) " "Verilog HDL assignment warning at mem.hex(102): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(103) " "Verilog HDL assignment warning at mem.hex(103): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(104) " "Verilog HDL assignment warning at mem.hex(104): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mem.hex(105) " "Verilog HDL assignment warning at mem.hex(105): truncated value with size 16 to match size of target (8)" {  } { { "mem.hex" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/mem.hex" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534291596366 "|LC_3b|memory:memory0"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory memory.v(44) " "Verilog HDL warning at memory.v(44): initial value for variable memory should be constant" {  } { { "memory.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/memory.v" 44 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1534291596379 "|LC_3b|memory:memory0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile:regfile0\|reg_memory " "RAM logic \"regfile:regfile0\|reg_memory\" is uninferred due to inappropriate RAM size" {  } { { "regfile.v" "reg_memory" { Text "C:/Users/namel/Documents/GitHub/Lc3b/regfile.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1534291621467 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1534291621467 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/namel/Documents/GitHub/Lc3b/db/Lc3b.ram0_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/namel/Documents/GitHub/Lc3b/db/Lc3b.ram0_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1534291621580 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "control:control0\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"control:control0\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lc3b.LC_3b0.rtl.mif " "Parameter INIT_FILE set to Lc3b.LC_3b0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1534291621652 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291621652 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1534291621652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:control0\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"control:control0\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291621690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:control0\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"control:control0\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lc3b.LC_3b0.rtl.mif " "Parameter \"INIT_FILE\" = \"Lc3b.LC_3b0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534291621691 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534291621691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otu " "Found entity 1: altsyncram_otu" {  } { { "db/altsyncram_otu.tdf" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/db/altsyncram_otu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534291621745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534291621745 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control0\|altsyncram:WideOr0_rtl_0\|altsyncram_otu:auto_generated\|ram_block1a8 " "Synthesized away node \"control:control0\|altsyncram:WideOr0_rtl_0\|altsyncram_otu:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_otu.tdf" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/db/altsyncram_otu.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291621883 "|LC_3b|control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control0\|altsyncram:WideOr0_rtl_0\|altsyncram_otu:auto_generated\|ram_block1a9 " "Synthesized away node \"control:control0\|altsyncram:WideOr0_rtl_0\|altsyncram_otu:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_otu.tdf" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/db/altsyncram_otu.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291621883 "|LC_3b|control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1534291621883 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1534291621883 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "Bidir \"GPIO_2\[0\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "Bidir \"GPIO_2\[1\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "Bidir \"GPIO_2\[2\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "Bidir \"GPIO_2\[3\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "Bidir \"GPIO_2\[4\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "Bidir \"GPIO_2\[5\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "Bidir \"GPIO_2\[6\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "Bidir \"GPIO_2\[7\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "Bidir \"GPIO_2\[8\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "Bidir \"GPIO_2\[9\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "Bidir \"GPIO_2\[10\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "Bidir \"GPIO_2\[11\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "Bidir \"GPIO_2\[12\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[16\] " "Bidir \"GPIO0\[16\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[17\] " "Bidir \"GPIO0\[17\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[18\] " "Bidir \"GPIO0\[18\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[19\] " "Bidir \"GPIO0\[19\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[20\] " "Bidir \"GPIO0\[20\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[21\] " "Bidir \"GPIO0\[21\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[22\] " "Bidir \"GPIO0\[22\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[23\] " "Bidir \"GPIO0\[23\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[24\] " "Bidir \"GPIO0\[24\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[25\] " "Bidir \"GPIO0\[25\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[26\] " "Bidir \"GPIO0\[26\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[27\] " "Bidir \"GPIO0\[27\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[28\] " "Bidir \"GPIO0\[28\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[29\] " "Bidir \"GPIO0\[29\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[30\] " "Bidir \"GPIO0\[30\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[31\] " "Bidir \"GPIO0\[31\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[32\] " "Bidir \"GPIO0\[32\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[33\] " "Bidir \"GPIO0\[33\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "Bidir \"GPIO1\[0\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "Bidir \"GPIO1\[1\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[2\] " "Bidir \"GPIO1\[2\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "Bidir \"GPIO1\[3\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "Bidir \"GPIO1\[4\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "Bidir \"GPIO1\[5\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "Bidir \"GPIO1\[6\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "Bidir \"GPIO1\[7\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[8\] " "Bidir \"GPIO1\[8\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "Bidir \"GPIO1\[9\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[10\] " "Bidir \"GPIO1\[10\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "Bidir \"GPIO1\[11\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[12\] " "Bidir \"GPIO1\[12\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "Bidir \"GPIO1\[13\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[14\] " "Bidir \"GPIO1\[14\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "Bidir \"GPIO1\[15\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[16\] " "Bidir \"GPIO1\[16\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "Bidir \"GPIO1\[17\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[18\] " "Bidir \"GPIO1\[18\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "Bidir \"GPIO1\[19\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[20\] " "Bidir \"GPIO1\[20\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "Bidir \"GPIO1\[21\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[22\] " "Bidir \"GPIO1\[22\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "Bidir \"GPIO1\[23\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "Bidir \"GPIO1\[24\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "Bidir \"GPIO1\[25\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "Bidir \"GPIO1\[26\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "Bidir \"GPIO1\[27\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "Bidir \"GPIO1\[28\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "Bidir \"GPIO1\[29\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[30\] " "Bidir \"GPIO1\[30\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[31\] " "Bidir \"GPIO1\[31\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[32\] " "Bidir \"GPIO1\[32\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "Bidir \"GPIO1\[33\]\" has no driver" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1534291621983 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1534291621983 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[0\] ir:ir0\|out\[0\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[0\]\" to the node \"ir:ir0\|out\[0\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[1\] ir:ir0\|out\[1\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[1\]\" to the node \"ir:ir0\|out\[1\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[2\] ir:ir0\|out\[2\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[2\]\" to the node \"ir:ir0\|out\[2\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[3\] ir:ir0\|out\[3\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[3\]\" to the node \"ir:ir0\|out\[3\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[4\] ir:ir0\|out\[4\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[4\]\" to the node \"ir:ir0\|out\[4\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[5\] ir:ir0\|out\[5\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[5\]\" to the node \"ir:ir0\|out\[5\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[6\] ir:ir0\|out\[6\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[6\]\" to the node \"ir:ir0\|out\[6\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[7\] ir:ir0\|out\[7\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[7\]\" to the node \"ir:ir0\|out\[7\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[8\] ir:ir0\|out\[8\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[8\]\" to the node \"ir:ir0\|out\[8\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[9\] ir:ir0\|out\[9\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[9\]\" to the node \"ir:ir0\|out\[9\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[10\] ir:ir0\|out\[10\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[10\]\" to the node \"ir:ir0\|out\[10\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[11\] ir:ir0\|out\[11\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[11\]\" to the node \"ir:ir0\|out\[11\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[12\] ir:ir0\|out\[12\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[12\]\" to the node \"ir:ir0\|out\[12\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[13\] ir:ir0\|out\[13\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[13\]\" to the node \"ir:ir0\|out\[13\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[14\] ir:ir0\|out\[14\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[14\]\" to the node \"ir:ir0\|out\[14\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gate:gateMDR0\|out\[15\] ir:ir0\|out\[15\] " "Converted the fan-out from the tri-state buffer \"gate:gateMDR0\|out\[15\]\" to the node \"ir:ir0\|out\[15\]\" into an OR gate" {  } { { "gate.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/gate.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1534291621993 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1534291621993 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534291622612 "|LC_3b|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534291622612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1534291622747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1534291624079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534291624299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_IN\[0\] " "No output dependent on input pin \"GPIO0_IN\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_IN\[1\] " "No output dependent on input pin \"GPIO0_IN\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[0\] " "No output dependent on input pin \"GPIO1_IN\[0\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[1\] " "No output dependent on input pin \"GPIO1_IN\[1\]\"" {  } { { "../LC_3b.v" "" { Text "C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534291624418 "|LC_3b|GPIO1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1534291624418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "907 " "Implemented 907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534291624418 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534291624418 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1534291624418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "790 " "Implemented 790 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534291624418 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1534291624418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534291624418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7363 " "Peak virtual memory: 7363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534291624459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 14 17:07:04 2018 " "Processing ended: Tue Aug 14 17:07:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534291624459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534291624459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534291624459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534291624459 ""}
