
STM32_WavePlayer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f58c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  0800f724  0800f724  0001f724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fc4c  0800fc4c  000200cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800fc4c  0800fc4c  0001fc4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fc54  0800fc54  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fc54  0800fc54  0001fc54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fc58  0800fc58  0001fc58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  0800fc5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023d0  200000cc  0800fd28  000200cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000249c  0800fd28  0002249c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ff6f  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000057f3  00000000  00000000  0004006b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001600  00000000  00000000  00045860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001380  00000000  00000000  00046e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d959  00000000  00000000  000481e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002489d  00000000  00000000  00065b39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fdf3  00000000  00000000  0008a3d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011a1c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005974  00000000  00000000  0011a21c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000cc 	.word	0x200000cc
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800f70c 	.word	0x0800f70c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200000d0 	.word	0x200000d0
 80001d4:	0800f70c 	.word	0x0800f70c

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	4603      	mov	r3, r0
 80004e4:	603a      	str	r2, [r7, #0]
 80004e6:	80fb      	strh	r3, [r7, #6]
 80004e8:	460b      	mov	r3, r1
 80004ea:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 80004ec:	2300      	movs	r3, #0
 80004ee:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 80004f0:	2200      	movs	r2, #0
 80004f2:	6839      	ldr	r1, [r7, #0]
 80004f4:	481c      	ldr	r0, [pc, #112]	; (8000568 <AUDIO_OUT_Init+0x8c>)
 80004f6:	f000 f8f9 	bl	80006ec <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 80004fa:	4b1b      	ldr	r3, [pc, #108]	; (8000568 <AUDIO_OUT_Init+0x8c>)
 80004fc:	4a1b      	ldr	r2, [pc, #108]	; (800056c <AUDIO_OUT_Init+0x90>)
 80004fe:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8000500:	4819      	ldr	r0, [pc, #100]	; (8000568 <AUDIO_OUT_Init+0x8c>)
 8000502:	f005 fe67 	bl	80061d4 <HAL_I2S_GetState>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d103      	bne.n	8000514 <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 800050c:	2100      	movs	r1, #0
 800050e:	4816      	ldr	r0, [pc, #88]	; (8000568 <AUDIO_OUT_Init+0x8c>)
 8000510:	f000 f94a 	bl	80007a8 <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8000514:	6838      	ldr	r0, [r7, #0]
 8000516:	f000 fa0f 	bl	8000938 <I2S3_Init>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8000520:	2301      	movs	r3, #1
 8000522:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 8000524:	7bfb      	ldrb	r3, [r7, #15]
 8000526:	2b00      	cmp	r3, #0
 8000528:	d10e      	bne.n	8000548 <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 800052a:	4b11      	ldr	r3, [pc, #68]	; (8000570 <AUDIO_OUT_Init+0x94>)
 800052c:	689b      	ldr	r3, [r3, #8]
 800052e:	2094      	movs	r0, #148	; 0x94
 8000530:	4798      	blx	r3
 8000532:	4603      	mov	r3, r0
 8000534:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8000538:	2be0      	cmp	r3, #224	; 0xe0
 800053a:	d103      	bne.n	8000544 <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 800053c:	4b0d      	ldr	r3, [pc, #52]	; (8000574 <AUDIO_OUT_Init+0x98>)
 800053e:	4a0c      	ldr	r2, [pc, #48]	; (8000570 <AUDIO_OUT_Init+0x94>)
 8000540:	601a      	str	r2, [r3, #0]
 8000542:	e001      	b.n	8000548 <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8000544:	2301      	movs	r3, #1
 8000546:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d107      	bne.n	800055e <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 800054e:	4b09      	ldr	r3, [pc, #36]	; (8000574 <AUDIO_OUT_Init+0x98>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	681c      	ldr	r4, [r3, #0]
 8000554:	797a      	ldrb	r2, [r7, #5]
 8000556:	88f9      	ldrh	r1, [r7, #6]
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	2094      	movs	r0, #148	; 0x94
 800055c:	47a0      	blx	r4
  }
  
  return ret;
 800055e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000560:	4618      	mov	r0, r3
 8000562:	3714      	adds	r7, #20
 8000564:	46bd      	mov	sp, r7
 8000566:	bd90      	pop	{r4, r7, pc}
 8000568:	200000ec 	.word	0x200000ec
 800056c:	40003c00 	.word	0x40003c00
 8000570:	20000004 	.word	0x20000004
 8000574:	200000e8 	.word	0x200000e8

08000578 <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
 8000580:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8000582:	4b10      	ldr	r3, [pc, #64]	; (80005c4 <AUDIO_OUT_Play+0x4c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	68db      	ldr	r3, [r3, #12]
 8000588:	683a      	ldr	r2, [r7, #0]
 800058a:	b292      	uxth	r2, r2
 800058c:	6879      	ldr	r1, [r7, #4]
 800058e:	2094      	movs	r0, #148	; 0x94
 8000590:	4798      	blx	r3
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d001      	beq.n	800059c <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8000598:	2301      	movs	r3, #1
 800059a:	e00f      	b.n	80005bc <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80005a2:	d203      	bcs.n	80005ac <AUDIO_OUT_Play+0x34>
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	085b      	lsrs	r3, r3, #1
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	e001      	b.n	80005b0 <AUDIO_OUT_Play+0x38>
 80005ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005b0:	461a      	mov	r2, r3
 80005b2:	6879      	ldr	r1, [r7, #4]
 80005b4:	4804      	ldr	r0, [pc, #16]	; (80005c8 <AUDIO_OUT_Play+0x50>)
 80005b6:	f005 fa8b 	bl	8005ad0 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80005ba:	2300      	movs	r3, #0
  }
}
 80005bc:	4618      	mov	r0, r3
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	200000e8 	.word	0x200000e8
 80005c8:	200000ec 	.word	0x200000ec

080005cc <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 80005d0:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <AUDIO_OUT_Pause+0x24>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	691b      	ldr	r3, [r3, #16]
 80005d6:	2094      	movs	r0, #148	; 0x94
 80005d8:	4798      	blx	r3
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 80005e0:	2301      	movs	r3, #1
 80005e2:	e003      	b.n	80005ec <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 80005e4:	4803      	ldr	r0, [pc, #12]	; (80005f4 <AUDIO_OUT_Pause+0x28>)
 80005e6:	f005 fb1b 	bl	8005c20 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80005ea:	2300      	movs	r3, #0
  }
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	200000e8 	.word	0x200000e8
 80005f4:	200000ec 	.word	0x200000ec

080005f8 <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 80005fc:	4b07      	ldr	r3, [pc, #28]	; (800061c <AUDIO_OUT_Resume+0x24>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	695b      	ldr	r3, [r3, #20]
 8000602:	2094      	movs	r0, #148	; 0x94
 8000604:	4798      	blx	r3
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 800060c:	2301      	movs	r3, #1
 800060e:	e003      	b.n	8000618 <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8000610:	4803      	ldr	r0, [pc, #12]	; (8000620 <AUDIO_OUT_Resume+0x28>)
 8000612:	f005 fb67 	bl	8005ce4 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000616:	2300      	movs	r3, #0
  }
}
 8000618:	4618      	mov	r0, r3
 800061a:	bd80      	pop	{r7, pc}
 800061c:	200000e8 	.word	0x200000e8
 8000620:	200000ec 	.word	0x200000ec

08000624 <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 800062c:	480e      	ldr	r0, [pc, #56]	; (8000668 <AUDIO_OUT_Stop+0x44>)
 800062e:	f005 fbed 	bl	8005e0c <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8000632:	4b0e      	ldr	r3, [pc, #56]	; (800066c <AUDIO_OUT_Stop+0x48>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	6879      	ldr	r1, [r7, #4]
 800063a:	2094      	movs	r0, #148	; 0x94
 800063c:	4798      	blx	r3
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 8000644:	2301      	movs	r3, #1
 8000646:	e00b      	b.n	8000660 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	2b01      	cmp	r3, #1
 800064c:	d107      	bne.n	800065e <AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 800064e:	2001      	movs	r0, #1
 8000650:	f001 fce8 	bl	8002024 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	2110      	movs	r1, #16
 8000658:	4805      	ldr	r0, [pc, #20]	; (8000670 <AUDIO_OUT_Stop+0x4c>)
 800065a:	f002 fcbf 	bl	8002fdc <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800065e:	2300      	movs	r3, #0
  }
}
 8000660:	4618      	mov	r0, r3
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	200000ec 	.word	0x200000ec
 800066c:	200000e8 	.word	0x200000e8
 8000670:	40020c00 	.word	0x40020c00

08000674 <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 800067e:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <AUDIO_OUT_SetVolume+0x2c>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	6a1b      	ldr	r3, [r3, #32]
 8000684:	79fa      	ldrb	r2, [r7, #7]
 8000686:	4611      	mov	r1, r2
 8000688:	2094      	movs	r0, #148	; 0x94
 800068a:	4798      	blx	r3
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8000692:	2301      	movs	r3, #1
 8000694:	e000      	b.n	8000698 <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000696:	2300      	movs	r3, #0
  }
}
 8000698:	4618      	mov	r0, r3
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	200000e8 	.word	0x200000e8

080006a4 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a04      	ldr	r2, [pc, #16]	; (80006c4 <HAL_I2S_TxCpltCallback+0x20>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d101      	bne.n	80006ba <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 80006b6:	f001 fbf1 	bl	8001e9c <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80006ba:	bf00      	nop
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40003c00 	.word	0x40003c00

080006c8 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a04      	ldr	r2, [pc, #16]	; (80006e8 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80006d6:	4293      	cmp	r3, r2
 80006d8:	d101      	bne.n	80006de <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 80006da:	f001 fbf3 	bl	8001ec4 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40003c00 	.word	0x40003c00

080006ec <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08c      	sub	sp, #48	; 0x30
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80006f8:	2300      	movs	r3, #0
 80006fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80006fe:	23ff      	movs	r3, #255	; 0xff
 8000700:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  
  for(index = 0; index < 8; index++)
 8000704:	2300      	movs	r3, #0
 8000706:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800070a:	e010      	b.n	800072e <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 800070c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000710:	4a22      	ldr	r2, [pc, #136]	; (800079c <AUDIO_OUT_ClockConfig+0xb0>)
 8000712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000716:	68ba      	ldr	r2, [r7, #8]
 8000718:	429a      	cmp	r2, r3
 800071a:	d103      	bne.n	8000724 <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 800071c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000720:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  for(index = 0; index < 8; index++)
 8000724:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000728:	3301      	adds	r3, #1
 800072a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800072e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000732:	2b07      	cmp	r3, #7
 8000734:	d9ea      	bls.n	800070c <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8000736:	f107 0314 	add.w	r3, r7, #20
 800073a:	4618      	mov	r0, r3
 800073c:	f006 fe9c 	bl	8007478 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8000740:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000744:	f003 0307 	and.w	r3, r3, #7
 8000748:	2b00      	cmp	r3, #0
 800074a:	d115      	bne.n	8000778 <AUDIO_OUT_ClockConfig+0x8c>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) ï¿½ (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800074c:	2301      	movs	r3, #1
 800074e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 8000750:	2308      	movs	r3, #8
 8000752:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8000754:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000758:	4a11      	ldr	r2, [pc, #68]	; (80007a0 <AUDIO_OUT_ClockConfig+0xb4>)
 800075a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800075e:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8000760:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000764:	4a0f      	ldr	r2, [pc, #60]	; (80007a4 <AUDIO_OUT_ClockConfig+0xb8>)
 8000766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800076a:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800076c:	f107 0314 	add.w	r3, r7, #20
 8000770:	4618      	mov	r0, r3
 8000772:	f006 fd91 	bl	8007298 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8000776:	e00d      	b.n	8000794 <AUDIO_OUT_ClockConfig+0xa8>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000778:	2301      	movs	r3, #1
 800077a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 800077c:	2308      	movs	r3, #8
 800077e:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8000780:	f44f 7381 	mov.w	r3, #258	; 0x102
 8000784:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8000786:	2303      	movs	r3, #3
 8000788:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800078a:	f107 0314 	add.w	r3, r7, #20
 800078e:	4618      	mov	r0, r3
 8000790:	f006 fd82 	bl	8007298 <HAL_RCCEx_PeriphCLKConfig>
}
 8000794:	bf00      	nop
 8000796:	3730      	adds	r7, #48	; 0x30
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	0800f778 	.word	0x0800f778
 80007a0:	0800f798 	.word	0x0800f798
 80007a4:	0800f7b8 	.word	0x0800f7b8

080007a8 <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b08c      	sub	sp, #48	; 0x30
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	61bb      	str	r3, [r7, #24]
 80007b6:	4b56      	ldr	r3, [pc, #344]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 80007b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ba:	4a55      	ldr	r2, [pc, #340]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 80007bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007c0:	6413      	str	r3, [r2, #64]	; 0x40
 80007c2:	4b53      	ldr	r3, [pc, #332]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 80007c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007ca:	61bb      	str	r3, [r7, #24]
 80007cc:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
 80007d2:	4b4f      	ldr	r3, [pc, #316]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a4e      	ldr	r2, [pc, #312]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 80007d8:	f043 0304 	orr.w	r3, r3, #4
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b4c      	ldr	r3, [pc, #304]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0304 	and.w	r3, r3, #4
 80007e6:	617b      	str	r3, [r7, #20]
 80007e8:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	4b48      	ldr	r3, [pc, #288]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a47      	ldr	r2, [pc, #284]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 80007f4:	f043 0301 	orr.w	r3, r3, #1
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b45      	ldr	r3, [pc, #276]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8000806:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800080a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 800080c:	2302      	movs	r3, #2
 800080e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8000814:	2302      	movs	r3, #2
 8000816:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8000818:	2306      	movs	r3, #6
 800081a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 800081c:	f107 031c 	add.w	r3, r7, #28
 8000820:	4619      	mov	r1, r3
 8000822:	483c      	ldr	r0, [pc, #240]	; (8000914 <AUDIO_OUT_MspInit+0x16c>)
 8000824:	f002 f972 	bl	8002b0c <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8000828:	2310      	movs	r3, #16
 800082a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 800082c:	f107 031c 	add.w	r3, r7, #28
 8000830:	4619      	mov	r1, r3
 8000832:	4839      	ldr	r0, [pc, #228]	; (8000918 <AUDIO_OUT_MspInit+0x170>)
 8000834:	f002 f96a 	bl	8002b0c <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	4b34      	ldr	r3, [pc, #208]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 800083e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000840:	4a33      	ldr	r2, [pc, #204]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 8000842:	f043 0304 	orr.w	r3, r3, #4
 8000846:	6313      	str	r3, [r2, #48]	; 0x30
 8000848:	4b31      	ldr	r3, [pc, #196]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 800084a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084c:	f003 0304 	and.w	r3, r3, #4
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8000854:	2380      	movs	r3, #128	; 0x80
 8000856:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8000858:	f107 031c 	add.w	r3, r7, #28
 800085c:	4619      	mov	r1, r3
 800085e:	482d      	ldr	r0, [pc, #180]	; (8000914 <AUDIO_OUT_MspInit+0x16c>)
 8000860:	f002 f954 	bl	8002b0c <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8000864:	2300      	movs	r3, #0
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	4b29      	ldr	r3, [pc, #164]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 800086a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086c:	4a28      	ldr	r2, [pc, #160]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 800086e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000872:	6313      	str	r3, [r2, #48]	; 0x30
 8000874:	4b26      	ldr	r3, [pc, #152]	; (8000910 <AUDIO_OUT_MspInit+0x168>)
 8000876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000878:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800087c:	60bb      	str	r3, [r7, #8]
 800087e:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a25      	ldr	r2, [pc, #148]	; (800091c <AUDIO_OUT_MspInit+0x174>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d136      	bne.n	80008f8 <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 800088a:	4b25      	ldr	r3, [pc, #148]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 800088c:	2200      	movs	r2, #0
 800088e:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000890:	4b23      	ldr	r3, [pc, #140]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 8000892:	2240      	movs	r2, #64	; 0x40
 8000894:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000896:	4b22      	ldr	r3, [pc, #136]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 8000898:	2200      	movs	r2, #0
 800089a:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 800089c:	4b20      	ldr	r3, [pc, #128]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 800089e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008a2:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 80008a4:	4b1e      	ldr	r3, [pc, #120]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008aa:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80008ac:	4b1c      	ldr	r3, [pc, #112]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008b2:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80008b4:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80008ba:	4b19      	ldr	r3, [pc, #100]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008c0:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80008c2:	4b17      	ldr	r3, [pc, #92]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008c4:	2204      	movs	r2, #4
 80008c6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80008c8:	4b15      	ldr	r3, [pc, #84]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008ca:	2203      	movs	r2, #3
 80008cc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80008ce:	4b14      	ldr	r3, [pc, #80]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80008d4:	4b12      	ldr	r3, [pc, #72]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80008da:	4b11      	ldr	r3, [pc, #68]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008dc:	4a11      	ldr	r2, [pc, #68]	; (8000924 <AUDIO_OUT_MspInit+0x17c>)
 80008de:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a0f      	ldr	r2, [pc, #60]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008e4:	639a      	str	r2, [r3, #56]	; 0x38
 80008e6:	4a0e      	ldr	r2, [pc, #56]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80008ec:	480c      	ldr	r0, [pc, #48]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008ee:	f001 fd7d 	bl	80023ec <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80008f2:	480b      	ldr	r0, [pc, #44]	; (8000920 <AUDIO_OUT_MspInit+0x178>)
 80008f4:	f001 fccc 	bl	8002290 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80008f8:	2200      	movs	r2, #0
 80008fa:	210e      	movs	r1, #14
 80008fc:	202f      	movs	r0, #47	; 0x2f
 80008fe:	f001 fc90 	bl	8002222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 8000902:	202f      	movs	r0, #47	; 0x2f
 8000904:	f001 fca9 	bl	800225a <HAL_NVIC_EnableIRQ>
}
 8000908:	bf00      	nop
 800090a:	3730      	adds	r7, #48	; 0x30
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40023800 	.word	0x40023800
 8000914:	40020800 	.word	0x40020800
 8000918:	40020000 	.word	0x40020000
 800091c:	40003c00 	.word	0x40003c00
 8000920:	20000134 	.word	0x20000134
 8000924:	400260b8 	.word	0x400260b8

08000928 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
	...

08000938 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8000940:	4b17      	ldr	r3, [pc, #92]	; (80009a0 <I2S3_Init+0x68>)
 8000942:	4a18      	ldr	r2, [pc, #96]	; (80009a4 <I2S3_Init+0x6c>)
 8000944:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8000946:	4b16      	ldr	r3, [pc, #88]	; (80009a0 <I2S3_Init+0x68>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	69da      	ldr	r2, [r3, #28]
 800094c:	4b14      	ldr	r3, [pc, #80]	; (80009a0 <I2S3_Init+0x68>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000954:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8000956:	4a12      	ldr	r2, [pc, #72]	; (80009a0 <I2S3_Init+0x68>)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 800095c:	4b10      	ldr	r3, [pc, #64]	; (80009a0 <I2S3_Init+0x68>)
 800095e:	2200      	movs	r2, #0
 8000960:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8000962:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <I2S3_Init+0x68>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8000968:	4b0d      	ldr	r3, [pc, #52]	; (80009a0 <I2S3_Init+0x68>)
 800096a:	2200      	movs	r2, #0
 800096c:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 800096e:	4b0c      	ldr	r3, [pc, #48]	; (80009a0 <I2S3_Init+0x68>)
 8000970:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000974:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8000976:	4b0a      	ldr	r3, [pc, #40]	; (80009a0 <I2S3_Init+0x68>)
 8000978:	f44f 7200 	mov.w	r2, #512	; 0x200
 800097c:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 800097e:	4b08      	ldr	r3, [pc, #32]	; (80009a0 <I2S3_Init+0x68>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8000984:	4806      	ldr	r0, [pc, #24]	; (80009a0 <I2S3_Init+0x68>)
 8000986:	f004 ff63 	bl	8005850 <HAL_I2S_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000990:	2301      	movs	r3, #1
 8000992:	e000      	b.n	8000996 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8000994:	2300      	movs	r3, #0
  }
}
 8000996:	4618      	mov	r0, r3
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	200000ec 	.word	0x200000ec
 80009a4:	40003c00 	.word	0x40003c00

080009a8 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a04      	ldr	r2, [pc, #16]	; (80009c8 <HAL_I2S_ErrorCallback+0x20>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d101      	bne.n	80009be <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 80009ba:	f7ff ffb5 	bl	8000928 <AUDIO_OUT_Error_CallBack>
  }
}
 80009be:	bf00      	nop
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40003c00 	.word	0x40003c00

080009cc <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80009d0:	4814      	ldr	r0, [pc, #80]	; (8000a24 <I2Cx_Init+0x58>)
 80009d2:	f004 fbd3 	bl	800517c <HAL_I2C_GetState>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d121      	bne.n	8000a20 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 80009dc:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <I2Cx_Init+0x58>)
 80009de:	4a12      	ldr	r2, [pc, #72]	; (8000a28 <I2Cx_Init+0x5c>)
 80009e0:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 80009e2:	4b10      	ldr	r3, [pc, #64]	; (8000a24 <I2Cx_Init+0x58>)
 80009e4:	2243      	movs	r2, #67	; 0x43
 80009e6:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80009e8:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <I2Cx_Init+0x58>)
 80009ea:	4a10      	ldr	r2, [pc, #64]	; (8000a2c <I2Cx_Init+0x60>)
 80009ec:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009ee:	4b0d      	ldr	r3, [pc, #52]	; (8000a24 <I2Cx_Init+0x58>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009f4:	4b0b      	ldr	r3, [pc, #44]	; (8000a24 <I2Cx_Init+0x58>)
 80009f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009fa:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80009fc:	4b09      	ldr	r3, [pc, #36]	; (8000a24 <I2Cx_Init+0x58>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 8000a02:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <I2Cx_Init+0x58>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000a08:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <I2Cx_Init+0x58>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8000a0e:	4b05      	ldr	r3, [pc, #20]	; (8000a24 <I2Cx_Init+0x58>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000a14:	4803      	ldr	r0, [pc, #12]	; (8000a24 <I2Cx_Init+0x58>)
 8000a16:	f000 f86b 	bl	8000af0 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000a1a:	4802      	ldr	r0, [pc, #8]	; (8000a24 <I2Cx_Init+0x58>)
 8000a1c:	f003 ff1a 	bl	8004854 <HAL_I2C_Init>
  }
}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20000194 	.word	0x20000194
 8000a28:	40005400 	.word	0x40005400
 8000a2c:	000186a0 	.word	0x000186a0

08000a30 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b088      	sub	sp, #32
 8000a34:	af04      	add	r7, sp, #16
 8000a36:	4603      	mov	r3, r0
 8000a38:	80fb      	strh	r3, [r7, #6]
 8000a3a:	460b      	mov	r3, r1
 8000a3c:	717b      	strb	r3, [r7, #5]
 8000a3e:	4613      	mov	r3, r2
 8000a40:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a42:	2300      	movs	r3, #0
 8000a44:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8000a46:	797b      	ldrb	r3, [r7, #5]
 8000a48:	b29a      	uxth	r2, r3
 8000a4a:	4b0b      	ldr	r3, [pc, #44]	; (8000a78 <I2Cx_WriteData+0x48>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	88f9      	ldrh	r1, [r7, #6]
 8000a50:	9302      	str	r3, [sp, #8]
 8000a52:	2301      	movs	r3, #1
 8000a54:	9301      	str	r3, [sp, #4]
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	9300      	str	r3, [sp, #0]
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	4807      	ldr	r0, [pc, #28]	; (8000a7c <I2Cx_WriteData+0x4c>)
 8000a5e:	f004 f86d 	bl	8004b3c <HAL_I2C_Mem_Write>
 8000a62:	4603      	mov	r3, r0
 8000a64:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000a66:	7bfb      	ldrb	r3, [r7, #15]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000a6c:	f000 f834 	bl	8000ad8 <I2Cx_Error>
  }
}
 8000a70:	bf00      	nop
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	20000194 	.word	0x20000194

08000a80 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b088      	sub	sp, #32
 8000a84:	af04      	add	r7, sp, #16
 8000a86:	4603      	mov	r3, r0
 8000a88:	460a      	mov	r2, r1
 8000a8a:	80fb      	strh	r3, [r7, #6]
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000a90:	2300      	movs	r3, #0
 8000a92:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000a98:	797b      	ldrb	r3, [r7, #5]
 8000a9a:	b29a      	uxth	r2, r3
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <I2Cx_ReadData+0x50>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	88f9      	ldrh	r1, [r7, #6]
 8000aa2:	9302      	str	r3, [sp, #8]
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	9301      	str	r3, [sp, #4]
 8000aa8:	f107 030e 	add.w	r3, r7, #14
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	2301      	movs	r3, #1
 8000ab0:	4808      	ldr	r0, [pc, #32]	; (8000ad4 <I2Cx_ReadData+0x54>)
 8000ab2:	f004 f93d 	bl	8004d30 <HAL_I2C_Mem_Read>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000aba:	7bfb      	ldrb	r3, [r7, #15]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000ac0:	f000 f80a 	bl	8000ad8 <I2Cx_Error>
  }
  return value;
 8000ac4:	7bbb      	ldrb	r3, [r7, #14]
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	3710      	adds	r7, #16
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	20000194 	.word	0x20000194

08000ad8 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000adc:	4803      	ldr	r0, [pc, #12]	; (8000aec <I2Cx_Error+0x14>)
 8000ade:	f003 fffd 	bl	8004adc <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8000ae2:	f7ff ff73 	bl	80009cc <I2Cx_Init>
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000194 	.word	0x20000194

08000af0 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08a      	sub	sp, #40	; 0x28
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8000af8:	2300      	movs	r3, #0
 8000afa:	613b      	str	r3, [r7, #16]
 8000afc:	4b25      	ldr	r3, [pc, #148]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b00:	4a24      	ldr	r2, [pc, #144]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000b02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b06:	6413      	str	r3, [r2, #64]	; 0x40
 8000b08:	4b22      	ldr	r3, [pc, #136]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b10:	613b      	str	r3, [r7, #16]
 8000b12:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 8000b14:	2300      	movs	r3, #0
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	4b1e      	ldr	r3, [pc, #120]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1c:	4a1d      	ldr	r2, [pc, #116]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000b1e:	f043 0302 	orr.w	r3, r3, #2
 8000b22:	6313      	str	r3, [r2, #48]	; 0x30
 8000b24:	4b1b      	ldr	r3, [pc, #108]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b28:	f003 0302 	and.w	r3, r3, #2
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8000b30:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000b34:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8000b36:	2312      	movs	r3, #18
 8000b38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 8000b42:	2304      	movs	r3, #4
 8000b44:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8000b46:	f107 0314 	add.w	r3, r7, #20
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4812      	ldr	r0, [pc, #72]	; (8000b98 <I2Cx_MspInit+0xa8>)
 8000b4e:	f001 ffdd 	bl	8002b0c <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 8000b52:	4b10      	ldr	r3, [pc, #64]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000b54:	6a1b      	ldr	r3, [r3, #32]
 8000b56:	4a0f      	ldr	r2, [pc, #60]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000b58:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b5c:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8000b5e:	4b0d      	ldr	r3, [pc, #52]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000b60:	6a1b      	ldr	r3, [r3, #32]
 8000b62:	4a0c      	ldr	r2, [pc, #48]	; (8000b94 <I2Cx_MspInit+0xa4>)
 8000b64:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000b68:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	210f      	movs	r1, #15
 8000b6e:	201f      	movs	r0, #31
 8000b70:	f001 fb57 	bl	8002222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 8000b74:	201f      	movs	r0, #31
 8000b76:	f001 fb70 	bl	800225a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	210f      	movs	r1, #15
 8000b7e:	2020      	movs	r0, #32
 8000b80:	f001 fb4f 	bl	8002222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 8000b84:	2020      	movs	r0, #32
 8000b86:	f001 fb68 	bl	800225a <HAL_NVIC_EnableIRQ>
}
 8000b8a:	bf00      	nop
 8000b8c:	3728      	adds	r7, #40	; 0x28
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	40023800 	.word	0x40023800
 8000b98:	40020400 	.word	0x40020400

08000b9c <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	603b      	str	r3, [r7, #0]
 8000ba6:	4b17      	ldr	r3, [pc, #92]	; (8000c04 <AUDIO_IO_Init+0x68>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	4a16      	ldr	r2, [pc, #88]	; (8000c04 <AUDIO_IO_Init+0x68>)
 8000bac:	f043 0308 	orr.w	r3, r3, #8
 8000bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb2:	4b14      	ldr	r3, [pc, #80]	; (8000c04 <AUDIO_IO_Init+0x68>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	f003 0308 	and.w	r3, r3, #8
 8000bba:	603b      	str	r3, [r7, #0]
 8000bbc:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000bbe:	2310      	movs	r3, #16
 8000bc0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	480d      	ldr	r0, [pc, #52]	; (8000c08 <AUDIO_IO_Init+0x6c>)
 8000bd4:	f001 ff9a 	bl	8002b0c <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000bd8:	f7ff fef8 	bl	80009cc <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2110      	movs	r1, #16
 8000be0:	4809      	ldr	r0, [pc, #36]	; (8000c08 <AUDIO_IO_Init+0x6c>)
 8000be2:	f002 f9fb 	bl	8002fdc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000be6:	2005      	movs	r0, #5
 8000be8:	f001 fa1c 	bl	8002024 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000bec:	2201      	movs	r2, #1
 8000bee:	2110      	movs	r1, #16
 8000bf0:	4805      	ldr	r0, [pc, #20]	; (8000c08 <AUDIO_IO_Init+0x6c>)
 8000bf2:	f002 f9f3 	bl	8002fdc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000bf6:	2005      	movs	r0, #5
 8000bf8:	f001 fa14 	bl	8002024 <HAL_Delay>
}
 8000bfc:	bf00      	nop
 8000bfe:	3718      	adds	r7, #24
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40023800 	.word	0x40023800
 8000c08:	40020c00 	.word	0x40020c00

08000c0c <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr

08000c1a <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b082      	sub	sp, #8
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	4603      	mov	r3, r0
 8000c22:	71fb      	strb	r3, [r7, #7]
 8000c24:	460b      	mov	r3, r1
 8000c26:	71bb      	strb	r3, [r7, #6]
 8000c28:	4613      	mov	r3, r2
 8000c2a:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	797a      	ldrb	r2, [r7, #5]
 8000c32:	79b9      	ldrb	r1, [r7, #6]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fefb 	bl	8000a30 <I2Cx_WriteData>
}
 8000c3a:	bf00      	nop
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	4603      	mov	r3, r0
 8000c4a:	460a      	mov	r2, r1
 8000c4c:	71fb      	strb	r3, [r7, #7]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	79ba      	ldrb	r2, [r7, #6]
 8000c58:	4611      	mov	r1, r2
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff ff10 	bl	8000a80 <I2Cx_ReadData>
 8000c60:	4603      	mov	r3, r0
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
	...

08000c6c <AUDIO_StorageParse>:

USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b0d6      	sub	sp, #344	; 0x158
 8000c70:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 8000c72:	2300      	movs	r3, #0
 8000c74:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  FILINFO fno;
  DIR dir;
  char *fn;


  res = f_opendir(&dir, USBHPath);
 8000c78:	1d3b      	adds	r3, r7, #4
 8000c7a:	4945      	ldr	r1, [pc, #276]	; (8000d90 <AUDIO_StorageParse+0x124>)
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f00d fe9d 	bl	800e9bc <f_opendir>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  FileList.ptr = 0;
 8000c88:	4b42      	ldr	r3, [pc, #264]	; (8000d94 <AUDIO_StorageParse+0x128>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8

  if(res == FR_OK)
 8000c90:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d16b      	bne.n	8000d70 <AUDIO_StorageParse+0x104>
  {
    while(Appli_state == APPLICATION_READY)
 8000c98:	e066      	b.n	8000d68 <AUDIO_StorageParse+0xfc>
    {
      res = f_readdir(&dir, &fno);
 8000c9a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	4611      	mov	r1, r2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f00d ff23 	bl	800eaee <f_readdir>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
      if(res != FR_OK || fno.fname[0] == 0)
 8000cae:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d15c      	bne.n	8000d70 <AUDIO_StorageParse+0x104>
 8000cb6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000cba:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000cbe:	7d9b      	ldrb	r3, [r3, #22]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d055      	beq.n	8000d70 <AUDIO_StorageParse+0x104>
      {
        break;
      }
      if(fno.fname[0] == '.')
 8000cc4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000cc8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000ccc:	7d9b      	ldrb	r3, [r3, #22]
 8000cce:	2b2e      	cmp	r3, #46	; 0x2e
 8000cd0:	d100      	bne.n	8000cd4 <AUDIO_StorageParse+0x68>
      {
        continue;
 8000cd2:	e049      	b.n	8000d68 <AUDIO_StorageParse+0xfc>
      }

      fn = fno.fname;
 8000cd4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cd8:	3316      	adds	r3, #22
 8000cda:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 8000cde:	4b2d      	ldr	r3, [pc, #180]	; (8000d94 <AUDIO_StorageParse+0x128>)
 8000ce0:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000ce4:	2b17      	cmp	r3, #23
 8000ce6:	d83f      	bhi.n	8000d68 <AUDIO_StorageParse+0xfc>
      {
        if((fno.fattrib & AM_DIR) == 0)
 8000ce8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000cec:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000cf0:	7a1b      	ldrb	r3, [r3, #8]
 8000cf2:	f003 0310 	and.w	r3, r3, #16
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d136      	bne.n	8000d68 <AUDIO_StorageParse+0xfc>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 8000cfa:	4927      	ldr	r1, [pc, #156]	; (8000d98 <AUDIO_StorageParse+0x12c>)
 8000cfc:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8000d00:	f00e fcdf 	bl	800f6c2 <strstr>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d107      	bne.n	8000d1a <AUDIO_StorageParse+0xae>
 8000d0a:	4924      	ldr	r1, [pc, #144]	; (8000d9c <AUDIO_StorageParse+0x130>)
 8000d0c:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8000d10:	f00e fcd7 	bl	800f6c2 <strstr>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d026      	beq.n	8000d68 <AUDIO_StorageParse+0xfc>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8000d1a:	4b1e      	ldr	r3, [pc, #120]	; (8000d94 <AUDIO_StorageParse+0x128>)
 8000d1c:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d20:	461a      	mov	r2, r3
 8000d22:	4613      	mov	r3, r2
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	4413      	add	r3, r2
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	4413      	add	r3, r2
 8000d2c:	4a19      	ldr	r2, [pc, #100]	; (8000d94 <AUDIO_StorageParse+0x128>)
 8000d2e:	4413      	add	r3, r2
 8000d30:	3301      	adds	r3, #1
 8000d32:	2228      	movs	r2, #40	; 0x28
 8000d34:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f00e fcaf 	bl	800f69c <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8000d3e:	4b15      	ldr	r3, [pc, #84]	; (8000d94 <AUDIO_StorageParse+0x128>)
 8000d40:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d44:	461a      	mov	r2, r3
 8000d46:	4913      	ldr	r1, [pc, #76]	; (8000d94 <AUDIO_StorageParse+0x128>)
 8000d48:	4613      	mov	r3, r2
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	4413      	add	r3, r2
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	4413      	add	r3, r2
 8000d52:	440b      	add	r3, r1
 8000d54:	2201      	movs	r2, #1
 8000d56:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8000d58:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <AUDIO_StorageParse+0x128>)
 8000d5a:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d5e:	3301      	adds	r3, #1
 8000d60:	b29a      	uxth	r2, r3
 8000d62:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <AUDIO_StorageParse+0x128>)
 8000d64:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
    while(Appli_state == APPLICATION_READY)
 8000d68:	4b0d      	ldr	r3, [pc, #52]	; (8000da0 <AUDIO_StorageParse+0x134>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d094      	beq.n	8000c9a <AUDIO_StorageParse+0x2e>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8000d70:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <AUDIO_StorageParse+0x128>)
 8000d72:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	; 0x3d8
 8000d76:	4b0b      	ldr	r3, [pc, #44]	; (8000da4 <AUDIO_StorageParse+0x138>)
 8000d78:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f00d fe90 	bl	800eaa2 <f_closedir>
  return res;
 8000d82:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	20001940 	.word	0x20001940
 8000d94:	20001300 	.word	0x20001300
 8000d98:	0800f724 	.word	0x0800f724
 8000d9c:	0800f728 	.word	0x0800f728
 8000da0:	20002184 	.word	0x20002184
 8000da4:	200001ea 	.word	0x200001ea

08000da8 <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK) return NumObs;
 8000dac:	f7ff ff5e 	bl	8000c6c <AUDIO_StorageParse>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d102      	bne.n	8000dbc <AUDIO_GetWavObjectNumber+0x14>
 8000db6:	4b02      	ldr	r3, [pc, #8]	; (8000dc0 <AUDIO_GetWavObjectNumber+0x18>)
 8000db8:	881b      	ldrh	r3, [r3, #0]
 8000dba:	e7ff      	b.n	8000dbc <AUDIO_GetWavObjectNumber+0x14>
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	200001ea 	.word	0x200001ea

08000dc4 <Mount_USB>:

void Mount_USB (void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	fresult = f_mount(&USBHFatFS, USBHPath, 1);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	4905      	ldr	r1, [pc, #20]	; (8000de0 <Mount_USB+0x1c>)
 8000dcc:	4805      	ldr	r0, [pc, #20]	; (8000de4 <Mount_USB+0x20>)
 8000dce:	f00d f801 	bl	800ddd4 <f_mount>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <Mount_USB+0x24>)
 8000dd8:	701a      	strb	r2, [r3, #0]
}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20001940 	.word	0x20001940
 8000de4:	20001944 	.word	0x20001944
 8000de8:	200001e8 	.word	0x200001e8

08000dec <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	607b      	str	r3, [r7, #4]
 8000df4:	4603      	mov	r3, r0
 8000df6:	81fb      	strh	r3, [r7, #14]
 8000df8:	460b      	mov	r3, r1
 8000dfa:	81bb      	strh	r3, [r7, #12]
 8000dfc:	4613      	mov	r3, r2
 8000dfe:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000e04:	f7ff feca 	bl	8000b9c <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000e08:	89fb      	ldrh	r3, [r7, #14]
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2102      	movs	r1, #2
 8000e10:	4618      	mov	r0, r3
 8000e12:	f000 fb01 	bl	8001418 <CODEC_IO_Write>
 8000e16:	4603      	mov	r3, r0
 8000e18:	461a      	mov	r2, r3
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000e20:	89bb      	ldrh	r3, [r7, #12]
 8000e22:	3b01      	subs	r3, #1
 8000e24:	2b03      	cmp	r3, #3
 8000e26:	d81b      	bhi.n	8000e60 <cs43l22_Init+0x74>
 8000e28:	a201      	add	r2, pc, #4	; (adr r2, 8000e30 <cs43l22_Init+0x44>)
 8000e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e2e:	bf00      	nop
 8000e30:	08000e41 	.word	0x08000e41
 8000e34:	08000e49 	.word	0x08000e49
 8000e38:	08000e51 	.word	0x08000e51
 8000e3c:	08000e59 	.word	0x08000e59
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000e40:	4b5b      	ldr	r3, [pc, #364]	; (8000fb0 <cs43l22_Init+0x1c4>)
 8000e42:	22fa      	movs	r2, #250	; 0xfa
 8000e44:	701a      	strb	r2, [r3, #0]
    break;
 8000e46:	e00f      	b.n	8000e68 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000e48:	4b59      	ldr	r3, [pc, #356]	; (8000fb0 <cs43l22_Init+0x1c4>)
 8000e4a:	22af      	movs	r2, #175	; 0xaf
 8000e4c:	701a      	strb	r2, [r3, #0]
    break;
 8000e4e:	e00b      	b.n	8000e68 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000e50:	4b57      	ldr	r3, [pc, #348]	; (8000fb0 <cs43l22_Init+0x1c4>)
 8000e52:	22aa      	movs	r2, #170	; 0xaa
 8000e54:	701a      	strb	r2, [r3, #0]
    break;
 8000e56:	e007      	b.n	8000e68 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000e58:	4b55      	ldr	r3, [pc, #340]	; (8000fb0 <cs43l22_Init+0x1c4>)
 8000e5a:	2205      	movs	r2, #5
 8000e5c:	701a      	strb	r2, [r3, #0]
    break;    
 8000e5e:	e003      	b.n	8000e68 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000e60:	4b53      	ldr	r3, [pc, #332]	; (8000fb0 <cs43l22_Init+0x1c4>)
 8000e62:	2205      	movs	r2, #5
 8000e64:	701a      	strb	r2, [r3, #0]
    break;    
 8000e66:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000e68:	89fb      	ldrh	r3, [r7, #14]
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	4a50      	ldr	r2, [pc, #320]	; (8000fb0 <cs43l22_Init+0x1c4>)
 8000e6e:	7812      	ldrb	r2, [r2, #0]
 8000e70:	b2d2      	uxtb	r2, r2
 8000e72:	2104      	movs	r1, #4
 8000e74:	4618      	mov	r0, r3
 8000e76:	f000 facf 	bl	8001418 <CODEC_IO_Write>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	4413      	add	r3, r2
 8000e82:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000e84:	89fb      	ldrh	r3, [r7, #14]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	2281      	movs	r2, #129	; 0x81
 8000e8a:	2105      	movs	r1, #5
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fac3 	bl	8001418 <CODEC_IO_Write>
 8000e92:	4603      	mov	r3, r0
 8000e94:	461a      	mov	r2, r3
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	4413      	add	r3, r2
 8000e9a:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000e9c:	89fb      	ldrh	r3, [r7, #14]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2204      	movs	r2, #4
 8000ea2:	2106      	movs	r1, #6
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f000 fab7 	bl	8001418 <CODEC_IO_Write>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	461a      	mov	r2, r3
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000eb4:	7afa      	ldrb	r2, [r7, #11]
 8000eb6:	89fb      	ldrh	r3, [r7, #14]
 8000eb8:	4611      	mov	r1, r2
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 f964 	bl	8001188 <cs43l22_SetVolume>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000ec8:	89bb      	ldrh	r3, [r7, #12]
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d023      	beq.n	8000f16 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000ece:	89fb      	ldrh	r3, [r7, #14]
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	2206      	movs	r2, #6
 8000ed4:	210f      	movs	r1, #15
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f000 fa9e 	bl	8001418 <CODEC_IO_Write>
 8000edc:	4603      	mov	r3, r0
 8000ede:	461a      	mov	r2, r3
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000ee6:	89fb      	ldrh	r3, [r7, #14]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2200      	movs	r2, #0
 8000eec:	2124      	movs	r1, #36	; 0x24
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 fa92 	bl	8001418 <CODEC_IO_Write>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	4413      	add	r3, r2
 8000efc:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000efe:	89fb      	ldrh	r3, [r7, #14]
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	2200      	movs	r2, #0
 8000f04:	2125      	movs	r1, #37	; 0x25
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 fa86 	bl	8001418 <CODEC_IO_Write>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	461a      	mov	r2, r3
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	4413      	add	r3, r2
 8000f14:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000f16:	89fb      	ldrh	r3, [r7, #14]
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	210a      	movs	r1, #10
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f000 fa7a 	bl	8001418 <CODEC_IO_Write>
 8000f24:	4603      	mov	r3, r0
 8000f26:	461a      	mov	r2, r3
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000f2e:	89fb      	ldrh	r3, [r7, #14]
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	2204      	movs	r2, #4
 8000f34:	210e      	movs	r1, #14
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fa6e 	bl	8001418 <CODEC_IO_Write>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	461a      	mov	r2, r3
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	4413      	add	r3, r2
 8000f44:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000f46:	89fb      	ldrh	r3, [r7, #14]
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2127      	movs	r1, #39	; 0x27
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fa62 	bl	8001418 <CODEC_IO_Write>
 8000f54:	4603      	mov	r3, r0
 8000f56:	461a      	mov	r2, r3
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000f5e:	89fb      	ldrh	r3, [r7, #14]
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	220f      	movs	r2, #15
 8000f64:	211f      	movs	r1, #31
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 fa56 	bl	8001418 <CODEC_IO_Write>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	461a      	mov	r2, r3
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	4413      	add	r3, r2
 8000f74:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000f76:	89fb      	ldrh	r3, [r7, #14]
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	220a      	movs	r2, #10
 8000f7c:	211a      	movs	r1, #26
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 fa4a 	bl	8001418 <CODEC_IO_Write>
 8000f84:	4603      	mov	r3, r0
 8000f86:	461a      	mov	r2, r3
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000f8e:	89fb      	ldrh	r3, [r7, #14]
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	220a      	movs	r2, #10
 8000f94:	211b      	movs	r1, #27
 8000f96:	4618      	mov	r0, r3
 8000f98:	f000 fa3e 	bl	8001418 <CODEC_IO_Write>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000fa6:	697b      	ldr	r3, [r7, #20]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3718      	adds	r7, #24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	200001ec 	.word	0x200001ec

08000fb4 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000fb8:	f7ff fe28 	bl	8000c0c <AUDIO_IO_DeInit>
}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8000fca:	f7ff fde7 	bl	8000b9c <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8000fce:	88fb      	ldrh	r3, [r7, #6]
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fe34 	bl	8000c42 <AUDIO_IO_Read>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
 8000fe0:	f023 0307 	bic.w	r3, r3, #7
 8000fe4:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	6039      	str	r1, [r7, #0]
 8000ffa:	80fb      	strh	r3, [r7, #6]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001004:	4b16      	ldr	r3, [pc, #88]	; (8001060 <cs43l22_Play+0x70>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d123      	bne.n	8001054 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 800100c:	88fb      	ldrh	r3, [r7, #6]
 800100e:	b2db      	uxtb	r3, r3
 8001010:	2206      	movs	r2, #6
 8001012:	210e      	movs	r1, #14
 8001014:	4618      	mov	r0, r3
 8001016:	f000 f9ff 	bl	8001418 <CODEC_IO_Write>
 800101a:	4603      	mov	r3, r0
 800101c:	461a      	mov	r2, r3
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	4413      	add	r3, r2
 8001022:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001024:	88fb      	ldrh	r3, [r7, #6]
 8001026:	2100      	movs	r1, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f000 f919 	bl	8001260 <cs43l22_SetMute>
 800102e:	4602      	mov	r2, r0
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4413      	add	r3, r2
 8001034:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	b2db      	uxtb	r3, r3
 800103a:	229e      	movs	r2, #158	; 0x9e
 800103c:	2102      	movs	r1, #2
 800103e:	4618      	mov	r0, r3
 8001040:	f000 f9ea 	bl	8001418 <CODEC_IO_Write>
 8001044:	4603      	mov	r3, r0
 8001046:	461a      	mov	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4413      	add	r3, r2
 800104c:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800104e:	4b04      	ldr	r3, [pc, #16]	; (8001060 <cs43l22_Play+0x70>)
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001054:	68fb      	ldr	r3, [r7, #12]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000034 	.word	0x20000034

08001064 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001072:	88fb      	ldrh	r3, [r7, #6]
 8001074:	2101      	movs	r1, #1
 8001076:	4618      	mov	r0, r3
 8001078:	f000 f8f2 	bl	8001260 <cs43l22_SetMute>
 800107c:	4602      	mov	r2, r0
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	4413      	add	r3, r2
 8001082:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001084:	88fb      	ldrh	r3, [r7, #6]
 8001086:	b2db      	uxtb	r3, r3
 8001088:	2201      	movs	r2, #1
 800108a:	2102      	movs	r1, #2
 800108c:	4618      	mov	r0, r3
 800108e:	f000 f9c3 	bl	8001418 <CODEC_IO_Write>
 8001092:	4603      	mov	r3, r0
 8001094:	461a      	mov	r2, r3
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	4413      	add	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 800109c:	68fb      	ldr	r3, [r7, #12]
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80010ba:	88fb      	ldrh	r3, [r7, #6]
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 f8ce 	bl	8001260 <cs43l22_SetMute>
 80010c4:	4602      	mov	r2, r0
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	4413      	add	r3, r2
 80010ca:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80010cc:	2300      	movs	r3, #0
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	e002      	b.n	80010d8 <cs43l22_Resume+0x30>
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	3301      	adds	r3, #1
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	2bfe      	cmp	r3, #254	; 0xfe
 80010dc:	d9f9      	bls.n	80010d2 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80010de:	88fb      	ldrh	r3, [r7, #6]
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	4a0e      	ldr	r2, [pc, #56]	; (800111c <cs43l22_Resume+0x74>)
 80010e4:	7812      	ldrb	r2, [r2, #0]
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	2104      	movs	r1, #4
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f994 	bl	8001418 <CODEC_IO_Write>
 80010f0:	4603      	mov	r3, r0
 80010f2:	461a      	mov	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4413      	add	r3, r2
 80010f8:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80010fa:	88fb      	ldrh	r3, [r7, #6]
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	229e      	movs	r2, #158	; 0x9e
 8001100:	2102      	movs	r1, #2
 8001102:	4618      	mov	r0, r3
 8001104:	f000 f988 	bl	8001418 <CODEC_IO_Write>
 8001108:	4603      	mov	r3, r0
 800110a:	461a      	mov	r2, r3
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	4413      	add	r3, r2
 8001110:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001112:	68fb      	ldr	r3, [r7, #12]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200001ec 	.word	0x200001ec

08001120 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	6039      	str	r1, [r7, #0]
 800112a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001130:	88fb      	ldrh	r3, [r7, #6]
 8001132:	2101      	movs	r1, #1
 8001134:	4618      	mov	r0, r3
 8001136:	f000 f893 	bl	8001260 <cs43l22_SetMute>
 800113a:	4602      	mov	r2, r0
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	4413      	add	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001142:	88fb      	ldrh	r3, [r7, #6]
 8001144:	b2db      	uxtb	r3, r3
 8001146:	2204      	movs	r2, #4
 8001148:	210e      	movs	r1, #14
 800114a:	4618      	mov	r0, r3
 800114c:	f000 f964 	bl	8001418 <CODEC_IO_Write>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	4413      	add	r3, r2
 8001158:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	229f      	movs	r2, #159	; 0x9f
 8001160:	2102      	movs	r1, #2
 8001162:	4618      	mov	r0, r3
 8001164:	f000 f958 	bl	8001418 <CODEC_IO_Write>
 8001168:	4603      	mov	r3, r0
 800116a:	461a      	mov	r2, r3
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	4413      	add	r3, r2
 8001170:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001172:	4b04      	ldr	r3, [pc, #16]	; (8001184 <cs43l22_Stop+0x64>)
 8001174:	2201      	movs	r2, #1
 8001176:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001178:	68fb      	ldr	r3, [r7, #12]
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20000034 	.word	0x20000034

08001188 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	460a      	mov	r2, r1
 8001192:	80fb      	strh	r3, [r7, #6]
 8001194:	4613      	mov	r3, r2
 8001196:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 800119c:	797b      	ldrb	r3, [r7, #5]
 800119e:	2b64      	cmp	r3, #100	; 0x64
 80011a0:	d80b      	bhi.n	80011ba <cs43l22_SetVolume+0x32>
 80011a2:	797a      	ldrb	r2, [r7, #5]
 80011a4:	4613      	mov	r3, r2
 80011a6:	021b      	lsls	r3, r3, #8
 80011a8:	1a9b      	subs	r3, r3, r2
 80011aa:	4a25      	ldr	r2, [pc, #148]	; (8001240 <cs43l22_SetVolume+0xb8>)
 80011ac:	fb82 1203 	smull	r1, r2, r2, r3
 80011b0:	1152      	asrs	r2, r2, #5
 80011b2:	17db      	asrs	r3, r3, #31
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	e000      	b.n	80011bc <cs43l22_SetVolume+0x34>
 80011ba:	23ff      	movs	r3, #255	; 0xff
 80011bc:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 80011be:	7afb      	ldrb	r3, [r7, #11]
 80011c0:	2be6      	cmp	r3, #230	; 0xe6
 80011c2:	d91c      	bls.n	80011fe <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80011c4:	88fb      	ldrh	r3, [r7, #6]
 80011c6:	b2d8      	uxtb	r0, r3
 80011c8:	7afb      	ldrb	r3, [r7, #11]
 80011ca:	3319      	adds	r3, #25
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	461a      	mov	r2, r3
 80011d0:	2120      	movs	r1, #32
 80011d2:	f000 f921 	bl	8001418 <CODEC_IO_Write>
 80011d6:	4603      	mov	r3, r0
 80011d8:	461a      	mov	r2, r3
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	4413      	add	r3, r2
 80011de:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	b2d8      	uxtb	r0, r3
 80011e4:	7afb      	ldrb	r3, [r7, #11]
 80011e6:	3319      	adds	r3, #25
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	461a      	mov	r2, r3
 80011ec:	2121      	movs	r1, #33	; 0x21
 80011ee:	f000 f913 	bl	8001418 <CODEC_IO_Write>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	4413      	add	r3, r2
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	e01b      	b.n	8001236 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80011fe:	88fb      	ldrh	r3, [r7, #6]
 8001200:	b2d8      	uxtb	r0, r3
 8001202:	7afb      	ldrb	r3, [r7, #11]
 8001204:	3319      	adds	r3, #25
 8001206:	b2db      	uxtb	r3, r3
 8001208:	461a      	mov	r2, r3
 800120a:	2120      	movs	r1, #32
 800120c:	f000 f904 	bl	8001418 <CODEC_IO_Write>
 8001210:	4603      	mov	r3, r0
 8001212:	461a      	mov	r2, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	4413      	add	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800121a:	88fb      	ldrh	r3, [r7, #6]
 800121c:	b2d8      	uxtb	r0, r3
 800121e:	7afb      	ldrb	r3, [r7, #11]
 8001220:	3319      	adds	r3, #25
 8001222:	b2db      	uxtb	r3, r3
 8001224:	461a      	mov	r2, r3
 8001226:	2121      	movs	r1, #33	; 0x21
 8001228:	f000 f8f6 	bl	8001418 <CODEC_IO_Write>
 800122c:	4603      	mov	r3, r0
 800122e:	461a      	mov	r2, r3
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4413      	add	r3, r2
 8001234:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	51eb851f 	.word	0x51eb851f

08001244 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	6039      	str	r1, [r7, #0]
 800124e:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	6039      	str	r1, [r7, #0]
 800126a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d124      	bne.n	80012c0 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	22ff      	movs	r2, #255	; 0xff
 800127c:	2104      	movs	r1, #4
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f8ca 	bl	8001418 <CODEC_IO_Write>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	4413      	add	r3, r2
 800128c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 800128e:	88fb      	ldrh	r3, [r7, #6]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2201      	movs	r2, #1
 8001294:	2122      	movs	r1, #34	; 0x22
 8001296:	4618      	mov	r0, r3
 8001298:	f000 f8be 	bl	8001418 <CODEC_IO_Write>
 800129c:	4603      	mov	r3, r0
 800129e:	461a      	mov	r2, r3
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	4413      	add	r3, r2
 80012a4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80012a6:	88fb      	ldrh	r3, [r7, #6]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2201      	movs	r2, #1
 80012ac:	2123      	movs	r1, #35	; 0x23
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 f8b2 	bl	8001418 <CODEC_IO_Write>
 80012b4:	4603      	mov	r3, r0
 80012b6:	461a      	mov	r2, r3
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	4413      	add	r3, r2
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	e025      	b.n	800130c <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2200      	movs	r2, #0
 80012c6:	2122      	movs	r1, #34	; 0x22
 80012c8:	4618      	mov	r0, r3
 80012ca:	f000 f8a5 	bl	8001418 <CODEC_IO_Write>
 80012ce:	4603      	mov	r3, r0
 80012d0:	461a      	mov	r2, r3
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	4413      	add	r3, r2
 80012d6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	2200      	movs	r2, #0
 80012de:	2123      	movs	r1, #35	; 0x23
 80012e0:	4618      	mov	r0, r3
 80012e2:	f000 f899 	bl	8001418 <CODEC_IO_Write>
 80012e6:	4603      	mov	r3, r0
 80012e8:	461a      	mov	r2, r3
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	4413      	add	r3, r2
 80012ee:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	4a08      	ldr	r2, [pc, #32]	; (8001318 <cs43l22_SetMute+0xb8>)
 80012f6:	7812      	ldrb	r2, [r2, #0]
 80012f8:	b2d2      	uxtb	r2, r2
 80012fa:	2104      	movs	r1, #4
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 f88b 	bl	8001418 <CODEC_IO_Write>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	4413      	add	r3, r2
 800130a:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800130c:	68fb      	ldr	r3, [r7, #12]
}
 800130e:	4618      	mov	r0, r3
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	200001ec 	.word	0x200001ec

0800131c <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	460a      	mov	r2, r1
 8001326:	80fb      	strh	r3, [r7, #6]
 8001328:	4613      	mov	r3, r2
 800132a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800132c:	2300      	movs	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001330:	797b      	ldrb	r3, [r7, #5]
 8001332:	3b01      	subs	r3, #1
 8001334:	2b03      	cmp	r3, #3
 8001336:	d84b      	bhi.n	80013d0 <cs43l22_SetOutputMode+0xb4>
 8001338:	a201      	add	r2, pc, #4	; (adr r2, 8001340 <cs43l22_SetOutputMode+0x24>)
 800133a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133e:	bf00      	nop
 8001340:	08001351 	.word	0x08001351
 8001344:	08001371 	.word	0x08001371
 8001348:	08001391 	.word	0x08001391
 800134c:	080013b1 	.word	0x080013b1
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001350:	88fb      	ldrh	r3, [r7, #6]
 8001352:	b2db      	uxtb	r3, r3
 8001354:	22fa      	movs	r2, #250	; 0xfa
 8001356:	2104      	movs	r1, #4
 8001358:	4618      	mov	r0, r3
 800135a:	f000 f85d 	bl	8001418 <CODEC_IO_Write>
 800135e:	4603      	mov	r3, r0
 8001360:	461a      	mov	r2, r3
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4413      	add	r3, r2
 8001366:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001368:	4b24      	ldr	r3, [pc, #144]	; (80013fc <cs43l22_SetOutputMode+0xe0>)
 800136a:	22fa      	movs	r2, #250	; 0xfa
 800136c:	701a      	strb	r2, [r3, #0]
      break;
 800136e:	e03f      	b.n	80013f0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001370:	88fb      	ldrh	r3, [r7, #6]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	22af      	movs	r2, #175	; 0xaf
 8001376:	2104      	movs	r1, #4
 8001378:	4618      	mov	r0, r3
 800137a:	f000 f84d 	bl	8001418 <CODEC_IO_Write>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	4413      	add	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001388:	4b1c      	ldr	r3, [pc, #112]	; (80013fc <cs43l22_SetOutputMode+0xe0>)
 800138a:	22af      	movs	r2, #175	; 0xaf
 800138c:	701a      	strb	r2, [r3, #0]
      break;
 800138e:	e02f      	b.n	80013f0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001390:	88fb      	ldrh	r3, [r7, #6]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	22aa      	movs	r2, #170	; 0xaa
 8001396:	2104      	movs	r1, #4
 8001398:	4618      	mov	r0, r3
 800139a:	f000 f83d 	bl	8001418 <CODEC_IO_Write>
 800139e:	4603      	mov	r3, r0
 80013a0:	461a      	mov	r2, r3
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	4413      	add	r3, r2
 80013a6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80013a8:	4b14      	ldr	r3, [pc, #80]	; (80013fc <cs43l22_SetOutputMode+0xe0>)
 80013aa:	22aa      	movs	r2, #170	; 0xaa
 80013ac:	701a      	strb	r2, [r3, #0]
      break;
 80013ae:	e01f      	b.n	80013f0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013b0:	88fb      	ldrh	r3, [r7, #6]
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	2205      	movs	r2, #5
 80013b6:	2104      	movs	r1, #4
 80013b8:	4618      	mov	r0, r3
 80013ba:	f000 f82d 	bl	8001418 <CODEC_IO_Write>
 80013be:	4603      	mov	r3, r0
 80013c0:	461a      	mov	r2, r3
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4413      	add	r3, r2
 80013c6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80013c8:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <cs43l22_SetOutputMode+0xe0>)
 80013ca:	2205      	movs	r2, #5
 80013cc:	701a      	strb	r2, [r3, #0]
      break;    
 80013ce:	e00f      	b.n	80013f0 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2205      	movs	r2, #5
 80013d6:	2104      	movs	r1, #4
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 f81d 	bl	8001418 <CODEC_IO_Write>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	4413      	add	r3, r2
 80013e6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80013e8:	4b04      	ldr	r3, [pc, #16]	; (80013fc <cs43l22_SetOutputMode+0xe0>)
 80013ea:	2205      	movs	r2, #5
 80013ec:	701a      	strb	r2, [r3, #0]
      break;
 80013ee:	bf00      	nop
  }  
  return counter;
 80013f0:	68fb      	ldr	r3, [r7, #12]
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200001ec 	.word	0x200001ec

08001400 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	80fb      	strh	r3, [r7, #6]
  return 0;
 800140a:	2300      	movs	r3, #0
}
 800140c:	4618      	mov	r0, r3
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr

08001418 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
 8001422:	460b      	mov	r3, r1
 8001424:	71bb      	strb	r3, [r7, #6]
 8001426:	4613      	mov	r3, r2
 8001428:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800142e:	797a      	ldrb	r2, [r7, #5]
 8001430:	79b9      	ldrb	r1, [r7, #6]
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fbf0 	bl	8000c1a <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	b2db      	uxtb	r3, r3
}
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <MX_DMA_Init+0x3c>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	4a0b      	ldr	r2, [pc, #44]	; (8001484 <MX_DMA_Init+0x3c>)
 8001458:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800145c:	6313      	str	r3, [r2, #48]	; 0x30
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <MX_DMA_Init+0x3c>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	2100      	movs	r1, #0
 800146e:	2010      	movs	r0, #16
 8001470:	f000 fed7 	bl	8002222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001474:	2010      	movs	r0, #16
 8001476:	f000 fef0 	bl	800225a <HAL_NVIC_EnableIRQ>

}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	40023800 	.word	0x40023800

08001488 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	; 0x28
 800148c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	4b31      	ldr	r3, [pc, #196]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a30      	ldr	r2, [pc, #192]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b2e      	ldr	r3, [pc, #184]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a29      	ldr	r2, [pc, #164]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014c4:	f043 0304 	orr.w	r3, r3, #4
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b27      	ldr	r3, [pc, #156]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0304 	and.w	r3, r3, #4
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	4b23      	ldr	r3, [pc, #140]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a22      	ldr	r2, [pc, #136]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b20      	ldr	r3, [pc, #128]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	4b1c      	ldr	r3, [pc, #112]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a1b      	ldr	r2, [pc, #108]	; (8001568 <MX_GPIO_Init+0xe0>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b19      	ldr	r3, [pc, #100]	; (8001568 <MX_GPIO_Init+0xe0>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	2101      	movs	r1, #1
 8001512:	4816      	ldr	r0, [pc, #88]	; (800156c <MX_GPIO_Init+0xe4>)
 8001514:	f001 fd62 	bl	8002fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001518:	2301      	movs	r3, #1
 800151a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151c:	2301      	movs	r3, #1
 800151e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001524:	2300      	movs	r3, #0
 8001526:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	480f      	ldr	r0, [pc, #60]	; (800156c <MX_GPIO_Init+0xe4>)
 8001530:	f001 faec 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001534:	2301      	movs	r3, #1
 8001536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001538:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800153c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800153e:	2302      	movs	r3, #2
 8001540:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001542:	f107 0314 	add.w	r3, r7, #20
 8001546:	4619      	mov	r1, r3
 8001548:	4809      	ldr	r0, [pc, #36]	; (8001570 <MX_GPIO_Init+0xe8>)
 800154a:	f001 fadf 	bl	8002b0c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2100      	movs	r1, #0
 8001552:	2006      	movs	r0, #6
 8001554:	f000 fe65 	bl	8002222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001558:	2006      	movs	r0, #6
 800155a:	f000 fe7e 	bl	800225a <HAL_NVIC_EnableIRQ>

}
 800155e:	bf00      	nop
 8001560:	3728      	adds	r7, #40	; 0x28
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800
 800156c:	40020800 	.word	0x40020800
 8001570:	40020000 	.word	0x40020000

08001574 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001578:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <MX_I2C1_Init+0x50>)
 800157a:	4a13      	ldr	r2, [pc, #76]	; (80015c8 <MX_I2C1_Init+0x54>)
 800157c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800157e:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <MX_I2C1_Init+0x50>)
 8001580:	4a12      	ldr	r2, [pc, #72]	; (80015cc <MX_I2C1_Init+0x58>)
 8001582:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001584:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <MX_I2C1_Init+0x50>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <MX_I2C1_Init+0x50>)
 800158c:	2200      	movs	r2, #0
 800158e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <MX_I2C1_Init+0x50>)
 8001592:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001596:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001598:	4b0a      	ldr	r3, [pc, #40]	; (80015c4 <MX_I2C1_Init+0x50>)
 800159a:	2200      	movs	r2, #0
 800159c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800159e:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <MX_I2C1_Init+0x50>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015a4:	4b07      	ldr	r3, [pc, #28]	; (80015c4 <MX_I2C1_Init+0x50>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015aa:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <MX_I2C1_Init+0x50>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015b0:	4804      	ldr	r0, [pc, #16]	; (80015c4 <MX_I2C1_Init+0x50>)
 80015b2:	f003 f94f 	bl	8004854 <HAL_I2C_Init>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015bc:	f000 fa1c 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	200001f0 	.word	0x200001f0
 80015c8:	40005400 	.word	0x40005400
 80015cc:	000186a0 	.word	0x000186a0

080015d0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	; 0x28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a19      	ldr	r2, [pc, #100]	; (8001654 <HAL_I2C_MspInit+0x84>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d12c      	bne.n	800164c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	4b18      	ldr	r3, [pc, #96]	; (8001658 <HAL_I2C_MspInit+0x88>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	4a17      	ldr	r2, [pc, #92]	; (8001658 <HAL_I2C_MspInit+0x88>)
 80015fc:	f043 0302 	orr.w	r3, r3, #2
 8001600:	6313      	str	r3, [r2, #48]	; 0x30
 8001602:	4b15      	ldr	r3, [pc, #84]	; (8001658 <HAL_I2C_MspInit+0x88>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	f003 0302 	and.w	r3, r3, #2
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800160e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001614:	2312      	movs	r3, #18
 8001616:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001618:	2301      	movs	r3, #1
 800161a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161c:	2303      	movs	r3, #3
 800161e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001620:	2304      	movs	r3, #4
 8001622:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	4619      	mov	r1, r3
 800162a:	480c      	ldr	r0, [pc, #48]	; (800165c <HAL_I2C_MspInit+0x8c>)
 800162c:	f001 fa6e 	bl	8002b0c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001630:	2300      	movs	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	4b08      	ldr	r3, [pc, #32]	; (8001658 <HAL_I2C_MspInit+0x88>)
 8001636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001638:	4a07      	ldr	r2, [pc, #28]	; (8001658 <HAL_I2C_MspInit+0x88>)
 800163a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800163e:	6413      	str	r3, [r2, #64]	; 0x40
 8001640:	4b05      	ldr	r3, [pc, #20]	; (8001658 <HAL_I2C_MspInit+0x88>)
 8001642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001644:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800164c:	bf00      	nop
 800164e:	3728      	adds	r7, #40	; 0x28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40005400 	.word	0x40005400
 8001658:	40023800 	.word	0x40023800
 800165c:	40020400 	.word	0x40020400

08001660 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a0a      	ldr	r2, [pc, #40]	; (8001698 <HAL_I2C_MspDeInit+0x38>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d10e      	bne.n	8001690 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001672:	4b0a      	ldr	r3, [pc, #40]	; (800169c <HAL_I2C_MspDeInit+0x3c>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	4a09      	ldr	r2, [pc, #36]	; (800169c <HAL_I2C_MspDeInit+0x3c>)
 8001678:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800167c:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800167e:	2140      	movs	r1, #64	; 0x40
 8001680:	4807      	ldr	r0, [pc, #28]	; (80016a0 <HAL_I2C_MspDeInit+0x40>)
 8001682:	f001 fbc7 	bl	8002e14 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001686:	f44f 7100 	mov.w	r1, #512	; 0x200
 800168a:	4805      	ldr	r0, [pc, #20]	; (80016a0 <HAL_I2C_MspDeInit+0x40>)
 800168c:	f001 fbc2 	bl	8002e14 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40005400 	.word	0x40005400
 800169c:	40023800 	.word	0x40023800
 80016a0:	40020400 	.word	0x40020400

080016a4 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80016a8:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016aa:	4a14      	ldr	r2, [pc, #80]	; (80016fc <MX_I2S3_Init+0x58>)
 80016ac:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80016ae:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016b4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80016bc:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016be:	2200      	movs	r2, #0
 80016c0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80016c2:	4b0d      	ldr	r3, [pc, #52]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016c8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80016ca:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016cc:	f64a 4244 	movw	r2, #44100	; 0xac44
 80016d0:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80016d8:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016da:	2200      	movs	r2, #0
 80016dc:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80016e4:	4804      	ldr	r0, [pc, #16]	; (80016f8 <MX_I2S3_Init+0x54>)
 80016e6:	f004 f8b3 	bl	8005850 <HAL_I2S_Init>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 80016f0:	f000 f982 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80016f4:	bf00      	nop
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000244 	.word	0x20000244
 80016fc:	40003c00 	.word	0x40003c00

08001700 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b090      	sub	sp, #64	; 0x40
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]
 8001728:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI3)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a4f      	ldr	r2, [pc, #316]	; (800186c <HAL_I2S_MspInit+0x16c>)
 8001730:	4293      	cmp	r3, r2
 8001732:	f040 8096 	bne.w	8001862 <HAL_I2S_MspInit+0x162>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001736:	2301      	movs	r3, #1
 8001738:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 800173a:	23c8      	movs	r3, #200	; 0xc8
 800173c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 800173e:	2305      	movs	r3, #5
 8001740:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001742:	2302      	movs	r3, #2
 8001744:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4618      	mov	r0, r3
 800174c:	f005 fda4 	bl	8007298 <HAL_RCCEx_PeriphCLKConfig>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 8001756:	f000 f94f 	bl	80019f8 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	613b      	str	r3, [r7, #16]
 800175e:	4b44      	ldr	r3, [pc, #272]	; (8001870 <HAL_I2S_MspInit+0x170>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001762:	4a43      	ldr	r2, [pc, #268]	; (8001870 <HAL_I2S_MspInit+0x170>)
 8001764:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001768:	6413      	str	r3, [r2, #64]	; 0x40
 800176a:	4b41      	ldr	r3, [pc, #260]	; (8001870 <HAL_I2S_MspInit+0x170>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001772:	613b      	str	r3, [r7, #16]
 8001774:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	4b3d      	ldr	r3, [pc, #244]	; (8001870 <HAL_I2S_MspInit+0x170>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	4a3c      	ldr	r2, [pc, #240]	; (8001870 <HAL_I2S_MspInit+0x170>)
 8001780:	f043 0301 	orr.w	r3, r3, #1
 8001784:	6313      	str	r3, [r2, #48]	; 0x30
 8001786:	4b3a      	ldr	r3, [pc, #232]	; (8001870 <HAL_I2S_MspInit+0x170>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	4b36      	ldr	r3, [pc, #216]	; (8001870 <HAL_I2S_MspInit+0x170>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	4a35      	ldr	r2, [pc, #212]	; (8001870 <HAL_I2S_MspInit+0x170>)
 800179c:	f043 0304 	orr.w	r3, r3, #4
 80017a0:	6313      	str	r3, [r2, #48]	; 0x30
 80017a2:	4b33      	ldr	r3, [pc, #204]	; (8001870 <HAL_I2S_MspInit+0x170>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	f003 0304 	and.w	r3, r3, #4
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017ae:	2310      	movs	r3, #16
 80017b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017be:	2306      	movs	r3, #6
 80017c0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017c6:	4619      	mov	r1, r3
 80017c8:	482a      	ldr	r0, [pc, #168]	; (8001874 <HAL_I2S_MspInit+0x174>)
 80017ca:	f001 f99f 	bl	8002b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 80017ce:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80017d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d4:	2302      	movs	r3, #2
 80017d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2300      	movs	r3, #0
 80017de:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017e0:	2306      	movs	r3, #6
 80017e2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017e8:	4619      	mov	r1, r3
 80017ea:	4823      	ldr	r0, [pc, #140]	; (8001878 <HAL_I2S_MspInit+0x178>)
 80017ec:	f001 f98e 	bl	8002b0c <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80017f0:	4b22      	ldr	r3, [pc, #136]	; (800187c <HAL_I2S_MspInit+0x17c>)
 80017f2:	4a23      	ldr	r2, [pc, #140]	; (8001880 <HAL_I2S_MspInit+0x180>)
 80017f4:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80017f6:	4b21      	ldr	r3, [pc, #132]	; (800187c <HAL_I2S_MspInit+0x17c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017fc:	4b1f      	ldr	r3, [pc, #124]	; (800187c <HAL_I2S_MspInit+0x17c>)
 80017fe:	2240      	movs	r2, #64	; 0x40
 8001800:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001802:	4b1e      	ldr	r3, [pc, #120]	; (800187c <HAL_I2S_MspInit+0x17c>)
 8001804:	2200      	movs	r2, #0
 8001806:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001808:	4b1c      	ldr	r3, [pc, #112]	; (800187c <HAL_I2S_MspInit+0x17c>)
 800180a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800180e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001810:	4b1a      	ldr	r3, [pc, #104]	; (800187c <HAL_I2S_MspInit+0x17c>)
 8001812:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001816:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001818:	4b18      	ldr	r3, [pc, #96]	; (800187c <HAL_I2S_MspInit+0x17c>)
 800181a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800181e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001820:	4b16      	ldr	r3, [pc, #88]	; (800187c <HAL_I2S_MspInit+0x17c>)
 8001822:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001826:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001828:	4b14      	ldr	r3, [pc, #80]	; (800187c <HAL_I2S_MspInit+0x17c>)
 800182a:	2200      	movs	r2, #0
 800182c:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <HAL_I2S_MspInit+0x17c>)
 8001830:	2204      	movs	r2, #4
 8001832:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001834:	4b11      	ldr	r3, [pc, #68]	; (800187c <HAL_I2S_MspInit+0x17c>)
 8001836:	2203      	movs	r2, #3
 8001838:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800183a:	4b10      	ldr	r3, [pc, #64]	; (800187c <HAL_I2S_MspInit+0x17c>)
 800183c:	2200      	movs	r2, #0
 800183e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001840:	4b0e      	ldr	r3, [pc, #56]	; (800187c <HAL_I2S_MspInit+0x17c>)
 8001842:	2200      	movs	r2, #0
 8001844:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001846:	480d      	ldr	r0, [pc, #52]	; (800187c <HAL_I2S_MspInit+0x17c>)
 8001848:	f000 fd22 	bl	8002290 <HAL_DMA_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <HAL_I2S_MspInit+0x156>
    {
      Error_Handler();
 8001852:	f000 f8d1 	bl	80019f8 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a08      	ldr	r2, [pc, #32]	; (800187c <HAL_I2S_MspInit+0x17c>)
 800185a:	639a      	str	r2, [r3, #56]	; 0x38
 800185c:	4a07      	ldr	r2, [pc, #28]	; (800187c <HAL_I2S_MspInit+0x17c>)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001862:	bf00      	nop
 8001864:	3740      	adds	r7, #64	; 0x40
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40003c00 	.word	0x40003c00
 8001870:	40023800 	.word	0x40023800
 8001874:	40020000 	.word	0x40020000
 8001878:	40020800 	.word	0x40020800
 800187c:	2000028c 	.word	0x2000028c
 8001880:	40026088 	.word	0x40026088

08001884 <HAL_GPIO_EXTI_Callback>:
extern AUDIO_PLAYBACK_StateTypeDef AudioState;

int IsFinished = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0)
 800188e:	88fb      	ldrh	r3, [r7, #6]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d10d      	bne.n	80018b0 <HAL_GPIO_EXTI_Callback+0x2c>
	{
//		AudioState = AUDIO_STATE_NEXT;
		if (AudioState == AUDIO_STATE_PLAY)
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <HAL_GPIO_EXTI_Callback+0x38>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	2b03      	cmp	r3, #3
 800189a:	d102      	bne.n	80018a2 <HAL_GPIO_EXTI_Callback+0x1e>
		{
			AudioState = AUDIO_STATE_PAUSE;
 800189c:	4b07      	ldr	r3, [pc, #28]	; (80018bc <HAL_GPIO_EXTI_Callback+0x38>)
 800189e:	220a      	movs	r2, #10
 80018a0:	701a      	strb	r2, [r3, #0]
		}

		if (AudioState == AUDIO_STATE_WAIT)
 80018a2:	4b06      	ldr	r3, [pc, #24]	; (80018bc <HAL_GPIO_EXTI_Callback+0x38>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d102      	bne.n	80018b0 <HAL_GPIO_EXTI_Callback+0x2c>
		{
			AudioState = AUDIO_STATE_RESUME;
 80018aa:	4b04      	ldr	r3, [pc, #16]	; (80018bc <HAL_GPIO_EXTI_Callback+0x38>)
 80018ac:	220b      	movs	r2, #11
 80018ae:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	200012fc 	.word	0x200012fc

080018c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018c4:	f000 fb3c 	bl	8001f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c8:	f000 f82e 	bl	8001928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018cc:	f7ff fddc 	bl	8001488 <MX_GPIO_Init>
  MX_DMA_Init();
 80018d0:	f7ff fdba 	bl	8001448 <MX_DMA_Init>
  MX_I2C1_Init();
 80018d4:	f7ff fe4e 	bl	8001574 <MX_I2C1_Init>
  MX_I2S3_Init();
 80018d8:	f7ff fee4 	bl	80016a4 <MX_I2S3_Init>
  MX_FATFS_Init();
 80018dc:	f006 fe54 	bl	8008588 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 80018e0:	f00d fa64 	bl	800edac <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80018e4:	f00d fa88 	bl	800edf8 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

    if (Appli_state == APPLICATION_READY)
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <main+0x5c>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d1f9      	bne.n	80018e4 <main+0x24>
    {
    	Mount_USB();
 80018f0:	f7ff fa68 	bl	8000dc4 <Mount_USB>
    	AUDIO_PLAYER_Start(0);
 80018f4:	2000      	movs	r0, #0
 80018f6:	f000 f957 	bl	8001ba8 <AUDIO_PLAYER_Start>

    	while (!IsFinished)
 80018fa:	e009      	b.n	8001910 <main+0x50>
    	{
    		AUDIO_PLAYER_Process(TRUE);
 80018fc:	2001      	movs	r0, #1
 80018fe:	f000 f9b3 	bl	8001c68 <AUDIO_PLAYER_Process>

    		if (AudioState == AUDIO_STATE_STOP)
 8001902:	4b07      	ldr	r3, [pc, #28]	; (8001920 <main+0x60>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b09      	cmp	r3, #9
 8001908:	d102      	bne.n	8001910 <main+0x50>
    		{
    			IsFinished = 1;
 800190a:	4b06      	ldr	r3, [pc, #24]	; (8001924 <main+0x64>)
 800190c:	2201      	movs	r2, #1
 800190e:	601a      	str	r2, [r3, #0]
    	while (!IsFinished)
 8001910:	4b04      	ldr	r3, [pc, #16]	; (8001924 <main+0x64>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d0f1      	beq.n	80018fc <main+0x3c>
    MX_USB_HOST_Process();
 8001918:	e7e4      	b.n	80018e4 <main+0x24>
 800191a:	bf00      	nop
 800191c:	20002184 	.word	0x20002184
 8001920:	200012fc 	.word	0x200012fc
 8001924:	200002ec 	.word	0x200002ec

08001928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b094      	sub	sp, #80	; 0x50
 800192c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800192e:	f107 0320 	add.w	r3, r7, #32
 8001932:	2230      	movs	r2, #48	; 0x30
 8001934:	2100      	movs	r1, #0
 8001936:	4618      	mov	r0, r3
 8001938:	f00d fdb8 	bl	800f4ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800193c:	f107 030c 	add.w	r3, r7, #12
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800194c:	2300      	movs	r3, #0
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	4b27      	ldr	r3, [pc, #156]	; (80019f0 <SystemClock_Config+0xc8>)
 8001952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001954:	4a26      	ldr	r2, [pc, #152]	; (80019f0 <SystemClock_Config+0xc8>)
 8001956:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800195a:	6413      	str	r3, [r2, #64]	; 0x40
 800195c:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <SystemClock_Config+0xc8>)
 800195e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001968:	2300      	movs	r3, #0
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	4b21      	ldr	r3, [pc, #132]	; (80019f4 <SystemClock_Config+0xcc>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a20      	ldr	r2, [pc, #128]	; (80019f4 <SystemClock_Config+0xcc>)
 8001972:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001976:	6013      	str	r3, [r2, #0]
 8001978:	4b1e      	ldr	r3, [pc, #120]	; (80019f4 <SystemClock_Config+0xcc>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001984:	2301      	movs	r3, #1
 8001986:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001988:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800198c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800198e:	2302      	movs	r3, #2
 8001990:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001992:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001996:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001998:	2304      	movs	r3, #4
 800199a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800199c:	23c0      	movs	r3, #192	; 0xc0
 800199e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019a0:	2304      	movs	r3, #4
 80019a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80019a4:	2308      	movs	r3, #8
 80019a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019a8:	f107 0320 	add.w	r3, r7, #32
 80019ac:	4618      	mov	r0, r3
 80019ae:	f004 ffef 	bl	8006990 <HAL_RCC_OscConfig>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019b8:	f000 f81e 	bl	80019f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019bc:	230f      	movs	r3, #15
 80019be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019c0:	2302      	movs	r3, #2
 80019c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019c8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80019d2:	f107 030c 	add.w	r3, r7, #12
 80019d6:	2103      	movs	r1, #3
 80019d8:	4618      	mov	r0, r3
 80019da:	f005 fa51 	bl	8006e80 <HAL_RCC_ClockConfig>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80019e4:	f000 f808 	bl	80019f8 <Error_Handler>
  }
}
 80019e8:	bf00      	nop
 80019ea:	3750      	adds	r7, #80	; 0x50
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40007000 	.word	0x40007000

080019f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019fc:	b672      	cpsid	i
}
 80019fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <Error_Handler+0x8>
	...

08001a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	4a0f      	ldr	r2, [pc, #60]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a18:	6453      	str	r3, [r2, #68]	; 0x44
 8001a1a:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	603b      	str	r3, [r7, #0]
 8001a2a:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	4a08      	ldr	r2, [pc, #32]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a34:	6413      	str	r3, [r2, #64]	; 0x40
 8001a36:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a3e:	603b      	str	r3, [r7, #0]
 8001a40:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a42:	2007      	movs	r0, #7
 8001a44:	f000 fbe2 	bl	800220c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a48:	bf00      	nop
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40023800 	.word	0x40023800

08001a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a58:	e7fe      	b.n	8001a58 <NMI_Handler+0x4>

08001a5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a5e:	e7fe      	b.n	8001a5e <HardFault_Handler+0x4>

08001a60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a64:	e7fe      	b.n	8001a64 <MemManage_Handler+0x4>

08001a66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a6a:	e7fe      	b.n	8001a6a <BusFault_Handler+0x4>

08001a6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a70:	e7fe      	b.n	8001a70 <UsageFault_Handler+0x4>

08001a72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aa0:	f000 faa0 	bl	8001fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001aac:	2001      	movs	r0, #1
 8001aae:	f001 faaf 	bl	8003010 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001abc:	4802      	ldr	r0, [pc, #8]	; (8001ac8 <DMA1_Stream5_IRQHandler+0x10>)
 8001abe:	f000 fdbb 	bl	8002638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	2000028c 	.word	0x2000028c

08001acc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001ad0:	4802      	ldr	r0, [pc, #8]	; (8001adc <OTG_FS_IRQHandler+0x10>)
 8001ad2:	f001 fd1f 	bl	8003514 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20002188 	.word	0x20002188

08001ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ae8:	4a14      	ldr	r2, [pc, #80]	; (8001b3c <_sbrk+0x5c>)
 8001aea:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <_sbrk+0x60>)
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001af4:	4b13      	ldr	r3, [pc, #76]	; (8001b44 <_sbrk+0x64>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d102      	bne.n	8001b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001afc:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <_sbrk+0x64>)
 8001afe:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <_sbrk+0x68>)
 8001b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b02:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <_sbrk+0x64>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d207      	bcs.n	8001b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b10:	f00d fc84 	bl	800f41c <__errno>
 8001b14:	4603      	mov	r3, r0
 8001b16:	220c      	movs	r2, #12
 8001b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1e:	e009      	b.n	8001b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b20:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <_sbrk+0x64>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b26:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <_sbrk+0x64>)
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	4a05      	ldr	r2, [pc, #20]	; (8001b44 <_sbrk+0x64>)
 8001b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b32:	68fb      	ldr	r3, [r7, #12]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20020000 	.word	0x20020000
 8001b40:	00000400 	.word	0x00000400
 8001b44:	200002f0 	.word	0x200002f0
 8001b48:	200024a0 	.word	0x200024a0

08001b4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <SystemInit+0x28>)
 8001b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b56:	4a07      	ldr	r2, [pc, #28]	; (8001b74 <SystemInit+0x28>)
 8001b58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b60:	4b04      	ldr	r3, [pc, #16]	; (8001b74 <SystemInit+0x28>)
 8001b62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b66:	609a      	str	r2, [r3, #8]
#endif
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 8001b80:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <PlayerInit+0x2c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	2003      	movs	r0, #3
 8001b8c:	f7fe fca6 	bl	80004dc <AUDIO_OUT_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <PlayerInit+0x22>
	{
		return 1;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <PlayerInit+0x24>
	}
	else
	{
		return 0;
 8001b9a:	2300      	movs	r3, #0
	}
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	2000003c 	.word	0x2000003c

08001ba8 <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
  uint bytesread;

  f_close(&WavFile);
 8001bb2:	4828      	ldr	r0, [pc, #160]	; (8001c54 <AUDIO_PLAYER_Start+0xac>)
 8001bb4:	f00c fccf 	bl	800e556 <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 8001bb8:	f7ff f8f6 	bl	8000da8 <AUDIO_GetWavObjectNumber>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	79fb      	ldrb	r3, [r7, #7]
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d93f      	bls.n	8001c48 <AUDIO_PLAYER_Start+0xa0>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 8001bc8:	79fa      	ldrb	r2, [r7, #7]
 8001bca:	4613      	mov	r3, r2
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	4413      	add	r3, r2
 8001bd0:	00db      	lsls	r3, r3, #3
 8001bd2:	4413      	add	r3, r2
 8001bd4:	4a20      	ldr	r2, [pc, #128]	; (8001c58 <AUDIO_PLAYER_Start+0xb0>)
 8001bd6:	4413      	add	r3, r2
 8001bd8:	3301      	adds	r3, #1
 8001bda:	2201      	movs	r2, #1
 8001bdc:	4619      	mov	r1, r3
 8001bde:	481d      	ldr	r0, [pc, #116]	; (8001c54 <AUDIO_PLAYER_Start+0xac>)
 8001be0:	f00c f93e 	bl	800de60 <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 8001be4:	f107 030c 	add.w	r3, r7, #12
 8001be8:	222c      	movs	r2, #44	; 0x2c
 8001bea:	491c      	ldr	r1, [pc, #112]	; (8001c5c <AUDIO_PLAYER_Start+0xb4>)
 8001bec:	4819      	ldr	r0, [pc, #100]	; (8001c54 <AUDIO_PLAYER_Start+0xac>)
 8001bee:	f00c faf5 	bl	800e1dc <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 8001bf2:	4b1a      	ldr	r3, [pc, #104]	; (8001c5c <AUDIO_PLAYER_Start+0xb4>)
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff ffbe 	bl	8001b78 <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 8001bfc:	4b18      	ldr	r3, [pc, #96]	; (8001c60 <AUDIO_PLAYER_Start+0xb8>)
 8001bfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c02:	2200      	movs	r2, #0
 8001c04:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 0);
 8001c06:	2100      	movs	r1, #0
 8001c08:	4812      	ldr	r0, [pc, #72]	; (8001c54 <AUDIO_PLAYER_Start+0xac>)
 8001c0a:	f00c fcce 	bl	800e5aa <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 8001c0e:	f107 030c 	add.w	r3, r7, #12
 8001c12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c16:	4912      	ldr	r1, [pc, #72]	; (8001c60 <AUDIO_PLAYER_Start+0xb8>)
 8001c18:	480e      	ldr	r0, [pc, #56]	; (8001c54 <AUDIO_PLAYER_Start+0xac>)
 8001c1a:	f00c fadf 	bl	800e1dc <f_read>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d111      	bne.n	8001c48 <AUDIO_PLAYER_Start+0xa0>
    {
      AudioState = AUDIO_STATE_PLAY;
 8001c24:	4b0f      	ldr	r3, [pc, #60]	; (8001c64 <AUDIO_PLAYER_Start+0xbc>)
 8001c26:	2203      	movs	r2, #3
 8001c28:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d00b      	beq.n	8001c48 <AUDIO_PLAYER_Start+0xa0>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 8001c30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c34:	480a      	ldr	r0, [pc, #40]	; (8001c60 <AUDIO_PLAYER_Start+0xb8>)
 8001c36:	f7fe fc9f 	bl	8000578 <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	4a08      	ldr	r2, [pc, #32]	; (8001c60 <AUDIO_PLAYER_Start+0xb8>)
 8001c3e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001c42:	6053      	str	r3, [r2, #4]
          return AUDIO_ERROR_NONE;
 8001c44:	2300      	movs	r3, #0
 8001c46:	e000      	b.n	8001c4a <AUDIO_PLAYER_Start+0xa2>
        }
      }
  }
  return AUDIO_ERROR_IO;
 8001c48:	2301      	movs	r3, #1
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20001708 	.word	0x20001708
 8001c58:	20001300 	.word	0x20001300
 8001c5c:	200016dc 	.word	0x200016dc
 8001c60:	200002f4 	.word	0x200002f4
 8001c64:	200012fc 	.word	0x200012fc

08001c68 <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop)
{
 8001c68:	b590      	push	{r4, r7, lr}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	73fb      	strb	r3, [r7, #15]
  
  switch(AudioState)
 8001c76:	4b82      	ldr	r3, [pc, #520]	; (8001e80 <AUDIO_PLAYER_Process+0x218>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	3b03      	subs	r3, #3
 8001c7c:	2b0a      	cmp	r3, #10
 8001c7e:	f200 80f6 	bhi.w	8001e6e <AUDIO_PLAYER_Process+0x206>
 8001c82:	a201      	add	r2, pc, #4	; (adr r2, 8001c88 <AUDIO_PLAYER_Process+0x20>)
 8001c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c88:	08001cb5 	.word	0x08001cb5
 8001c8c:	08001e6f 	.word	0x08001e6f
 8001c90:	08001d7b 	.word	0x08001d7b
 8001c94:	08001dc9 	.word	0x08001dc9
 8001c98:	08001e6f 	.word	0x08001e6f
 8001c9c:	08001e6f 	.word	0x08001e6f
 8001ca0:	08001d69 	.word	0x08001d69
 8001ca4:	08001e0b 	.word	0x08001e0b
 8001ca8:	08001e17 	.word	0x08001e17
 8001cac:	08001e23 	.word	0x08001e23
 8001cb0:	08001e49 	.word	0x08001e49
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 8001cb4:	4b73      	ldr	r3, [pc, #460]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001cb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cba:	685a      	ldr	r2, [r3, #4]
 8001cbc:	4b72      	ldr	r3, [pc, #456]	; (8001e88 <AUDIO_PLAYER_Process+0x220>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d305      	bcc.n	8001cd0 <AUDIO_PLAYER_Process+0x68>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001cc4:	2002      	movs	r0, #2
 8001cc6:	f7fe fcad 	bl	8000624 <AUDIO_OUT_Stop>
      AudioState = AUDIO_STATE_NEXT;
 8001cca:	4b6d      	ldr	r3, [pc, #436]	; (8001e80 <AUDIO_PLAYER_Process+0x218>)
 8001ccc:	2205      	movs	r2, #5
 8001cce:	701a      	strb	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 8001cd0:	4b6c      	ldr	r3, [pc, #432]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001cd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d11e      	bne.n	8001d1a <AUDIO_PLAYER_Process+0xb2>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8001cdc:	f107 0308 	add.w	r3, r7, #8
 8001ce0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ce4:	4967      	ldr	r1, [pc, #412]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001ce6:	4869      	ldr	r0, [pc, #420]	; (8001e8c <AUDIO_PLAYER_Process+0x224>)
 8001ce8:	f00c fa78 	bl	800e1dc <f_read>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d004      	beq.n	8001cfc <AUDIO_PLAYER_Process+0x94>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001cf2:	2002      	movs	r0, #2
 8001cf4:	f7fe fc96 	bl	8000624 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e0bc      	b.n	8001e76 <AUDIO_PLAYER_Process+0x20e>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8001cfc:	4b61      	ldr	r3, [pc, #388]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001cfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d02:	2200      	movs	r2, #0
 8001d04:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8001d06:	4b5f      	ldr	r3, [pc, #380]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001d08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	4413      	add	r3, r2
 8001d12:	4a5c      	ldr	r2, [pc, #368]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001d14:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001d18:	6053      	str	r3, [r2, #4]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 8001d1a:	4b5a      	ldr	r3, [pc, #360]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001d1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	f040 80a5 	bne.w	8001e72 <AUDIO_PLAYER_Process+0x20a>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8001d28:	f107 0308 	add.w	r3, r7, #8
 8001d2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d30:	4957      	ldr	r1, [pc, #348]	; (8001e90 <AUDIO_PLAYER_Process+0x228>)
 8001d32:	4856      	ldr	r0, [pc, #344]	; (8001e8c <AUDIO_PLAYER_Process+0x224>)
 8001d34:	f00c fa52 	bl	800e1dc <f_read>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d004      	beq.n	8001d48 <AUDIO_PLAYER_Process+0xe0>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001d3e:	2002      	movs	r0, #2
 8001d40:	f7fe fc70 	bl	8000624 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8001d44:	2301      	movs	r3, #1
 8001d46:	e096      	b.n	8001e76 <AUDIO_PLAYER_Process+0x20e>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8001d48:	4b4e      	ldr	r3, [pc, #312]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001d4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8001d52:	4b4c      	ldr	r3, [pc, #304]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001d54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d58:	685a      	ldr	r2, [r3, #4]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	4a49      	ldr	r2, [pc, #292]	; (8001e84 <AUDIO_PLAYER_Process+0x21c>)
 8001d60:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001d64:	6053      	str	r3, [r2, #4]
    }
    break;
 8001d66:	e084      	b.n	8001e72 <AUDIO_PLAYER_Process+0x20a>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001d68:	2002      	movs	r0, #2
 8001d6a:	f7fe fc5b 	bl	8000624 <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 8001d6e:	4b44      	ldr	r3, [pc, #272]	; (8001e80 <AUDIO_PLAYER_Process+0x218>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 8001d74:	2301      	movs	r3, #1
 8001d76:	73fb      	strb	r3, [r7, #15]
    break;
 8001d78:	e07c      	b.n	8001e74 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_NEXT:
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 8001d7a:	4b46      	ldr	r3, [pc, #280]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001d7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	3301      	adds	r3, #1
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	b21a      	sxth	r2, r3
 8001d88:	4b42      	ldr	r3, [pc, #264]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001d8a:	801a      	strh	r2, [r3, #0]
 8001d8c:	4b41      	ldr	r3, [pc, #260]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001d8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d92:	461c      	mov	r4, r3
 8001d94:	f7ff f808 	bl	8000da8 <AUDIO_GetWavObjectNumber>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	429c      	cmp	r4, r3
 8001d9c:	db09      	blt.n	8001db2 <AUDIO_PLAYER_Process+0x14a>
    {
    	if (isLoop)
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <AUDIO_PLAYER_Process+0x144>
    	{
    		FilePos = 0;
 8001da4:	4b3b      	ldr	r3, [pc, #236]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	801a      	strh	r2, [r3, #0]
 8001daa:	e002      	b.n	8001db2 <AUDIO_PLAYER_Process+0x14a>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 8001dac:	4b34      	ldr	r3, [pc, #208]	; (8001e80 <AUDIO_PLAYER_Process+0x218>)
 8001dae:	2209      	movs	r2, #9
 8001db0:	701a      	strb	r2, [r3, #0]
    	}
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001db2:	2002      	movs	r0, #2
 8001db4:	f7fe fc36 	bl	8000624 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8001db8:	4b36      	ldr	r3, [pc, #216]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001dba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff fef1 	bl	8001ba8 <AUDIO_PLAYER_Start>
    break;    
 8001dc6:	e055      	b.n	8001e74 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 8001dc8:	4b32      	ldr	r3, [pc, #200]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001dca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	b21a      	sxth	r2, r3
 8001dd6:	4b2f      	ldr	r3, [pc, #188]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001dd8:	801a      	strh	r2, [r3, #0]
 8001dda:	4b2e      	ldr	r3, [pc, #184]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001ddc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	da07      	bge.n	8001df4 <AUDIO_PLAYER_Process+0x18c>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 8001de4:	f7fe ffe0 	bl	8000da8 <AUDIO_GetWavObjectNumber>
 8001de8:	4603      	mov	r3, r0
 8001dea:	3b01      	subs	r3, #1
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	b21a      	sxth	r2, r3
 8001df0:	4b28      	ldr	r3, [pc, #160]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001df2:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001df4:	2002      	movs	r0, #2
 8001df6:	f7fe fc15 	bl	8000624 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8001dfa:	4b26      	ldr	r3, [pc, #152]	; (8001e94 <AUDIO_PLAYER_Process+0x22c>)
 8001dfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff fed0 	bl	8001ba8 <AUDIO_PLAYER_Start>
    break;   
 8001e08:	e034      	b.n	8001e74 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 8001e0a:	f7fe fbdf 	bl	80005cc <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 8001e0e:	4b1c      	ldr	r3, [pc, #112]	; (8001e80 <AUDIO_PLAYER_Process+0x218>)
 8001e10:	2201      	movs	r2, #1
 8001e12:	701a      	strb	r2, [r3, #0]
    break;
 8001e14:	e02e      	b.n	8001e74 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 8001e16:	f7fe fbef 	bl	80005f8 <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 8001e1a:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <AUDIO_PLAYER_Process+0x218>)
 8001e1c:	2203      	movs	r2, #3
 8001e1e:	701a      	strb	r2, [r3, #0]
    break;
 8001e20:	e028      	b.n	8001e74 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 8001e22:	4b1d      	ldr	r3, [pc, #116]	; (8001e98 <AUDIO_PLAYER_Process+0x230>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2b5a      	cmp	r3, #90	; 0x5a
 8001e28:	d804      	bhi.n	8001e34 <AUDIO_PLAYER_Process+0x1cc>
    {
      uwVolume += 10;
 8001e2a:	4b1b      	ldr	r3, [pc, #108]	; (8001e98 <AUDIO_PLAYER_Process+0x230>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	330a      	adds	r3, #10
 8001e30:	4a19      	ldr	r2, [pc, #100]	; (8001e98 <AUDIO_PLAYER_Process+0x230>)
 8001e32:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8001e34:	4b18      	ldr	r3, [pc, #96]	; (8001e98 <AUDIO_PLAYER_Process+0x230>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fc1a 	bl	8000674 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <AUDIO_PLAYER_Process+0x218>)
 8001e42:	2203      	movs	r2, #3
 8001e44:	701a      	strb	r2, [r3, #0]
    break;
 8001e46:	e015      	b.n	8001e74 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 8001e48:	4b13      	ldr	r3, [pc, #76]	; (8001e98 <AUDIO_PLAYER_Process+0x230>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b09      	cmp	r3, #9
 8001e4e:	d904      	bls.n	8001e5a <AUDIO_PLAYER_Process+0x1f2>
    {
      uwVolume -= 10;
 8001e50:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <AUDIO_PLAYER_Process+0x230>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	3b0a      	subs	r3, #10
 8001e56:	4a10      	ldr	r2, [pc, #64]	; (8001e98 <AUDIO_PLAYER_Process+0x230>)
 8001e58:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8001e5a:	4b0f      	ldr	r3, [pc, #60]	; (8001e98 <AUDIO_PLAYER_Process+0x230>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7fe fc07 	bl	8000674 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8001e66:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <AUDIO_PLAYER_Process+0x218>)
 8001e68:	2203      	movs	r2, #3
 8001e6a:	701a      	strb	r2, [r3, #0]
    break;
 8001e6c:	e002      	b.n	8001e74 <AUDIO_PLAYER_Process+0x20c>
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 8001e6e:	bf00      	nop
 8001e70:	e000      	b.n	8001e74 <AUDIO_PLAYER_Process+0x20c>
    break;
 8001e72:	bf00      	nop
  }
  return audio_error;
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd90      	pop	{r4, r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	200012fc 	.word	0x200012fc
 8001e84:	200002f4 	.word	0x200002f4
 8001e88:	200016dc 	.word	0x200016dc
 8001e8c:	20001708 	.word	0x20001708
 8001e90:	20000af4 	.word	0x20000af4
 8001e94:	200012fe 	.word	0x200012fe
 8001e98:	2000003c 	.word	0x2000003c

08001e9c <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8001ea0:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	d104      	bne.n	8001eb2 <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 8001ea8:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8001eaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001eae:	2202      	movs	r2, #2
 8001eb0:	701a      	strb	r2, [r3, #0]
  }
}
 8001eb2:	bf00      	nop
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	200012fc 	.word	0x200012fc
 8001ec0:	200002f4 	.word	0x200002f4

08001ec4 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b03      	cmp	r3, #3
 8001ece:	d104      	bne.n	8001eda <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 8001ed0:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8001ed2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	701a      	strb	r2, [r3, #0]
  }
}
 8001eda:	bf00      	nop
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	200012fc 	.word	0x200012fc
 8001ee8:	200002f4 	.word	0x200002f4

08001eec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001eec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f24 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ef0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001ef2:	e003      	b.n	8001efc <LoopCopyDataInit>

08001ef4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001ef6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ef8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001efa:	3104      	adds	r1, #4

08001efc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001efc:	480b      	ldr	r0, [pc, #44]	; (8001f2c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001efe:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f04:	d3f6      	bcc.n	8001ef4 <CopyDataInit>
  ldr  r2, =_sbss
 8001f06:	4a0b      	ldr	r2, [pc, #44]	; (8001f34 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f08:	e002      	b.n	8001f10 <LoopFillZerobss>

08001f0a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f0a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f0c:	f842 3b04 	str.w	r3, [r2], #4

08001f10 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f10:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f14:	d3f9      	bcc.n	8001f0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f16:	f7ff fe19 	bl	8001b4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f1a:	f00d fa85 	bl	800f428 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f1e:	f7ff fccf 	bl	80018c0 <main>
  bx  lr    
 8001f22:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f24:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001f28:	0800fc5c 	.word	0x0800fc5c
  ldr  r0, =_sdata
 8001f2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f30:	200000cc 	.word	0x200000cc
  ldr  r2, =_sbss
 8001f34:	200000cc 	.word	0x200000cc
  ldr  r3, = _ebss
 8001f38:	2000249c 	.word	0x2000249c

08001f3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f3c:	e7fe      	b.n	8001f3c <ADC_IRQHandler>
	...

08001f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f44:	4b0e      	ldr	r3, [pc, #56]	; (8001f80 <HAL_Init+0x40>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0d      	ldr	r2, [pc, #52]	; (8001f80 <HAL_Init+0x40>)
 8001f4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f50:	4b0b      	ldr	r3, [pc, #44]	; (8001f80 <HAL_Init+0x40>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a0a      	ldr	r2, [pc, #40]	; (8001f80 <HAL_Init+0x40>)
 8001f56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <HAL_Init+0x40>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a07      	ldr	r2, [pc, #28]	; (8001f80 <HAL_Init+0x40>)
 8001f62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f68:	2003      	movs	r0, #3
 8001f6a:	f000 f94f 	bl	800220c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f6e:	2000      	movs	r0, #0
 8001f70:	f000 f808 	bl	8001f84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f74:	f7ff fd46 	bl	8001a04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	40023c00 	.word	0x40023c00

08001f84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f8c:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <HAL_InitTick+0x54>)
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	4b12      	ldr	r3, [pc, #72]	; (8001fdc <HAL_InitTick+0x58>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	4619      	mov	r1, r3
 8001f96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 f967 	bl	8002276 <HAL_SYSTICK_Config>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e00e      	b.n	8001fd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b0f      	cmp	r3, #15
 8001fb6:	d80a      	bhi.n	8001fce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fb8:	2200      	movs	r2, #0
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc0:	f000 f92f 	bl	8002222 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fc4:	4a06      	ldr	r2, [pc, #24]	; (8001fe0 <HAL_InitTick+0x5c>)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e000      	b.n	8001fd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20000038 	.word	0x20000038
 8001fdc:	20000044 	.word	0x20000044
 8001fe0:	20000040 	.word	0x20000040

08001fe4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <HAL_IncTick+0x20>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	461a      	mov	r2, r3
 8001fee:	4b06      	ldr	r3, [pc, #24]	; (8002008 <HAL_IncTick+0x24>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	4a04      	ldr	r2, [pc, #16]	; (8002008 <HAL_IncTick+0x24>)
 8001ff6:	6013      	str	r3, [r2, #0]
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	20000044 	.word	0x20000044
 8002008:	20001938 	.word	0x20001938

0800200c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return uwTick;
 8002010:	4b03      	ldr	r3, [pc, #12]	; (8002020 <HAL_GetTick+0x14>)
 8002012:	681b      	ldr	r3, [r3, #0]
}
 8002014:	4618      	mov	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	20001938 	.word	0x20001938

08002024 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800202c:	f7ff ffee 	bl	800200c <HAL_GetTick>
 8002030:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800203c:	d005      	beq.n	800204a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800203e:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <HAL_Delay+0x44>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	461a      	mov	r2, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4413      	add	r3, r2
 8002048:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800204a:	bf00      	nop
 800204c:	f7ff ffde 	bl	800200c <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	429a      	cmp	r2, r3
 800205a:	d8f7      	bhi.n	800204c <HAL_Delay+0x28>
  {
  }
}
 800205c:	bf00      	nop
 800205e:	bf00      	nop
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20000044 	.word	0x20000044

0800206c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800207c:	4b0c      	ldr	r3, [pc, #48]	; (80020b0 <__NVIC_SetPriorityGrouping+0x44>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002088:	4013      	ands	r3, r2
 800208a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002094:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800209c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800209e:	4a04      	ldr	r2, [pc, #16]	; (80020b0 <__NVIC_SetPriorityGrouping+0x44>)
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	60d3      	str	r3, [r2, #12]
}
 80020a4:	bf00      	nop
 80020a6:	3714      	adds	r7, #20
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	e000ed00 	.word	0xe000ed00

080020b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b8:	4b04      	ldr	r3, [pc, #16]	; (80020cc <__NVIC_GetPriorityGrouping+0x18>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	0a1b      	lsrs	r3, r3, #8
 80020be:	f003 0307 	and.w	r3, r3, #7
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	e000ed00 	.word	0xe000ed00

080020d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	4603      	mov	r3, r0
 80020d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	db0b      	blt.n	80020fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	f003 021f 	and.w	r2, r3, #31
 80020e8:	4907      	ldr	r1, [pc, #28]	; (8002108 <__NVIC_EnableIRQ+0x38>)
 80020ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ee:	095b      	lsrs	r3, r3, #5
 80020f0:	2001      	movs	r0, #1
 80020f2:	fa00 f202 	lsl.w	r2, r0, r2
 80020f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020fa:	bf00      	nop
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	e000e100 	.word	0xe000e100

0800210c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	6039      	str	r1, [r7, #0]
 8002116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211c:	2b00      	cmp	r3, #0
 800211e:	db0a      	blt.n	8002136 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	b2da      	uxtb	r2, r3
 8002124:	490c      	ldr	r1, [pc, #48]	; (8002158 <__NVIC_SetPriority+0x4c>)
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	0112      	lsls	r2, r2, #4
 800212c:	b2d2      	uxtb	r2, r2
 800212e:	440b      	add	r3, r1
 8002130:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002134:	e00a      	b.n	800214c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	b2da      	uxtb	r2, r3
 800213a:	4908      	ldr	r1, [pc, #32]	; (800215c <__NVIC_SetPriority+0x50>)
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	f003 030f 	and.w	r3, r3, #15
 8002142:	3b04      	subs	r3, #4
 8002144:	0112      	lsls	r2, r2, #4
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	440b      	add	r3, r1
 800214a:	761a      	strb	r2, [r3, #24]
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	e000e100 	.word	0xe000e100
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002160:	b480      	push	{r7}
 8002162:	b089      	sub	sp, #36	; 0x24
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	f1c3 0307 	rsb	r3, r3, #7
 800217a:	2b04      	cmp	r3, #4
 800217c:	bf28      	it	cs
 800217e:	2304      	movcs	r3, #4
 8002180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	3304      	adds	r3, #4
 8002186:	2b06      	cmp	r3, #6
 8002188:	d902      	bls.n	8002190 <NVIC_EncodePriority+0x30>
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3b03      	subs	r3, #3
 800218e:	e000      	b.n	8002192 <NVIC_EncodePriority+0x32>
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002194:	f04f 32ff 	mov.w	r2, #4294967295
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43da      	mvns	r2, r3
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	401a      	ands	r2, r3
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021a8:	f04f 31ff 	mov.w	r1, #4294967295
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	fa01 f303 	lsl.w	r3, r1, r3
 80021b2:	43d9      	mvns	r1, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b8:	4313      	orrs	r3, r2
         );
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3724      	adds	r7, #36	; 0x24
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
	...

080021c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021d8:	d301      	bcc.n	80021de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021da:	2301      	movs	r3, #1
 80021dc:	e00f      	b.n	80021fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021de:	4a0a      	ldr	r2, [pc, #40]	; (8002208 <SysTick_Config+0x40>)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3b01      	subs	r3, #1
 80021e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021e6:	210f      	movs	r1, #15
 80021e8:	f04f 30ff 	mov.w	r0, #4294967295
 80021ec:	f7ff ff8e 	bl	800210c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <SysTick_Config+0x40>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021f6:	4b04      	ldr	r3, [pc, #16]	; (8002208 <SysTick_Config+0x40>)
 80021f8:	2207      	movs	r2, #7
 80021fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	e000e010 	.word	0xe000e010

0800220c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f7ff ff29 	bl	800206c <__NVIC_SetPriorityGrouping>
}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002222:	b580      	push	{r7, lr}
 8002224:	b086      	sub	sp, #24
 8002226:	af00      	add	r7, sp, #0
 8002228:	4603      	mov	r3, r0
 800222a:	60b9      	str	r1, [r7, #8]
 800222c:	607a      	str	r2, [r7, #4]
 800222e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002234:	f7ff ff3e 	bl	80020b4 <__NVIC_GetPriorityGrouping>
 8002238:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	68b9      	ldr	r1, [r7, #8]
 800223e:	6978      	ldr	r0, [r7, #20]
 8002240:	f7ff ff8e 	bl	8002160 <NVIC_EncodePriority>
 8002244:	4602      	mov	r2, r0
 8002246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224a:	4611      	mov	r1, r2
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff ff5d 	bl	800210c <__NVIC_SetPriority>
}
 8002252:	bf00      	nop
 8002254:	3718      	adds	r7, #24
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b082      	sub	sp, #8
 800225e:	af00      	add	r7, sp, #0
 8002260:	4603      	mov	r3, r0
 8002262:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff ff31 	bl	80020d0 <__NVIC_EnableIRQ>
}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7ff ffa2 	bl	80021c8 <SysTick_Config>
 8002284:	4603      	mov	r3, r0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
	...

08002290 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800229c:	f7ff feb6 	bl	800200c <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e099      	b.n	80023e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f022 0201 	bic.w	r2, r2, #1
 80022ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022cc:	e00f      	b.n	80022ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022ce:	f7ff fe9d 	bl	800200c <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b05      	cmp	r3, #5
 80022da:	d908      	bls.n	80022ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2220      	movs	r2, #32
 80022e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2203      	movs	r2, #3
 80022e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e078      	b.n	80023e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d1e8      	bne.n	80022ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002304:	697a      	ldr	r2, [r7, #20]
 8002306:	4b38      	ldr	r3, [pc, #224]	; (80023e8 <HAL_DMA_Init+0x158>)
 8002308:	4013      	ands	r3, r2
 800230a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800231a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	691b      	ldr	r3, [r3, #16]
 8002320:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002326:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002332:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	4313      	orrs	r3, r2
 800233e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002344:	2b04      	cmp	r3, #4
 8002346:	d107      	bne.n	8002358 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002350:	4313      	orrs	r3, r2
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	4313      	orrs	r3, r2
 8002356:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	697a      	ldr	r2, [r7, #20]
 800235e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	f023 0307 	bic.w	r3, r3, #7
 800236e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002374:	697a      	ldr	r2, [r7, #20]
 8002376:	4313      	orrs	r3, r2
 8002378:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237e:	2b04      	cmp	r3, #4
 8002380:	d117      	bne.n	80023b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	4313      	orrs	r3, r2
 800238a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00e      	beq.n	80023b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f000 fb3d 	bl	8002a14 <DMA_CheckFifoParam>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d008      	beq.n	80023b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2240      	movs	r2, #64	; 0x40
 80023a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2201      	movs	r2, #1
 80023aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80023ae:	2301      	movs	r3, #1
 80023b0:	e016      	b.n	80023e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 faf4 	bl	80029a8 <DMA_CalcBaseAndBitshift>
 80023c0:	4603      	mov	r3, r0
 80023c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c8:	223f      	movs	r2, #63	; 0x3f
 80023ca:	409a      	lsls	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2201      	movs	r2, #1
 80023da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3718      	adds	r7, #24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	f010803f 	.word	0xf010803f

080023ec <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e050      	b.n	80024a0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d101      	bne.n	800240e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800240a:	2302      	movs	r3, #2
 800240c:	e048      	b.n	80024a0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 0201 	bic.w	r2, r2, #1
 800241c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2200      	movs	r2, #0
 800242c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2200      	movs	r2, #0
 800243c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2200      	movs	r2, #0
 8002444:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2221      	movs	r2, #33	; 0x21
 800244c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 faaa 	bl	80029a8 <DMA_CalcBaseAndBitshift>
 8002454:	4603      	mov	r3, r0
 8002456:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002480:	223f      	movs	r2, #63	; 0x3f
 8002482:	409a      	lsls	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3710      	adds	r7, #16
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
 80024b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024b6:	2300      	movs	r3, #0
 80024b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d101      	bne.n	80024ce <HAL_DMA_Start_IT+0x26>
 80024ca:	2302      	movs	r3, #2
 80024cc:	e040      	b.n	8002550 <HAL_DMA_Start_IT+0xa8>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2201      	movs	r2, #1
 80024d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d12f      	bne.n	8002542 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2202      	movs	r2, #2
 80024e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2200      	movs	r2, #0
 80024ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	68b9      	ldr	r1, [r7, #8]
 80024f6:	68f8      	ldr	r0, [r7, #12]
 80024f8:	f000 fa28 	bl	800294c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002500:	223f      	movs	r2, #63	; 0x3f
 8002502:	409a      	lsls	r2, r3
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f042 0216 	orr.w	r2, r2, #22
 8002516:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251c:	2b00      	cmp	r3, #0
 800251e:	d007      	beq.n	8002530 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 0208 	orr.w	r2, r2, #8
 800252e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 0201 	orr.w	r2, r2, #1
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	e005      	b.n	800254e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800254a:	2302      	movs	r3, #2
 800254c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800254e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002564:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002566:	f7ff fd51 	bl	800200c <HAL_GetTick>
 800256a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b02      	cmp	r3, #2
 8002576:	d008      	beq.n	800258a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2280      	movs	r2, #128	; 0x80
 800257c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e052      	b.n	8002630 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0216 	bic.w	r2, r2, #22
 8002598:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	695a      	ldr	r2, [r3, #20]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025a8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d103      	bne.n	80025ba <HAL_DMA_Abort+0x62>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d007      	beq.n	80025ca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 0208 	bic.w	r2, r2, #8
 80025c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f022 0201 	bic.w	r2, r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025da:	e013      	b.n	8002604 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025dc:	f7ff fd16 	bl	800200c <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b05      	cmp	r3, #5
 80025e8:	d90c      	bls.n	8002604 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2220      	movs	r2, #32
 80025ee:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2203      	movs	r2, #3
 80025f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e015      	b.n	8002630 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1e4      	bne.n	80025dc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002616:	223f      	movs	r2, #63	; 0x3f
 8002618:	409a      	lsls	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002640:	2300      	movs	r3, #0
 8002642:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002644:	4b8e      	ldr	r3, [pc, #568]	; (8002880 <HAL_DMA_IRQHandler+0x248>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a8e      	ldr	r2, [pc, #568]	; (8002884 <HAL_DMA_IRQHandler+0x24c>)
 800264a:	fba2 2303 	umull	r2, r3, r2, r3
 800264e:	0a9b      	lsrs	r3, r3, #10
 8002650:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002656:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002662:	2208      	movs	r2, #8
 8002664:	409a      	lsls	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	4013      	ands	r3, r2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d01a      	beq.n	80026a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0304 	and.w	r3, r3, #4
 8002678:	2b00      	cmp	r3, #0
 800267a:	d013      	beq.n	80026a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0204 	bic.w	r2, r2, #4
 800268a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002690:	2208      	movs	r2, #8
 8002692:	409a      	lsls	r2, r3
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800269c:	f043 0201 	orr.w	r2, r3, #1
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a8:	2201      	movs	r2, #1
 80026aa:	409a      	lsls	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	4013      	ands	r3, r2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d012      	beq.n	80026da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d00b      	beq.n	80026da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c6:	2201      	movs	r2, #1
 80026c8:	409a      	lsls	r2, r3
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d2:	f043 0202 	orr.w	r2, r3, #2
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026de:	2204      	movs	r2, #4
 80026e0:	409a      	lsls	r2, r3
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	4013      	ands	r3, r2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d012      	beq.n	8002710 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d00b      	beq.n	8002710 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fc:	2204      	movs	r2, #4
 80026fe:	409a      	lsls	r2, r3
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002708:	f043 0204 	orr.w	r2, r3, #4
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002714:	2210      	movs	r2, #16
 8002716:	409a      	lsls	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4013      	ands	r3, r2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d043      	beq.n	80027a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0308 	and.w	r3, r3, #8
 800272a:	2b00      	cmp	r3, #0
 800272c:	d03c      	beq.n	80027a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002732:	2210      	movs	r2, #16
 8002734:	409a      	lsls	r2, r3
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d018      	beq.n	800277a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d108      	bne.n	8002768 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275a:	2b00      	cmp	r3, #0
 800275c:	d024      	beq.n	80027a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	4798      	blx	r3
 8002766:	e01f      	b.n	80027a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800276c:	2b00      	cmp	r3, #0
 800276e:	d01b      	beq.n	80027a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	4798      	blx	r3
 8002778:	e016      	b.n	80027a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002784:	2b00      	cmp	r3, #0
 8002786:	d107      	bne.n	8002798 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f022 0208 	bic.w	r2, r2, #8
 8002796:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279c:	2b00      	cmp	r3, #0
 800279e:	d003      	beq.n	80027a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ac:	2220      	movs	r2, #32
 80027ae:	409a      	lsls	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	4013      	ands	r3, r2
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 808f 	beq.w	80028d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0310 	and.w	r3, r3, #16
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 8087 	beq.w	80028d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ce:	2220      	movs	r2, #32
 80027d0:	409a      	lsls	r2, r3
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b05      	cmp	r3, #5
 80027e0:	d136      	bne.n	8002850 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f022 0216 	bic.w	r2, r2, #22
 80027f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	695a      	ldr	r2, [r3, #20]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002800:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	2b00      	cmp	r3, #0
 8002808:	d103      	bne.n	8002812 <HAL_DMA_IRQHandler+0x1da>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800280e:	2b00      	cmp	r3, #0
 8002810:	d007      	beq.n	8002822 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 0208 	bic.w	r2, r2, #8
 8002820:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002826:	223f      	movs	r2, #63	; 0x3f
 8002828:	409a      	lsls	r2, r3
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002842:	2b00      	cmp	r3, #0
 8002844:	d07e      	beq.n	8002944 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	4798      	blx	r3
        }
        return;
 800284e:	e079      	b.n	8002944 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d01d      	beq.n	800289a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d10d      	bne.n	8002888 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002870:	2b00      	cmp	r3, #0
 8002872:	d031      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	4798      	blx	r3
 800287c:	e02c      	b.n	80028d8 <HAL_DMA_IRQHandler+0x2a0>
 800287e:	bf00      	nop
 8002880:	20000038 	.word	0x20000038
 8002884:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800288c:	2b00      	cmp	r3, #0
 800288e:	d023      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	4798      	blx	r3
 8002898:	e01e      	b.n	80028d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d10f      	bne.n	80028c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0210 	bic.w	r2, r2, #16
 80028b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d003      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d032      	beq.n	8002946 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d022      	beq.n	8002932 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2205      	movs	r2, #5
 80028f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f022 0201 	bic.w	r2, r2, #1
 8002902:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	3301      	adds	r3, #1
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	429a      	cmp	r2, r3
 800290e:	d307      	bcc.n	8002920 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1f2      	bne.n	8002904 <HAL_DMA_IRQHandler+0x2cc>
 800291e:	e000      	b.n	8002922 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002920:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002936:	2b00      	cmp	r3, #0
 8002938:	d005      	beq.n	8002946 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	4798      	blx	r3
 8002942:	e000      	b.n	8002946 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002944:	bf00      	nop
    }
  }
}
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
 8002958:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002968:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	2b40      	cmp	r3, #64	; 0x40
 8002978:	d108      	bne.n	800298c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800298a:	e007      	b.n	800299c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68ba      	ldr	r2, [r7, #8]
 8002992:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	60da      	str	r2, [r3, #12]
}
 800299c:	bf00      	nop
 800299e:	3714      	adds	r7, #20
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	3b10      	subs	r3, #16
 80029b8:	4a14      	ldr	r2, [pc, #80]	; (8002a0c <DMA_CalcBaseAndBitshift+0x64>)
 80029ba:	fba2 2303 	umull	r2, r3, r2, r3
 80029be:	091b      	lsrs	r3, r3, #4
 80029c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029c2:	4a13      	ldr	r2, [pc, #76]	; (8002a10 <DMA_CalcBaseAndBitshift+0x68>)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4413      	add	r3, r2
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	461a      	mov	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2b03      	cmp	r3, #3
 80029d4:	d909      	bls.n	80029ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029de:	f023 0303 	bic.w	r3, r3, #3
 80029e2:	1d1a      	adds	r2, r3, #4
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	659a      	str	r2, [r3, #88]	; 0x58
 80029e8:	e007      	b.n	80029fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029f2:	f023 0303 	bic.w	r3, r3, #3
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	aaaaaaab 	.word	0xaaaaaaab
 8002a10:	0800f7f0 	.word	0x0800f7f0

08002a14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d11f      	bne.n	8002a6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b03      	cmp	r3, #3
 8002a32:	d856      	bhi.n	8002ae2 <DMA_CheckFifoParam+0xce>
 8002a34:	a201      	add	r2, pc, #4	; (adr r2, 8002a3c <DMA_CheckFifoParam+0x28>)
 8002a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a3a:	bf00      	nop
 8002a3c:	08002a4d 	.word	0x08002a4d
 8002a40:	08002a5f 	.word	0x08002a5f
 8002a44:	08002a4d 	.word	0x08002a4d
 8002a48:	08002ae3 	.word	0x08002ae3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d046      	beq.n	8002ae6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a5c:	e043      	b.n	8002ae6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a66:	d140      	bne.n	8002aea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a6c:	e03d      	b.n	8002aea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a76:	d121      	bne.n	8002abc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b03      	cmp	r3, #3
 8002a7c:	d837      	bhi.n	8002aee <DMA_CheckFifoParam+0xda>
 8002a7e:	a201      	add	r2, pc, #4	; (adr r2, 8002a84 <DMA_CheckFifoParam+0x70>)
 8002a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a84:	08002a95 	.word	0x08002a95
 8002a88:	08002a9b 	.word	0x08002a9b
 8002a8c:	08002a95 	.word	0x08002a95
 8002a90:	08002aad 	.word	0x08002aad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	73fb      	strb	r3, [r7, #15]
      break;
 8002a98:	e030      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d025      	beq.n	8002af2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aaa:	e022      	b.n	8002af2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ab4:	d11f      	bne.n	8002af6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002aba:	e01c      	b.n	8002af6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d903      	bls.n	8002aca <DMA_CheckFifoParam+0xb6>
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2b03      	cmp	r3, #3
 8002ac6:	d003      	beq.n	8002ad0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ac8:	e018      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	73fb      	strb	r3, [r7, #15]
      break;
 8002ace:	e015      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00e      	beq.n	8002afa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	73fb      	strb	r3, [r7, #15]
      break;
 8002ae0:	e00b      	b.n	8002afa <DMA_CheckFifoParam+0xe6>
      break;
 8002ae2:	bf00      	nop
 8002ae4:	e00a      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002ae6:	bf00      	nop
 8002ae8:	e008      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002aea:	bf00      	nop
 8002aec:	e006      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002aee:	bf00      	nop
 8002af0:	e004      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002af2:	bf00      	nop
 8002af4:	e002      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;   
 8002af6:	bf00      	nop
 8002af8:	e000      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002afa:	bf00      	nop
    }
  } 
  
  return status; 
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop

08002b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b089      	sub	sp, #36	; 0x24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b16:	2300      	movs	r3, #0
 8002b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
 8002b26:	e159      	b.n	8002ddc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b28:	2201      	movs	r2, #1
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	f040 8148 	bne.w	8002dd6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d005      	beq.n	8002b5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d130      	bne.n	8002bc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	2203      	movs	r2, #3
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4013      	ands	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	68da      	ldr	r2, [r3, #12]
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b94:	2201      	movs	r2, #1
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 0201 	and.w	r2, r3, #1
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	2b03      	cmp	r3, #3
 8002bca:	d017      	beq.n	8002bfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4013      	ands	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 0303 	and.w	r3, r3, #3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d123      	bne.n	8002c50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	08da      	lsrs	r2, r3, #3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3208      	adds	r2, #8
 8002c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	f003 0307 	and.w	r3, r3, #7
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	220f      	movs	r2, #15
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	691a      	ldr	r2, [r3, #16]
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	08da      	lsrs	r2, r3, #3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3208      	adds	r2, #8
 8002c4a:	69b9      	ldr	r1, [r7, #24]
 8002c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	2203      	movs	r2, #3
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f003 0203 	and.w	r2, r3, #3
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 80a2 	beq.w	8002dd6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	4b57      	ldr	r3, [pc, #348]	; (8002df4 <HAL_GPIO_Init+0x2e8>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9a:	4a56      	ldr	r2, [pc, #344]	; (8002df4 <HAL_GPIO_Init+0x2e8>)
 8002c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ca2:	4b54      	ldr	r3, [pc, #336]	; (8002df4 <HAL_GPIO_Init+0x2e8>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cae:	4a52      	ldr	r2, [pc, #328]	; (8002df8 <HAL_GPIO_Init+0x2ec>)
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	089b      	lsrs	r3, r3, #2
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	220f      	movs	r2, #15
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a49      	ldr	r2, [pc, #292]	; (8002dfc <HAL_GPIO_Init+0x2f0>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d019      	beq.n	8002d0e <HAL_GPIO_Init+0x202>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a48      	ldr	r2, [pc, #288]	; (8002e00 <HAL_GPIO_Init+0x2f4>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d013      	beq.n	8002d0a <HAL_GPIO_Init+0x1fe>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a47      	ldr	r2, [pc, #284]	; (8002e04 <HAL_GPIO_Init+0x2f8>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d00d      	beq.n	8002d06 <HAL_GPIO_Init+0x1fa>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a46      	ldr	r2, [pc, #280]	; (8002e08 <HAL_GPIO_Init+0x2fc>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d007      	beq.n	8002d02 <HAL_GPIO_Init+0x1f6>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a45      	ldr	r2, [pc, #276]	; (8002e0c <HAL_GPIO_Init+0x300>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d101      	bne.n	8002cfe <HAL_GPIO_Init+0x1f2>
 8002cfa:	2304      	movs	r3, #4
 8002cfc:	e008      	b.n	8002d10 <HAL_GPIO_Init+0x204>
 8002cfe:	2307      	movs	r3, #7
 8002d00:	e006      	b.n	8002d10 <HAL_GPIO_Init+0x204>
 8002d02:	2303      	movs	r3, #3
 8002d04:	e004      	b.n	8002d10 <HAL_GPIO_Init+0x204>
 8002d06:	2302      	movs	r3, #2
 8002d08:	e002      	b.n	8002d10 <HAL_GPIO_Init+0x204>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <HAL_GPIO_Init+0x204>
 8002d0e:	2300      	movs	r3, #0
 8002d10:	69fa      	ldr	r2, [r7, #28]
 8002d12:	f002 0203 	and.w	r2, r2, #3
 8002d16:	0092      	lsls	r2, r2, #2
 8002d18:	4093      	lsls	r3, r2
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d20:	4935      	ldr	r1, [pc, #212]	; (8002df8 <HAL_GPIO_Init+0x2ec>)
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	089b      	lsrs	r3, r3, #2
 8002d26:	3302      	adds	r3, #2
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d2e:	4b38      	ldr	r3, [pc, #224]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	43db      	mvns	r3, r3
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d003      	beq.n	8002d52 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d52:	4a2f      	ldr	r2, [pc, #188]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d58:	4b2d      	ldr	r3, [pc, #180]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	43db      	mvns	r3, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d7c:	4a24      	ldr	r2, [pc, #144]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d82:	4b23      	ldr	r3, [pc, #140]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002da6:	4a1a      	ldr	r2, [pc, #104]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dac:	4b18      	ldr	r3, [pc, #96]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	43db      	mvns	r3, r3
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	4013      	ands	r3, r2
 8002dba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002dd0:	4a0f      	ldr	r2, [pc, #60]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	61fb      	str	r3, [r7, #28]
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	2b0f      	cmp	r3, #15
 8002de0:	f67f aea2 	bls.w	8002b28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002de4:	bf00      	nop
 8002de6:	bf00      	nop
 8002de8:	3724      	adds	r7, #36	; 0x24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	40023800 	.word	0x40023800
 8002df8:	40013800 	.word	0x40013800
 8002dfc:	40020000 	.word	0x40020000
 8002e00:	40020400 	.word	0x40020400
 8002e04:	40020800 	.word	0x40020800
 8002e08:	40020c00 	.word	0x40020c00
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	40013c00 	.word	0x40013c00

08002e14 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b087      	sub	sp, #28
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002e26:	2300      	movs	r3, #0
 8002e28:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	617b      	str	r3, [r7, #20]
 8002e2e:	e0bb      	b.n	8002fa8 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e30:	2201      	movs	r2, #1
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4013      	ands	r3, r2
 8002e40:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	f040 80ab 	bne.w	8002fa2 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002e4c:	4a5c      	ldr	r2, [pc, #368]	; (8002fc0 <HAL_GPIO_DeInit+0x1ac>)
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	089b      	lsrs	r3, r3, #2
 8002e52:	3302      	adds	r3, #2
 8002e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e58:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f003 0303 	and.w	r3, r3, #3
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	220f      	movs	r2, #15
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a54      	ldr	r2, [pc, #336]	; (8002fc4 <HAL_GPIO_DeInit+0x1b0>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d019      	beq.n	8002eaa <HAL_GPIO_DeInit+0x96>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a53      	ldr	r2, [pc, #332]	; (8002fc8 <HAL_GPIO_DeInit+0x1b4>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d013      	beq.n	8002ea6 <HAL_GPIO_DeInit+0x92>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a52      	ldr	r2, [pc, #328]	; (8002fcc <HAL_GPIO_DeInit+0x1b8>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00d      	beq.n	8002ea2 <HAL_GPIO_DeInit+0x8e>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a51      	ldr	r2, [pc, #324]	; (8002fd0 <HAL_GPIO_DeInit+0x1bc>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d007      	beq.n	8002e9e <HAL_GPIO_DeInit+0x8a>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a50      	ldr	r2, [pc, #320]	; (8002fd4 <HAL_GPIO_DeInit+0x1c0>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d101      	bne.n	8002e9a <HAL_GPIO_DeInit+0x86>
 8002e96:	2304      	movs	r3, #4
 8002e98:	e008      	b.n	8002eac <HAL_GPIO_DeInit+0x98>
 8002e9a:	2307      	movs	r3, #7
 8002e9c:	e006      	b.n	8002eac <HAL_GPIO_DeInit+0x98>
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e004      	b.n	8002eac <HAL_GPIO_DeInit+0x98>
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	e002      	b.n	8002eac <HAL_GPIO_DeInit+0x98>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <HAL_GPIO_DeInit+0x98>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	f002 0203 	and.w	r2, r2, #3
 8002eb2:	0092      	lsls	r2, r2, #2
 8002eb4:	4093      	lsls	r3, r2
 8002eb6:	68ba      	ldr	r2, [r7, #8]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d132      	bne.n	8002f22 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002ebc:	4b46      	ldr	r3, [pc, #280]	; (8002fd8 <HAL_GPIO_DeInit+0x1c4>)
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	4944      	ldr	r1, [pc, #272]	; (8002fd8 <HAL_GPIO_DeInit+0x1c4>)
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002eca:	4b43      	ldr	r3, [pc, #268]	; (8002fd8 <HAL_GPIO_DeInit+0x1c4>)
 8002ecc:	685a      	ldr	r2, [r3, #4]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	4941      	ldr	r1, [pc, #260]	; (8002fd8 <HAL_GPIO_DeInit+0x1c4>)
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002ed8:	4b3f      	ldr	r3, [pc, #252]	; (8002fd8 <HAL_GPIO_DeInit+0x1c4>)
 8002eda:	68da      	ldr	r2, [r3, #12]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	493d      	ldr	r1, [pc, #244]	; (8002fd8 <HAL_GPIO_DeInit+0x1c4>)
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002ee6:	4b3c      	ldr	r3, [pc, #240]	; (8002fd8 <HAL_GPIO_DeInit+0x1c4>)
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	493a      	ldr	r1, [pc, #232]	; (8002fd8 <HAL_GPIO_DeInit+0x1c4>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	f003 0303 	and.w	r3, r3, #3
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	220f      	movs	r2, #15
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002f04:	4a2e      	ldr	r2, [pc, #184]	; (8002fc0 <HAL_GPIO_DeInit+0x1ac>)
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	089b      	lsrs	r3, r3, #2
 8002f0a:	3302      	adds	r3, #2
 8002f0c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	43da      	mvns	r2, r3
 8002f14:	482a      	ldr	r0, [pc, #168]	; (8002fc0 <HAL_GPIO_DeInit+0x1ac>)
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	089b      	lsrs	r3, r3, #2
 8002f1a:	400a      	ands	r2, r1
 8002f1c:	3302      	adds	r3, #2
 8002f1e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	2103      	movs	r1, #3
 8002f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f30:	43db      	mvns	r3, r3
 8002f32:	401a      	ands	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	08da      	lsrs	r2, r3, #3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	3208      	adds	r2, #8
 8002f40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	220f      	movs	r2, #15
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	08d2      	lsrs	r2, r2, #3
 8002f58:	4019      	ands	r1, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	3208      	adds	r2, #8
 8002f5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68da      	ldr	r2, [r3, #12]
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	2103      	movs	r1, #3
 8002f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f70:	43db      	mvns	r3, r3
 8002f72:	401a      	ands	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685a      	ldr	r2, [r3, #4]
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	fa01 f303 	lsl.w	r3, r1, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	401a      	ands	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	2103      	movs	r1, #3
 8002f96:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9a:	43db      	mvns	r3, r3
 8002f9c:	401a      	ands	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	2b0f      	cmp	r3, #15
 8002fac:	f67f af40 	bls.w	8002e30 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002fb0:	bf00      	nop
 8002fb2:	bf00      	nop
 8002fb4:	371c      	adds	r7, #28
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	40013800 	.word	0x40013800
 8002fc4:	40020000 	.word	0x40020000
 8002fc8:	40020400 	.word	0x40020400
 8002fcc:	40020800 	.word	0x40020800
 8002fd0:	40020c00 	.word	0x40020c00
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	40013c00 	.word	0x40013c00

08002fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	807b      	strh	r3, [r7, #2]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fec:	787b      	ldrb	r3, [r7, #1]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ff2:	887a      	ldrh	r2, [r7, #2]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ff8:	e003      	b.n	8003002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ffa:	887b      	ldrh	r3, [r7, #2]
 8002ffc:	041a      	lsls	r2, r3, #16
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	619a      	str	r2, [r3, #24]
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
	...

08003010 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800301a:	4b08      	ldr	r3, [pc, #32]	; (800303c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800301c:	695a      	ldr	r2, [r3, #20]
 800301e:	88fb      	ldrh	r3, [r7, #6]
 8003020:	4013      	ands	r3, r2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d006      	beq.n	8003034 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003026:	4a05      	ldr	r2, [pc, #20]	; (800303c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003028:	88fb      	ldrh	r3, [r7, #6]
 800302a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800302c:	88fb      	ldrh	r3, [r7, #6]
 800302e:	4618      	mov	r0, r3
 8003030:	f7fe fc28 	bl	8001884 <HAL_GPIO_EXTI_Callback>
  }
}
 8003034:	bf00      	nop
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	40013c00 	.word	0x40013c00

08003040 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003042:	b08f      	sub	sp, #60	; 0x3c
 8003044:	af0a      	add	r7, sp, #40	; 0x28
 8003046:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e054      	b.n	80030fc <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	d106      	bne.n	8003072 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f00b fefb 	bl	800ee68 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2203      	movs	r2, #3
 8003076:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003082:	2b00      	cmp	r3, #0
 8003084:	d102      	bne.n	800308c <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f004 fb05 	bl	80076a0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	687e      	ldr	r6, [r7, #4]
 800309e:	466d      	mov	r5, sp
 80030a0:	f106 0410 	add.w	r4, r6, #16
 80030a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80030b0:	e885 0003 	stmia.w	r5, {r0, r1}
 80030b4:	1d33      	adds	r3, r6, #4
 80030b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030b8:	6838      	ldr	r0, [r7, #0]
 80030ba:	f004 fa7f 	bl	80075bc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2101      	movs	r1, #1
 80030c4:	4618      	mov	r0, r3
 80030c6:	f004 fafc 	bl	80076c2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	603b      	str	r3, [r7, #0]
 80030d0:	687e      	ldr	r6, [r7, #4]
 80030d2:	466d      	mov	r5, sp
 80030d4:	f106 0410 	add.w	r4, r6, #16
 80030d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80030e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80030e8:	1d33      	adds	r3, r6, #4
 80030ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030ec:	6838      	ldr	r0, [r7, #0]
 80030ee:	f004 fc85 	bl	80079fc <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003104 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8003104:	b590      	push	{r4, r7, lr}
 8003106:	b089      	sub	sp, #36	; 0x24
 8003108:	af04      	add	r7, sp, #16
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	4608      	mov	r0, r1
 800310e:	4611      	mov	r1, r2
 8003110:	461a      	mov	r2, r3
 8003112:	4603      	mov	r3, r0
 8003114:	70fb      	strb	r3, [r7, #3]
 8003116:	460b      	mov	r3, r1
 8003118:	70bb      	strb	r3, [r7, #2]
 800311a:	4613      	mov	r3, r2
 800311c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_HCD_HC_Init+0x28>
 8003128:	2302      	movs	r3, #2
 800312a:	e076      	b.n	800321a <HAL_HCD_HC_Init+0x116>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8003134:	78fb      	ldrb	r3, [r7, #3]
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	212c      	movs	r1, #44	; 0x2c
 800313a:	fb01 f303 	mul.w	r3, r1, r3
 800313e:	4413      	add	r3, r2
 8003140:	333d      	adds	r3, #61	; 0x3d
 8003142:	2200      	movs	r2, #0
 8003144:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003146:	78fb      	ldrb	r3, [r7, #3]
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	212c      	movs	r1, #44	; 0x2c
 800314c:	fb01 f303 	mul.w	r3, r1, r3
 8003150:	4413      	add	r3, r2
 8003152:	3338      	adds	r3, #56	; 0x38
 8003154:	787a      	ldrb	r2, [r7, #1]
 8003156:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8003158:	78fb      	ldrb	r3, [r7, #3]
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	212c      	movs	r1, #44	; 0x2c
 800315e:	fb01 f303 	mul.w	r3, r1, r3
 8003162:	4413      	add	r3, r2
 8003164:	3340      	adds	r3, #64	; 0x40
 8003166:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003168:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800316a:	78fb      	ldrb	r3, [r7, #3]
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	212c      	movs	r1, #44	; 0x2c
 8003170:	fb01 f303 	mul.w	r3, r1, r3
 8003174:	4413      	add	r3, r2
 8003176:	3339      	adds	r3, #57	; 0x39
 8003178:	78fa      	ldrb	r2, [r7, #3]
 800317a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800317c:	78fb      	ldrb	r3, [r7, #3]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	212c      	movs	r1, #44	; 0x2c
 8003182:	fb01 f303 	mul.w	r3, r1, r3
 8003186:	4413      	add	r3, r2
 8003188:	333f      	adds	r3, #63	; 0x3f
 800318a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800318e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003190:	78fb      	ldrb	r3, [r7, #3]
 8003192:	78ba      	ldrb	r2, [r7, #2]
 8003194:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003198:	b2d0      	uxtb	r0, r2
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	212c      	movs	r1, #44	; 0x2c
 800319e:	fb01 f303 	mul.w	r3, r1, r3
 80031a2:	4413      	add	r3, r2
 80031a4:	333a      	adds	r3, #58	; 0x3a
 80031a6:	4602      	mov	r2, r0
 80031a8:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80031aa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	da09      	bge.n	80031c6 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80031b2:	78fb      	ldrb	r3, [r7, #3]
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	212c      	movs	r1, #44	; 0x2c
 80031b8:	fb01 f303 	mul.w	r3, r1, r3
 80031bc:	4413      	add	r3, r2
 80031be:	333b      	adds	r3, #59	; 0x3b
 80031c0:	2201      	movs	r2, #1
 80031c2:	701a      	strb	r2, [r3, #0]
 80031c4:	e008      	b.n	80031d8 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80031c6:	78fb      	ldrb	r3, [r7, #3]
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	212c      	movs	r1, #44	; 0x2c
 80031cc:	fb01 f303 	mul.w	r3, r1, r3
 80031d0:	4413      	add	r3, r2
 80031d2:	333b      	adds	r3, #59	; 0x3b
 80031d4:	2200      	movs	r2, #0
 80031d6:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80031d8:	78fb      	ldrb	r3, [r7, #3]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	212c      	movs	r1, #44	; 0x2c
 80031de:	fb01 f303 	mul.w	r3, r1, r3
 80031e2:	4413      	add	r3, r2
 80031e4:	333c      	adds	r3, #60	; 0x3c
 80031e6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80031ea:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6818      	ldr	r0, [r3, #0]
 80031f0:	787c      	ldrb	r4, [r7, #1]
 80031f2:	78ba      	ldrb	r2, [r7, #2]
 80031f4:	78f9      	ldrb	r1, [r7, #3]
 80031f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80031f8:	9302      	str	r3, [sp, #8]
 80031fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80031fe:	9301      	str	r3, [sp, #4]
 8003200:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	4623      	mov	r3, r4
 8003208:	f004 fd7e 	bl	8007d08 <USB_HC_Init>
 800320c:	4603      	mov	r3, r0
 800320e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003218:	7bfb      	ldrb	r3, [r7, #15]
}
 800321a:	4618      	mov	r0, r3
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	bd90      	pop	{r4, r7, pc}

08003222 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b084      	sub	sp, #16
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
 800322a:	460b      	mov	r3, r1
 800322c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800322e:	2300      	movs	r3, #0
 8003230:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003238:	2b01      	cmp	r3, #1
 800323a:	d101      	bne.n	8003240 <HAL_HCD_HC_Halt+0x1e>
 800323c:	2302      	movs	r3, #2
 800323e:	e00f      	b.n	8003260 <HAL_HCD_HC_Halt+0x3e>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	78fa      	ldrb	r2, [r7, #3]
 800324e:	4611      	mov	r1, r2
 8003250:	4618      	mov	r0, r3
 8003252:	f004 ffce 	bl	80081f2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800325e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4603      	mov	r3, r0
 8003278:	70fb      	strb	r3, [r7, #3]
 800327a:	460b      	mov	r3, r1
 800327c:	70bb      	strb	r3, [r7, #2]
 800327e:	4613      	mov	r3, r2
 8003280:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003282:	78fb      	ldrb	r3, [r7, #3]
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	212c      	movs	r1, #44	; 0x2c
 8003288:	fb01 f303 	mul.w	r3, r1, r3
 800328c:	4413      	add	r3, r2
 800328e:	333b      	adds	r3, #59	; 0x3b
 8003290:	78ba      	ldrb	r2, [r7, #2]
 8003292:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003294:	78fb      	ldrb	r3, [r7, #3]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	212c      	movs	r1, #44	; 0x2c
 800329a:	fb01 f303 	mul.w	r3, r1, r3
 800329e:	4413      	add	r3, r2
 80032a0:	333f      	adds	r3, #63	; 0x3f
 80032a2:	787a      	ldrb	r2, [r7, #1]
 80032a4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80032a6:	7c3b      	ldrb	r3, [r7, #16]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d112      	bne.n	80032d2 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80032ac:	78fb      	ldrb	r3, [r7, #3]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	212c      	movs	r1, #44	; 0x2c
 80032b2:	fb01 f303 	mul.w	r3, r1, r3
 80032b6:	4413      	add	r3, r2
 80032b8:	3342      	adds	r3, #66	; 0x42
 80032ba:	2203      	movs	r2, #3
 80032bc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80032be:	78fb      	ldrb	r3, [r7, #3]
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	212c      	movs	r1, #44	; 0x2c
 80032c4:	fb01 f303 	mul.w	r3, r1, r3
 80032c8:	4413      	add	r3, r2
 80032ca:	333d      	adds	r3, #61	; 0x3d
 80032cc:	7f3a      	ldrb	r2, [r7, #28]
 80032ce:	701a      	strb	r2, [r3, #0]
 80032d0:	e008      	b.n	80032e4 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032d2:	78fb      	ldrb	r3, [r7, #3]
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	212c      	movs	r1, #44	; 0x2c
 80032d8:	fb01 f303 	mul.w	r3, r1, r3
 80032dc:	4413      	add	r3, r2
 80032de:	3342      	adds	r3, #66	; 0x42
 80032e0:	2202      	movs	r2, #2
 80032e2:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80032e4:	787b      	ldrb	r3, [r7, #1]
 80032e6:	2b03      	cmp	r3, #3
 80032e8:	f200 80c6 	bhi.w	8003478 <HAL_HCD_HC_SubmitRequest+0x210>
 80032ec:	a201      	add	r2, pc, #4	; (adr r2, 80032f4 <HAL_HCD_HC_SubmitRequest+0x8c>)
 80032ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f2:	bf00      	nop
 80032f4:	08003305 	.word	0x08003305
 80032f8:	08003465 	.word	0x08003465
 80032fc:	08003369 	.word	0x08003369
 8003300:	080033e7 	.word	0x080033e7
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8003304:	7c3b      	ldrb	r3, [r7, #16]
 8003306:	2b01      	cmp	r3, #1
 8003308:	f040 80b8 	bne.w	800347c <HAL_HCD_HC_SubmitRequest+0x214>
 800330c:	78bb      	ldrb	r3, [r7, #2]
 800330e:	2b00      	cmp	r3, #0
 8003310:	f040 80b4 	bne.w	800347c <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8003314:	8b3b      	ldrh	r3, [r7, #24]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d108      	bne.n	800332c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800331a:	78fb      	ldrb	r3, [r7, #3]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	212c      	movs	r1, #44	; 0x2c
 8003320:	fb01 f303 	mul.w	r3, r1, r3
 8003324:	4413      	add	r3, r2
 8003326:	3355      	adds	r3, #85	; 0x55
 8003328:	2201      	movs	r2, #1
 800332a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800332c:	78fb      	ldrb	r3, [r7, #3]
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	212c      	movs	r1, #44	; 0x2c
 8003332:	fb01 f303 	mul.w	r3, r1, r3
 8003336:	4413      	add	r3, r2
 8003338:	3355      	adds	r3, #85	; 0x55
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d109      	bne.n	8003354 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003340:	78fb      	ldrb	r3, [r7, #3]
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	212c      	movs	r1, #44	; 0x2c
 8003346:	fb01 f303 	mul.w	r3, r1, r3
 800334a:	4413      	add	r3, r2
 800334c:	3342      	adds	r3, #66	; 0x42
 800334e:	2200      	movs	r2, #0
 8003350:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003352:	e093      	b.n	800347c <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003354:	78fb      	ldrb	r3, [r7, #3]
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	212c      	movs	r1, #44	; 0x2c
 800335a:	fb01 f303 	mul.w	r3, r1, r3
 800335e:	4413      	add	r3, r2
 8003360:	3342      	adds	r3, #66	; 0x42
 8003362:	2202      	movs	r2, #2
 8003364:	701a      	strb	r2, [r3, #0]
      break;
 8003366:	e089      	b.n	800347c <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003368:	78bb      	ldrb	r3, [r7, #2]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d11d      	bne.n	80033aa <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800336e:	78fb      	ldrb	r3, [r7, #3]
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	212c      	movs	r1, #44	; 0x2c
 8003374:	fb01 f303 	mul.w	r3, r1, r3
 8003378:	4413      	add	r3, r2
 800337a:	3355      	adds	r3, #85	; 0x55
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d109      	bne.n	8003396 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003382:	78fb      	ldrb	r3, [r7, #3]
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	212c      	movs	r1, #44	; 0x2c
 8003388:	fb01 f303 	mul.w	r3, r1, r3
 800338c:	4413      	add	r3, r2
 800338e:	3342      	adds	r3, #66	; 0x42
 8003390:	2200      	movs	r2, #0
 8003392:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003394:	e073      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003396:	78fb      	ldrb	r3, [r7, #3]
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	212c      	movs	r1, #44	; 0x2c
 800339c:	fb01 f303 	mul.w	r3, r1, r3
 80033a0:	4413      	add	r3, r2
 80033a2:	3342      	adds	r3, #66	; 0x42
 80033a4:	2202      	movs	r2, #2
 80033a6:	701a      	strb	r2, [r3, #0]
      break;
 80033a8:	e069      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80033aa:	78fb      	ldrb	r3, [r7, #3]
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	212c      	movs	r1, #44	; 0x2c
 80033b0:	fb01 f303 	mul.w	r3, r1, r3
 80033b4:	4413      	add	r3, r2
 80033b6:	3354      	adds	r3, #84	; 0x54
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d109      	bne.n	80033d2 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033be:	78fb      	ldrb	r3, [r7, #3]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	212c      	movs	r1, #44	; 0x2c
 80033c4:	fb01 f303 	mul.w	r3, r1, r3
 80033c8:	4413      	add	r3, r2
 80033ca:	3342      	adds	r3, #66	; 0x42
 80033cc:	2200      	movs	r2, #0
 80033ce:	701a      	strb	r2, [r3, #0]
      break;
 80033d0:	e055      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80033d2:	78fb      	ldrb	r3, [r7, #3]
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	212c      	movs	r1, #44	; 0x2c
 80033d8:	fb01 f303 	mul.w	r3, r1, r3
 80033dc:	4413      	add	r3, r2
 80033de:	3342      	adds	r3, #66	; 0x42
 80033e0:	2202      	movs	r2, #2
 80033e2:	701a      	strb	r2, [r3, #0]
      break;
 80033e4:	e04b      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80033e6:	78bb      	ldrb	r3, [r7, #2]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d11d      	bne.n	8003428 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80033ec:	78fb      	ldrb	r3, [r7, #3]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	212c      	movs	r1, #44	; 0x2c
 80033f2:	fb01 f303 	mul.w	r3, r1, r3
 80033f6:	4413      	add	r3, r2
 80033f8:	3355      	adds	r3, #85	; 0x55
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d109      	bne.n	8003414 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003400:	78fb      	ldrb	r3, [r7, #3]
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	212c      	movs	r1, #44	; 0x2c
 8003406:	fb01 f303 	mul.w	r3, r1, r3
 800340a:	4413      	add	r3, r2
 800340c:	3342      	adds	r3, #66	; 0x42
 800340e:	2200      	movs	r2, #0
 8003410:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003412:	e034      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003414:	78fb      	ldrb	r3, [r7, #3]
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	212c      	movs	r1, #44	; 0x2c
 800341a:	fb01 f303 	mul.w	r3, r1, r3
 800341e:	4413      	add	r3, r2
 8003420:	3342      	adds	r3, #66	; 0x42
 8003422:	2202      	movs	r2, #2
 8003424:	701a      	strb	r2, [r3, #0]
      break;
 8003426:	e02a      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	212c      	movs	r1, #44	; 0x2c
 800342e:	fb01 f303 	mul.w	r3, r1, r3
 8003432:	4413      	add	r3, r2
 8003434:	3354      	adds	r3, #84	; 0x54
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d109      	bne.n	8003450 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800343c:	78fb      	ldrb	r3, [r7, #3]
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	212c      	movs	r1, #44	; 0x2c
 8003442:	fb01 f303 	mul.w	r3, r1, r3
 8003446:	4413      	add	r3, r2
 8003448:	3342      	adds	r3, #66	; 0x42
 800344a:	2200      	movs	r2, #0
 800344c:	701a      	strb	r2, [r3, #0]
      break;
 800344e:	e016      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003450:	78fb      	ldrb	r3, [r7, #3]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	212c      	movs	r1, #44	; 0x2c
 8003456:	fb01 f303 	mul.w	r3, r1, r3
 800345a:	4413      	add	r3, r2
 800345c:	3342      	adds	r3, #66	; 0x42
 800345e:	2202      	movs	r2, #2
 8003460:	701a      	strb	r2, [r3, #0]
      break;
 8003462:	e00c      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003464:	78fb      	ldrb	r3, [r7, #3]
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	212c      	movs	r1, #44	; 0x2c
 800346a:	fb01 f303 	mul.w	r3, r1, r3
 800346e:	4413      	add	r3, r2
 8003470:	3342      	adds	r3, #66	; 0x42
 8003472:	2200      	movs	r2, #0
 8003474:	701a      	strb	r2, [r3, #0]
      break;
 8003476:	e002      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8003478:	bf00      	nop
 800347a:	e000      	b.n	800347e <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 800347c:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800347e:	78fb      	ldrb	r3, [r7, #3]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	212c      	movs	r1, #44	; 0x2c
 8003484:	fb01 f303 	mul.w	r3, r1, r3
 8003488:	4413      	add	r3, r2
 800348a:	3344      	adds	r3, #68	; 0x44
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003490:	78fb      	ldrb	r3, [r7, #3]
 8003492:	8b3a      	ldrh	r2, [r7, #24]
 8003494:	6879      	ldr	r1, [r7, #4]
 8003496:	202c      	movs	r0, #44	; 0x2c
 8003498:	fb00 f303 	mul.w	r3, r0, r3
 800349c:	440b      	add	r3, r1
 800349e:	334c      	adds	r3, #76	; 0x4c
 80034a0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80034a2:	78fb      	ldrb	r3, [r7, #3]
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	212c      	movs	r1, #44	; 0x2c
 80034a8:	fb01 f303 	mul.w	r3, r1, r3
 80034ac:	4413      	add	r3, r2
 80034ae:	3360      	adds	r3, #96	; 0x60
 80034b0:	2200      	movs	r2, #0
 80034b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80034b4:	78fb      	ldrb	r3, [r7, #3]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	212c      	movs	r1, #44	; 0x2c
 80034ba:	fb01 f303 	mul.w	r3, r1, r3
 80034be:	4413      	add	r3, r2
 80034c0:	3350      	adds	r3, #80	; 0x50
 80034c2:	2200      	movs	r2, #0
 80034c4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80034c6:	78fb      	ldrb	r3, [r7, #3]
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	212c      	movs	r1, #44	; 0x2c
 80034cc:	fb01 f303 	mul.w	r3, r1, r3
 80034d0:	4413      	add	r3, r2
 80034d2:	3339      	adds	r3, #57	; 0x39
 80034d4:	78fa      	ldrb	r2, [r7, #3]
 80034d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80034d8:	78fb      	ldrb	r3, [r7, #3]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	212c      	movs	r1, #44	; 0x2c
 80034de:	fb01 f303 	mul.w	r3, r1, r3
 80034e2:	4413      	add	r3, r2
 80034e4:	3361      	adds	r3, #97	; 0x61
 80034e6:	2200      	movs	r2, #0
 80034e8:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6818      	ldr	r0, [r3, #0]
 80034ee:	78fb      	ldrb	r3, [r7, #3]
 80034f0:	222c      	movs	r2, #44	; 0x2c
 80034f2:	fb02 f303 	mul.w	r3, r2, r3
 80034f6:	3338      	adds	r3, #56	; 0x38
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	18d1      	adds	r1, r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	b2db      	uxtb	r3, r3
 8003502:	461a      	mov	r2, r3
 8003504:	f004 fd22 	bl	8007f4c <USB_HC_StartXfer>
 8003508:	4603      	mov	r3, r0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop

08003514 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4618      	mov	r0, r3
 800352c:	f004 fa23 	bl	8007976 <USB_GetMode>
 8003530:	4603      	mov	r3, r0
 8003532:	2b01      	cmp	r3, #1
 8003534:	f040 80f6 	bne.w	8003724 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f004 fa07 	bl	8007950 <USB_ReadInterrupts>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 80ec 	beq.w	8003722 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f004 f9fe 	bl	8007950 <USB_ReadInterrupts>
 8003554:	4603      	mov	r3, r0
 8003556:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800355a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800355e:	d104      	bne.n	800356a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003568:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4618      	mov	r0, r3
 8003570:	f004 f9ee 	bl	8007950 <USB_ReadInterrupts>
 8003574:	4603      	mov	r3, r0
 8003576:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800357a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800357e:	d104      	bne.n	800358a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003588:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4618      	mov	r0, r3
 8003590:	f004 f9de 	bl	8007950 <USB_ReadInterrupts>
 8003594:	4603      	mov	r3, r0
 8003596:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800359a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800359e:	d104      	bne.n	80035aa <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80035a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f004 f9ce 	bl	8007950 <USB_ReadInterrupts>
 80035b4:	4603      	mov	r3, r0
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d103      	bne.n	80035c6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2202      	movs	r2, #2
 80035c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f004 f9c0 	bl	8007950 <USB_ReadInterrupts>
 80035d0:	4603      	mov	r3, r0
 80035d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035da:	d11c      	bne.n	8003616 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80035e4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10f      	bne.n	8003616 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80035f6:	2110      	movs	r1, #16
 80035f8:	6938      	ldr	r0, [r7, #16]
 80035fa:	f004 f8af 	bl	800775c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80035fe:	6938      	ldr	r0, [r7, #16]
 8003600:	f004 f8e0 	bl	80077c4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2101      	movs	r1, #1
 800360a:	4618      	mov	r0, r3
 800360c:	f004 fab6 	bl	8007b7c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f00b fca7 	bl	800ef64 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4618      	mov	r0, r3
 800361c:	f004 f998 	bl	8007950 <USB_ReadInterrupts>
 8003620:	4603      	mov	r3, r0
 8003622:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003626:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800362a:	d102      	bne.n	8003632 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f001 f89e 	bl	800476e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f004 f98a 	bl	8007950 <USB_ReadInterrupts>
 800363c:	4603      	mov	r3, r0
 800363e:	f003 0308 	and.w	r3, r3, #8
 8003642:	2b08      	cmp	r3, #8
 8003644:	d106      	bne.n	8003654 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f00b fc70 	bl	800ef2c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2208      	movs	r2, #8
 8003652:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4618      	mov	r0, r3
 800365a:	f004 f979 	bl	8007950 <USB_ReadInterrupts>
 800365e:	4603      	mov	r3, r0
 8003660:	f003 0310 	and.w	r3, r3, #16
 8003664:	2b10      	cmp	r3, #16
 8003666:	d101      	bne.n	800366c <HAL_HCD_IRQHandler+0x158>
 8003668:	2301      	movs	r3, #1
 800366a:	e000      	b.n	800366e <HAL_HCD_IRQHandler+0x15a>
 800366c:	2300      	movs	r3, #0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d012      	beq.n	8003698 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	699a      	ldr	r2, [r3, #24]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 0210 	bic.w	r2, r2, #16
 8003680:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 ffa1 	bl	80045ca <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	699a      	ldr	r2, [r3, #24]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0210 	orr.w	r2, r2, #16
 8003696:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4618      	mov	r0, r3
 800369e:	f004 f957 	bl	8007950 <USB_ReadInterrupts>
 80036a2:	4603      	mov	r3, r0
 80036a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036ac:	d13a      	bne.n	8003724 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f004 fd8c 	bl	80081d0 <USB_HC_ReadInterrupt>
 80036b8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80036ba:	2300      	movs	r3, #0
 80036bc:	617b      	str	r3, [r7, #20]
 80036be:	e025      	b.n	800370c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	f003 030f 	and.w	r3, r3, #15
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	fa22 f303 	lsr.w	r3, r2, r3
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d018      	beq.n	8003706 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	015a      	lsls	r2, r3, #5
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4413      	add	r3, r2
 80036dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036ea:	d106      	bne.n	80036fa <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	4619      	mov	r1, r3
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 f8ab 	bl	800384e <HCD_HC_IN_IRQHandler>
 80036f8:	e005      	b.n	8003706 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	4619      	mov	r1, r3
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 fbf9 	bl	8003ef8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	3301      	adds	r3, #1
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	429a      	cmp	r2, r3
 8003714:	d3d4      	bcc.n	80036c0 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800371e:	615a      	str	r2, [r3, #20]
 8003720:	e000      	b.n	8003724 <HAL_HCD_IRQHandler+0x210>
      return;
 8003722:	bf00      	nop
    }
  }
}
 8003724:	3718      	adds	r7, #24
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b082      	sub	sp, #8
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_HCD_Start+0x16>
 800373c:	2302      	movs	r3, #2
 800373e:	e013      	b.n	8003768 <HAL_HCD_Start+0x3e>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2101      	movs	r1, #1
 800374e:	4618      	mov	r0, r3
 8003750:	f004 fa78 	bl	8007c44 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4618      	mov	r0, r3
 800375a:	f003 ff90 	bl	800767e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3708      	adds	r7, #8
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800377e:	2b01      	cmp	r3, #1
 8003780:	d101      	bne.n	8003786 <HAL_HCD_Stop+0x16>
 8003782:	2302      	movs	r3, #2
 8003784:	e00d      	b.n	80037a2 <HAL_HCD_Stop+0x32>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2201      	movs	r2, #1
 800378a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4618      	mov	r0, r3
 8003794:	f004 fe66 	bl	8008464 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b082      	sub	sp, #8
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f004 fa1a 	bl	8007bf0 <USB_ResetPort>
 80037bc:	4603      	mov	r3, r0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b083      	sub	sp, #12
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
 80037ce:	460b      	mov	r3, r1
 80037d0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80037d2:	78fb      	ldrb	r3, [r7, #3]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	212c      	movs	r1, #44	; 0x2c
 80037d8:	fb01 f303 	mul.w	r3, r1, r3
 80037dc:	4413      	add	r3, r2
 80037de:	3360      	adds	r3, #96	; 0x60
 80037e0:	781b      	ldrb	r3, [r3, #0]
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	460b      	mov	r3, r1
 80037f8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80037fa:	78fb      	ldrb	r3, [r7, #3]
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	212c      	movs	r1, #44	; 0x2c
 8003800:	fb01 f303 	mul.w	r3, r1, r3
 8003804:	4413      	add	r3, r2
 8003806:	3350      	adds	r3, #80	; 0x50
 8003808:	681b      	ldr	r3, [r3, #0]
}
 800380a:	4618      	mov	r0, r3
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr

08003816 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003816:	b580      	push	{r7, lr}
 8003818:	b082      	sub	sp, #8
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4618      	mov	r0, r3
 8003824:	f004 fa5e 	bl	8007ce4 <USB_GetCurrentFrame>
 8003828:	4603      	mov	r3, r0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b082      	sub	sp, #8
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f004 fa39 	bl	8007cb6 <USB_GetHostSpeed>
 8003844:	4603      	mov	r3, r0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}

0800384e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800384e:	b580      	push	{r7, lr}
 8003850:	b086      	sub	sp, #24
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
 8003856:	460b      	mov	r3, r1
 8003858:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003864:	78fb      	ldrb	r3, [r7, #3]
 8003866:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	015a      	lsls	r2, r3, #5
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	4413      	add	r3, r2
 8003870:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f003 0304 	and.w	r3, r3, #4
 800387a:	2b04      	cmp	r3, #4
 800387c:	d11a      	bne.n	80038b4 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	015a      	lsls	r2, r3, #5
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	4413      	add	r3, r2
 8003886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800388a:	461a      	mov	r2, r3
 800388c:	2304      	movs	r3, #4
 800388e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	212c      	movs	r1, #44	; 0x2c
 8003896:	fb01 f303 	mul.w	r3, r1, r3
 800389a:	4413      	add	r3, r2
 800389c:	3361      	adds	r3, #97	; 0x61
 800389e:	2206      	movs	r2, #6
 80038a0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	4611      	mov	r1, r2
 80038ac:	4618      	mov	r0, r3
 80038ae:	f004 fca0 	bl	80081f2 <USB_HC_Halt>
 80038b2:	e0af      	b.n	8003a14 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	015a      	lsls	r2, r3, #5
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	4413      	add	r3, r2
 80038bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038ca:	d11b      	bne.n	8003904 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	015a      	lsls	r2, r3, #5
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	4413      	add	r3, r2
 80038d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038d8:	461a      	mov	r2, r3
 80038da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80038de:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	212c      	movs	r1, #44	; 0x2c
 80038e6:	fb01 f303 	mul.w	r3, r1, r3
 80038ea:	4413      	add	r3, r2
 80038ec:	3361      	adds	r3, #97	; 0x61
 80038ee:	2207      	movs	r2, #7
 80038f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	b2d2      	uxtb	r2, r2
 80038fa:	4611      	mov	r1, r2
 80038fc:	4618      	mov	r0, r3
 80038fe:	f004 fc78 	bl	80081f2 <USB_HC_Halt>
 8003902:	e087      	b.n	8003a14 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	015a      	lsls	r2, r3, #5
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	4413      	add	r3, r2
 800390c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f003 0320 	and.w	r3, r3, #32
 8003916:	2b20      	cmp	r3, #32
 8003918:	d109      	bne.n	800392e <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	015a      	lsls	r2, r3, #5
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	4413      	add	r3, r2
 8003922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003926:	461a      	mov	r2, r3
 8003928:	2320      	movs	r3, #32
 800392a:	6093      	str	r3, [r2, #8]
 800392c:	e072      	b.n	8003a14 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	015a      	lsls	r2, r3, #5
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	4413      	add	r3, r2
 8003936:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f003 0308 	and.w	r3, r3, #8
 8003940:	2b08      	cmp	r3, #8
 8003942:	d11a      	bne.n	800397a <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	015a      	lsls	r2, r3, #5
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	4413      	add	r3, r2
 800394c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003950:	461a      	mov	r2, r3
 8003952:	2308      	movs	r3, #8
 8003954:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	212c      	movs	r1, #44	; 0x2c
 800395c:	fb01 f303 	mul.w	r3, r1, r3
 8003960:	4413      	add	r3, r2
 8003962:	3361      	adds	r3, #97	; 0x61
 8003964:	2205      	movs	r2, #5
 8003966:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	4611      	mov	r1, r2
 8003972:	4618      	mov	r0, r3
 8003974:	f004 fc3d 	bl	80081f2 <USB_HC_Halt>
 8003978:	e04c      	b.n	8003a14 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	015a      	lsls	r2, r3, #5
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	4413      	add	r3, r2
 8003982:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800398c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003990:	d11b      	bne.n	80039ca <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	015a      	lsls	r2, r3, #5
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	4413      	add	r3, r2
 800399a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800399e:	461a      	mov	r2, r3
 80039a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039a4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	212c      	movs	r1, #44	; 0x2c
 80039ac:	fb01 f303 	mul.w	r3, r1, r3
 80039b0:	4413      	add	r3, r2
 80039b2:	3361      	adds	r3, #97	; 0x61
 80039b4:	2208      	movs	r2, #8
 80039b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	b2d2      	uxtb	r2, r2
 80039c0:	4611      	mov	r1, r2
 80039c2:	4618      	mov	r0, r3
 80039c4:	f004 fc15 	bl	80081f2 <USB_HC_Halt>
 80039c8:	e024      	b.n	8003a14 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	015a      	lsls	r2, r3, #5
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	4413      	add	r3, r2
 80039d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039dc:	2b80      	cmp	r3, #128	; 0x80
 80039de:	d119      	bne.n	8003a14 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	015a      	lsls	r2, r3, #5
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	4413      	add	r3, r2
 80039e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039ec:	461a      	mov	r2, r3
 80039ee:	2380      	movs	r3, #128	; 0x80
 80039f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	212c      	movs	r1, #44	; 0x2c
 80039f8:	fb01 f303 	mul.w	r3, r1, r3
 80039fc:	4413      	add	r3, r2
 80039fe:	3361      	adds	r3, #97	; 0x61
 8003a00:	2206      	movs	r2, #6
 8003a02:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68fa      	ldr	r2, [r7, #12]
 8003a0a:	b2d2      	uxtb	r2, r2
 8003a0c:	4611      	mov	r1, r2
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f004 fbef 	bl	80081f2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	015a      	lsls	r2, r3, #5
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a2a:	d112      	bne.n	8003a52 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	b2d2      	uxtb	r2, r2
 8003a34:	4611      	mov	r1, r2
 8003a36:	4618      	mov	r0, r3
 8003a38:	f004 fbdb 	bl	80081f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	015a      	lsls	r2, r3, #5
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	4413      	add	r3, r2
 8003a44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a48:	461a      	mov	r2, r3
 8003a4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a4e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003a50:	e24e      	b.n	8003ef0 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	015a      	lsls	r2, r3, #5
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	4413      	add	r3, r2
 8003a5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	f040 80df 	bne.w	8003c28 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d019      	beq.n	8003aa6 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	212c      	movs	r1, #44	; 0x2c
 8003a78:	fb01 f303 	mul.w	r3, r1, r3
 8003a7c:	4413      	add	r3, r2
 8003a7e:	3348      	adds	r3, #72	; 0x48
 8003a80:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	0159      	lsls	r1, r3, #5
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	440b      	add	r3, r1
 8003a8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003a94:	1ad2      	subs	r2, r2, r3
 8003a96:	6879      	ldr	r1, [r7, #4]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	202c      	movs	r0, #44	; 0x2c
 8003a9c:	fb00 f303 	mul.w	r3, r0, r3
 8003aa0:	440b      	add	r3, r1
 8003aa2:	3350      	adds	r3, #80	; 0x50
 8003aa4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	212c      	movs	r1, #44	; 0x2c
 8003aac:	fb01 f303 	mul.w	r3, r1, r3
 8003ab0:	4413      	add	r3, r2
 8003ab2:	3361      	adds	r3, #97	; 0x61
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	212c      	movs	r1, #44	; 0x2c
 8003abe:	fb01 f303 	mul.w	r3, r1, r3
 8003ac2:	4413      	add	r3, r2
 8003ac4:	335c      	adds	r3, #92	; 0x5c
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	015a      	lsls	r2, r3, #5
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	2301      	movs	r3, #1
 8003ada:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	212c      	movs	r1, #44	; 0x2c
 8003ae2:	fb01 f303 	mul.w	r3, r1, r3
 8003ae6:	4413      	add	r3, r2
 8003ae8:	333f      	adds	r3, #63	; 0x3f
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d009      	beq.n	8003b04 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	212c      	movs	r1, #44	; 0x2c
 8003af6:	fb01 f303 	mul.w	r3, r1, r3
 8003afa:	4413      	add	r3, r2
 8003afc:	333f      	adds	r3, #63	; 0x3f
 8003afe:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d111      	bne.n	8003b28 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	b2d2      	uxtb	r2, r2
 8003b0c:	4611      	mov	r1, r2
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f004 fb6f 	bl	80081f2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	015a      	lsls	r2, r3, #5
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b20:	461a      	mov	r2, r3
 8003b22:	2310      	movs	r3, #16
 8003b24:	6093      	str	r3, [r2, #8]
 8003b26:	e03a      	b.n	8003b9e <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	212c      	movs	r1, #44	; 0x2c
 8003b2e:	fb01 f303 	mul.w	r3, r1, r3
 8003b32:	4413      	add	r3, r2
 8003b34:	333f      	adds	r3, #63	; 0x3f
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	d009      	beq.n	8003b50 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	212c      	movs	r1, #44	; 0x2c
 8003b42:	fb01 f303 	mul.w	r3, r1, r3
 8003b46:	4413      	add	r3, r2
 8003b48:	333f      	adds	r3, #63	; 0x3f
 8003b4a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d126      	bne.n	8003b9e <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	015a      	lsls	r2, r3, #5
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	4413      	add	r3, r2
 8003b58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	0151      	lsls	r1, r2, #5
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	440a      	add	r2, r1
 8003b66:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b6a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003b6e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	212c      	movs	r1, #44	; 0x2c
 8003b76:	fb01 f303 	mul.w	r3, r1, r3
 8003b7a:	4413      	add	r3, r2
 8003b7c:	3360      	adds	r3, #96	; 0x60
 8003b7e:	2201      	movs	r2, #1
 8003b80:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	b2d9      	uxtb	r1, r3
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	202c      	movs	r0, #44	; 0x2c
 8003b8c:	fb00 f303 	mul.w	r3, r0, r3
 8003b90:	4413      	add	r3, r2
 8003b92:	3360      	adds	r3, #96	; 0x60
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f00b f9f1 	bl	800ef80 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d12b      	bne.n	8003bfe <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	212c      	movs	r1, #44	; 0x2c
 8003bac:	fb01 f303 	mul.w	r3, r1, r3
 8003bb0:	4413      	add	r3, r2
 8003bb2:	3348      	adds	r3, #72	; 0x48
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6879      	ldr	r1, [r7, #4]
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	202c      	movs	r0, #44	; 0x2c
 8003bbc:	fb00 f202 	mul.w	r2, r0, r2
 8003bc0:	440a      	add	r2, r1
 8003bc2:	3240      	adds	r2, #64	; 0x40
 8003bc4:	8812      	ldrh	r2, [r2, #0]
 8003bc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	f000 818e 	beq.w	8003ef0 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	212c      	movs	r1, #44	; 0x2c
 8003bda:	fb01 f303 	mul.w	r3, r1, r3
 8003bde:	4413      	add	r3, r2
 8003be0:	3354      	adds	r3, #84	; 0x54
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	f083 0301 	eor.w	r3, r3, #1
 8003be8:	b2d8      	uxtb	r0, r3
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	212c      	movs	r1, #44	; 0x2c
 8003bf0:	fb01 f303 	mul.w	r3, r1, r3
 8003bf4:	4413      	add	r3, r2
 8003bf6:	3354      	adds	r3, #84	; 0x54
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	701a      	strb	r2, [r3, #0]
}
 8003bfc:	e178      	b.n	8003ef0 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	212c      	movs	r1, #44	; 0x2c
 8003c04:	fb01 f303 	mul.w	r3, r1, r3
 8003c08:	4413      	add	r3, r2
 8003c0a:	3354      	adds	r3, #84	; 0x54
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	f083 0301 	eor.w	r3, r3, #1
 8003c12:	b2d8      	uxtb	r0, r3
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	212c      	movs	r1, #44	; 0x2c
 8003c1a:	fb01 f303 	mul.w	r3, r1, r3
 8003c1e:	4413      	add	r3, r2
 8003c20:	3354      	adds	r3, #84	; 0x54
 8003c22:	4602      	mov	r2, r0
 8003c24:	701a      	strb	r2, [r3, #0]
}
 8003c26:	e163      	b.n	8003ef0 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	015a      	lsls	r2, r3, #5
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	4413      	add	r3, r2
 8003c30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	f040 80f6 	bne.w	8003e2c <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	212c      	movs	r1, #44	; 0x2c
 8003c46:	fb01 f303 	mul.w	r3, r1, r3
 8003c4a:	4413      	add	r3, r2
 8003c4c:	3361      	adds	r3, #97	; 0x61
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d109      	bne.n	8003c68 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	212c      	movs	r1, #44	; 0x2c
 8003c5a:	fb01 f303 	mul.w	r3, r1, r3
 8003c5e:	4413      	add	r3, r2
 8003c60:	3360      	adds	r3, #96	; 0x60
 8003c62:	2201      	movs	r2, #1
 8003c64:	701a      	strb	r2, [r3, #0]
 8003c66:	e0c9      	b.n	8003dfc <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	212c      	movs	r1, #44	; 0x2c
 8003c6e:	fb01 f303 	mul.w	r3, r1, r3
 8003c72:	4413      	add	r3, r2
 8003c74:	3361      	adds	r3, #97	; 0x61
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b05      	cmp	r3, #5
 8003c7a:	d109      	bne.n	8003c90 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	212c      	movs	r1, #44	; 0x2c
 8003c82:	fb01 f303 	mul.w	r3, r1, r3
 8003c86:	4413      	add	r3, r2
 8003c88:	3360      	adds	r3, #96	; 0x60
 8003c8a:	2205      	movs	r2, #5
 8003c8c:	701a      	strb	r2, [r3, #0]
 8003c8e:	e0b5      	b.n	8003dfc <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	212c      	movs	r1, #44	; 0x2c
 8003c96:	fb01 f303 	mul.w	r3, r1, r3
 8003c9a:	4413      	add	r3, r2
 8003c9c:	3361      	adds	r3, #97	; 0x61
 8003c9e:	781b      	ldrb	r3, [r3, #0]
 8003ca0:	2b06      	cmp	r3, #6
 8003ca2:	d009      	beq.n	8003cb8 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	212c      	movs	r1, #44	; 0x2c
 8003caa:	fb01 f303 	mul.w	r3, r1, r3
 8003cae:	4413      	add	r3, r2
 8003cb0:	3361      	adds	r3, #97	; 0x61
 8003cb2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003cb4:	2b08      	cmp	r3, #8
 8003cb6:	d150      	bne.n	8003d5a <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	212c      	movs	r1, #44	; 0x2c
 8003cbe:	fb01 f303 	mul.w	r3, r1, r3
 8003cc2:	4413      	add	r3, r2
 8003cc4:	335c      	adds	r3, #92	; 0x5c
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	1c5a      	adds	r2, r3, #1
 8003cca:	6879      	ldr	r1, [r7, #4]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	202c      	movs	r0, #44	; 0x2c
 8003cd0:	fb00 f303 	mul.w	r3, r0, r3
 8003cd4:	440b      	add	r3, r1
 8003cd6:	335c      	adds	r3, #92	; 0x5c
 8003cd8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	212c      	movs	r1, #44	; 0x2c
 8003ce0:	fb01 f303 	mul.w	r3, r1, r3
 8003ce4:	4413      	add	r3, r2
 8003ce6:	335c      	adds	r3, #92	; 0x5c
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d912      	bls.n	8003d14 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	212c      	movs	r1, #44	; 0x2c
 8003cf4:	fb01 f303 	mul.w	r3, r1, r3
 8003cf8:	4413      	add	r3, r2
 8003cfa:	335c      	adds	r3, #92	; 0x5c
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	212c      	movs	r1, #44	; 0x2c
 8003d06:	fb01 f303 	mul.w	r3, r1, r3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	3360      	adds	r3, #96	; 0x60
 8003d0e:	2204      	movs	r2, #4
 8003d10:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003d12:	e073      	b.n	8003dfc <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	212c      	movs	r1, #44	; 0x2c
 8003d1a:	fb01 f303 	mul.w	r3, r1, r3
 8003d1e:	4413      	add	r3, r2
 8003d20:	3360      	adds	r3, #96	; 0x60
 8003d22:	2202      	movs	r2, #2
 8003d24:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	015a      	lsls	r2, r3, #5
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003d3c:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d44:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	015a      	lsls	r2, r3, #5
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d52:	461a      	mov	r2, r3
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003d58:	e050      	b.n	8003dfc <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	212c      	movs	r1, #44	; 0x2c
 8003d60:	fb01 f303 	mul.w	r3, r1, r3
 8003d64:	4413      	add	r3, r2
 8003d66:	3361      	adds	r3, #97	; 0x61
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b03      	cmp	r3, #3
 8003d6c:	d122      	bne.n	8003db4 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	212c      	movs	r1, #44	; 0x2c
 8003d74:	fb01 f303 	mul.w	r3, r1, r3
 8003d78:	4413      	add	r3, r2
 8003d7a:	3360      	adds	r3, #96	; 0x60
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	015a      	lsls	r2, r3, #5
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	4413      	add	r3, r2
 8003d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003d96:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d9e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	015a      	lsls	r2, r3, #5
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	4413      	add	r3, r2
 8003da8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dac:	461a      	mov	r2, r3
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	6013      	str	r3, [r2, #0]
 8003db2:	e023      	b.n	8003dfc <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	212c      	movs	r1, #44	; 0x2c
 8003dba:	fb01 f303 	mul.w	r3, r1, r3
 8003dbe:	4413      	add	r3, r2
 8003dc0:	3361      	adds	r3, #97	; 0x61
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	2b07      	cmp	r3, #7
 8003dc6:	d119      	bne.n	8003dfc <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	212c      	movs	r1, #44	; 0x2c
 8003dce:	fb01 f303 	mul.w	r3, r1, r3
 8003dd2:	4413      	add	r3, r2
 8003dd4:	335c      	adds	r3, #92	; 0x5c
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	1c5a      	adds	r2, r3, #1
 8003dda:	6879      	ldr	r1, [r7, #4]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	202c      	movs	r0, #44	; 0x2c
 8003de0:	fb00 f303 	mul.w	r3, r0, r3
 8003de4:	440b      	add	r3, r1
 8003de6:	335c      	adds	r3, #92	; 0x5c
 8003de8:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	212c      	movs	r1, #44	; 0x2c
 8003df0:	fb01 f303 	mul.w	r3, r1, r3
 8003df4:	4413      	add	r3, r2
 8003df6:	3360      	adds	r3, #96	; 0x60
 8003df8:	2204      	movs	r2, #4
 8003dfa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	015a      	lsls	r2, r3, #5
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	4413      	add	r3, r2
 8003e04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e08:	461a      	mov	r2, r3
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	b2d9      	uxtb	r1, r3
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	202c      	movs	r0, #44	; 0x2c
 8003e18:	fb00 f303 	mul.w	r3, r0, r3
 8003e1c:	4413      	add	r3, r2
 8003e1e:	3360      	adds	r3, #96	; 0x60
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f00b f8ab 	bl	800ef80 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003e2a:	e061      	b.n	8003ef0 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	015a      	lsls	r2, r3, #5
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	4413      	add	r3, r2
 8003e34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f003 0310 	and.w	r3, r3, #16
 8003e3e:	2b10      	cmp	r3, #16
 8003e40:	d156      	bne.n	8003ef0 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	212c      	movs	r1, #44	; 0x2c
 8003e48:	fb01 f303 	mul.w	r3, r1, r3
 8003e4c:	4413      	add	r3, r2
 8003e4e:	333f      	adds	r3, #63	; 0x3f
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	2b03      	cmp	r3, #3
 8003e54:	d111      	bne.n	8003e7a <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	212c      	movs	r1, #44	; 0x2c
 8003e5c:	fb01 f303 	mul.w	r3, r1, r3
 8003e60:	4413      	add	r3, r2
 8003e62:	335c      	adds	r3, #92	; 0x5c
 8003e64:	2200      	movs	r2, #0
 8003e66:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	4611      	mov	r1, r2
 8003e72:	4618      	mov	r0, r3
 8003e74:	f004 f9bd 	bl	80081f2 <USB_HC_Halt>
 8003e78:	e031      	b.n	8003ede <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	212c      	movs	r1, #44	; 0x2c
 8003e80:	fb01 f303 	mul.w	r3, r1, r3
 8003e84:	4413      	add	r3, r2
 8003e86:	333f      	adds	r3, #63	; 0x3f
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d009      	beq.n	8003ea2 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	212c      	movs	r1, #44	; 0x2c
 8003e94:	fb01 f303 	mul.w	r3, r1, r3
 8003e98:	4413      	add	r3, r2
 8003e9a:	333f      	adds	r3, #63	; 0x3f
 8003e9c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d11d      	bne.n	8003ede <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	212c      	movs	r1, #44	; 0x2c
 8003ea8:	fb01 f303 	mul.w	r3, r1, r3
 8003eac:	4413      	add	r3, r2
 8003eae:	335c      	adds	r3, #92	; 0x5c
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d110      	bne.n	8003ede <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	212c      	movs	r1, #44	; 0x2c
 8003ec2:	fb01 f303 	mul.w	r3, r1, r3
 8003ec6:	4413      	add	r3, r2
 8003ec8:	3361      	adds	r3, #97	; 0x61
 8003eca:	2203      	movs	r2, #3
 8003ecc:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	4611      	mov	r1, r2
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f004 f98a 	bl	80081f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	015a      	lsls	r2, r3, #5
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	4413      	add	r3, r2
 8003ee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eea:	461a      	mov	r2, r3
 8003eec:	2310      	movs	r3, #16
 8003eee:	6093      	str	r3, [r2, #8]
}
 8003ef0:	bf00      	nop
 8003ef2:	3718      	adds	r7, #24
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b088      	sub	sp, #32
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	460b      	mov	r3, r1
 8003f02:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003f0e:	78fb      	ldrb	r3, [r7, #3]
 8003f10:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	015a      	lsls	r2, r3, #5
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	4413      	add	r3, r2
 8003f1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f003 0304 	and.w	r3, r3, #4
 8003f24:	2b04      	cmp	r3, #4
 8003f26:	d11a      	bne.n	8003f5e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	015a      	lsls	r2, r3, #5
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	4413      	add	r3, r2
 8003f30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f34:	461a      	mov	r2, r3
 8003f36:	2304      	movs	r3, #4
 8003f38:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	212c      	movs	r1, #44	; 0x2c
 8003f40:	fb01 f303 	mul.w	r3, r1, r3
 8003f44:	4413      	add	r3, r2
 8003f46:	3361      	adds	r3, #97	; 0x61
 8003f48:	2206      	movs	r2, #6
 8003f4a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	b2d2      	uxtb	r2, r2
 8003f54:	4611      	mov	r1, r2
 8003f56:	4618      	mov	r0, r3
 8003f58:	f004 f94b 	bl	80081f2 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8003f5c:	e331      	b.n	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	015a      	lsls	r2, r3, #5
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	4413      	add	r3, r2
 8003f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f003 0320 	and.w	r3, r3, #32
 8003f70:	2b20      	cmp	r3, #32
 8003f72:	d12e      	bne.n	8003fd2 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	015a      	lsls	r2, r3, #5
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f80:	461a      	mov	r2, r3
 8003f82:	2320      	movs	r3, #32
 8003f84:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	212c      	movs	r1, #44	; 0x2c
 8003f8c:	fb01 f303 	mul.w	r3, r1, r3
 8003f90:	4413      	add	r3, r2
 8003f92:	333d      	adds	r3, #61	; 0x3d
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	f040 8313 	bne.w	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	212c      	movs	r1, #44	; 0x2c
 8003fa2:	fb01 f303 	mul.w	r3, r1, r3
 8003fa6:	4413      	add	r3, r2
 8003fa8:	333d      	adds	r3, #61	; 0x3d
 8003faa:	2200      	movs	r2, #0
 8003fac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	212c      	movs	r1, #44	; 0x2c
 8003fb4:	fb01 f303 	mul.w	r3, r1, r3
 8003fb8:	4413      	add	r3, r2
 8003fba:	3360      	adds	r3, #96	; 0x60
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	b2d2      	uxtb	r2, r2
 8003fc8:	4611      	mov	r1, r2
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f004 f911 	bl	80081f2 <USB_HC_Halt>
}
 8003fd0:	e2f7      	b.n	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	015a      	lsls	r2, r3, #5
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	4413      	add	r3, r2
 8003fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fe4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fe8:	d112      	bne.n	8004010 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	015a      	lsls	r2, r3, #5
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ffc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	b2d2      	uxtb	r2, r2
 8004006:	4611      	mov	r1, r2
 8004008:	4618      	mov	r0, r3
 800400a:	f004 f8f2 	bl	80081f2 <USB_HC_Halt>
}
 800400e:	e2d8      	b.n	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	015a      	lsls	r2, r3, #5
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	4413      	add	r3, r2
 8004018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b01      	cmp	r3, #1
 8004024:	d140      	bne.n	80040a8 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	212c      	movs	r1, #44	; 0x2c
 800402c:	fb01 f303 	mul.w	r3, r1, r3
 8004030:	4413      	add	r3, r2
 8004032:	335c      	adds	r3, #92	; 0x5c
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	015a      	lsls	r2, r3, #5
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	4413      	add	r3, r2
 8004040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800404a:	2b40      	cmp	r3, #64	; 0x40
 800404c:	d111      	bne.n	8004072 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	212c      	movs	r1, #44	; 0x2c
 8004054:	fb01 f303 	mul.w	r3, r1, r3
 8004058:	4413      	add	r3, r2
 800405a:	333d      	adds	r3, #61	; 0x3d
 800405c:	2201      	movs	r2, #1
 800405e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	015a      	lsls	r2, r3, #5
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	4413      	add	r3, r2
 8004068:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800406c:	461a      	mov	r2, r3
 800406e:	2340      	movs	r3, #64	; 0x40
 8004070:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	015a      	lsls	r2, r3, #5
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	4413      	add	r3, r2
 800407a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800407e:	461a      	mov	r2, r3
 8004080:	2301      	movs	r3, #1
 8004082:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	212c      	movs	r1, #44	; 0x2c
 800408a:	fb01 f303 	mul.w	r3, r1, r3
 800408e:	4413      	add	r3, r2
 8004090:	3361      	adds	r3, #97	; 0x61
 8004092:	2201      	movs	r2, #1
 8004094:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	697a      	ldr	r2, [r7, #20]
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	4611      	mov	r1, r2
 80040a0:	4618      	mov	r0, r3
 80040a2:	f004 f8a6 	bl	80081f2 <USB_HC_Halt>
}
 80040a6:	e28c      	b.n	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	015a      	lsls	r2, r3, #5
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	4413      	add	r3, r2
 80040b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ba:	2b40      	cmp	r3, #64	; 0x40
 80040bc:	d12c      	bne.n	8004118 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	212c      	movs	r1, #44	; 0x2c
 80040c4:	fb01 f303 	mul.w	r3, r1, r3
 80040c8:	4413      	add	r3, r2
 80040ca:	3361      	adds	r3, #97	; 0x61
 80040cc:	2204      	movs	r2, #4
 80040ce:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	212c      	movs	r1, #44	; 0x2c
 80040d6:	fb01 f303 	mul.w	r3, r1, r3
 80040da:	4413      	add	r3, r2
 80040dc:	333d      	adds	r3, #61	; 0x3d
 80040de:	2201      	movs	r2, #1
 80040e0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	212c      	movs	r1, #44	; 0x2c
 80040e8:	fb01 f303 	mul.w	r3, r1, r3
 80040ec:	4413      	add	r3, r2
 80040ee:	335c      	adds	r3, #92	; 0x5c
 80040f0:	2200      	movs	r2, #0
 80040f2:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	b2d2      	uxtb	r2, r2
 80040fc:	4611      	mov	r1, r2
 80040fe:	4618      	mov	r0, r3
 8004100:	f004 f877 	bl	80081f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	015a      	lsls	r2, r3, #5
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	4413      	add	r3, r2
 800410c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004110:	461a      	mov	r2, r3
 8004112:	2340      	movs	r3, #64	; 0x40
 8004114:	6093      	str	r3, [r2, #8]
}
 8004116:	e254      	b.n	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	015a      	lsls	r2, r3, #5
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	4413      	add	r3, r2
 8004120:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f003 0308 	and.w	r3, r3, #8
 800412a:	2b08      	cmp	r3, #8
 800412c:	d11a      	bne.n	8004164 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	015a      	lsls	r2, r3, #5
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	4413      	add	r3, r2
 8004136:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800413a:	461a      	mov	r2, r3
 800413c:	2308      	movs	r3, #8
 800413e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	212c      	movs	r1, #44	; 0x2c
 8004146:	fb01 f303 	mul.w	r3, r1, r3
 800414a:	4413      	add	r3, r2
 800414c:	3361      	adds	r3, #97	; 0x61
 800414e:	2205      	movs	r2, #5
 8004150:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	b2d2      	uxtb	r2, r2
 800415a:	4611      	mov	r1, r2
 800415c:	4618      	mov	r0, r3
 800415e:	f004 f848 	bl	80081f2 <USB_HC_Halt>
}
 8004162:	e22e      	b.n	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	015a      	lsls	r2, r3, #5
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	4413      	add	r3, r2
 800416c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	f003 0310 	and.w	r3, r3, #16
 8004176:	2b10      	cmp	r3, #16
 8004178:	d140      	bne.n	80041fc <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	212c      	movs	r1, #44	; 0x2c
 8004180:	fb01 f303 	mul.w	r3, r1, r3
 8004184:	4413      	add	r3, r2
 8004186:	335c      	adds	r3, #92	; 0x5c
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	212c      	movs	r1, #44	; 0x2c
 8004192:	fb01 f303 	mul.w	r3, r1, r3
 8004196:	4413      	add	r3, r2
 8004198:	3361      	adds	r3, #97	; 0x61
 800419a:	2203      	movs	r2, #3
 800419c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	212c      	movs	r1, #44	; 0x2c
 80041a4:	fb01 f303 	mul.w	r3, r1, r3
 80041a8:	4413      	add	r3, r2
 80041aa:	333d      	adds	r3, #61	; 0x3d
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d112      	bne.n	80041d8 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	212c      	movs	r1, #44	; 0x2c
 80041b8:	fb01 f303 	mul.w	r3, r1, r3
 80041bc:	4413      	add	r3, r2
 80041be:	333c      	adds	r3, #60	; 0x3c
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d108      	bne.n	80041d8 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	212c      	movs	r1, #44	; 0x2c
 80041cc:	fb01 f303 	mul.w	r3, r1, r3
 80041d0:	4413      	add	r3, r2
 80041d2:	333d      	adds	r3, #61	; 0x3d
 80041d4:	2201      	movs	r2, #1
 80041d6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	b2d2      	uxtb	r2, r2
 80041e0:	4611      	mov	r1, r2
 80041e2:	4618      	mov	r0, r3
 80041e4:	f004 f805 	bl	80081f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	015a      	lsls	r2, r3, #5
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	4413      	add	r3, r2
 80041f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041f4:	461a      	mov	r2, r3
 80041f6:	2310      	movs	r3, #16
 80041f8:	6093      	str	r3, [r2, #8]
}
 80041fa:	e1e2      	b.n	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	015a      	lsls	r2, r3, #5
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	4413      	add	r3, r2
 8004204:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800420e:	2b80      	cmp	r3, #128	; 0x80
 8004210:	d164      	bne.n	80042dc <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d111      	bne.n	800423e <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	212c      	movs	r1, #44	; 0x2c
 8004220:	fb01 f303 	mul.w	r3, r1, r3
 8004224:	4413      	add	r3, r2
 8004226:	3361      	adds	r3, #97	; 0x61
 8004228:	2206      	movs	r2, #6
 800422a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	b2d2      	uxtb	r2, r2
 8004234:	4611      	mov	r1, r2
 8004236:	4618      	mov	r0, r3
 8004238:	f003 ffdb 	bl	80081f2 <USB_HC_Halt>
 800423c:	e044      	b.n	80042c8 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	212c      	movs	r1, #44	; 0x2c
 8004244:	fb01 f303 	mul.w	r3, r1, r3
 8004248:	4413      	add	r3, r2
 800424a:	335c      	adds	r3, #92	; 0x5c
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	1c5a      	adds	r2, r3, #1
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	202c      	movs	r0, #44	; 0x2c
 8004256:	fb00 f303 	mul.w	r3, r0, r3
 800425a:	440b      	add	r3, r1
 800425c:	335c      	adds	r3, #92	; 0x5c
 800425e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	212c      	movs	r1, #44	; 0x2c
 8004266:	fb01 f303 	mul.w	r3, r1, r3
 800426a:	4413      	add	r3, r2
 800426c:	335c      	adds	r3, #92	; 0x5c
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2b02      	cmp	r3, #2
 8004272:	d920      	bls.n	80042b6 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	212c      	movs	r1, #44	; 0x2c
 800427a:	fb01 f303 	mul.w	r3, r1, r3
 800427e:	4413      	add	r3, r2
 8004280:	335c      	adds	r3, #92	; 0x5c
 8004282:	2200      	movs	r2, #0
 8004284:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	212c      	movs	r1, #44	; 0x2c
 800428c:	fb01 f303 	mul.w	r3, r1, r3
 8004290:	4413      	add	r3, r2
 8004292:	3360      	adds	r3, #96	; 0x60
 8004294:	2204      	movs	r2, #4
 8004296:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	b2d9      	uxtb	r1, r3
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	202c      	movs	r0, #44	; 0x2c
 80042a2:	fb00 f303 	mul.w	r3, r0, r3
 80042a6:	4413      	add	r3, r2
 80042a8:	3360      	adds	r3, #96	; 0x60
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	461a      	mov	r2, r3
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f00a fe66 	bl	800ef80 <HAL_HCD_HC_NotifyURBChange_Callback>
 80042b4:	e008      	b.n	80042c8 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	212c      	movs	r1, #44	; 0x2c
 80042bc:	fb01 f303 	mul.w	r3, r1, r3
 80042c0:	4413      	add	r3, r2
 80042c2:	3360      	adds	r3, #96	; 0x60
 80042c4:	2202      	movs	r2, #2
 80042c6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	015a      	lsls	r2, r3, #5
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	4413      	add	r3, r2
 80042d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042d4:	461a      	mov	r2, r3
 80042d6:	2380      	movs	r3, #128	; 0x80
 80042d8:	6093      	str	r3, [r2, #8]
}
 80042da:	e172      	b.n	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	015a      	lsls	r2, r3, #5
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	4413      	add	r3, r2
 80042e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042f2:	d11b      	bne.n	800432c <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	212c      	movs	r1, #44	; 0x2c
 80042fa:	fb01 f303 	mul.w	r3, r1, r3
 80042fe:	4413      	add	r3, r2
 8004300:	3361      	adds	r3, #97	; 0x61
 8004302:	2208      	movs	r2, #8
 8004304:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	b2d2      	uxtb	r2, r2
 800430e:	4611      	mov	r1, r2
 8004310:	4618      	mov	r0, r3
 8004312:	f003 ff6e 	bl	80081f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	015a      	lsls	r2, r3, #5
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	4413      	add	r3, r2
 800431e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004322:	461a      	mov	r2, r3
 8004324:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004328:	6093      	str	r3, [r2, #8]
}
 800432a:	e14a      	b.n	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	015a      	lsls	r2, r3, #5
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	4413      	add	r3, r2
 8004334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b02      	cmp	r3, #2
 8004340:	f040 813f 	bne.w	80045c2 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	212c      	movs	r1, #44	; 0x2c
 800434a:	fb01 f303 	mul.w	r3, r1, r3
 800434e:	4413      	add	r3, r2
 8004350:	3361      	adds	r3, #97	; 0x61
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d17d      	bne.n	8004454 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	212c      	movs	r1, #44	; 0x2c
 800435e:	fb01 f303 	mul.w	r3, r1, r3
 8004362:	4413      	add	r3, r2
 8004364:	3360      	adds	r3, #96	; 0x60
 8004366:	2201      	movs	r2, #1
 8004368:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	212c      	movs	r1, #44	; 0x2c
 8004370:	fb01 f303 	mul.w	r3, r1, r3
 8004374:	4413      	add	r3, r2
 8004376:	333f      	adds	r3, #63	; 0x3f
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	2b02      	cmp	r3, #2
 800437c:	d00a      	beq.n	8004394 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	212c      	movs	r1, #44	; 0x2c
 8004384:	fb01 f303 	mul.w	r3, r1, r3
 8004388:	4413      	add	r3, r2
 800438a:	333f      	adds	r3, #63	; 0x3f
 800438c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800438e:	2b03      	cmp	r3, #3
 8004390:	f040 8100 	bne.w	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d113      	bne.n	80043c4 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	212c      	movs	r1, #44	; 0x2c
 80043a2:	fb01 f303 	mul.w	r3, r1, r3
 80043a6:	4413      	add	r3, r2
 80043a8:	3355      	adds	r3, #85	; 0x55
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	f083 0301 	eor.w	r3, r3, #1
 80043b0:	b2d8      	uxtb	r0, r3
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	212c      	movs	r1, #44	; 0x2c
 80043b8:	fb01 f303 	mul.w	r3, r1, r3
 80043bc:	4413      	add	r3, r2
 80043be:	3355      	adds	r3, #85	; 0x55
 80043c0:	4602      	mov	r2, r0
 80043c2:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	f040 80e3 	bne.w	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	212c      	movs	r1, #44	; 0x2c
 80043d4:	fb01 f303 	mul.w	r3, r1, r3
 80043d8:	4413      	add	r3, r2
 80043da:	334c      	adds	r3, #76	; 0x4c
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f000 80d8 	beq.w	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	212c      	movs	r1, #44	; 0x2c
 80043ea:	fb01 f303 	mul.w	r3, r1, r3
 80043ee:	4413      	add	r3, r2
 80043f0:	334c      	adds	r3, #76	; 0x4c
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	6879      	ldr	r1, [r7, #4]
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	202c      	movs	r0, #44	; 0x2c
 80043fa:	fb00 f202 	mul.w	r2, r0, r2
 80043fe:	440a      	add	r2, r1
 8004400:	3240      	adds	r2, #64	; 0x40
 8004402:	8812      	ldrh	r2, [r2, #0]
 8004404:	4413      	add	r3, r2
 8004406:	3b01      	subs	r3, #1
 8004408:	6879      	ldr	r1, [r7, #4]
 800440a:	697a      	ldr	r2, [r7, #20]
 800440c:	202c      	movs	r0, #44	; 0x2c
 800440e:	fb00 f202 	mul.w	r2, r0, r2
 8004412:	440a      	add	r2, r1
 8004414:	3240      	adds	r2, #64	; 0x40
 8004416:	8812      	ldrh	r2, [r2, #0]
 8004418:	fbb3 f3f2 	udiv	r3, r3, r2
 800441c:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	2b00      	cmp	r3, #0
 8004426:	f000 80b5 	beq.w	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	212c      	movs	r1, #44	; 0x2c
 8004430:	fb01 f303 	mul.w	r3, r1, r3
 8004434:	4413      	add	r3, r2
 8004436:	3355      	adds	r3, #85	; 0x55
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	f083 0301 	eor.w	r3, r3, #1
 800443e:	b2d8      	uxtb	r0, r3
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	212c      	movs	r1, #44	; 0x2c
 8004446:	fb01 f303 	mul.w	r3, r1, r3
 800444a:	4413      	add	r3, r2
 800444c:	3355      	adds	r3, #85	; 0x55
 800444e:	4602      	mov	r2, r0
 8004450:	701a      	strb	r2, [r3, #0]
 8004452:	e09f      	b.n	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	212c      	movs	r1, #44	; 0x2c
 800445a:	fb01 f303 	mul.w	r3, r1, r3
 800445e:	4413      	add	r3, r2
 8004460:	3361      	adds	r3, #97	; 0x61
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	2b03      	cmp	r3, #3
 8004466:	d109      	bne.n	800447c <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	212c      	movs	r1, #44	; 0x2c
 800446e:	fb01 f303 	mul.w	r3, r1, r3
 8004472:	4413      	add	r3, r2
 8004474:	3360      	adds	r3, #96	; 0x60
 8004476:	2202      	movs	r2, #2
 8004478:	701a      	strb	r2, [r3, #0]
 800447a:	e08b      	b.n	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	212c      	movs	r1, #44	; 0x2c
 8004482:	fb01 f303 	mul.w	r3, r1, r3
 8004486:	4413      	add	r3, r2
 8004488:	3361      	adds	r3, #97	; 0x61
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	2b04      	cmp	r3, #4
 800448e:	d109      	bne.n	80044a4 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	212c      	movs	r1, #44	; 0x2c
 8004496:	fb01 f303 	mul.w	r3, r1, r3
 800449a:	4413      	add	r3, r2
 800449c:	3360      	adds	r3, #96	; 0x60
 800449e:	2202      	movs	r2, #2
 80044a0:	701a      	strb	r2, [r3, #0]
 80044a2:	e077      	b.n	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	212c      	movs	r1, #44	; 0x2c
 80044aa:	fb01 f303 	mul.w	r3, r1, r3
 80044ae:	4413      	add	r3, r2
 80044b0:	3361      	adds	r3, #97	; 0x61
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	2b05      	cmp	r3, #5
 80044b6:	d109      	bne.n	80044cc <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	212c      	movs	r1, #44	; 0x2c
 80044be:	fb01 f303 	mul.w	r3, r1, r3
 80044c2:	4413      	add	r3, r2
 80044c4:	3360      	adds	r3, #96	; 0x60
 80044c6:	2205      	movs	r2, #5
 80044c8:	701a      	strb	r2, [r3, #0]
 80044ca:	e063      	b.n	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	212c      	movs	r1, #44	; 0x2c
 80044d2:	fb01 f303 	mul.w	r3, r1, r3
 80044d6:	4413      	add	r3, r2
 80044d8:	3361      	adds	r3, #97	; 0x61
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	2b06      	cmp	r3, #6
 80044de:	d009      	beq.n	80044f4 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	212c      	movs	r1, #44	; 0x2c
 80044e6:	fb01 f303 	mul.w	r3, r1, r3
 80044ea:	4413      	add	r3, r2
 80044ec:	3361      	adds	r3, #97	; 0x61
 80044ee:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80044f0:	2b08      	cmp	r3, #8
 80044f2:	d14f      	bne.n	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	212c      	movs	r1, #44	; 0x2c
 80044fa:	fb01 f303 	mul.w	r3, r1, r3
 80044fe:	4413      	add	r3, r2
 8004500:	335c      	adds	r3, #92	; 0x5c
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	6879      	ldr	r1, [r7, #4]
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	202c      	movs	r0, #44	; 0x2c
 800450c:	fb00 f303 	mul.w	r3, r0, r3
 8004510:	440b      	add	r3, r1
 8004512:	335c      	adds	r3, #92	; 0x5c
 8004514:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	212c      	movs	r1, #44	; 0x2c
 800451c:	fb01 f303 	mul.w	r3, r1, r3
 8004520:	4413      	add	r3, r2
 8004522:	335c      	adds	r3, #92	; 0x5c
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2b02      	cmp	r3, #2
 8004528:	d912      	bls.n	8004550 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	212c      	movs	r1, #44	; 0x2c
 8004530:	fb01 f303 	mul.w	r3, r1, r3
 8004534:	4413      	add	r3, r2
 8004536:	335c      	adds	r3, #92	; 0x5c
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	212c      	movs	r1, #44	; 0x2c
 8004542:	fb01 f303 	mul.w	r3, r1, r3
 8004546:	4413      	add	r3, r2
 8004548:	3360      	adds	r3, #96	; 0x60
 800454a:	2204      	movs	r2, #4
 800454c:	701a      	strb	r2, [r3, #0]
 800454e:	e021      	b.n	8004594 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	212c      	movs	r1, #44	; 0x2c
 8004556:	fb01 f303 	mul.w	r3, r1, r3
 800455a:	4413      	add	r3, r2
 800455c:	3360      	adds	r3, #96	; 0x60
 800455e:	2202      	movs	r2, #2
 8004560:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	015a      	lsls	r2, r3, #5
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	4413      	add	r3, r2
 800456a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004578:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004580:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	015a      	lsls	r2, r3, #5
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	4413      	add	r3, r2
 800458a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800458e:	461a      	mov	r2, r3
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	015a      	lsls	r2, r3, #5
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	4413      	add	r3, r2
 800459c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045a0:	461a      	mov	r2, r3
 80045a2:	2302      	movs	r3, #2
 80045a4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	b2d9      	uxtb	r1, r3
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	202c      	movs	r0, #44	; 0x2c
 80045b0:	fb00 f303 	mul.w	r3, r0, r3
 80045b4:	4413      	add	r3, r2
 80045b6:	3360      	adds	r3, #96	; 0x60
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	461a      	mov	r2, r3
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f00a fcdf 	bl	800ef80 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80045c2:	bf00      	nop
 80045c4:	3720      	adds	r7, #32
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b08a      	sub	sp, #40	; 0x28
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045da:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f003 030f 	and.w	r3, r3, #15
 80045ea:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	0c5b      	lsrs	r3, r3, #17
 80045f0:	f003 030f 	and.w	r3, r3, #15
 80045f4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	091b      	lsrs	r3, r3, #4
 80045fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80045fe:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	2b02      	cmp	r3, #2
 8004604:	d004      	beq.n	8004610 <HCD_RXQLVL_IRQHandler+0x46>
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2b05      	cmp	r3, #5
 800460a:	f000 80a9 	beq.w	8004760 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800460e:	e0aa      	b.n	8004766 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 80a6 	beq.w	8004764 <HCD_RXQLVL_IRQHandler+0x19a>
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	212c      	movs	r1, #44	; 0x2c
 800461e:	fb01 f303 	mul.w	r3, r1, r3
 8004622:	4413      	add	r3, r2
 8004624:	3344      	adds	r3, #68	; 0x44
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	f000 809b 	beq.w	8004764 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	212c      	movs	r1, #44	; 0x2c
 8004634:	fb01 f303 	mul.w	r3, r1, r3
 8004638:	4413      	add	r3, r2
 800463a:	3350      	adds	r3, #80	; 0x50
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	441a      	add	r2, r3
 8004642:	6879      	ldr	r1, [r7, #4]
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	202c      	movs	r0, #44	; 0x2c
 8004648:	fb00 f303 	mul.w	r3, r0, r3
 800464c:	440b      	add	r3, r1
 800464e:	334c      	adds	r3, #76	; 0x4c
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	429a      	cmp	r2, r3
 8004654:	d87a      	bhi.n	800474c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6818      	ldr	r0, [r3, #0]
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	212c      	movs	r1, #44	; 0x2c
 8004660:	fb01 f303 	mul.w	r3, r1, r3
 8004664:	4413      	add	r3, r2
 8004666:	3344      	adds	r3, #68	; 0x44
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	b292      	uxth	r2, r2
 800466e:	4619      	mov	r1, r3
 8004670:	f003 f916 	bl	80078a0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	212c      	movs	r1, #44	; 0x2c
 800467a:	fb01 f303 	mul.w	r3, r1, r3
 800467e:	4413      	add	r3, r2
 8004680:	3344      	adds	r3, #68	; 0x44
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	441a      	add	r2, r3
 8004688:	6879      	ldr	r1, [r7, #4]
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	202c      	movs	r0, #44	; 0x2c
 800468e:	fb00 f303 	mul.w	r3, r0, r3
 8004692:	440b      	add	r3, r1
 8004694:	3344      	adds	r3, #68	; 0x44
 8004696:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	212c      	movs	r1, #44	; 0x2c
 800469e:	fb01 f303 	mul.w	r3, r1, r3
 80046a2:	4413      	add	r3, r2
 80046a4:	3350      	adds	r3, #80	; 0x50
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	441a      	add	r2, r3
 80046ac:	6879      	ldr	r1, [r7, #4]
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	202c      	movs	r0, #44	; 0x2c
 80046b2:	fb00 f303 	mul.w	r3, r0, r3
 80046b6:	440b      	add	r3, r1
 80046b8:	3350      	adds	r3, #80	; 0x50
 80046ba:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	6a3b      	ldr	r3, [r7, #32]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	0cdb      	lsrs	r3, r3, #19
 80046cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046d0:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	212c      	movs	r1, #44	; 0x2c
 80046d8:	fb01 f303 	mul.w	r3, r1, r3
 80046dc:	4413      	add	r3, r2
 80046de:	3340      	adds	r3, #64	; 0x40
 80046e0:	881b      	ldrh	r3, [r3, #0]
 80046e2:	461a      	mov	r2, r3
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d13c      	bne.n	8004764 <HCD_RXQLVL_IRQHandler+0x19a>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d039      	beq.n	8004764 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	015a      	lsls	r2, r3, #5
 80046f4:	6a3b      	ldr	r3, [r7, #32]
 80046f6:	4413      	add	r3, r2
 80046f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004706:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800470e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	015a      	lsls	r2, r3, #5
 8004714:	6a3b      	ldr	r3, [r7, #32]
 8004716:	4413      	add	r3, r2
 8004718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800471c:	461a      	mov	r2, r3
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	212c      	movs	r1, #44	; 0x2c
 8004728:	fb01 f303 	mul.w	r3, r1, r3
 800472c:	4413      	add	r3, r2
 800472e:	3354      	adds	r3, #84	; 0x54
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	f083 0301 	eor.w	r3, r3, #1
 8004736:	b2d8      	uxtb	r0, r3
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	212c      	movs	r1, #44	; 0x2c
 800473e:	fb01 f303 	mul.w	r3, r1, r3
 8004742:	4413      	add	r3, r2
 8004744:	3354      	adds	r3, #84	; 0x54
 8004746:	4602      	mov	r2, r0
 8004748:	701a      	strb	r2, [r3, #0]
      break;
 800474a:	e00b      	b.n	8004764 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	69bb      	ldr	r3, [r7, #24]
 8004750:	212c      	movs	r1, #44	; 0x2c
 8004752:	fb01 f303 	mul.w	r3, r1, r3
 8004756:	4413      	add	r3, r2
 8004758:	3360      	adds	r3, #96	; 0x60
 800475a:	2204      	movs	r2, #4
 800475c:	701a      	strb	r2, [r3, #0]
      break;
 800475e:	e001      	b.n	8004764 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004760:	bf00      	nop
 8004762:	e000      	b.n	8004766 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004764:	bf00      	nop
  }
}
 8004766:	bf00      	nop
 8004768:	3728      	adds	r7, #40	; 0x28
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b086      	sub	sp, #24
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800479a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f003 0302 	and.w	r3, r3, #2
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d10b      	bne.n	80047be <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f003 0301 	and.w	r3, r3, #1
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d102      	bne.n	80047b6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f00a fbc9 	bl	800ef48 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	f043 0302 	orr.w	r3, r3, #2
 80047bc:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f003 0308 	and.w	r3, r3, #8
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d132      	bne.n	800482e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f043 0308 	orr.w	r3, r3, #8
 80047ce:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f003 0304 	and.w	r3, r3, #4
 80047d6:	2b04      	cmp	r3, #4
 80047d8:	d126      	bne.n	8004828 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d113      	bne.n	800480a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80047e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80047ec:	d106      	bne.n	80047fc <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2102      	movs	r1, #2
 80047f4:	4618      	mov	r0, r3
 80047f6:	f003 f9c1 	bl	8007b7c <USB_InitFSLSPClkSel>
 80047fa:	e011      	b.n	8004820 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2101      	movs	r1, #1
 8004802:	4618      	mov	r0, r3
 8004804:	f003 f9ba 	bl	8007b7c <USB_InitFSLSPClkSel>
 8004808:	e00a      	b.n	8004820 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	2b01      	cmp	r3, #1
 8004810:	d106      	bne.n	8004820 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004818:	461a      	mov	r2, r3
 800481a:	f64e 2360 	movw	r3, #60000	; 0xea60
 800481e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f00a fbbb 	bl	800ef9c <HAL_HCD_PortEnabled_Callback>
 8004826:	e002      	b.n	800482e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f00a fbc5 	bl	800efb8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f003 0320 	and.w	r3, r3, #32
 8004834:	2b20      	cmp	r3, #32
 8004836:	d103      	bne.n	8004840 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f043 0320 	orr.w	r3, r3, #32
 800483e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004846:	461a      	mov	r2, r3
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	6013      	str	r3, [r2, #0]
}
 800484c:	bf00      	nop
 800484e:	3718      	adds	r7, #24
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e12b      	b.n	8004abe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d106      	bne.n	8004880 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7fc fea8 	bl	80015d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2224      	movs	r2, #36	; 0x24
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f022 0201 	bic.w	r2, r2, #1
 8004896:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80048b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80048b8:	f002 fcda 	bl	8007270 <HAL_RCC_GetPCLK1Freq>
 80048bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	4a81      	ldr	r2, [pc, #516]	; (8004ac8 <HAL_I2C_Init+0x274>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d807      	bhi.n	80048d8 <HAL_I2C_Init+0x84>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	4a80      	ldr	r2, [pc, #512]	; (8004acc <HAL_I2C_Init+0x278>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	bf94      	ite	ls
 80048d0:	2301      	movls	r3, #1
 80048d2:	2300      	movhi	r3, #0
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	e006      	b.n	80048e6 <HAL_I2C_Init+0x92>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4a7d      	ldr	r2, [pc, #500]	; (8004ad0 <HAL_I2C_Init+0x27c>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	bf94      	ite	ls
 80048e0:	2301      	movls	r3, #1
 80048e2:	2300      	movhi	r3, #0
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e0e7      	b.n	8004abe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	4a78      	ldr	r2, [pc, #480]	; (8004ad4 <HAL_I2C_Init+0x280>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	0c9b      	lsrs	r3, r3, #18
 80048f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	430a      	orrs	r2, r1
 800490c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	4a6a      	ldr	r2, [pc, #424]	; (8004ac8 <HAL_I2C_Init+0x274>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d802      	bhi.n	8004928 <HAL_I2C_Init+0xd4>
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	3301      	adds	r3, #1
 8004926:	e009      	b.n	800493c <HAL_I2C_Init+0xe8>
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800492e:	fb02 f303 	mul.w	r3, r2, r3
 8004932:	4a69      	ldr	r2, [pc, #420]	; (8004ad8 <HAL_I2C_Init+0x284>)
 8004934:	fba2 2303 	umull	r2, r3, r2, r3
 8004938:	099b      	lsrs	r3, r3, #6
 800493a:	3301      	adds	r3, #1
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	6812      	ldr	r2, [r2, #0]
 8004940:	430b      	orrs	r3, r1
 8004942:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800494e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	495c      	ldr	r1, [pc, #368]	; (8004ac8 <HAL_I2C_Init+0x274>)
 8004958:	428b      	cmp	r3, r1
 800495a:	d819      	bhi.n	8004990 <HAL_I2C_Init+0x13c>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	1e59      	subs	r1, r3, #1
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	005b      	lsls	r3, r3, #1
 8004966:	fbb1 f3f3 	udiv	r3, r1, r3
 800496a:	1c59      	adds	r1, r3, #1
 800496c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004970:	400b      	ands	r3, r1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00a      	beq.n	800498c <HAL_I2C_Init+0x138>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	1e59      	subs	r1, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	005b      	lsls	r3, r3, #1
 8004980:	fbb1 f3f3 	udiv	r3, r1, r3
 8004984:	3301      	adds	r3, #1
 8004986:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800498a:	e051      	b.n	8004a30 <HAL_I2C_Init+0x1dc>
 800498c:	2304      	movs	r3, #4
 800498e:	e04f      	b.n	8004a30 <HAL_I2C_Init+0x1dc>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d111      	bne.n	80049bc <HAL_I2C_Init+0x168>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	1e58      	subs	r0, r3, #1
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6859      	ldr	r1, [r3, #4]
 80049a0:	460b      	mov	r3, r1
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	440b      	add	r3, r1
 80049a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80049aa:	3301      	adds	r3, #1
 80049ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	bf0c      	ite	eq
 80049b4:	2301      	moveq	r3, #1
 80049b6:	2300      	movne	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	e012      	b.n	80049e2 <HAL_I2C_Init+0x18e>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	1e58      	subs	r0, r3, #1
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6859      	ldr	r1, [r3, #4]
 80049c4:	460b      	mov	r3, r1
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	440b      	add	r3, r1
 80049ca:	0099      	lsls	r1, r3, #2
 80049cc:	440b      	add	r3, r1
 80049ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80049d2:	3301      	adds	r3, #1
 80049d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049d8:	2b00      	cmp	r3, #0
 80049da:	bf0c      	ite	eq
 80049dc:	2301      	moveq	r3, #1
 80049de:	2300      	movne	r3, #0
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d001      	beq.n	80049ea <HAL_I2C_Init+0x196>
 80049e6:	2301      	movs	r3, #1
 80049e8:	e022      	b.n	8004a30 <HAL_I2C_Init+0x1dc>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d10e      	bne.n	8004a10 <HAL_I2C_Init+0x1bc>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	1e58      	subs	r0, r3, #1
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6859      	ldr	r1, [r3, #4]
 80049fa:	460b      	mov	r3, r1
 80049fc:	005b      	lsls	r3, r3, #1
 80049fe:	440b      	add	r3, r1
 8004a00:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a04:	3301      	adds	r3, #1
 8004a06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a0e:	e00f      	b.n	8004a30 <HAL_I2C_Init+0x1dc>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	1e58      	subs	r0, r3, #1
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6859      	ldr	r1, [r3, #4]
 8004a18:	460b      	mov	r3, r1
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	440b      	add	r3, r1
 8004a1e:	0099      	lsls	r1, r3, #2
 8004a20:	440b      	add	r3, r1
 8004a22:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a26:	3301      	adds	r3, #1
 8004a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a2c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004a30:	6879      	ldr	r1, [r7, #4]
 8004a32:	6809      	ldr	r1, [r1, #0]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	69da      	ldr	r2, [r3, #28]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	431a      	orrs	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	430a      	orrs	r2, r1
 8004a52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004a5e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	6911      	ldr	r1, [r2, #16]
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	68d2      	ldr	r2, [r2, #12]
 8004a6a:	4311      	orrs	r1, r2
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6812      	ldr	r2, [r2, #0]
 8004a70:	430b      	orrs	r3, r1
 8004a72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	695a      	ldr	r2, [r3, #20]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	431a      	orrs	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	430a      	orrs	r2, r1
 8004a8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0201 	orr.w	r2, r2, #1
 8004a9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3710      	adds	r7, #16
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	000186a0 	.word	0x000186a0
 8004acc:	001e847f 	.word	0x001e847f
 8004ad0:	003d08ff 	.word	0x003d08ff
 8004ad4:	431bde83 	.word	0x431bde83
 8004ad8:	10624dd3 	.word	0x10624dd3

08004adc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e021      	b.n	8004b32 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2224      	movs	r2, #36	; 0x24
 8004af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f022 0201 	bic.w	r2, r2, #1
 8004b04:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7fc fdaa 	bl	8001660 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
	...

08004b3c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b088      	sub	sp, #32
 8004b40:	af02      	add	r7, sp, #8
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	4608      	mov	r0, r1
 8004b46:	4611      	mov	r1, r2
 8004b48:	461a      	mov	r2, r3
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	817b      	strh	r3, [r7, #10]
 8004b4e:	460b      	mov	r3, r1
 8004b50:	813b      	strh	r3, [r7, #8]
 8004b52:	4613      	mov	r3, r2
 8004b54:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b56:	f7fd fa59 	bl	800200c <HAL_GetTick>
 8004b5a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b20      	cmp	r3, #32
 8004b66:	f040 80d9 	bne.w	8004d1c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	2319      	movs	r3, #25
 8004b70:	2201      	movs	r2, #1
 8004b72:	496d      	ldr	r1, [pc, #436]	; (8004d28 <HAL_I2C_Mem_Write+0x1ec>)
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f000 fc8d 	bl	8005494 <I2C_WaitOnFlagUntilTimeout>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d001      	beq.n	8004b84 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004b80:	2302      	movs	r3, #2
 8004b82:	e0cc      	b.n	8004d1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d101      	bne.n	8004b92 <HAL_I2C_Mem_Write+0x56>
 8004b8e:	2302      	movs	r3, #2
 8004b90:	e0c5      	b.n	8004d1e <HAL_I2C_Mem_Write+0x1e2>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d007      	beq.n	8004bb8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0201 	orr.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bc6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2221      	movs	r2, #33	; 0x21
 8004bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2240      	movs	r2, #64	; 0x40
 8004bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a3a      	ldr	r2, [r7, #32]
 8004be2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004be8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4a4d      	ldr	r2, [pc, #308]	; (8004d2c <HAL_I2C_Mem_Write+0x1f0>)
 8004bf8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004bfa:	88f8      	ldrh	r0, [r7, #6]
 8004bfc:	893a      	ldrh	r2, [r7, #8]
 8004bfe:	8979      	ldrh	r1, [r7, #10]
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	9301      	str	r3, [sp, #4]
 8004c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	4603      	mov	r3, r0
 8004c0a:	68f8      	ldr	r0, [r7, #12]
 8004c0c:	f000 fac4 	bl	8005198 <I2C_RequestMemoryWrite>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d052      	beq.n	8004cbc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e081      	b.n	8004d1e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f000 fd0e 	bl	8005640 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00d      	beq.n	8004c46 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d107      	bne.n	8004c42 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e06b      	b.n	8004d1e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4a:	781a      	ldrb	r2, [r3, #0]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	f003 0304 	and.w	r3, r3, #4
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d11b      	bne.n	8004cbc <HAL_I2C_Mem_Write+0x180>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d017      	beq.n	8004cbc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c90:	781a      	ldrb	r2, [r3, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9c:	1c5a      	adds	r2, r3, #1
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1aa      	bne.n	8004c1a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cc4:	697a      	ldr	r2, [r7, #20]
 8004cc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 fcfa 	bl	80056c2 <I2C_WaitOnBTFFlagUntilTimeout>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00d      	beq.n	8004cf0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd8:	2b04      	cmp	r3, #4
 8004cda:	d107      	bne.n	8004cec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e016      	b.n	8004d1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	e000      	b.n	8004d1e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004d1c:	2302      	movs	r3, #2
  }
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	00100002 	.word	0x00100002
 8004d2c:	ffff0000 	.word	0xffff0000

08004d30 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b08c      	sub	sp, #48	; 0x30
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	4608      	mov	r0, r1
 8004d3a:	4611      	mov	r1, r2
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	4603      	mov	r3, r0
 8004d40:	817b      	strh	r3, [r7, #10]
 8004d42:	460b      	mov	r3, r1
 8004d44:	813b      	strh	r3, [r7, #8]
 8004d46:	4613      	mov	r3, r2
 8004d48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d4a:	f7fd f95f 	bl	800200c <HAL_GetTick>
 8004d4e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	2b20      	cmp	r3, #32
 8004d5a:	f040 8208 	bne.w	800516e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	2319      	movs	r3, #25
 8004d64:	2201      	movs	r2, #1
 8004d66:	497b      	ldr	r1, [pc, #492]	; (8004f54 <HAL_I2C_Mem_Read+0x224>)
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 fb93 	bl	8005494 <I2C_WaitOnFlagUntilTimeout>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d001      	beq.n	8004d78 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004d74:	2302      	movs	r3, #2
 8004d76:	e1fb      	b.n	8005170 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d101      	bne.n	8004d86 <HAL_I2C_Mem_Read+0x56>
 8004d82:	2302      	movs	r3, #2
 8004d84:	e1f4      	b.n	8005170 <HAL_I2C_Mem_Read+0x440>
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d007      	beq.n	8004dac <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f042 0201 	orr.w	r2, r2, #1
 8004daa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2222      	movs	r2, #34	; 0x22
 8004dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2240      	movs	r2, #64	; 0x40
 8004dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dd6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004ddc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004de2:	b29a      	uxth	r2, r3
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	4a5b      	ldr	r2, [pc, #364]	; (8004f58 <HAL_I2C_Mem_Read+0x228>)
 8004dec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004dee:	88f8      	ldrh	r0, [r7, #6]
 8004df0:	893a      	ldrh	r2, [r7, #8]
 8004df2:	8979      	ldrh	r1, [r7, #10]
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	9301      	str	r3, [sp, #4]
 8004df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dfa:	9300      	str	r3, [sp, #0]
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f000 fa60 	bl	80052c4 <I2C_RequestMemoryRead>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e1b0      	b.n	8005170 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d113      	bne.n	8004e3e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e16:	2300      	movs	r3, #0
 8004e18:	623b      	str	r3, [r7, #32]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	695b      	ldr	r3, [r3, #20]
 8004e20:	623b      	str	r3, [r7, #32]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	623b      	str	r3, [r7, #32]
 8004e2a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	e184      	b.n	8005148 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d11b      	bne.n	8004e7e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e56:	2300      	movs	r3, #0
 8004e58:	61fb      	str	r3, [r7, #28]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	695b      	ldr	r3, [r3, #20]
 8004e60:	61fb      	str	r3, [r7, #28]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	61fb      	str	r3, [r7, #28]
 8004e6a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	e164      	b.n	8005148 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d11b      	bne.n	8004ebe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e94:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ea4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	61bb      	str	r3, [r7, #24]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	61bb      	str	r3, [r7, #24]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	699b      	ldr	r3, [r3, #24]
 8004eb8:	61bb      	str	r3, [r7, #24]
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	e144      	b.n	8005148 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	617b      	str	r3, [r7, #20]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004ed4:	e138      	b.n	8005148 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	f200 80f1 	bhi.w	80050c2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d123      	bne.n	8004f30 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 fc29 	bl	8005744 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e139      	b.n	8005170 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	691a      	ldr	r2, [r3, #16]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f06:	b2d2      	uxtb	r2, r2
 8004f08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	1c5a      	adds	r2, r3, #1
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f2e:	e10b      	b.n	8005148 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d14e      	bne.n	8004fd6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3a:	9300      	str	r3, [sp, #0]
 8004f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f3e:	2200      	movs	r2, #0
 8004f40:	4906      	ldr	r1, [pc, #24]	; (8004f5c <HAL_I2C_Mem_Read+0x22c>)
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 faa6 	bl	8005494 <I2C_WaitOnFlagUntilTimeout>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d008      	beq.n	8004f60 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e10e      	b.n	8005170 <HAL_I2C_Mem_Read+0x440>
 8004f52:	bf00      	nop
 8004f54:	00100002 	.word	0x00100002
 8004f58:	ffff0000 	.word	0xffff0000
 8004f5c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	691a      	ldr	r2, [r3, #16]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	1c5a      	adds	r2, r3, #1
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	b29a      	uxth	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	691a      	ldr	r2, [r3, #16]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fac:	b2d2      	uxtb	r2, r2
 8004fae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb4:	1c5a      	adds	r2, r3, #1
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004fd4:	e0b8      	b.n	8005148 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd8:	9300      	str	r3, [sp, #0]
 8004fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fdc:	2200      	movs	r2, #0
 8004fde:	4966      	ldr	r1, [pc, #408]	; (8005178 <HAL_I2C_Mem_Read+0x448>)
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 fa57 	bl	8005494 <I2C_WaitOnFlagUntilTimeout>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e0bf      	b.n	8005170 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ffe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	691a      	ldr	r2, [r3, #16]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500a:	b2d2      	uxtb	r2, r2
 800500c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	1c5a      	adds	r2, r3, #1
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800501c:	3b01      	subs	r3, #1
 800501e:	b29a      	uxth	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b01      	subs	r3, #1
 800502c:	b29a      	uxth	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005034:	9300      	str	r3, [sp, #0]
 8005036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005038:	2200      	movs	r2, #0
 800503a:	494f      	ldr	r1, [pc, #316]	; (8005178 <HAL_I2C_Mem_Read+0x448>)
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f000 fa29 	bl	8005494 <I2C_WaitOnFlagUntilTimeout>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d001      	beq.n	800504c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e091      	b.n	8005170 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800505a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691a      	ldr	r2, [r3, #16]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	b2d2      	uxtb	r2, r2
 8005068:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506e:	1c5a      	adds	r2, r3, #1
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005078:	3b01      	subs	r3, #1
 800507a:	b29a      	uxth	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005084:	b29b      	uxth	r3, r3
 8005086:	3b01      	subs	r3, #1
 8005088:	b29a      	uxth	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	691a      	ldr	r2, [r3, #16]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005098:	b2d2      	uxtb	r2, r2
 800509a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a0:	1c5a      	adds	r2, r3, #1
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	3b01      	subs	r3, #1
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050c0:	e042      	b.n	8005148 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f000 fb3c 	bl	8005744 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e04c      	b.n	8005170 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	691a      	ldr	r2, [r3, #16]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e0:	b2d2      	uxtb	r2, r2
 80050e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050fe:	b29b      	uxth	r3, r3
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	f003 0304 	and.w	r3, r3, #4
 8005112:	2b04      	cmp	r3, #4
 8005114:	d118      	bne.n	8005148 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005120:	b2d2      	uxtb	r2, r2
 8005122:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005132:	3b01      	subs	r3, #1
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800513e:	b29b      	uxth	r3, r3
 8005140:	3b01      	subs	r3, #1
 8005142:	b29a      	uxth	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800514c:	2b00      	cmp	r3, #0
 800514e:	f47f aec2 	bne.w	8004ed6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2220      	movs	r2, #32
 8005156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800516a:	2300      	movs	r3, #0
 800516c:	e000      	b.n	8005170 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800516e:	2302      	movs	r3, #2
  }
}
 8005170:	4618      	mov	r0, r3
 8005172:	3728      	adds	r7, #40	; 0x28
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	00010004 	.word	0x00010004

0800517c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800518a:	b2db      	uxtb	r3, r3
}
 800518c:	4618      	mov	r0, r3
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b088      	sub	sp, #32
 800519c:	af02      	add	r7, sp, #8
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	4608      	mov	r0, r1
 80051a2:	4611      	mov	r1, r2
 80051a4:	461a      	mov	r2, r3
 80051a6:	4603      	mov	r3, r0
 80051a8:	817b      	strh	r3, [r7, #10]
 80051aa:	460b      	mov	r3, r1
 80051ac:	813b      	strh	r3, [r7, #8]
 80051ae:	4613      	mov	r3, r2
 80051b0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 f960 	bl	8005494 <I2C_WaitOnFlagUntilTimeout>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00d      	beq.n	80051f6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051e8:	d103      	bne.n	80051f2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e05f      	b.n	80052b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051f6:	897b      	ldrh	r3, [r7, #10]
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	461a      	mov	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005204:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005208:	6a3a      	ldr	r2, [r7, #32]
 800520a:	492d      	ldr	r1, [pc, #180]	; (80052c0 <I2C_RequestMemoryWrite+0x128>)
 800520c:	68f8      	ldr	r0, [r7, #12]
 800520e:	f000 f998 	bl	8005542 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d001      	beq.n	800521c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e04c      	b.n	80052b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800521c:	2300      	movs	r3, #0
 800521e:	617b      	str	r3, [r7, #20]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	695b      	ldr	r3, [r3, #20]
 8005226:	617b      	str	r3, [r7, #20]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	617b      	str	r3, [r7, #20]
 8005230:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005234:	6a39      	ldr	r1, [r7, #32]
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 fa02 	bl	8005640 <I2C_WaitOnTXEFlagUntilTimeout>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00d      	beq.n	800525e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005246:	2b04      	cmp	r3, #4
 8005248:	d107      	bne.n	800525a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005258:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e02b      	b.n	80052b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800525e:	88fb      	ldrh	r3, [r7, #6]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d105      	bne.n	8005270 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005264:	893b      	ldrh	r3, [r7, #8]
 8005266:	b2da      	uxtb	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	611a      	str	r2, [r3, #16]
 800526e:	e021      	b.n	80052b4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005270:	893b      	ldrh	r3, [r7, #8]
 8005272:	0a1b      	lsrs	r3, r3, #8
 8005274:	b29b      	uxth	r3, r3
 8005276:	b2da      	uxtb	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800527e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005280:	6a39      	ldr	r1, [r7, #32]
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 f9dc 	bl	8005640 <I2C_WaitOnTXEFlagUntilTimeout>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00d      	beq.n	80052aa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005292:	2b04      	cmp	r3, #4
 8005294:	d107      	bne.n	80052a6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e005      	b.n	80052b6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052aa:	893b      	ldrh	r3, [r7, #8]
 80052ac:	b2da      	uxtb	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3718      	adds	r7, #24
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	00010002 	.word	0x00010002

080052c4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b088      	sub	sp, #32
 80052c8:	af02      	add	r7, sp, #8
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	4608      	mov	r0, r1
 80052ce:	4611      	mov	r1, r2
 80052d0:	461a      	mov	r2, r3
 80052d2:	4603      	mov	r3, r0
 80052d4:	817b      	strh	r3, [r7, #10]
 80052d6:	460b      	mov	r3, r1
 80052d8:	813b      	strh	r3, [r7, #8]
 80052da:	4613      	mov	r3, r2
 80052dc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052ec:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005300:	9300      	str	r3, [sp, #0]
 8005302:	6a3b      	ldr	r3, [r7, #32]
 8005304:	2200      	movs	r2, #0
 8005306:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800530a:	68f8      	ldr	r0, [r7, #12]
 800530c:	f000 f8c2 	bl	8005494 <I2C_WaitOnFlagUntilTimeout>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00d      	beq.n	8005332 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005320:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005324:	d103      	bne.n	800532e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f44f 7200 	mov.w	r2, #512	; 0x200
 800532c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e0aa      	b.n	8005488 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005332:	897b      	ldrh	r3, [r7, #10]
 8005334:	b2db      	uxtb	r3, r3
 8005336:	461a      	mov	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005340:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005344:	6a3a      	ldr	r2, [r7, #32]
 8005346:	4952      	ldr	r1, [pc, #328]	; (8005490 <I2C_RequestMemoryRead+0x1cc>)
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	f000 f8fa 	bl	8005542 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e097      	b.n	8005488 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005358:	2300      	movs	r3, #0
 800535a:	617b      	str	r3, [r7, #20]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	617b      	str	r3, [r7, #20]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	617b      	str	r3, [r7, #20]
 800536c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800536e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005370:	6a39      	ldr	r1, [r7, #32]
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f000 f964 	bl	8005640 <I2C_WaitOnTXEFlagUntilTimeout>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00d      	beq.n	800539a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005382:	2b04      	cmp	r3, #4
 8005384:	d107      	bne.n	8005396 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005394:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e076      	b.n	8005488 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800539a:	88fb      	ldrh	r3, [r7, #6]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d105      	bne.n	80053ac <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053a0:	893b      	ldrh	r3, [r7, #8]
 80053a2:	b2da      	uxtb	r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	611a      	str	r2, [r3, #16]
 80053aa:	e021      	b.n	80053f0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80053ac:	893b      	ldrh	r3, [r7, #8]
 80053ae:	0a1b      	lsrs	r3, r3, #8
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053bc:	6a39      	ldr	r1, [r7, #32]
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f000 f93e 	bl	8005640 <I2C_WaitOnTXEFlagUntilTimeout>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00d      	beq.n	80053e6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ce:	2b04      	cmp	r3, #4
 80053d0:	d107      	bne.n	80053e2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e050      	b.n	8005488 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053e6:	893b      	ldrh	r3, [r7, #8]
 80053e8:	b2da      	uxtb	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053f2:	6a39      	ldr	r1, [r7, #32]
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	f000 f923 	bl	8005640 <I2C_WaitOnTXEFlagUntilTimeout>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00d      	beq.n	800541c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005404:	2b04      	cmp	r3, #4
 8005406:	d107      	bne.n	8005418 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005416:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e035      	b.n	8005488 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800542a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800542c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542e:	9300      	str	r3, [sp, #0]
 8005430:	6a3b      	ldr	r3, [r7, #32]
 8005432:	2200      	movs	r2, #0
 8005434:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f000 f82b 	bl	8005494 <I2C_WaitOnFlagUntilTimeout>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00d      	beq.n	8005460 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005452:	d103      	bne.n	800545c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f44f 7200 	mov.w	r2, #512	; 0x200
 800545a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e013      	b.n	8005488 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005460:	897b      	ldrh	r3, [r7, #10]
 8005462:	b2db      	uxtb	r3, r3
 8005464:	f043 0301 	orr.w	r3, r3, #1
 8005468:	b2da      	uxtb	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005472:	6a3a      	ldr	r2, [r7, #32]
 8005474:	4906      	ldr	r1, [pc, #24]	; (8005490 <I2C_RequestMemoryRead+0x1cc>)
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f000 f863 	bl	8005542 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d001      	beq.n	8005486 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e000      	b.n	8005488 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3718      	adds	r7, #24
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	00010002 	.word	0x00010002

08005494 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	603b      	str	r3, [r7, #0]
 80054a0:	4613      	mov	r3, r2
 80054a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054a4:	e025      	b.n	80054f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ac:	d021      	beq.n	80054f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ae:	f7fc fdad 	bl	800200c <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	69bb      	ldr	r3, [r7, #24]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	683a      	ldr	r2, [r7, #0]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d302      	bcc.n	80054c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d116      	bne.n	80054f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2220      	movs	r2, #32
 80054ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054de:	f043 0220 	orr.w	r2, r3, #32
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e023      	b.n	800553a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	0c1b      	lsrs	r3, r3, #16
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d10d      	bne.n	8005518 <I2C_WaitOnFlagUntilTimeout+0x84>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	695b      	ldr	r3, [r3, #20]
 8005502:	43da      	mvns	r2, r3
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	4013      	ands	r3, r2
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	bf0c      	ite	eq
 800550e:	2301      	moveq	r3, #1
 8005510:	2300      	movne	r3, #0
 8005512:	b2db      	uxtb	r3, r3
 8005514:	461a      	mov	r2, r3
 8005516:	e00c      	b.n	8005532 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	43da      	mvns	r2, r3
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	4013      	ands	r3, r2
 8005524:	b29b      	uxth	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	bf0c      	ite	eq
 800552a:	2301      	moveq	r3, #1
 800552c:	2300      	movne	r3, #0
 800552e:	b2db      	uxtb	r3, r3
 8005530:	461a      	mov	r2, r3
 8005532:	79fb      	ldrb	r3, [r7, #7]
 8005534:	429a      	cmp	r2, r3
 8005536:	d0b6      	beq.n	80054a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b084      	sub	sp, #16
 8005546:	af00      	add	r7, sp, #0
 8005548:	60f8      	str	r0, [r7, #12]
 800554a:	60b9      	str	r1, [r7, #8]
 800554c:	607a      	str	r2, [r7, #4]
 800554e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005550:	e051      	b.n	80055f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800555c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005560:	d123      	bne.n	80055aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005570:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800557a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2220      	movs	r2, #32
 8005586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005596:	f043 0204 	orr.w	r2, r3, #4
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e046      	b.n	8005638 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b0:	d021      	beq.n	80055f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b2:	f7fc fd2b 	bl	800200c <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d302      	bcc.n	80055c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d116      	bne.n	80055f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e2:	f043 0220 	orr.w	r2, r3, #32
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e020      	b.n	8005638 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	0c1b      	lsrs	r3, r3, #16
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d10c      	bne.n	800561a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	43da      	mvns	r2, r3
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	4013      	ands	r3, r2
 800560c:	b29b      	uxth	r3, r3
 800560e:	2b00      	cmp	r3, #0
 8005610:	bf14      	ite	ne
 8005612:	2301      	movne	r3, #1
 8005614:	2300      	moveq	r3, #0
 8005616:	b2db      	uxtb	r3, r3
 8005618:	e00b      	b.n	8005632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	43da      	mvns	r2, r3
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	4013      	ands	r3, r2
 8005626:	b29b      	uxth	r3, r3
 8005628:	2b00      	cmp	r3, #0
 800562a:	bf14      	ite	ne
 800562c:	2301      	movne	r3, #1
 800562e:	2300      	moveq	r3, #0
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d18d      	bne.n	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3710      	adds	r7, #16
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800564c:	e02d      	b.n	80056aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 f8ce 	bl	80057f0 <I2C_IsAcknowledgeFailed>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e02d      	b.n	80056ba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005664:	d021      	beq.n	80056aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005666:	f7fc fcd1 	bl	800200c <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	68ba      	ldr	r2, [r7, #8]
 8005672:	429a      	cmp	r2, r3
 8005674:	d302      	bcc.n	800567c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d116      	bne.n	80056aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2220      	movs	r2, #32
 8005686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005696:	f043 0220 	orr.w	r2, r3, #32
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e007      	b.n	80056ba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	695b      	ldr	r3, [r3, #20]
 80056b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056b4:	2b80      	cmp	r3, #128	; 0x80
 80056b6:	d1ca      	bne.n	800564e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b084      	sub	sp, #16
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056ce:	e02d      	b.n	800572c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f000 f88d 	bl	80057f0 <I2C_IsAcknowledgeFailed>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d001      	beq.n	80056e0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e02d      	b.n	800573c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e6:	d021      	beq.n	800572c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e8:	f7fc fc90 	bl	800200c <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d302      	bcc.n	80056fe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d116      	bne.n	800572c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2200      	movs	r2, #0
 8005702:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2220      	movs	r2, #32
 8005708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005718:	f043 0220 	orr.w	r2, r3, #32
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e007      	b.n	800573c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	f003 0304 	and.w	r3, r3, #4
 8005736:	2b04      	cmp	r3, #4
 8005738:	d1ca      	bne.n	80056d0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3710      	adds	r7, #16
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005750:	e042      	b.n	80057d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	695b      	ldr	r3, [r3, #20]
 8005758:	f003 0310 	and.w	r3, r3, #16
 800575c:	2b10      	cmp	r3, #16
 800575e:	d119      	bne.n	8005794 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f06f 0210 	mvn.w	r2, #16
 8005768:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2220      	movs	r2, #32
 8005774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e029      	b.n	80057e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005794:	f7fc fc3a 	bl	800200c <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d302      	bcc.n	80057aa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d116      	bne.n	80057d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2220      	movs	r2, #32
 80057b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c4:	f043 0220 	orr.w	r2, r3, #32
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e007      	b.n	80057e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	695b      	ldr	r3, [r3, #20]
 80057de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e2:	2b40      	cmp	r3, #64	; 0x40
 80057e4:	d1b5      	bne.n	8005752 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005802:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005806:	d11b      	bne.n	8005840 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005810:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2220      	movs	r2, #32
 800581c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582c:	f043 0204 	orr.w	r2, r3, #4
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e000      	b.n	8005842 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
	...

08005850 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b088      	sub	sp, #32
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e128      	b.n	8005ab4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d109      	bne.n	8005882 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a90      	ldr	r2, [pc, #576]	; (8005abc <HAL_I2S_Init+0x26c>)
 800587a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f7fb ff3f 	bl	8001700 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2202      	movs	r2, #2
 8005886:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	69db      	ldr	r3, [r3, #28]
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	6812      	ldr	r2, [r2, #0]
 8005894:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005898:	f023 030f 	bic.w	r3, r3, #15
 800589c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2202      	movs	r2, #2
 80058a4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d060      	beq.n	8005970 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d102      	bne.n	80058bc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80058b6:	2310      	movs	r3, #16
 80058b8:	617b      	str	r3, [r7, #20]
 80058ba:	e001      	b.n	80058c0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80058bc:	2320      	movs	r3, #32
 80058be:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	2b20      	cmp	r3, #32
 80058c6:	d802      	bhi.n	80058ce <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	005b      	lsls	r3, r3, #1
 80058cc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80058ce:	2001      	movs	r0, #1
 80058d0:	f001 fe14 	bl	80074fc <HAL_RCCEx_GetPeriphCLKFreq>
 80058d4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058de:	d125      	bne.n	800592c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d010      	beq.n	800590a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80058f2:	4613      	mov	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4413      	add	r3, r2
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	461a      	mov	r2, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	fbb2 f3f3 	udiv	r3, r2, r3
 8005904:	3305      	adds	r3, #5
 8005906:	613b      	str	r3, [r7, #16]
 8005908:	e01f      	b.n	800594a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	00db      	lsls	r3, r3, #3
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	fbb2 f2f3 	udiv	r2, r2, r3
 8005914:	4613      	mov	r3, r2
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	4413      	add	r3, r2
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	461a      	mov	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	fbb2 f3f3 	udiv	r3, r2, r3
 8005926:	3305      	adds	r3, #5
 8005928:	613b      	str	r3, [r7, #16]
 800592a:	e00e      	b.n	800594a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	fbb2 f2f3 	udiv	r2, r2, r3
 8005934:	4613      	mov	r3, r2
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	4413      	add	r3, r2
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	461a      	mov	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	fbb2 f3f3 	udiv	r3, r2, r3
 8005946:	3305      	adds	r3, #5
 8005948:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	4a5c      	ldr	r2, [pc, #368]	; (8005ac0 <HAL_I2S_Init+0x270>)
 800594e:	fba2 2303 	umull	r2, r3, r2, r3
 8005952:	08db      	lsrs	r3, r3, #3
 8005954:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	085b      	lsrs	r3, r3, #1
 8005966:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	021b      	lsls	r3, r3, #8
 800596c:	61bb      	str	r3, [r7, #24]
 800596e:	e003      	b.n	8005978 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005970:	2302      	movs	r3, #2
 8005972:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005974:	2300      	movs	r3, #0
 8005976:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d902      	bls.n	8005984 <HAL_I2S_Init+0x134>
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	2bff      	cmp	r3, #255	; 0xff
 8005982:	d907      	bls.n	8005994 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005988:	f043 0210 	orr.w	r2, r3, #16
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e08f      	b.n	8005ab4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691a      	ldr	r2, [r3, #16]
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	ea42 0103 	orr.w	r1, r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	430a      	orrs	r2, r1
 80059a6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80059b2:	f023 030f 	bic.w	r3, r3, #15
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	6851      	ldr	r1, [r2, #4]
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	6892      	ldr	r2, [r2, #8]
 80059be:	4311      	orrs	r1, r2
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	68d2      	ldr	r2, [r2, #12]
 80059c4:	4311      	orrs	r1, r2
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	6992      	ldr	r2, [r2, #24]
 80059ca:	430a      	orrs	r2, r1
 80059cc:	431a      	orrs	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059d6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d161      	bne.n	8005aa4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a38      	ldr	r2, [pc, #224]	; (8005ac4 <HAL_I2S_Init+0x274>)
 80059e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a37      	ldr	r2, [pc, #220]	; (8005ac8 <HAL_I2S_Init+0x278>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d101      	bne.n	80059f4 <HAL_I2S_Init+0x1a4>
 80059f0:	4b36      	ldr	r3, [pc, #216]	; (8005acc <HAL_I2S_Init+0x27c>)
 80059f2:	e001      	b.n	80059f8 <HAL_I2S_Init+0x1a8>
 80059f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80059f8:	69db      	ldr	r3, [r3, #28]
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	6812      	ldr	r2, [r2, #0]
 80059fe:	4932      	ldr	r1, [pc, #200]	; (8005ac8 <HAL_I2S_Init+0x278>)
 8005a00:	428a      	cmp	r2, r1
 8005a02:	d101      	bne.n	8005a08 <HAL_I2S_Init+0x1b8>
 8005a04:	4a31      	ldr	r2, [pc, #196]	; (8005acc <HAL_I2S_Init+0x27c>)
 8005a06:	e001      	b.n	8005a0c <HAL_I2S_Init+0x1bc>
 8005a08:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005a0c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005a10:	f023 030f 	bic.w	r3, r3, #15
 8005a14:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a2b      	ldr	r2, [pc, #172]	; (8005ac8 <HAL_I2S_Init+0x278>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d101      	bne.n	8005a24 <HAL_I2S_Init+0x1d4>
 8005a20:	4b2a      	ldr	r3, [pc, #168]	; (8005acc <HAL_I2S_Init+0x27c>)
 8005a22:	e001      	b.n	8005a28 <HAL_I2S_Init+0x1d8>
 8005a24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a28:	2202      	movs	r2, #2
 8005a2a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a25      	ldr	r2, [pc, #148]	; (8005ac8 <HAL_I2S_Init+0x278>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d101      	bne.n	8005a3a <HAL_I2S_Init+0x1ea>
 8005a36:	4b25      	ldr	r3, [pc, #148]	; (8005acc <HAL_I2S_Init+0x27c>)
 8005a38:	e001      	b.n	8005a3e <HAL_I2S_Init+0x1ee>
 8005a3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a3e:	69db      	ldr	r3, [r3, #28]
 8005a40:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a4a:	d003      	beq.n	8005a54 <HAL_I2S_Init+0x204>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d103      	bne.n	8005a5c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005a54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a58:	613b      	str	r3, [r7, #16]
 8005a5a:	e001      	b.n	8005a60 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005a74:	4313      	orrs	r3, r2
 8005a76:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	b29a      	uxth	r2, r3
 8005a82:	897b      	ldrh	r3, [r7, #10]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a8c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a0d      	ldr	r2, [pc, #52]	; (8005ac8 <HAL_I2S_Init+0x278>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d101      	bne.n	8005a9c <HAL_I2S_Init+0x24c>
 8005a98:	4b0c      	ldr	r3, [pc, #48]	; (8005acc <HAL_I2S_Init+0x27c>)
 8005a9a:	e001      	b.n	8005aa0 <HAL_I2S_Init+0x250>
 8005a9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005aa0:	897a      	ldrh	r2, [r7, #10]
 8005aa2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3720      	adds	r7, #32
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	08006355 	.word	0x08006355
 8005ac0:	cccccccd 	.word	0xcccccccd
 8005ac4:	080064dd 	.word	0x080064dd
 8005ac8:	40003800 	.word	0x40003800
 8005acc:	40003400 	.word	0x40003400

08005ad0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	4613      	mov	r3, r2
 8005adc:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d002      	beq.n	8005aea <HAL_I2S_Transmit_DMA+0x1a>
 8005ae4:	88fb      	ldrh	r3, [r7, #6]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d101      	bne.n	8005aee <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e08e      	b.n	8005c0c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d101      	bne.n	8005afe <HAL_I2S_Transmit_DMA+0x2e>
 8005afa:	2302      	movs	r3, #2
 8005afc:	e086      	b.n	8005c0c <HAL_I2S_Transmit_DMA+0x13c>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d005      	beq.n	8005b1e <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	e076      	b.n	8005c0c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2203      	movs	r2, #3
 8005b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	69db      	ldr	r3, [r3, #28]
 8005b38:	f003 0307 	and.w	r3, r3, #7
 8005b3c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2b03      	cmp	r3, #3
 8005b42:	d002      	beq.n	8005b4a <HAL_I2S_Transmit_DMA+0x7a>
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	2b05      	cmp	r3, #5
 8005b48:	d10a      	bne.n	8005b60 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005b4a:	88fb      	ldrh	r3, [r7, #6]
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	b29a      	uxth	r2, r3
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005b54:	88fb      	ldrh	r3, [r7, #6]
 8005b56:	005b      	lsls	r3, r3, #1
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b5e:	e005      	b.n	8005b6c <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	88fa      	ldrh	r2, [r7, #6]
 8005b64:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	88fa      	ldrh	r2, [r7, #6]
 8005b6a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b70:	4a28      	ldr	r2, [pc, #160]	; (8005c14 <HAL_I2S_Transmit_DMA+0x144>)
 8005b72:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b78:	4a27      	ldr	r2, [pc, #156]	; (8005c18 <HAL_I2S_Transmit_DMA+0x148>)
 8005b7a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b80:	4a26      	ldr	r2, [pc, #152]	; (8005c1c <HAL_I2S_Transmit_DMA+0x14c>)
 8005b82:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005b8c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005b94:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b9a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005b9c:	f7fc fc84 	bl	80024a8 <HAL_DMA_Start_IT>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00f      	beq.n	8005bc6 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005baa:	f043 0208 	orr.w	r2, r3, #8
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e022      	b.n	8005c0c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	69db      	ldr	r3, [r3, #28]
 8005bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d107      	bne.n	8005be4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	69da      	ldr	r2, [r3, #28]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005be2:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f003 0302 	and.w	r3, r3, #2
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d107      	bne.n	8005c02 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	685a      	ldr	r2, [r3, #4]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f042 0202 	orr.w	r2, r2, #2
 8005c00:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	08006233 	.word	0x08006233
 8005c18:	080061f1 	.word	0x080061f1
 8005c1c:	0800624f 	.word	0x0800624f

08005c20 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d101      	bne.n	8005c38 <HAL_I2S_DMAPause+0x18>
 8005c34:	2302      	movs	r3, #2
 8005c36:	e04a      	b.n	8005cce <HAL_I2S_DMAPause+0xae>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b03      	cmp	r3, #3
 8005c4a:	d108      	bne.n	8005c5e <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685a      	ldr	r2, [r3, #4]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0202 	bic.w	r2, r2, #2
 8005c5a:	605a      	str	r2, [r3, #4]
 8005c5c:	e032      	b.n	8005cc4 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b04      	cmp	r3, #4
 8005c68:	d108      	bne.n	8005c7c <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	685a      	ldr	r2, [r3, #4]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f022 0201 	bic.w	r2, r2, #1
 8005c78:	605a      	str	r2, [r3, #4]
 8005c7a:	e023      	b.n	8005cc4 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b05      	cmp	r3, #5
 8005c86:	d11d      	bne.n	8005cc4 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685a      	ldr	r2, [r3, #4]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f022 0203 	bic.w	r2, r2, #3
 8005c96:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a0f      	ldr	r2, [pc, #60]	; (8005cdc <HAL_I2S_DMAPause+0xbc>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d101      	bne.n	8005ca6 <HAL_I2S_DMAPause+0x86>
 8005ca2:	4b0f      	ldr	r3, [pc, #60]	; (8005ce0 <HAL_I2S_DMAPause+0xc0>)
 8005ca4:	e001      	b.n	8005caa <HAL_I2S_DMAPause+0x8a>
 8005ca6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005caa:	685a      	ldr	r2, [r3, #4]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	490a      	ldr	r1, [pc, #40]	; (8005cdc <HAL_I2S_DMAPause+0xbc>)
 8005cb2:	428b      	cmp	r3, r1
 8005cb4:	d101      	bne.n	8005cba <HAL_I2S_DMAPause+0x9a>
 8005cb6:	4b0a      	ldr	r3, [pc, #40]	; (8005ce0 <HAL_I2S_DMAPause+0xc0>)
 8005cb8:	e001      	b.n	8005cbe <HAL_I2S_DMAPause+0x9e>
 8005cba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005cbe:	f022 0203 	bic.w	r2, r2, #3
 8005cc2:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	40003800 	.word	0x40003800
 8005ce0:	40003400 	.word	0x40003400

08005ce4 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d101      	bne.n	8005cfc <HAL_I2S_DMAResume+0x18>
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	e07d      	b.n	8005df8 <HAL_I2S_DMAResume+0x114>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	2b03      	cmp	r3, #3
 8005d0e:	d108      	bne.n	8005d22 <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f042 0202 	orr.w	r2, r2, #2
 8005d1e:	605a      	str	r2, [r3, #4]
 8005d20:	e056      	b.n	8005dd0 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	2b04      	cmp	r3, #4
 8005d2c:	d108      	bne.n	8005d40 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f042 0201 	orr.w	r2, r2, #1
 8005d3c:	605a      	str	r2, [r3, #4]
 8005d3e:	e047      	b.n	8005dd0 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b05      	cmp	r3, #5
 8005d4a:	d141      	bne.n	8005dd0 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	685a      	ldr	r2, [r3, #4]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f042 0203 	orr.w	r2, r2, #3
 8005d5a:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a28      	ldr	r2, [pc, #160]	; (8005e04 <HAL_I2S_DMAResume+0x120>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d101      	bne.n	8005d6a <HAL_I2S_DMAResume+0x86>
 8005d66:	4b28      	ldr	r3, [pc, #160]	; (8005e08 <HAL_I2S_DMAResume+0x124>)
 8005d68:	e001      	b.n	8005d6e <HAL_I2S_DMAResume+0x8a>
 8005d6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d6e:	685a      	ldr	r2, [r3, #4]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4923      	ldr	r1, [pc, #140]	; (8005e04 <HAL_I2S_DMAResume+0x120>)
 8005d76:	428b      	cmp	r3, r1
 8005d78:	d101      	bne.n	8005d7e <HAL_I2S_DMAResume+0x9a>
 8005d7a:	4b23      	ldr	r3, [pc, #140]	; (8005e08 <HAL_I2S_DMAResume+0x124>)
 8005d7c:	e001      	b.n	8005d82 <HAL_I2S_DMAResume+0x9e>
 8005d7e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d82:	f042 0203 	orr.w	r2, r2, #3
 8005d86:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1d      	ldr	r2, [pc, #116]	; (8005e04 <HAL_I2S_DMAResume+0x120>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d101      	bne.n	8005d96 <HAL_I2S_DMAResume+0xb2>
 8005d92:	4b1d      	ldr	r3, [pc, #116]	; (8005e08 <HAL_I2S_DMAResume+0x124>)
 8005d94:	e001      	b.n	8005d9a <HAL_I2S_DMAResume+0xb6>
 8005d96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d9a:	69db      	ldr	r3, [r3, #28]
 8005d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d115      	bne.n	8005dd0 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a16      	ldr	r2, [pc, #88]	; (8005e04 <HAL_I2S_DMAResume+0x120>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d101      	bne.n	8005db2 <HAL_I2S_DMAResume+0xce>
 8005dae:	4b16      	ldr	r3, [pc, #88]	; (8005e08 <HAL_I2S_DMAResume+0x124>)
 8005db0:	e001      	b.n	8005db6 <HAL_I2S_DMAResume+0xd2>
 8005db2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005db6:	69da      	ldr	r2, [r3, #28]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4911      	ldr	r1, [pc, #68]	; (8005e04 <HAL_I2S_DMAResume+0x120>)
 8005dbe:	428b      	cmp	r3, r1
 8005dc0:	d101      	bne.n	8005dc6 <HAL_I2S_DMAResume+0xe2>
 8005dc2:	4b11      	ldr	r3, [pc, #68]	; (8005e08 <HAL_I2S_DMAResume+0x124>)
 8005dc4:	e001      	b.n	8005dca <HAL_I2S_DMAResume+0xe6>
 8005dc6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005dca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005dce:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d107      	bne.n	8005dee <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	69da      	ldr	r2, [r3, #28]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005dec:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	40003800 	.word	0x40003800
 8005e08:	40003400 	.word	0x40003400

08005e0c <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b088      	sub	sp, #32
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e14:	2300      	movs	r3, #0
 8005e16:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e20:	d004      	beq.n	8005e2c <HAL_I2S_DMAStop+0x20>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	f040 80d1 	bne.w	8005fce <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d00f      	beq.n	8005e54 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7fc fb8d 	bl	8002558 <HAL_DMA_Abort>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d007      	beq.n	8005e54 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e48:	f043 0208 	orr.w	r2, r3, #8
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8005e54:	2364      	movs	r3, #100	; 0x64
 8005e56:	2201      	movs	r2, #1
 8005e58:	2102      	movs	r1, #2
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 fb04 	bl	8006468 <I2S_WaitFlagStateUntilTimeout>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00b      	beq.n	8005e7e <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e6a:	f043 0201 	orr.w	r2, r3, #1
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8005e7e:	2364      	movs	r3, #100	; 0x64
 8005e80:	2200      	movs	r2, #0
 8005e82:	2180      	movs	r1, #128	; 0x80
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 faef 	bl	8006468 <I2S_WaitFlagStateUntilTimeout>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00b      	beq.n	8005ea8 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e94:	f043 0201 	orr.w	r2, r3, #1
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	69da      	ldr	r2, [r3, #28]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eb6:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005eb8:	2300      	movs	r3, #0
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	617b      	str	r3, [r7, #20]
 8005ec4:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	685a      	ldr	r2, [r3, #4]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f022 0202 	bic.w	r2, r2, #2
 8005ed4:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b05      	cmp	r3, #5
 8005ee0:	f040 8165 	bne.w	80061ae <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00f      	beq.n	8005f0c <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f7fc fb31 	bl	8002558 <HAL_DMA_Abort>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d007      	beq.n	8005f0c <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f00:	f043 0208 	orr.w	r2, r3, #8
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a8a      	ldr	r2, [pc, #552]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d101      	bne.n	8005f1a <HAL_I2S_DMAStop+0x10e>
 8005f16:	4b8a      	ldr	r3, [pc, #552]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 8005f18:	e001      	b.n	8005f1e <HAL_I2S_DMAStop+0x112>
 8005f1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f1e:	69da      	ldr	r2, [r3, #28]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4985      	ldr	r1, [pc, #532]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8005f26:	428b      	cmp	r3, r1
 8005f28:	d101      	bne.n	8005f2e <HAL_I2S_DMAStop+0x122>
 8005f2a:	4b85      	ldr	r3, [pc, #532]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 8005f2c:	e001      	b.n	8005f32 <HAL_I2S_DMAStop+0x126>
 8005f2e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f36:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8005f38:	2300      	movs	r3, #0
 8005f3a:	613b      	str	r3, [r7, #16]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a7e      	ldr	r2, [pc, #504]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d101      	bne.n	8005f4a <HAL_I2S_DMAStop+0x13e>
 8005f46:	4b7e      	ldr	r3, [pc, #504]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 8005f48:	e001      	b.n	8005f4e <HAL_I2S_DMAStop+0x142>
 8005f4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	613b      	str	r3, [r7, #16]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a79      	ldr	r2, [pc, #484]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d101      	bne.n	8005f60 <HAL_I2S_DMAStop+0x154>
 8005f5c:	4b78      	ldr	r3, [pc, #480]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 8005f5e:	e001      	b.n	8005f64 <HAL_I2S_DMAStop+0x158>
 8005f60:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	613b      	str	r3, [r7, #16]
 8005f68:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a73      	ldr	r2, [pc, #460]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d101      	bne.n	8005f78 <HAL_I2S_DMAStop+0x16c>
 8005f74:	4b72      	ldr	r3, [pc, #456]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 8005f76:	e001      	b.n	8005f7c <HAL_I2S_DMAStop+0x170>
 8005f78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f7c:	685a      	ldr	r2, [r3, #4]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	496e      	ldr	r1, [pc, #440]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8005f84:	428b      	cmp	r3, r1
 8005f86:	d101      	bne.n	8005f8c <HAL_I2S_DMAStop+0x180>
 8005f88:	4b6d      	ldr	r3, [pc, #436]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 8005f8a:	e001      	b.n	8005f90 <HAL_I2S_DMAStop+0x184>
 8005f8c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f90:	f022 0201 	bic.w	r2, r2, #1
 8005f94:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10c      	bne.n	8005fb8 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fa2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005fb6:	e0fa      	b.n	80061ae <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a5f      	ldr	r2, [pc, #380]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d101      	bne.n	8005fc6 <HAL_I2S_DMAStop+0x1ba>
 8005fc2:	4b5f      	ldr	r3, [pc, #380]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 8005fc4:	e001      	b.n	8005fca <HAL_I2S_DMAStop+0x1be>
 8005fc6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005fca:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005fcc:	e0ef      	b.n	80061ae <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fd6:	d005      	beq.n	8005fe4 <HAL_I2S_DMAStop+0x1d8>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fe0:	f040 80e5 	bne.w	80061ae <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00f      	beq.n	800600c <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f7fc fab1 	bl	8002558 <HAL_DMA_Abort>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d007      	beq.n	800600c <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006000:	f043 0208 	orr.w	r2, r3, #8
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006012:	b2db      	uxtb	r3, r3
 8006014:	2b05      	cmp	r3, #5
 8006016:	f040 809a 	bne.w	800614e <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00f      	beq.n	8006042 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006026:	4618      	mov	r0, r3
 8006028:	f7fc fa96 	bl	8002558 <HAL_DMA_Abort>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d007      	beq.n	8006042 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006036:	f043 0208 	orr.w	r2, r3, #8
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8006042:	f7fb ffe3 	bl	800200c <HAL_GetTick>
 8006046:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8006048:	e012      	b.n	8006070 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800604a:	f7fb ffdf 	bl	800200c <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	2b64      	cmp	r3, #100	; 0x64
 8006056:	d90b      	bls.n	8006070 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800605c:	f043 0201 	orr.w	r2, r3, #1
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a31      	ldr	r2, [pc, #196]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d101      	bne.n	800607e <HAL_I2S_DMAStop+0x272>
 800607a:	4b31      	ldr	r3, [pc, #196]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 800607c:	e001      	b.n	8006082 <HAL_I2S_DMAStop+0x276>
 800607e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f003 0302 	and.w	r3, r3, #2
 8006088:	2b02      	cmp	r3, #2
 800608a:	d1de      	bne.n	800604a <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 800608c:	e012      	b.n	80060b4 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800608e:	f7fb ffbd 	bl	800200c <HAL_GetTick>
 8006092:	4602      	mov	r2, r0
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	2b64      	cmp	r3, #100	; 0x64
 800609a:	d90b      	bls.n	80060b4 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060a0:	f043 0201 	orr.w	r2, r3, #1
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a20      	ldr	r2, [pc, #128]	; (800613c <HAL_I2S_DMAStop+0x330>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d101      	bne.n	80060c2 <HAL_I2S_DMAStop+0x2b6>
 80060be:	4b20      	ldr	r3, [pc, #128]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 80060c0:	e001      	b.n	80060c6 <HAL_I2S_DMAStop+0x2ba>
 80060c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060cc:	2b80      	cmp	r3, #128	; 0x80
 80060ce:	d0de      	beq.n	800608e <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a19      	ldr	r2, [pc, #100]	; (800613c <HAL_I2S_DMAStop+0x330>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d101      	bne.n	80060de <HAL_I2S_DMAStop+0x2d2>
 80060da:	4b19      	ldr	r3, [pc, #100]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 80060dc:	e001      	b.n	80060e2 <HAL_I2S_DMAStop+0x2d6>
 80060de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060e2:	69da      	ldr	r2, [r3, #28]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4914      	ldr	r1, [pc, #80]	; (800613c <HAL_I2S_DMAStop+0x330>)
 80060ea:	428b      	cmp	r3, r1
 80060ec:	d101      	bne.n	80060f2 <HAL_I2S_DMAStop+0x2e6>
 80060ee:	4b14      	ldr	r3, [pc, #80]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 80060f0:	e001      	b.n	80060f6 <HAL_I2S_DMAStop+0x2ea>
 80060f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060fa:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80060fc:	2300      	movs	r3, #0
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a0d      	ldr	r2, [pc, #52]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d101      	bne.n	800610e <HAL_I2S_DMAStop+0x302>
 800610a:	4b0d      	ldr	r3, [pc, #52]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 800610c:	e001      	b.n	8006112 <HAL_I2S_DMAStop+0x306>
 800610e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	60fb      	str	r3, [r7, #12]
 8006116:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a07      	ldr	r2, [pc, #28]	; (800613c <HAL_I2S_DMAStop+0x330>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d101      	bne.n	8006126 <HAL_I2S_DMAStop+0x31a>
 8006122:	4b07      	ldr	r3, [pc, #28]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 8006124:	e001      	b.n	800612a <HAL_I2S_DMAStop+0x31e>
 8006126:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800612a:	685a      	ldr	r2, [r3, #4]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4902      	ldr	r1, [pc, #8]	; (800613c <HAL_I2S_DMAStop+0x330>)
 8006132:	428b      	cmp	r3, r1
 8006134:	d106      	bne.n	8006144 <HAL_I2S_DMAStop+0x338>
 8006136:	4b02      	ldr	r3, [pc, #8]	; (8006140 <HAL_I2S_DMAStop+0x334>)
 8006138:	e006      	b.n	8006148 <HAL_I2S_DMAStop+0x33c>
 800613a:	bf00      	nop
 800613c:	40003800 	.word	0x40003800
 8006140:	40003400 	.word	0x40003400
 8006144:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006148:	f022 0202 	bic.w	r2, r2, #2
 800614c:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	69da      	ldr	r2, [r3, #28]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800615c:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800615e:	2300      	movs	r3, #0
 8006160:	60bb      	str	r3, [r7, #8]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	60bb      	str	r3, [r7, #8]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	60bb      	str	r3, [r7, #8]
 8006172:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685a      	ldr	r2, [r3, #4]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f022 0201 	bic.w	r2, r2, #1
 8006182:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800618c:	d10c      	bne.n	80061a8 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006192:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	77fb      	strb	r3, [r7, #31]
 80061a6:	e002      	b.n	80061ae <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 80061b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3720      	adds	r7, #32
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80061c8:	bf00      	nop
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061e2:	b2db      	uxtb	r3, r3
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061fc:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	69db      	ldr	r3, [r3, #28]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10e      	bne.n	8006224 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685a      	ldr	r2, [r3, #4]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0202 	bic.w	r2, r2, #2
 8006214:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f7fa fa3d 	bl	80006a4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800622a:	bf00      	nop
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b084      	sub	sp, #16
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800623e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8006240:	68f8      	ldr	r0, [r7, #12]
 8006242:	f7fa fa41 	bl	80006c8 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006246:	bf00      	nop
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}

0800624e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800624e:	b580      	push	{r7, lr}
 8006250:	b084      	sub	sp, #16
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	685a      	ldr	r2, [r3, #4]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0203 	bic.w	r2, r2, #3
 800626a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006284:	f043 0208 	orr.w	r2, r3, #8
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800628c:	68f8      	ldr	r0, [r7, #12]
 800628e:	f7fa fb8b 	bl	80009a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006292:	bf00      	nop
 8006294:	3710      	adds	r7, #16
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}

0800629a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800629a:	b580      	push	{r7, lr}
 800629c:	b082      	sub	sp, #8
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a6:	881a      	ldrh	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b2:	1c9a      	adds	r2, r3, #2
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062bc:	b29b      	uxth	r3, r3
 80062be:	3b01      	subs	r3, #1
 80062c0:	b29a      	uxth	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d10e      	bne.n	80062ee <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	685a      	ldr	r2, [r3, #4]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80062de:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7fa f9db 	bl	80006a4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80062ee:	bf00      	nop
 80062f0:	3708      	adds	r7, #8
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}

080062f6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80062f6:	b580      	push	{r7, lr}
 80062f8:	b082      	sub	sp, #8
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68da      	ldr	r2, [r3, #12]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006308:	b292      	uxth	r2, r2
 800630a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006310:	1c9a      	adds	r2, r3, #2
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800631a:	b29b      	uxth	r3, r3
 800631c:	3b01      	subs	r3, #1
 800631e:	b29a      	uxth	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006328:	b29b      	uxth	r3, r3
 800632a:	2b00      	cmp	r3, #0
 800632c:	d10e      	bne.n	800634c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685a      	ldr	r2, [r3, #4]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800633c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7ff ff3a 	bl	80061c0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800634c:	bf00      	nop
 800634e:	3708      	adds	r7, #8
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b04      	cmp	r3, #4
 800636e:	d13a      	bne.n	80063e6 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	f003 0301 	and.w	r3, r3, #1
 8006376:	2b01      	cmp	r3, #1
 8006378:	d109      	bne.n	800638e <I2S_IRQHandler+0x3a>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006384:	2b40      	cmp	r3, #64	; 0x40
 8006386:	d102      	bne.n	800638e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f7ff ffb4 	bl	80062f6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006394:	2b40      	cmp	r3, #64	; 0x40
 8006396:	d126      	bne.n	80063e6 <I2S_IRQHandler+0x92>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f003 0320 	and.w	r3, r3, #32
 80063a2:	2b20      	cmp	r3, #32
 80063a4:	d11f      	bne.n	80063e6 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	685a      	ldr	r2, [r3, #4]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80063b4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80063b6:	2300      	movs	r3, #0
 80063b8:	613b      	str	r3, [r7, #16]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	613b      	str	r3, [r7, #16]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	613b      	str	r3, [r7, #16]
 80063ca:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063d8:	f043 0202 	orr.w	r2, r3, #2
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f7fa fae1 	bl	80009a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b03      	cmp	r3, #3
 80063f0:	d136      	bne.n	8006460 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	f003 0302 	and.w	r3, r3, #2
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d109      	bne.n	8006410 <I2S_IRQHandler+0xbc>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006406:	2b80      	cmp	r3, #128	; 0x80
 8006408:	d102      	bne.n	8006410 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f7ff ff45 	bl	800629a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	f003 0308 	and.w	r3, r3, #8
 8006416:	2b08      	cmp	r3, #8
 8006418:	d122      	bne.n	8006460 <I2S_IRQHandler+0x10c>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f003 0320 	and.w	r3, r3, #32
 8006424:	2b20      	cmp	r3, #32
 8006426:	d11b      	bne.n	8006460 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006436:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006438:	2300      	movs	r3, #0
 800643a:	60fb      	str	r3, [r7, #12]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	60fb      	str	r3, [r7, #12]
 8006444:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006452:	f043 0204 	orr.w	r2, r3, #4
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7fa faa4 	bl	80009a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006460:	bf00      	nop
 8006462:	3718      	adds	r7, #24
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	603b      	str	r3, [r7, #0]
 8006474:	4613      	mov	r3, r2
 8006476:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8006478:	f7fb fdc8 	bl	800200c <HAL_GetTick>
 800647c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800647e:	e018      	b.n	80064b2 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006486:	d014      	beq.n	80064b2 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8006488:	f7fb fdc0 	bl	800200c <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	429a      	cmp	r2, r3
 8006496:	d902      	bls.n	800649e <I2S_WaitFlagStateUntilTimeout+0x36>
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d109      	bne.n	80064b2 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e00f      	b.n	80064d2 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	689a      	ldr	r2, [r3, #8]
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	4013      	ands	r3, r2
 80064bc:	68ba      	ldr	r2, [r7, #8]
 80064be:	429a      	cmp	r2, r3
 80064c0:	bf0c      	ite	eq
 80064c2:	2301      	moveq	r3, #1
 80064c4:	2300      	movne	r3, #0
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	461a      	mov	r2, r3
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d1d7      	bne.n	8006480 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3718      	adds	r7, #24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
	...

080064dc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b088      	sub	sp, #32
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a92      	ldr	r2, [pc, #584]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d101      	bne.n	80064fa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80064f6:	4b92      	ldr	r3, [pc, #584]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80064f8:	e001      	b.n	80064fe <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80064fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a8b      	ldr	r2, [pc, #556]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d101      	bne.n	8006518 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006514:	4b8a      	ldr	r3, [pc, #552]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006516:	e001      	b.n	800651c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006518:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006528:	d004      	beq.n	8006534 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	f040 8099 	bne.w	8006666 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	f003 0302 	and.w	r3, r3, #2
 800653a:	2b02      	cmp	r3, #2
 800653c:	d107      	bne.n	800654e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006544:	2b00      	cmp	r3, #0
 8006546:	d002      	beq.n	800654e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f925 	bl	8006798 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	f003 0301 	and.w	r3, r3, #1
 8006554:	2b01      	cmp	r3, #1
 8006556:	d107      	bne.n	8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800655e:	2b00      	cmp	r3, #0
 8006560:	d002      	beq.n	8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f9c8 	bl	80068f8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800656e:	2b40      	cmp	r3, #64	; 0x40
 8006570:	d13a      	bne.n	80065e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	2b00      	cmp	r3, #0
 800657a:	d035      	beq.n	80065e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a6e      	ldr	r2, [pc, #440]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d101      	bne.n	800658a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006586:	4b6e      	ldr	r3, [pc, #440]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006588:	e001      	b.n	800658e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800658a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800658e:	685a      	ldr	r2, [r3, #4]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4969      	ldr	r1, [pc, #420]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006596:	428b      	cmp	r3, r1
 8006598:	d101      	bne.n	800659e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800659a:	4b69      	ldr	r3, [pc, #420]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800659c:	e001      	b.n	80065a2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800659e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80065a2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80065a6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	685a      	ldr	r2, [r3, #4]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80065b6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80065b8:	2300      	movs	r3, #0
 80065ba:	60fb      	str	r3, [r7, #12]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	60fb      	str	r3, [r7, #12]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	60fb      	str	r3, [r7, #12]
 80065cc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065da:	f043 0202 	orr.w	r2, r3, #2
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f7fa f9e0 	bl	80009a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	f003 0308 	and.w	r3, r3, #8
 80065ee:	2b08      	cmp	r3, #8
 80065f0:	f040 80c3 	bne.w	800677a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	f003 0320 	and.w	r3, r3, #32
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	f000 80bd 	beq.w	800677a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800660e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a49      	ldr	r2, [pc, #292]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d101      	bne.n	800661e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800661a:	4b49      	ldr	r3, [pc, #292]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800661c:	e001      	b.n	8006622 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800661e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006622:	685a      	ldr	r2, [r3, #4]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4944      	ldr	r1, [pc, #272]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800662a:	428b      	cmp	r3, r1
 800662c:	d101      	bne.n	8006632 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800662e:	4b44      	ldr	r3, [pc, #272]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006630:	e001      	b.n	8006636 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006632:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006636:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800663a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800663c:	2300      	movs	r3, #0
 800663e:	60bb      	str	r3, [r7, #8]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	60bb      	str	r3, [r7, #8]
 8006648:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006656:	f043 0204 	orr.w	r2, r3, #4
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f7fa f9a2 	bl	80009a8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006664:	e089      	b.n	800677a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	f003 0302 	and.w	r3, r3, #2
 800666c:	2b02      	cmp	r3, #2
 800666e:	d107      	bne.n	8006680 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006676:	2b00      	cmp	r3, #0
 8006678:	d002      	beq.n	8006680 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f8be 	bl	80067fc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	2b01      	cmp	r3, #1
 8006688:	d107      	bne.n	800669a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006690:	2b00      	cmp	r3, #0
 8006692:	d002      	beq.n	800669a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 f8fd 	bl	8006894 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a0:	2b40      	cmp	r3, #64	; 0x40
 80066a2:	d12f      	bne.n	8006704 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	f003 0320 	and.w	r3, r3, #32
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d02a      	beq.n	8006704 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	685a      	ldr	r2, [r3, #4]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80066bc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a1e      	ldr	r2, [pc, #120]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d101      	bne.n	80066cc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80066c8:	4b1d      	ldr	r3, [pc, #116]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80066ca:	e001      	b.n	80066d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80066cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4919      	ldr	r1, [pc, #100]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80066d8:	428b      	cmp	r3, r1
 80066da:	d101      	bne.n	80066e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80066dc:	4b18      	ldr	r3, [pc, #96]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80066de:	e001      	b.n	80066e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80066e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80066e4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80066e8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066f6:	f043 0202 	orr.w	r2, r3, #2
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7fa f952 	bl	80009a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	f003 0308 	and.w	r3, r3, #8
 800670a:	2b08      	cmp	r3, #8
 800670c:	d136      	bne.n	800677c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	f003 0320 	and.w	r3, r3, #32
 8006714:	2b00      	cmp	r3, #0
 8006716:	d031      	beq.n	800677c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a07      	ldr	r2, [pc, #28]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d101      	bne.n	8006726 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006722:	4b07      	ldr	r3, [pc, #28]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006724:	e001      	b.n	800672a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006726:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800672a:	685a      	ldr	r2, [r3, #4]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4902      	ldr	r1, [pc, #8]	; (800673c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006732:	428b      	cmp	r3, r1
 8006734:	d106      	bne.n	8006744 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006736:	4b02      	ldr	r3, [pc, #8]	; (8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006738:	e006      	b.n	8006748 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800673a:	bf00      	nop
 800673c:	40003800 	.word	0x40003800
 8006740:	40003400 	.word	0x40003400
 8006744:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006748:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800674c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	685a      	ldr	r2, [r3, #4]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800675c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800676a:	f043 0204 	orr.w	r2, r3, #4
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f7fa f918 	bl	80009a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006778:	e000      	b.n	800677c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800677a:	bf00      	nop
}
 800677c:	bf00      	nop
 800677e:	3720      	adds	r7, #32
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800678c:	bf00      	nop
 800678e:	370c      	adds	r7, #12
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a4:	1c99      	adds	r1, r3, #2
 80067a6:	687a      	ldr	r2, [r7, #4]
 80067a8:	6251      	str	r1, [r2, #36]	; 0x24
 80067aa:	881a      	ldrh	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	3b01      	subs	r3, #1
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d113      	bne.n	80067f2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	685a      	ldr	r2, [r3, #4]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80067d8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80067de:	b29b      	uxth	r3, r3
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d106      	bne.n	80067f2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f7ff ffc9 	bl	8006784 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80067f2:	bf00      	nop
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
	...

080067fc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006808:	1c99      	adds	r1, r3, #2
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	6251      	str	r1, [r2, #36]	; 0x24
 800680e:	8819      	ldrh	r1, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a1d      	ldr	r2, [pc, #116]	; (800688c <I2SEx_TxISR_I2SExt+0x90>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d101      	bne.n	800681e <I2SEx_TxISR_I2SExt+0x22>
 800681a:	4b1d      	ldr	r3, [pc, #116]	; (8006890 <I2SEx_TxISR_I2SExt+0x94>)
 800681c:	e001      	b.n	8006822 <I2SEx_TxISR_I2SExt+0x26>
 800681e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006822:	460a      	mov	r2, r1
 8006824:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800682a:	b29b      	uxth	r3, r3
 800682c:	3b01      	subs	r3, #1
 800682e:	b29a      	uxth	r2, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006838:	b29b      	uxth	r3, r3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d121      	bne.n	8006882 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a12      	ldr	r2, [pc, #72]	; (800688c <I2SEx_TxISR_I2SExt+0x90>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d101      	bne.n	800684c <I2SEx_TxISR_I2SExt+0x50>
 8006848:	4b11      	ldr	r3, [pc, #68]	; (8006890 <I2SEx_TxISR_I2SExt+0x94>)
 800684a:	e001      	b.n	8006850 <I2SEx_TxISR_I2SExt+0x54>
 800684c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006850:	685a      	ldr	r2, [r3, #4]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	490d      	ldr	r1, [pc, #52]	; (800688c <I2SEx_TxISR_I2SExt+0x90>)
 8006858:	428b      	cmp	r3, r1
 800685a:	d101      	bne.n	8006860 <I2SEx_TxISR_I2SExt+0x64>
 800685c:	4b0c      	ldr	r3, [pc, #48]	; (8006890 <I2SEx_TxISR_I2SExt+0x94>)
 800685e:	e001      	b.n	8006864 <I2SEx_TxISR_I2SExt+0x68>
 8006860:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006864:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006868:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800686e:	b29b      	uxth	r3, r3
 8006870:	2b00      	cmp	r3, #0
 8006872:	d106      	bne.n	8006882 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f7ff ff81 	bl	8006784 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006882:	bf00      	nop
 8006884:	3708      	adds	r7, #8
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	40003800 	.word	0x40003800
 8006890:	40003400 	.word	0x40003400

08006894 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68d8      	ldr	r0, [r3, #12]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068a6:	1c99      	adds	r1, r3, #2
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	62d1      	str	r1, [r2, #44]	; 0x2c
 80068ac:	b282      	uxth	r2, r0
 80068ae:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	3b01      	subs	r3, #1
 80068b8:	b29a      	uxth	r2, r3
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d113      	bne.n	80068f0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	685a      	ldr	r2, [r3, #4]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80068d6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068dc:	b29b      	uxth	r3, r3
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d106      	bne.n	80068f0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7ff ff4a 	bl	8006784 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80068f0:	bf00      	nop
 80068f2:	3708      	adds	r7, #8
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a20      	ldr	r2, [pc, #128]	; (8006988 <I2SEx_RxISR_I2SExt+0x90>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d101      	bne.n	800690e <I2SEx_RxISR_I2SExt+0x16>
 800690a:	4b20      	ldr	r3, [pc, #128]	; (800698c <I2SEx_RxISR_I2SExt+0x94>)
 800690c:	e001      	b.n	8006912 <I2SEx_RxISR_I2SExt+0x1a>
 800690e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006912:	68d8      	ldr	r0, [r3, #12]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006918:	1c99      	adds	r1, r3, #2
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800691e:	b282      	uxth	r2, r0
 8006920:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006926:	b29b      	uxth	r3, r3
 8006928:	3b01      	subs	r3, #1
 800692a:	b29a      	uxth	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006934:	b29b      	uxth	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d121      	bne.n	800697e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a12      	ldr	r2, [pc, #72]	; (8006988 <I2SEx_RxISR_I2SExt+0x90>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d101      	bne.n	8006948 <I2SEx_RxISR_I2SExt+0x50>
 8006944:	4b11      	ldr	r3, [pc, #68]	; (800698c <I2SEx_RxISR_I2SExt+0x94>)
 8006946:	e001      	b.n	800694c <I2SEx_RxISR_I2SExt+0x54>
 8006948:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800694c:	685a      	ldr	r2, [r3, #4]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	490d      	ldr	r1, [pc, #52]	; (8006988 <I2SEx_RxISR_I2SExt+0x90>)
 8006954:	428b      	cmp	r3, r1
 8006956:	d101      	bne.n	800695c <I2SEx_RxISR_I2SExt+0x64>
 8006958:	4b0c      	ldr	r3, [pc, #48]	; (800698c <I2SEx_RxISR_I2SExt+0x94>)
 800695a:	e001      	b.n	8006960 <I2SEx_RxISR_I2SExt+0x68>
 800695c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006960:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006964:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800696a:	b29b      	uxth	r3, r3
 800696c:	2b00      	cmp	r3, #0
 800696e:	d106      	bne.n	800697e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f7ff ff03 	bl	8006784 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800697e:	bf00      	nop
 8006980:	3708      	adds	r7, #8
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
 8006986:	bf00      	nop
 8006988:	40003800 	.word	0x40003800
 800698c:	40003400 	.word	0x40003400

08006990 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e267      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0301 	and.w	r3, r3, #1
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d075      	beq.n	8006a9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80069ae:	4b88      	ldr	r3, [pc, #544]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f003 030c 	and.w	r3, r3, #12
 80069b6:	2b04      	cmp	r3, #4
 80069b8:	d00c      	beq.n	80069d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80069ba:	4b85      	ldr	r3, [pc, #532]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80069c2:	2b08      	cmp	r3, #8
 80069c4:	d112      	bne.n	80069ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80069c6:	4b82      	ldr	r3, [pc, #520]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80069d2:	d10b      	bne.n	80069ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069d4:	4b7e      	ldr	r3, [pc, #504]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d05b      	beq.n	8006a98 <HAL_RCC_OscConfig+0x108>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d157      	bne.n	8006a98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e242      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069f4:	d106      	bne.n	8006a04 <HAL_RCC_OscConfig+0x74>
 80069f6:	4b76      	ldr	r3, [pc, #472]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a75      	ldr	r2, [pc, #468]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 80069fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a00:	6013      	str	r3, [r2, #0]
 8006a02:	e01d      	b.n	8006a40 <HAL_RCC_OscConfig+0xb0>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a0c:	d10c      	bne.n	8006a28 <HAL_RCC_OscConfig+0x98>
 8006a0e:	4b70      	ldr	r3, [pc, #448]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a6f      	ldr	r2, [pc, #444]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a18:	6013      	str	r3, [r2, #0]
 8006a1a:	4b6d      	ldr	r3, [pc, #436]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a6c      	ldr	r2, [pc, #432]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a24:	6013      	str	r3, [r2, #0]
 8006a26:	e00b      	b.n	8006a40 <HAL_RCC_OscConfig+0xb0>
 8006a28:	4b69      	ldr	r3, [pc, #420]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a68      	ldr	r2, [pc, #416]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a32:	6013      	str	r3, [r2, #0]
 8006a34:	4b66      	ldr	r3, [pc, #408]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a65      	ldr	r2, [pc, #404]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d013      	beq.n	8006a70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a48:	f7fb fae0 	bl	800200c <HAL_GetTick>
 8006a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a4e:	e008      	b.n	8006a62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a50:	f7fb fadc 	bl	800200c <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	2b64      	cmp	r3, #100	; 0x64
 8006a5c:	d901      	bls.n	8006a62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e207      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a62:	4b5b      	ldr	r3, [pc, #364]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d0f0      	beq.n	8006a50 <HAL_RCC_OscConfig+0xc0>
 8006a6e:	e014      	b.n	8006a9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a70:	f7fb facc 	bl	800200c <HAL_GetTick>
 8006a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a76:	e008      	b.n	8006a8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a78:	f7fb fac8 	bl	800200c <HAL_GetTick>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	1ad3      	subs	r3, r2, r3
 8006a82:	2b64      	cmp	r3, #100	; 0x64
 8006a84:	d901      	bls.n	8006a8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006a86:	2303      	movs	r3, #3
 8006a88:	e1f3      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a8a:	4b51      	ldr	r3, [pc, #324]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1f0      	bne.n	8006a78 <HAL_RCC_OscConfig+0xe8>
 8006a96:	e000      	b.n	8006a9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0302 	and.w	r3, r3, #2
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d063      	beq.n	8006b6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006aa6:	4b4a      	ldr	r3, [pc, #296]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	f003 030c 	and.w	r3, r3, #12
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00b      	beq.n	8006aca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006ab2:	4b47      	ldr	r3, [pc, #284]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006aba:	2b08      	cmp	r3, #8
 8006abc:	d11c      	bne.n	8006af8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006abe:	4b44      	ldr	r3, [pc, #272]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d116      	bne.n	8006af8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006aca:	4b41      	ldr	r3, [pc, #260]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d005      	beq.n	8006ae2 <HAL_RCC_OscConfig+0x152>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d001      	beq.n	8006ae2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e1c7      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ae2:	4b3b      	ldr	r3, [pc, #236]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	691b      	ldr	r3, [r3, #16]
 8006aee:	00db      	lsls	r3, r3, #3
 8006af0:	4937      	ldr	r1, [pc, #220]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006af2:	4313      	orrs	r3, r2
 8006af4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006af6:	e03a      	b.n	8006b6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d020      	beq.n	8006b42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b00:	4b34      	ldr	r3, [pc, #208]	; (8006bd4 <HAL_RCC_OscConfig+0x244>)
 8006b02:	2201      	movs	r2, #1
 8006b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b06:	f7fb fa81 	bl	800200c <HAL_GetTick>
 8006b0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b0c:	e008      	b.n	8006b20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b0e:	f7fb fa7d 	bl	800200c <HAL_GetTick>
 8006b12:	4602      	mov	r2, r0
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d901      	bls.n	8006b20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	e1a8      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b20:	4b2b      	ldr	r3, [pc, #172]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f003 0302 	and.w	r3, r3, #2
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d0f0      	beq.n	8006b0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b2c:	4b28      	ldr	r3, [pc, #160]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	691b      	ldr	r3, [r3, #16]
 8006b38:	00db      	lsls	r3, r3, #3
 8006b3a:	4925      	ldr	r1, [pc, #148]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	600b      	str	r3, [r1, #0]
 8006b40:	e015      	b.n	8006b6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b42:	4b24      	ldr	r3, [pc, #144]	; (8006bd4 <HAL_RCC_OscConfig+0x244>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b48:	f7fb fa60 	bl	800200c <HAL_GetTick>
 8006b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b4e:	e008      	b.n	8006b62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b50:	f7fb fa5c 	bl	800200c <HAL_GetTick>
 8006b54:	4602      	mov	r2, r0
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	1ad3      	subs	r3, r2, r3
 8006b5a:	2b02      	cmp	r3, #2
 8006b5c:	d901      	bls.n	8006b62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006b5e:	2303      	movs	r3, #3
 8006b60:	e187      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b62:	4b1b      	ldr	r3, [pc, #108]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0302 	and.w	r3, r3, #2
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1f0      	bne.n	8006b50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f003 0308 	and.w	r3, r3, #8
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d036      	beq.n	8006be8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d016      	beq.n	8006bb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b82:	4b15      	ldr	r3, [pc, #84]	; (8006bd8 <HAL_RCC_OscConfig+0x248>)
 8006b84:	2201      	movs	r2, #1
 8006b86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b88:	f7fb fa40 	bl	800200c <HAL_GetTick>
 8006b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b8e:	e008      	b.n	8006ba2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b90:	f7fb fa3c 	bl	800200c <HAL_GetTick>
 8006b94:	4602      	mov	r2, r0
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d901      	bls.n	8006ba2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	e167      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ba2:	4b0b      	ldr	r3, [pc, #44]	; (8006bd0 <HAL_RCC_OscConfig+0x240>)
 8006ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ba6:	f003 0302 	and.w	r3, r3, #2
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d0f0      	beq.n	8006b90 <HAL_RCC_OscConfig+0x200>
 8006bae:	e01b      	b.n	8006be8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006bb0:	4b09      	ldr	r3, [pc, #36]	; (8006bd8 <HAL_RCC_OscConfig+0x248>)
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bb6:	f7fb fa29 	bl	800200c <HAL_GetTick>
 8006bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bbc:	e00e      	b.n	8006bdc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006bbe:	f7fb fa25 	bl	800200c <HAL_GetTick>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	1ad3      	subs	r3, r2, r3
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	d907      	bls.n	8006bdc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006bcc:	2303      	movs	r3, #3
 8006bce:	e150      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
 8006bd0:	40023800 	.word	0x40023800
 8006bd4:	42470000 	.word	0x42470000
 8006bd8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bdc:	4b88      	ldr	r3, [pc, #544]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006bde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006be0:	f003 0302 	and.w	r3, r3, #2
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d1ea      	bne.n	8006bbe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0304 	and.w	r3, r3, #4
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f000 8097 	beq.w	8006d24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006bfa:	4b81      	ldr	r3, [pc, #516]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10f      	bne.n	8006c26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c06:	2300      	movs	r3, #0
 8006c08:	60bb      	str	r3, [r7, #8]
 8006c0a:	4b7d      	ldr	r3, [pc, #500]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0e:	4a7c      	ldr	r2, [pc, #496]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c14:	6413      	str	r3, [r2, #64]	; 0x40
 8006c16:	4b7a      	ldr	r3, [pc, #488]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c1e:	60bb      	str	r3, [r7, #8]
 8006c20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c22:	2301      	movs	r3, #1
 8006c24:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c26:	4b77      	ldr	r3, [pc, #476]	; (8006e04 <HAL_RCC_OscConfig+0x474>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d118      	bne.n	8006c64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c32:	4b74      	ldr	r3, [pc, #464]	; (8006e04 <HAL_RCC_OscConfig+0x474>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a73      	ldr	r2, [pc, #460]	; (8006e04 <HAL_RCC_OscConfig+0x474>)
 8006c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c3e:	f7fb f9e5 	bl	800200c <HAL_GetTick>
 8006c42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c44:	e008      	b.n	8006c58 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c46:	f7fb f9e1 	bl	800200c <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d901      	bls.n	8006c58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e10c      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c58:	4b6a      	ldr	r3, [pc, #424]	; (8006e04 <HAL_RCC_OscConfig+0x474>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d0f0      	beq.n	8006c46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d106      	bne.n	8006c7a <HAL_RCC_OscConfig+0x2ea>
 8006c6c:	4b64      	ldr	r3, [pc, #400]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c70:	4a63      	ldr	r2, [pc, #396]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c72:	f043 0301 	orr.w	r3, r3, #1
 8006c76:	6713      	str	r3, [r2, #112]	; 0x70
 8006c78:	e01c      	b.n	8006cb4 <HAL_RCC_OscConfig+0x324>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	2b05      	cmp	r3, #5
 8006c80:	d10c      	bne.n	8006c9c <HAL_RCC_OscConfig+0x30c>
 8006c82:	4b5f      	ldr	r3, [pc, #380]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c86:	4a5e      	ldr	r2, [pc, #376]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c88:	f043 0304 	orr.w	r3, r3, #4
 8006c8c:	6713      	str	r3, [r2, #112]	; 0x70
 8006c8e:	4b5c      	ldr	r3, [pc, #368]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c92:	4a5b      	ldr	r2, [pc, #364]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c94:	f043 0301 	orr.w	r3, r3, #1
 8006c98:	6713      	str	r3, [r2, #112]	; 0x70
 8006c9a:	e00b      	b.n	8006cb4 <HAL_RCC_OscConfig+0x324>
 8006c9c:	4b58      	ldr	r3, [pc, #352]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ca0:	4a57      	ldr	r2, [pc, #348]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006ca2:	f023 0301 	bic.w	r3, r3, #1
 8006ca6:	6713      	str	r3, [r2, #112]	; 0x70
 8006ca8:	4b55      	ldr	r3, [pc, #340]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cac:	4a54      	ldr	r2, [pc, #336]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006cae:	f023 0304 	bic.w	r3, r3, #4
 8006cb2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d015      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cbc:	f7fb f9a6 	bl	800200c <HAL_GetTick>
 8006cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cc2:	e00a      	b.n	8006cda <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cc4:	f7fb f9a2 	bl	800200c <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d901      	bls.n	8006cda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e0cb      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cda:	4b49      	ldr	r3, [pc, #292]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cde:	f003 0302 	and.w	r3, r3, #2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d0ee      	beq.n	8006cc4 <HAL_RCC_OscConfig+0x334>
 8006ce6:	e014      	b.n	8006d12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ce8:	f7fb f990 	bl	800200c <HAL_GetTick>
 8006cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cee:	e00a      	b.n	8006d06 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cf0:	f7fb f98c 	bl	800200c <HAL_GetTick>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d901      	bls.n	8006d06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e0b5      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d06:	4b3e      	ldr	r3, [pc, #248]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d0a:	f003 0302 	and.w	r3, r3, #2
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1ee      	bne.n	8006cf0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d12:	7dfb      	ldrb	r3, [r7, #23]
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d105      	bne.n	8006d24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d18:	4b39      	ldr	r3, [pc, #228]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d1c:	4a38      	ldr	r2, [pc, #224]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d22:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 80a1 	beq.w	8006e70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d2e:	4b34      	ldr	r3, [pc, #208]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f003 030c 	and.w	r3, r3, #12
 8006d36:	2b08      	cmp	r3, #8
 8006d38:	d05c      	beq.n	8006df4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	699b      	ldr	r3, [r3, #24]
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d141      	bne.n	8006dc6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d42:	4b31      	ldr	r3, [pc, #196]	; (8006e08 <HAL_RCC_OscConfig+0x478>)
 8006d44:	2200      	movs	r2, #0
 8006d46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d48:	f7fb f960 	bl	800200c <HAL_GetTick>
 8006d4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d4e:	e008      	b.n	8006d62 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d50:	f7fb f95c 	bl	800200c <HAL_GetTick>
 8006d54:	4602      	mov	r2, r0
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d901      	bls.n	8006d62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e087      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d62:	4b27      	ldr	r3, [pc, #156]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d1f0      	bne.n	8006d50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	69da      	ldr	r2, [r3, #28]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	431a      	orrs	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7c:	019b      	lsls	r3, r3, #6
 8006d7e:	431a      	orrs	r2, r3
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d84:	085b      	lsrs	r3, r3, #1
 8006d86:	3b01      	subs	r3, #1
 8006d88:	041b      	lsls	r3, r3, #16
 8006d8a:	431a      	orrs	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d90:	061b      	lsls	r3, r3, #24
 8006d92:	491b      	ldr	r1, [pc, #108]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d98:	4b1b      	ldr	r3, [pc, #108]	; (8006e08 <HAL_RCC_OscConfig+0x478>)
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d9e:	f7fb f935 	bl	800200c <HAL_GetTick>
 8006da2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006da4:	e008      	b.n	8006db8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006da6:	f7fb f931 	bl	800200c <HAL_GetTick>
 8006daa:	4602      	mov	r2, r0
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	1ad3      	subs	r3, r2, r3
 8006db0:	2b02      	cmp	r3, #2
 8006db2:	d901      	bls.n	8006db8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006db4:	2303      	movs	r3, #3
 8006db6:	e05c      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006db8:	4b11      	ldr	r3, [pc, #68]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d0f0      	beq.n	8006da6 <HAL_RCC_OscConfig+0x416>
 8006dc4:	e054      	b.n	8006e70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dc6:	4b10      	ldr	r3, [pc, #64]	; (8006e08 <HAL_RCC_OscConfig+0x478>)
 8006dc8:	2200      	movs	r2, #0
 8006dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dcc:	f7fb f91e 	bl	800200c <HAL_GetTick>
 8006dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dd2:	e008      	b.n	8006de6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006dd4:	f7fb f91a 	bl	800200c <HAL_GetTick>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	1ad3      	subs	r3, r2, r3
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	d901      	bls.n	8006de6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006de2:	2303      	movs	r3, #3
 8006de4:	e045      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006de6:	4b06      	ldr	r3, [pc, #24]	; (8006e00 <HAL_RCC_OscConfig+0x470>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d1f0      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x444>
 8006df2:	e03d      	b.n	8006e70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	699b      	ldr	r3, [r3, #24]
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d107      	bne.n	8006e0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e038      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
 8006e00:	40023800 	.word	0x40023800
 8006e04:	40007000 	.word	0x40007000
 8006e08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006e0c:	4b1b      	ldr	r3, [pc, #108]	; (8006e7c <HAL_RCC_OscConfig+0x4ec>)
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d028      	beq.n	8006e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d121      	bne.n	8006e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d11a      	bne.n	8006e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006e3c:	4013      	ands	r3, r2
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006e42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d111      	bne.n	8006e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e52:	085b      	lsrs	r3, r3, #1
 8006e54:	3b01      	subs	r3, #1
 8006e56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d107      	bne.n	8006e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d001      	beq.n	8006e70 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e000      	b.n	8006e72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	40023800 	.word	0x40023800

08006e80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d101      	bne.n	8006e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e0cc      	b.n	800702e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e94:	4b68      	ldr	r3, [pc, #416]	; (8007038 <HAL_RCC_ClockConfig+0x1b8>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0307 	and.w	r3, r3, #7
 8006e9c:	683a      	ldr	r2, [r7, #0]
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d90c      	bls.n	8006ebc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ea2:	4b65      	ldr	r3, [pc, #404]	; (8007038 <HAL_RCC_ClockConfig+0x1b8>)
 8006ea4:	683a      	ldr	r2, [r7, #0]
 8006ea6:	b2d2      	uxtb	r2, r2
 8006ea8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eaa:	4b63      	ldr	r3, [pc, #396]	; (8007038 <HAL_RCC_ClockConfig+0x1b8>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0307 	and.w	r3, r3, #7
 8006eb2:	683a      	ldr	r2, [r7, #0]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d001      	beq.n	8006ebc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e0b8      	b.n	800702e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 0302 	and.w	r3, r3, #2
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d020      	beq.n	8006f0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 0304 	and.w	r3, r3, #4
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d005      	beq.n	8006ee0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ed4:	4b59      	ldr	r3, [pc, #356]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	4a58      	ldr	r2, [pc, #352]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006eda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006ede:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 0308 	and.w	r3, r3, #8
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d005      	beq.n	8006ef8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006eec:	4b53      	ldr	r3, [pc, #332]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	4a52      	ldr	r2, [pc, #328]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006ef2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006ef6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ef8:	4b50      	ldr	r3, [pc, #320]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	494d      	ldr	r1, [pc, #308]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006f06:	4313      	orrs	r3, r2
 8006f08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f003 0301 	and.w	r3, r3, #1
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d044      	beq.n	8006fa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d107      	bne.n	8006f2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f1e:	4b47      	ldr	r3, [pc, #284]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d119      	bne.n	8006f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e07f      	b.n	800702e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d003      	beq.n	8006f3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f3a:	2b03      	cmp	r3, #3
 8006f3c:	d107      	bne.n	8006f4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f3e:	4b3f      	ldr	r3, [pc, #252]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d109      	bne.n	8006f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e06f      	b.n	800702e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f4e:	4b3b      	ldr	r3, [pc, #236]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 0302 	and.w	r3, r3, #2
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e067      	b.n	800702e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f5e:	4b37      	ldr	r3, [pc, #220]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	f023 0203 	bic.w	r2, r3, #3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	4934      	ldr	r1, [pc, #208]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f70:	f7fb f84c 	bl	800200c <HAL_GetTick>
 8006f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f76:	e00a      	b.n	8006f8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f78:	f7fb f848 	bl	800200c <HAL_GetTick>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d901      	bls.n	8006f8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e04f      	b.n	800702e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f8e:	4b2b      	ldr	r3, [pc, #172]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	f003 020c 	and.w	r2, r3, #12
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d1eb      	bne.n	8006f78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fa0:	4b25      	ldr	r3, [pc, #148]	; (8007038 <HAL_RCC_ClockConfig+0x1b8>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0307 	and.w	r3, r3, #7
 8006fa8:	683a      	ldr	r2, [r7, #0]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	d20c      	bcs.n	8006fc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fae:	4b22      	ldr	r3, [pc, #136]	; (8007038 <HAL_RCC_ClockConfig+0x1b8>)
 8006fb0:	683a      	ldr	r2, [r7, #0]
 8006fb2:	b2d2      	uxtb	r2, r2
 8006fb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fb6:	4b20      	ldr	r3, [pc, #128]	; (8007038 <HAL_RCC_ClockConfig+0x1b8>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f003 0307 	and.w	r3, r3, #7
 8006fbe:	683a      	ldr	r2, [r7, #0]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d001      	beq.n	8006fc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e032      	b.n	800702e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0304 	and.w	r3, r3, #4
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d008      	beq.n	8006fe6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006fd4:	4b19      	ldr	r3, [pc, #100]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	4916      	ldr	r1, [pc, #88]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f003 0308 	and.w	r3, r3, #8
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d009      	beq.n	8007006 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ff2:	4b12      	ldr	r3, [pc, #72]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	00db      	lsls	r3, r3, #3
 8007000:	490e      	ldr	r1, [pc, #56]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 8007002:	4313      	orrs	r3, r2
 8007004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007006:	f000 f821 	bl	800704c <HAL_RCC_GetSysClockFreq>
 800700a:	4602      	mov	r2, r0
 800700c:	4b0b      	ldr	r3, [pc, #44]	; (800703c <HAL_RCC_ClockConfig+0x1bc>)
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	091b      	lsrs	r3, r3, #4
 8007012:	f003 030f 	and.w	r3, r3, #15
 8007016:	490a      	ldr	r1, [pc, #40]	; (8007040 <HAL_RCC_ClockConfig+0x1c0>)
 8007018:	5ccb      	ldrb	r3, [r1, r3]
 800701a:	fa22 f303 	lsr.w	r3, r2, r3
 800701e:	4a09      	ldr	r2, [pc, #36]	; (8007044 <HAL_RCC_ClockConfig+0x1c4>)
 8007020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007022:	4b09      	ldr	r3, [pc, #36]	; (8007048 <HAL_RCC_ClockConfig+0x1c8>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4618      	mov	r0, r3
 8007028:	f7fa ffac 	bl	8001f84 <HAL_InitTick>

  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3710      	adds	r7, #16
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	40023c00 	.word	0x40023c00
 800703c:	40023800 	.word	0x40023800
 8007040:	0800f7d8 	.word	0x0800f7d8
 8007044:	20000038 	.word	0x20000038
 8007048:	20000040 	.word	0x20000040

0800704c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800704c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007050:	b094      	sub	sp, #80	; 0x50
 8007052:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007054:	2300      	movs	r3, #0
 8007056:	647b      	str	r3, [r7, #68]	; 0x44
 8007058:	2300      	movs	r3, #0
 800705a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800705c:	2300      	movs	r3, #0
 800705e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007060:	2300      	movs	r3, #0
 8007062:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007064:	4b79      	ldr	r3, [pc, #484]	; (800724c <HAL_RCC_GetSysClockFreq+0x200>)
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f003 030c 	and.w	r3, r3, #12
 800706c:	2b08      	cmp	r3, #8
 800706e:	d00d      	beq.n	800708c <HAL_RCC_GetSysClockFreq+0x40>
 8007070:	2b08      	cmp	r3, #8
 8007072:	f200 80e1 	bhi.w	8007238 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007076:	2b00      	cmp	r3, #0
 8007078:	d002      	beq.n	8007080 <HAL_RCC_GetSysClockFreq+0x34>
 800707a:	2b04      	cmp	r3, #4
 800707c:	d003      	beq.n	8007086 <HAL_RCC_GetSysClockFreq+0x3a>
 800707e:	e0db      	b.n	8007238 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007080:	4b73      	ldr	r3, [pc, #460]	; (8007250 <HAL_RCC_GetSysClockFreq+0x204>)
 8007082:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007084:	e0db      	b.n	800723e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007086:	4b73      	ldr	r3, [pc, #460]	; (8007254 <HAL_RCC_GetSysClockFreq+0x208>)
 8007088:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800708a:	e0d8      	b.n	800723e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800708c:	4b6f      	ldr	r3, [pc, #444]	; (800724c <HAL_RCC_GetSysClockFreq+0x200>)
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007094:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007096:	4b6d      	ldr	r3, [pc, #436]	; (800724c <HAL_RCC_GetSysClockFreq+0x200>)
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d063      	beq.n	800716a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80070a2:	4b6a      	ldr	r3, [pc, #424]	; (800724c <HAL_RCC_GetSysClockFreq+0x200>)
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	099b      	lsrs	r3, r3, #6
 80070a8:	2200      	movs	r2, #0
 80070aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80070ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80070ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070b4:	633b      	str	r3, [r7, #48]	; 0x30
 80070b6:	2300      	movs	r3, #0
 80070b8:	637b      	str	r3, [r7, #52]	; 0x34
 80070ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80070be:	4622      	mov	r2, r4
 80070c0:	462b      	mov	r3, r5
 80070c2:	f04f 0000 	mov.w	r0, #0
 80070c6:	f04f 0100 	mov.w	r1, #0
 80070ca:	0159      	lsls	r1, r3, #5
 80070cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80070d0:	0150      	lsls	r0, r2, #5
 80070d2:	4602      	mov	r2, r0
 80070d4:	460b      	mov	r3, r1
 80070d6:	4621      	mov	r1, r4
 80070d8:	1a51      	subs	r1, r2, r1
 80070da:	6139      	str	r1, [r7, #16]
 80070dc:	4629      	mov	r1, r5
 80070de:	eb63 0301 	sbc.w	r3, r3, r1
 80070e2:	617b      	str	r3, [r7, #20]
 80070e4:	f04f 0200 	mov.w	r2, #0
 80070e8:	f04f 0300 	mov.w	r3, #0
 80070ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80070f0:	4659      	mov	r1, fp
 80070f2:	018b      	lsls	r3, r1, #6
 80070f4:	4651      	mov	r1, sl
 80070f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80070fa:	4651      	mov	r1, sl
 80070fc:	018a      	lsls	r2, r1, #6
 80070fe:	4651      	mov	r1, sl
 8007100:	ebb2 0801 	subs.w	r8, r2, r1
 8007104:	4659      	mov	r1, fp
 8007106:	eb63 0901 	sbc.w	r9, r3, r1
 800710a:	f04f 0200 	mov.w	r2, #0
 800710e:	f04f 0300 	mov.w	r3, #0
 8007112:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007116:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800711a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800711e:	4690      	mov	r8, r2
 8007120:	4699      	mov	r9, r3
 8007122:	4623      	mov	r3, r4
 8007124:	eb18 0303 	adds.w	r3, r8, r3
 8007128:	60bb      	str	r3, [r7, #8]
 800712a:	462b      	mov	r3, r5
 800712c:	eb49 0303 	adc.w	r3, r9, r3
 8007130:	60fb      	str	r3, [r7, #12]
 8007132:	f04f 0200 	mov.w	r2, #0
 8007136:	f04f 0300 	mov.w	r3, #0
 800713a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800713e:	4629      	mov	r1, r5
 8007140:	024b      	lsls	r3, r1, #9
 8007142:	4621      	mov	r1, r4
 8007144:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007148:	4621      	mov	r1, r4
 800714a:	024a      	lsls	r2, r1, #9
 800714c:	4610      	mov	r0, r2
 800714e:	4619      	mov	r1, r3
 8007150:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007152:	2200      	movs	r2, #0
 8007154:	62bb      	str	r3, [r7, #40]	; 0x28
 8007156:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007158:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800715c:	f7f9 f83c 	bl	80001d8 <__aeabi_uldivmod>
 8007160:	4602      	mov	r2, r0
 8007162:	460b      	mov	r3, r1
 8007164:	4613      	mov	r3, r2
 8007166:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007168:	e058      	b.n	800721c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800716a:	4b38      	ldr	r3, [pc, #224]	; (800724c <HAL_RCC_GetSysClockFreq+0x200>)
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	099b      	lsrs	r3, r3, #6
 8007170:	2200      	movs	r2, #0
 8007172:	4618      	mov	r0, r3
 8007174:	4611      	mov	r1, r2
 8007176:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800717a:	623b      	str	r3, [r7, #32]
 800717c:	2300      	movs	r3, #0
 800717e:	627b      	str	r3, [r7, #36]	; 0x24
 8007180:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007184:	4642      	mov	r2, r8
 8007186:	464b      	mov	r3, r9
 8007188:	f04f 0000 	mov.w	r0, #0
 800718c:	f04f 0100 	mov.w	r1, #0
 8007190:	0159      	lsls	r1, r3, #5
 8007192:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007196:	0150      	lsls	r0, r2, #5
 8007198:	4602      	mov	r2, r0
 800719a:	460b      	mov	r3, r1
 800719c:	4641      	mov	r1, r8
 800719e:	ebb2 0a01 	subs.w	sl, r2, r1
 80071a2:	4649      	mov	r1, r9
 80071a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80071a8:	f04f 0200 	mov.w	r2, #0
 80071ac:	f04f 0300 	mov.w	r3, #0
 80071b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80071b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80071b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80071bc:	ebb2 040a 	subs.w	r4, r2, sl
 80071c0:	eb63 050b 	sbc.w	r5, r3, fp
 80071c4:	f04f 0200 	mov.w	r2, #0
 80071c8:	f04f 0300 	mov.w	r3, #0
 80071cc:	00eb      	lsls	r3, r5, #3
 80071ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80071d2:	00e2      	lsls	r2, r4, #3
 80071d4:	4614      	mov	r4, r2
 80071d6:	461d      	mov	r5, r3
 80071d8:	4643      	mov	r3, r8
 80071da:	18e3      	adds	r3, r4, r3
 80071dc:	603b      	str	r3, [r7, #0]
 80071de:	464b      	mov	r3, r9
 80071e0:	eb45 0303 	adc.w	r3, r5, r3
 80071e4:	607b      	str	r3, [r7, #4]
 80071e6:	f04f 0200 	mov.w	r2, #0
 80071ea:	f04f 0300 	mov.w	r3, #0
 80071ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80071f2:	4629      	mov	r1, r5
 80071f4:	028b      	lsls	r3, r1, #10
 80071f6:	4621      	mov	r1, r4
 80071f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80071fc:	4621      	mov	r1, r4
 80071fe:	028a      	lsls	r2, r1, #10
 8007200:	4610      	mov	r0, r2
 8007202:	4619      	mov	r1, r3
 8007204:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007206:	2200      	movs	r2, #0
 8007208:	61bb      	str	r3, [r7, #24]
 800720a:	61fa      	str	r2, [r7, #28]
 800720c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007210:	f7f8 ffe2 	bl	80001d8 <__aeabi_uldivmod>
 8007214:	4602      	mov	r2, r0
 8007216:	460b      	mov	r3, r1
 8007218:	4613      	mov	r3, r2
 800721a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800721c:	4b0b      	ldr	r3, [pc, #44]	; (800724c <HAL_RCC_GetSysClockFreq+0x200>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	0c1b      	lsrs	r3, r3, #16
 8007222:	f003 0303 	and.w	r3, r3, #3
 8007226:	3301      	adds	r3, #1
 8007228:	005b      	lsls	r3, r3, #1
 800722a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800722c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800722e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007230:	fbb2 f3f3 	udiv	r3, r2, r3
 8007234:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007236:	e002      	b.n	800723e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007238:	4b05      	ldr	r3, [pc, #20]	; (8007250 <HAL_RCC_GetSysClockFreq+0x204>)
 800723a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800723c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800723e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007240:	4618      	mov	r0, r3
 8007242:	3750      	adds	r7, #80	; 0x50
 8007244:	46bd      	mov	sp, r7
 8007246:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800724a:	bf00      	nop
 800724c:	40023800 	.word	0x40023800
 8007250:	00f42400 	.word	0x00f42400
 8007254:	007a1200 	.word	0x007a1200

08007258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007258:	b480      	push	{r7}
 800725a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800725c:	4b03      	ldr	r3, [pc, #12]	; (800726c <HAL_RCC_GetHCLKFreq+0x14>)
 800725e:	681b      	ldr	r3, [r3, #0]
}
 8007260:	4618      	mov	r0, r3
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	20000038 	.word	0x20000038

08007270 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007274:	f7ff fff0 	bl	8007258 <HAL_RCC_GetHCLKFreq>
 8007278:	4602      	mov	r2, r0
 800727a:	4b05      	ldr	r3, [pc, #20]	; (8007290 <HAL_RCC_GetPCLK1Freq+0x20>)
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	0a9b      	lsrs	r3, r3, #10
 8007280:	f003 0307 	and.w	r3, r3, #7
 8007284:	4903      	ldr	r1, [pc, #12]	; (8007294 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007286:	5ccb      	ldrb	r3, [r1, r3]
 8007288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800728c:	4618      	mov	r0, r3
 800728e:	bd80      	pop	{r7, pc}
 8007290:	40023800 	.word	0x40023800
 8007294:	0800f7e8 	.word	0x0800f7e8

08007298 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b086      	sub	sp, #24
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80072a0:	2300      	movs	r3, #0
 80072a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80072a4:	2300      	movs	r3, #0
 80072a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 0301 	and.w	r3, r3, #1
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d105      	bne.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d038      	beq.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80072c0:	4b68      	ldr	r3, [pc, #416]	; (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80072c2:	2200      	movs	r2, #0
 80072c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80072c6:	f7fa fea1 	bl	800200c <HAL_GetTick>
 80072ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80072cc:	e008      	b.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80072ce:	f7fa fe9d 	bl	800200c <HAL_GetTick>
 80072d2:	4602      	mov	r2, r0
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	1ad3      	subs	r3, r2, r3
 80072d8:	2b02      	cmp	r3, #2
 80072da:	d901      	bls.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e0bd      	b.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80072e0:	4b61      	ldr	r3, [pc, #388]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d1f0      	bne.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	685a      	ldr	r2, [r3, #4]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	019b      	lsls	r3, r3, #6
 80072f6:	431a      	orrs	r2, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	071b      	lsls	r3, r3, #28
 80072fe:	495a      	ldr	r1, [pc, #360]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007300:	4313      	orrs	r3, r2
 8007302:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007306:	4b57      	ldr	r3, [pc, #348]	; (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007308:	2201      	movs	r2, #1
 800730a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800730c:	f7fa fe7e 	bl	800200c <HAL_GetTick>
 8007310:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007312:	e008      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007314:	f7fa fe7a 	bl	800200c <HAL_GetTick>
 8007318:	4602      	mov	r2, r0
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	2b02      	cmp	r3, #2
 8007320:	d901      	bls.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e09a      	b.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007326:	4b50      	ldr	r3, [pc, #320]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800732e:	2b00      	cmp	r3, #0
 8007330:	d0f0      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 0302 	and.w	r3, r3, #2
 800733a:	2b00      	cmp	r3, #0
 800733c:	f000 8083 	beq.w	8007446 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007340:	2300      	movs	r3, #0
 8007342:	60fb      	str	r3, [r7, #12]
 8007344:	4b48      	ldr	r3, [pc, #288]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007348:	4a47      	ldr	r2, [pc, #284]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800734a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800734e:	6413      	str	r3, [r2, #64]	; 0x40
 8007350:	4b45      	ldr	r3, [pc, #276]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007354:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007358:	60fb      	str	r3, [r7, #12]
 800735a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800735c:	4b43      	ldr	r3, [pc, #268]	; (800746c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a42      	ldr	r2, [pc, #264]	; (800746c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007362:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007366:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007368:	f7fa fe50 	bl	800200c <HAL_GetTick>
 800736c:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800736e:	e008      	b.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007370:	f7fa fe4c 	bl	800200c <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	2b02      	cmp	r3, #2
 800737c:	d901      	bls.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e06c      	b.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007382:	4b3a      	ldr	r3, [pc, #232]	; (800746c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800738a:	2b00      	cmp	r3, #0
 800738c:	d0f0      	beq.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800738e:	4b36      	ldr	r3, [pc, #216]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007392:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007396:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d02f      	beq.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x166>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073a6:	693a      	ldr	r2, [r7, #16]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d028      	beq.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80073ac:	4b2e      	ldr	r3, [pc, #184]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073b4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80073b6:	4b2e      	ldr	r3, [pc, #184]	; (8007470 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80073b8:	2201      	movs	r2, #1
 80073ba:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80073bc:	4b2c      	ldr	r3, [pc, #176]	; (8007470 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80073be:	2200      	movs	r2, #0
 80073c0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80073c2:	4a29      	ldr	r2, [pc, #164]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80073c8:	4b27      	ldr	r3, [pc, #156]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073cc:	f003 0301 	and.w	r3, r3, #1
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d114      	bne.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80073d4:	f7fa fe1a 	bl	800200c <HAL_GetTick>
 80073d8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073da:	e00a      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073dc:	f7fa fe16 	bl	800200c <HAL_GetTick>
 80073e0:	4602      	mov	r2, r0
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	1ad3      	subs	r3, r2, r3
 80073e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d901      	bls.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80073ee:	2303      	movs	r3, #3
 80073f0:	e034      	b.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073f2:	4b1d      	ldr	r3, [pc, #116]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073f6:	f003 0302 	and.w	r3, r3, #2
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d0ee      	beq.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	691b      	ldr	r3, [r3, #16]
 8007402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007406:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800740a:	d10d      	bne.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800740c:	4b16      	ldr	r3, [pc, #88]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800741c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007420:	4911      	ldr	r1, [pc, #68]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007422:	4313      	orrs	r3, r2
 8007424:	608b      	str	r3, [r1, #8]
 8007426:	e005      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8007428:	4b0f      	ldr	r3, [pc, #60]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	4a0e      	ldr	r2, [pc, #56]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800742e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007432:	6093      	str	r3, [r2, #8]
 8007434:	4b0c      	ldr	r3, [pc, #48]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007436:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007440:	4909      	ldr	r1, [pc, #36]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007442:	4313      	orrs	r3, r2
 8007444:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0308 	and.w	r3, r3, #8
 800744e:	2b00      	cmp	r3, #0
 8007450:	d003      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	7d1a      	ldrb	r2, [r3, #20]
 8007456:	4b07      	ldr	r3, [pc, #28]	; (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8007458:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	3718      	adds	r7, #24
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	42470068 	.word	0x42470068
 8007468:	40023800 	.word	0x40023800
 800746c:	40007000 	.word	0x40007000
 8007470:	42470e40 	.word	0x42470e40
 8007474:	424711e0 	.word	0x424711e0

08007478 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007478:	b480      	push	{r7}
 800747a:	b085      	sub	sp, #20
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2203      	movs	r2, #3
 8007484:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8007486:	4b1c      	ldr	r3, [pc, #112]	; (80074f8 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007488:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800748c:	099b      	lsrs	r3, r3, #6
 800748e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007496:	4b18      	ldr	r3, [pc, #96]	; (80074f8 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007498:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800749c:	0f1b      	lsrs	r3, r3, #28
 800749e:	f003 0207 	and.w	r2, r3, #7
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	60da      	str	r2, [r3, #12]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
 80074a6:	4b14      	ldr	r3, [pc, #80]	; (80074f8 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80074a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074ac:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	605a      	str	r2, [r3, #4]
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80074b4:	4b10      	ldr	r3, [pc, #64]	; (80074f8 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80074bc:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80074be:	4b0e      	ldr	r3, [pc, #56]	; (80074f8 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80074c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074c2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	431a      	orrs	r2, r3
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	611a      	str	r2, [r3, #16]

#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 80074ce:	4b0a      	ldr	r3, [pc, #40]	; (80074f8 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80074d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80074d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d103      	bne.n	80074e4 <HAL_RCCEx_GetPeriphCLKConfig+0x6c>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	751a      	strb	r2, [r3, #20]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80074e2:	e002      	b.n	80074ea <HAL_RCCEx_GetPeriphCLKConfig+0x72>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2201      	movs	r2, #1
 80074e8:	751a      	strb	r2, [r3, #20]
}
 80074ea:	bf00      	nop
 80074ec:	3714      	adds	r7, #20
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop
 80074f8:	40023800 	.word	0x40023800

080074fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b087      	sub	sp, #28
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007504:	2300      	movs	r3, #0
 8007506:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007508:	2300      	movs	r3, #0
 800750a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800750c:	2300      	movs	r3, #0
 800750e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007510:	2300      	movs	r3, #0
 8007512:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2b01      	cmp	r3, #1
 8007518:	d140      	bne.n	800759c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800751a:	4b24      	ldr	r3, [pc, #144]	; (80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007522:	60fb      	str	r3, [r7, #12]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d005      	beq.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2b01      	cmp	r3, #1
 800752e:	d131      	bne.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007530:	4b1f      	ldr	r3, [pc, #124]	; (80075b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007532:	617b      	str	r3, [r7, #20]
          break;
 8007534:	e031      	b.n	800759a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007536:	4b1d      	ldr	r3, [pc, #116]	; (80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800753e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007542:	d109      	bne.n	8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007544:	4b19      	ldr	r3, [pc, #100]	; (80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007546:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800754a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800754e:	4a19      	ldr	r2, [pc, #100]	; (80075b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007550:	fbb2 f3f3 	udiv	r3, r2, r3
 8007554:	613b      	str	r3, [r7, #16]
 8007556:	e008      	b.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007558:	4b14      	ldr	r3, [pc, #80]	; (80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800755a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800755e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007562:	4a15      	ldr	r2, [pc, #84]	; (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007564:	fbb2 f3f3 	udiv	r3, r2, r3
 8007568:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800756a:	4b10      	ldr	r3, [pc, #64]	; (80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800756c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007570:	099b      	lsrs	r3, r3, #6
 8007572:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	fb02 f303 	mul.w	r3, r2, r3
 800757c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800757e:	4b0b      	ldr	r3, [pc, #44]	; (80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007580:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007584:	0f1b      	lsrs	r3, r3, #28
 8007586:	f003 0307 	and.w	r3, r3, #7
 800758a:	68ba      	ldr	r2, [r7, #8]
 800758c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007590:	617b      	str	r3, [r7, #20]
          break;
 8007592:	e002      	b.n	800759a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007594:	2300      	movs	r3, #0
 8007596:	617b      	str	r3, [r7, #20]
          break;
 8007598:	bf00      	nop
        }
      }
      break;
 800759a:	bf00      	nop
    }
  }
  return frequency;
 800759c:	697b      	ldr	r3, [r7, #20]
}
 800759e:	4618      	mov	r0, r3
 80075a0:	371c      	adds	r7, #28
 80075a2:	46bd      	mov	sp, r7
 80075a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	40023800 	.word	0x40023800
 80075b0:	00bb8000 	.word	0x00bb8000
 80075b4:	007a1200 	.word	0x007a1200
 80075b8:	00f42400 	.word	0x00f42400

080075bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075bc:	b084      	sub	sp, #16
 80075be:	b580      	push	{r7, lr}
 80075c0:	b084      	sub	sp, #16
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
 80075c6:	f107 001c 	add.w	r0, r7, #28
 80075ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80075ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d122      	bne.n	800761a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80075e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80075fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075fe:	2b01      	cmp	r3, #1
 8007600:	d105      	bne.n	800760e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f000 f9c0 	bl	8007994 <USB_CoreReset>
 8007614:	4603      	mov	r3, r0
 8007616:	73fb      	strb	r3, [r7, #15]
 8007618:	e01a      	b.n	8007650 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 f9b4 	bl	8007994 <USB_CoreReset>
 800762c:	4603      	mov	r3, r0
 800762e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007630:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007632:	2b00      	cmp	r3, #0
 8007634:	d106      	bne.n	8007644 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800763a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	639a      	str	r2, [r3, #56]	; 0x38
 8007642:	e005      	b.n	8007650 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007648:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007652:	2b01      	cmp	r3, #1
 8007654:	d10b      	bne.n	800766e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	f043 0206 	orr.w	r2, r3, #6
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	f043 0220 	orr.w	r2, r3, #32
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800766e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007670:	4618      	mov	r0, r3
 8007672:	3710      	adds	r7, #16
 8007674:	46bd      	mov	sp, r7
 8007676:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800767a:	b004      	add	sp, #16
 800767c:	4770      	bx	lr

0800767e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800767e:	b480      	push	{r7}
 8007680:	b083      	sub	sp, #12
 8007682:	af00      	add	r7, sp, #0
 8007684:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f043 0201 	orr.w	r2, r3, #1
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007692:	2300      	movs	r3, #0
}
 8007694:	4618      	mov	r0, r3
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	f023 0201 	bic.w	r2, r3, #1
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	370c      	adds	r7, #12
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b084      	sub	sp, #16
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
 80076ca:	460b      	mov	r3, r1
 80076cc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80076ce:	2300      	movs	r3, #0
 80076d0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80076de:	78fb      	ldrb	r3, [r7, #3]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d115      	bne.n	8007710 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80076f0:	2001      	movs	r0, #1
 80076f2:	f7fa fc97 	bl	8002024 <HAL_Delay>
      ms++;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	3301      	adds	r3, #1
 80076fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 f93a 	bl	8007976 <USB_GetMode>
 8007702:	4603      	mov	r3, r0
 8007704:	2b01      	cmp	r3, #1
 8007706:	d01e      	beq.n	8007746 <USB_SetCurrentMode+0x84>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2b31      	cmp	r3, #49	; 0x31
 800770c:	d9f0      	bls.n	80076f0 <USB_SetCurrentMode+0x2e>
 800770e:	e01a      	b.n	8007746 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007710:	78fb      	ldrb	r3, [r7, #3]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d115      	bne.n	8007742 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007722:	2001      	movs	r0, #1
 8007724:	f7fa fc7e 	bl	8002024 <HAL_Delay>
      ms++;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	3301      	adds	r3, #1
 800772c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f000 f921 	bl	8007976 <USB_GetMode>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d005      	beq.n	8007746 <USB_SetCurrentMode+0x84>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2b31      	cmp	r3, #49	; 0x31
 800773e:	d9f0      	bls.n	8007722 <USB_SetCurrentMode+0x60>
 8007740:	e001      	b.n	8007746 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007742:	2301      	movs	r3, #1
 8007744:	e005      	b.n	8007752 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2b32      	cmp	r3, #50	; 0x32
 800774a:	d101      	bne.n	8007750 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e000      	b.n	8007752 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3710      	adds	r7, #16
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
	...

0800775c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800775c:	b480      	push	{r7}
 800775e:	b085      	sub	sp, #20
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007766:	2300      	movs	r3, #0
 8007768:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	3301      	adds	r3, #1
 800776e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	4a13      	ldr	r2, [pc, #76]	; (80077c0 <USB_FlushTxFifo+0x64>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d901      	bls.n	800777c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e01b      	b.n	80077b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	2b00      	cmp	r3, #0
 8007782:	daf2      	bge.n	800776a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	019b      	lsls	r3, r3, #6
 800778c:	f043 0220 	orr.w	r2, r3, #32
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	3301      	adds	r3, #1
 8007798:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	4a08      	ldr	r2, [pc, #32]	; (80077c0 <USB_FlushTxFifo+0x64>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d901      	bls.n	80077a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	e006      	b.n	80077b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	691b      	ldr	r3, [r3, #16]
 80077aa:	f003 0320 	and.w	r3, r3, #32
 80077ae:	2b20      	cmp	r3, #32
 80077b0:	d0f0      	beq.n	8007794 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3714      	adds	r7, #20
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr
 80077c0:	00030d40 	.word	0x00030d40

080077c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077cc:	2300      	movs	r3, #0
 80077ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	3301      	adds	r3, #1
 80077d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	4a11      	ldr	r2, [pc, #68]	; (8007820 <USB_FlushRxFifo+0x5c>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d901      	bls.n	80077e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80077de:	2303      	movs	r3, #3
 80077e0:	e018      	b.n	8007814 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	daf2      	bge.n	80077d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80077ea:	2300      	movs	r3, #0
 80077ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2210      	movs	r2, #16
 80077f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	3301      	adds	r3, #1
 80077f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	4a08      	ldr	r2, [pc, #32]	; (8007820 <USB_FlushRxFifo+0x5c>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d901      	bls.n	8007806 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e006      	b.n	8007814 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	f003 0310 	and.w	r3, r3, #16
 800780e:	2b10      	cmp	r3, #16
 8007810:	d0f0      	beq.n	80077f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3714      	adds	r7, #20
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr
 8007820:	00030d40 	.word	0x00030d40

08007824 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007824:	b480      	push	{r7}
 8007826:	b089      	sub	sp, #36	; 0x24
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	4611      	mov	r1, r2
 8007830:	461a      	mov	r2, r3
 8007832:	460b      	mov	r3, r1
 8007834:	71fb      	strb	r3, [r7, #7]
 8007836:	4613      	mov	r3, r2
 8007838:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007842:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007846:	2b00      	cmp	r3, #0
 8007848:	d123      	bne.n	8007892 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800784a:	88bb      	ldrh	r3, [r7, #4]
 800784c:	3303      	adds	r3, #3
 800784e:	089b      	lsrs	r3, r3, #2
 8007850:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007852:	2300      	movs	r3, #0
 8007854:	61bb      	str	r3, [r7, #24]
 8007856:	e018      	b.n	800788a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007858:	79fb      	ldrb	r3, [r7, #7]
 800785a:	031a      	lsls	r2, r3, #12
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	4413      	add	r3, r2
 8007860:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007864:	461a      	mov	r2, r3
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800786c:	69fb      	ldr	r3, [r7, #28]
 800786e:	3301      	adds	r3, #1
 8007870:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	3301      	adds	r3, #1
 8007876:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	3301      	adds	r3, #1
 800787c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	3301      	adds	r3, #1
 8007882:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	3301      	adds	r3, #1
 8007888:	61bb      	str	r3, [r7, #24]
 800788a:	69ba      	ldr	r2, [r7, #24]
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	429a      	cmp	r2, r3
 8007890:	d3e2      	bcc.n	8007858 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	3724      	adds	r7, #36	; 0x24
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b08b      	sub	sp, #44	; 0x2c
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	4613      	mov	r3, r2
 80078ac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80078b6:	88fb      	ldrh	r3, [r7, #6]
 80078b8:	089b      	lsrs	r3, r3, #2
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80078be:	88fb      	ldrh	r3, [r7, #6]
 80078c0:	f003 0303 	and.w	r3, r3, #3
 80078c4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80078c6:	2300      	movs	r3, #0
 80078c8:	623b      	str	r3, [r7, #32]
 80078ca:	e014      	b.n	80078f6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078d2:	681a      	ldr	r2, [r3, #0]
 80078d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d6:	601a      	str	r2, [r3, #0]
    pDest++;
 80078d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078da:	3301      	adds	r3, #1
 80078dc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80078de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e0:	3301      	adds	r3, #1
 80078e2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80078e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e6:	3301      	adds	r3, #1
 80078e8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80078ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ec:	3301      	adds	r3, #1
 80078ee:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80078f0:	6a3b      	ldr	r3, [r7, #32]
 80078f2:	3301      	adds	r3, #1
 80078f4:	623b      	str	r3, [r7, #32]
 80078f6:	6a3a      	ldr	r2, [r7, #32]
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d3e6      	bcc.n	80078cc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80078fe:	8bfb      	ldrh	r3, [r7, #30]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d01e      	beq.n	8007942 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007904:	2300      	movs	r3, #0
 8007906:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007908:	69bb      	ldr	r3, [r7, #24]
 800790a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800790e:	461a      	mov	r2, r3
 8007910:	f107 0310 	add.w	r3, r7, #16
 8007914:	6812      	ldr	r2, [r2, #0]
 8007916:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	6a3b      	ldr	r3, [r7, #32]
 800791c:	b2db      	uxtb	r3, r3
 800791e:	00db      	lsls	r3, r3, #3
 8007920:	fa22 f303 	lsr.w	r3, r2, r3
 8007924:	b2da      	uxtb	r2, r3
 8007926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007928:	701a      	strb	r2, [r3, #0]
      i++;
 800792a:	6a3b      	ldr	r3, [r7, #32]
 800792c:	3301      	adds	r3, #1
 800792e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007932:	3301      	adds	r3, #1
 8007934:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007936:	8bfb      	ldrh	r3, [r7, #30]
 8007938:	3b01      	subs	r3, #1
 800793a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800793c:	8bfb      	ldrh	r3, [r7, #30]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1ea      	bne.n	8007918 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007944:	4618      	mov	r0, r3
 8007946:	372c      	adds	r7, #44	; 0x2c
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007950:	b480      	push	{r7}
 8007952:	b085      	sub	sp, #20
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	4013      	ands	r3, r2
 8007966:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007968:	68fb      	ldr	r3, [r7, #12]
}
 800796a:	4618      	mov	r0, r3
 800796c:	3714      	adds	r7, #20
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr

08007976 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007976:	b480      	push	{r7}
 8007978:	b083      	sub	sp, #12
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	695b      	ldr	r3, [r3, #20]
 8007982:	f003 0301 	and.w	r3, r3, #1
}
 8007986:	4618      	mov	r0, r3
 8007988:	370c      	adds	r7, #12
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr
	...

08007994 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007994:	b480      	push	{r7}
 8007996:	b085      	sub	sp, #20
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800799c:	2300      	movs	r3, #0
 800799e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	3301      	adds	r3, #1
 80079a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	4a13      	ldr	r2, [pc, #76]	; (80079f8 <USB_CoreReset+0x64>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d901      	bls.n	80079b2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80079ae:	2303      	movs	r3, #3
 80079b0:	e01b      	b.n	80079ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	daf2      	bge.n	80079a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	f043 0201 	orr.w	r2, r3, #1
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	3301      	adds	r3, #1
 80079ce:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	4a09      	ldr	r2, [pc, #36]	; (80079f8 <USB_CoreReset+0x64>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d901      	bls.n	80079dc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80079d8:	2303      	movs	r3, #3
 80079da:	e006      	b.n	80079ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	f003 0301 	and.w	r3, r3, #1
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d0f0      	beq.n	80079ca <USB_CoreReset+0x36>

  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	00030d40 	.word	0x00030d40

080079fc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80079fc:	b084      	sub	sp, #16
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b086      	sub	sp, #24
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
 8007a06:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007a0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	2300      	movs	r3, #0
 8007a20:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a26:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a32:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a3e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d018      	beq.n	8007a84 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d10a      	bne.n	8007a6e <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007a66:	f043 0304 	orr.w	r3, r3, #4
 8007a6a:	6013      	str	r3, [r2, #0]
 8007a6c:	e014      	b.n	8007a98 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007a7c:	f023 0304 	bic.w	r3, r3, #4
 8007a80:	6013      	str	r3, [r2, #0]
 8007a82:	e009      	b.n	8007a98 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007a92:	f023 0304 	bic.w	r3, r3, #4
 8007a96:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007a98:	2110      	movs	r1, #16
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f7ff fe5e 	bl	800775c <USB_FlushTxFifo>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d001      	beq.n	8007aaa <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f7ff fe8a 	bl	80077c4 <USB_FlushRxFifo>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d001      	beq.n	8007aba <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007aba:	2300      	movs	r3, #0
 8007abc:	613b      	str	r3, [r7, #16]
 8007abe:	e015      	b.n	8007aec <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	015a      	lsls	r2, r3, #5
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	4413      	add	r3, r2
 8007ac8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007acc:	461a      	mov	r2, r3
 8007ace:	f04f 33ff 	mov.w	r3, #4294967295
 8007ad2:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	015a      	lsls	r2, r3, #5
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	4413      	add	r3, r2
 8007adc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	3301      	adds	r3, #1
 8007aea:	613b      	str	r3, [r7, #16]
 8007aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aee:	693a      	ldr	r2, [r7, #16]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d3e5      	bcc.n	8007ac0 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f04f 32ff 	mov.w	r2, #4294967295
 8007b00:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d00b      	beq.n	8007b26 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b14:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a13      	ldr	r2, [pc, #76]	; (8007b68 <USB_HostInit+0x16c>)
 8007b1a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a13      	ldr	r2, [pc, #76]	; (8007b6c <USB_HostInit+0x170>)
 8007b20:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007b24:	e009      	b.n	8007b3a <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2280      	movs	r2, #128	; 0x80
 8007b2a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a10      	ldr	r2, [pc, #64]	; (8007b70 <USB_HostInit+0x174>)
 8007b30:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a0f      	ldr	r2, [pc, #60]	; (8007b74 <USB_HostInit+0x178>)
 8007b36:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d105      	bne.n	8007b4c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	699b      	ldr	r3, [r3, #24]
 8007b44:	f043 0210 	orr.w	r2, r3, #16
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	699a      	ldr	r2, [r3, #24]
 8007b50:	4b09      	ldr	r3, [pc, #36]	; (8007b78 <USB_HostInit+0x17c>)
 8007b52:	4313      	orrs	r3, r2
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007b58:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3718      	adds	r7, #24
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b64:	b004      	add	sp, #16
 8007b66:	4770      	bx	lr
 8007b68:	01000200 	.word	0x01000200
 8007b6c:	00e00300 	.word	0x00e00300
 8007b70:	00600080 	.word	0x00600080
 8007b74:	004000e0 	.word	0x004000e0
 8007b78:	a3200008 	.word	0xa3200008

08007b7c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b085      	sub	sp, #20
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	460b      	mov	r3, r1
 8007b86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b9a:	f023 0303 	bic.w	r3, r3, #3
 8007b9e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	78fb      	ldrb	r3, [r7, #3]
 8007baa:	f003 0303 	and.w	r3, r3, #3
 8007bae:	68f9      	ldr	r1, [r7, #12]
 8007bb0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007bb8:	78fb      	ldrb	r3, [r7, #3]
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d107      	bne.n	8007bce <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007bca:	6053      	str	r3, [r2, #4]
 8007bcc:	e009      	b.n	8007be2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007bce:	78fb      	ldrb	r3, [r7, #3]
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	d106      	bne.n	8007be2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007bda:	461a      	mov	r2, r3
 8007bdc:	f241 7370 	movw	r3, #6000	; 0x1770
 8007be0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3714      	adds	r7, #20
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007c10:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	68fa      	ldr	r2, [r7, #12]
 8007c16:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c1e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007c20:	2064      	movs	r0, #100	; 0x64
 8007c22:	f7fa f9ff 	bl	8002024 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007c2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c32:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007c34:	200a      	movs	r0, #10
 8007c36:	f7fa f9f5 	bl	8002024 <HAL_Delay>

  return HAL_OK;
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3710      	adds	r7, #16
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007c54:	2300      	movs	r3, #0
 8007c56:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007c68:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d109      	bne.n	8007c88 <USB_DriveVbus+0x44>
 8007c74:	78fb      	ldrb	r3, [r7, #3]
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d106      	bne.n	8007c88 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	68fa      	ldr	r2, [r7, #12]
 8007c7e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007c82:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007c86:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007c8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c92:	d109      	bne.n	8007ca8 <USB_DriveVbus+0x64>
 8007c94:	78fb      	ldrb	r3, [r7, #3]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d106      	bne.n	8007ca8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007ca2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ca6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3714      	adds	r7, #20
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	b085      	sub	sp, #20
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	0c5b      	lsrs	r3, r3, #17
 8007cd4:	f003 0303 	and.w	r3, r3, #3
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3714      	adds	r7, #20
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	b29b      	uxth	r3, r3
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3714      	adds	r7, #20
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
	...

08007d08 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b088      	sub	sp, #32
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	4608      	mov	r0, r1
 8007d12:	4611      	mov	r1, r2
 8007d14:	461a      	mov	r2, r3
 8007d16:	4603      	mov	r3, r0
 8007d18:	70fb      	strb	r3, [r7, #3]
 8007d1a:	460b      	mov	r3, r1
 8007d1c:	70bb      	strb	r3, [r7, #2]
 8007d1e:	4613      	mov	r3, r2
 8007d20:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007d22:	2300      	movs	r3, #0
 8007d24:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8007d2a:	78fb      	ldrb	r3, [r7, #3]
 8007d2c:	015a      	lsls	r2, r3, #5
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	4413      	add	r3, r2
 8007d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d36:	461a      	mov	r2, r3
 8007d38:	f04f 33ff 	mov.w	r3, #4294967295
 8007d3c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007d3e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007d42:	2b03      	cmp	r3, #3
 8007d44:	d87e      	bhi.n	8007e44 <USB_HC_Init+0x13c>
 8007d46:	a201      	add	r2, pc, #4	; (adr r2, 8007d4c <USB_HC_Init+0x44>)
 8007d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d4c:	08007d5d 	.word	0x08007d5d
 8007d50:	08007e07 	.word	0x08007e07
 8007d54:	08007d5d 	.word	0x08007d5d
 8007d58:	08007dc9 	.word	0x08007dc9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007d5c:	78fb      	ldrb	r3, [r7, #3]
 8007d5e:	015a      	lsls	r2, r3, #5
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	4413      	add	r3, r2
 8007d64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d68:	461a      	mov	r2, r3
 8007d6a:	f240 439d 	movw	r3, #1181	; 0x49d
 8007d6e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007d70:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	da10      	bge.n	8007d9a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007d78:	78fb      	ldrb	r3, [r7, #3]
 8007d7a:	015a      	lsls	r2, r3, #5
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	4413      	add	r3, r2
 8007d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	78fa      	ldrb	r2, [r7, #3]
 8007d88:	0151      	lsls	r1, r2, #5
 8007d8a:	693a      	ldr	r2, [r7, #16]
 8007d8c:	440a      	add	r2, r1
 8007d8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d96:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8007d98:	e057      	b.n	8007e4a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d051      	beq.n	8007e4a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007da6:	78fb      	ldrb	r3, [r7, #3]
 8007da8:	015a      	lsls	r2, r3, #5
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	4413      	add	r3, r2
 8007dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	78fa      	ldrb	r2, [r7, #3]
 8007db6:	0151      	lsls	r1, r2, #5
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	440a      	add	r2, r1
 8007dbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007dc0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007dc4:	60d3      	str	r3, [r2, #12]
      break;
 8007dc6:	e040      	b.n	8007e4a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007dc8:	78fb      	ldrb	r3, [r7, #3]
 8007dca:	015a      	lsls	r2, r3, #5
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	4413      	add	r3, r2
 8007dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	f240 639d 	movw	r3, #1693	; 0x69d
 8007dda:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007ddc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	da34      	bge.n	8007e4e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007de4:	78fb      	ldrb	r3, [r7, #3]
 8007de6:	015a      	lsls	r2, r3, #5
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	4413      	add	r3, r2
 8007dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	78fa      	ldrb	r2, [r7, #3]
 8007df4:	0151      	lsls	r1, r2, #5
 8007df6:	693a      	ldr	r2, [r7, #16]
 8007df8:	440a      	add	r2, r1
 8007dfa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007dfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e02:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007e04:	e023      	b.n	8007e4e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007e06:	78fb      	ldrb	r3, [r7, #3]
 8007e08:	015a      	lsls	r2, r3, #5
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	4413      	add	r3, r2
 8007e0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e12:	461a      	mov	r2, r3
 8007e14:	f240 2325 	movw	r3, #549	; 0x225
 8007e18:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007e1a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	da17      	bge.n	8007e52 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007e22:	78fb      	ldrb	r3, [r7, #3]
 8007e24:	015a      	lsls	r2, r3, #5
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	78fa      	ldrb	r2, [r7, #3]
 8007e32:	0151      	lsls	r1, r2, #5
 8007e34:	693a      	ldr	r2, [r7, #16]
 8007e36:	440a      	add	r2, r1
 8007e38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e3c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007e40:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007e42:	e006      	b.n	8007e52 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	77fb      	strb	r3, [r7, #31]
      break;
 8007e48:	e004      	b.n	8007e54 <USB_HC_Init+0x14c>
      break;
 8007e4a:	bf00      	nop
 8007e4c:	e002      	b.n	8007e54 <USB_HC_Init+0x14c>
      break;
 8007e4e:	bf00      	nop
 8007e50:	e000      	b.n	8007e54 <USB_HC_Init+0x14c>
      break;
 8007e52:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007e54:	78fb      	ldrb	r3, [r7, #3]
 8007e56:	015a      	lsls	r2, r3, #5
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	4413      	add	r3, r2
 8007e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	78fa      	ldrb	r2, [r7, #3]
 8007e64:	0151      	lsls	r1, r2, #5
 8007e66:	693a      	ldr	r2, [r7, #16]
 8007e68:	440a      	add	r2, r1
 8007e6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e6e:	f043 0302 	orr.w	r3, r3, #2
 8007e72:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007e7a:	699a      	ldr	r2, [r3, #24]
 8007e7c:	78fb      	ldrb	r3, [r7, #3]
 8007e7e:	f003 030f 	and.w	r3, r3, #15
 8007e82:	2101      	movs	r1, #1
 8007e84:	fa01 f303 	lsl.w	r3, r1, r3
 8007e88:	6939      	ldr	r1, [r7, #16]
 8007e8a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007e9e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	da03      	bge.n	8007eae <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007eaa:	61bb      	str	r3, [r7, #24]
 8007eac:	e001      	b.n	8007eb2 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f7ff feff 	bl	8007cb6 <USB_GetHostSpeed>
 8007eb8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007eba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d106      	bne.n	8007ed0 <USB_HC_Init+0x1c8>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d003      	beq.n	8007ed0 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007ec8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007ecc:	617b      	str	r3, [r7, #20]
 8007ece:	e001      	b.n	8007ed4 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007ed4:	787b      	ldrb	r3, [r7, #1]
 8007ed6:	059b      	lsls	r3, r3, #22
 8007ed8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007edc:	78bb      	ldrb	r3, [r7, #2]
 8007ede:	02db      	lsls	r3, r3, #11
 8007ee0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007ee4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007ee6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007eea:	049b      	lsls	r3, r3, #18
 8007eec:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007ef0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007ef2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007ef4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007ef8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007efe:	78fb      	ldrb	r3, [r7, #3]
 8007f00:	0159      	lsls	r1, r3, #5
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	440b      	add	r3, r1
 8007f06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f0a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007f10:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007f12:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007f16:	2b03      	cmp	r3, #3
 8007f18:	d003      	beq.n	8007f22 <USB_HC_Init+0x21a>
 8007f1a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d10f      	bne.n	8007f42 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007f22:	78fb      	ldrb	r3, [r7, #3]
 8007f24:	015a      	lsls	r2, r3, #5
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	4413      	add	r3, r2
 8007f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	78fa      	ldrb	r2, [r7, #3]
 8007f32:	0151      	lsls	r1, r2, #5
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	440a      	add	r2, r1
 8007f38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f3c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007f40:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007f42:	7ffb      	ldrb	r3, [r7, #31]
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3720      	adds	r7, #32
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b08c      	sub	sp, #48	; 0x30
 8007f50:	af02      	add	r7, sp, #8
 8007f52:	60f8      	str	r0, [r7, #12]
 8007f54:	60b9      	str	r1, [r7, #8]
 8007f56:	4613      	mov	r3, r2
 8007f58:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	785b      	ldrb	r3, [r3, #1]
 8007f62:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8007f64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f68:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d02d      	beq.n	8007fd2 <USB_HC_StartXfer+0x86>
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	791b      	ldrb	r3, [r3, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d129      	bne.n	8007fd2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8007f7e:	79fb      	ldrb	r3, [r7, #7]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d117      	bne.n	8007fb4 <USB_HC_StartXfer+0x68>
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	79db      	ldrb	r3, [r3, #7]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d003      	beq.n	8007f94 <USB_HC_StartXfer+0x48>
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	79db      	ldrb	r3, [r3, #7]
 8007f90:	2b02      	cmp	r3, #2
 8007f92:	d10f      	bne.n	8007fb4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007f94:	69fb      	ldr	r3, [r7, #28]
 8007f96:	015a      	lsls	r2, r3, #5
 8007f98:	6a3b      	ldr	r3, [r7, #32]
 8007f9a:	4413      	add	r3, r2
 8007f9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fa0:	68db      	ldr	r3, [r3, #12]
 8007fa2:	69fa      	ldr	r2, [r7, #28]
 8007fa4:	0151      	lsls	r1, r2, #5
 8007fa6:	6a3a      	ldr	r2, [r7, #32]
 8007fa8:	440a      	add	r2, r1
 8007faa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fb2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8007fb4:	79fb      	ldrb	r3, [r7, #7]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d10b      	bne.n	8007fd2 <USB_HC_StartXfer+0x86>
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	795b      	ldrb	r3, [r3, #5]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d107      	bne.n	8007fd2 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	785b      	ldrb	r3, [r3, #1]
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	68f8      	ldr	r0, [r7, #12]
 8007fca:	f000 fa0f 	bl	80083ec <USB_DoPing>
      return HAL_OK;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	e0f8      	b.n	80081c4 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	695b      	ldr	r3, [r3, #20]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d018      	beq.n	800800c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	695b      	ldr	r3, [r3, #20]
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	8912      	ldrh	r2, [r2, #8]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	68ba      	ldr	r2, [r7, #8]
 8007fe8:	8912      	ldrh	r2, [r2, #8]
 8007fea:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fee:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8007ff0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007ff2:	8b7b      	ldrh	r3, [r7, #26]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d90b      	bls.n	8008010 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8007ff8:	8b7b      	ldrh	r3, [r7, #26]
 8007ffa:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007ffc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007ffe:	68ba      	ldr	r2, [r7, #8]
 8008000:	8912      	ldrh	r2, [r2, #8]
 8008002:	fb03 f202 	mul.w	r2, r3, r2
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	611a      	str	r2, [r3, #16]
 800800a:	e001      	b.n	8008010 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800800c:	2301      	movs	r3, #1
 800800e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	78db      	ldrb	r3, [r3, #3]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d007      	beq.n	8008028 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008018:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800801a:	68ba      	ldr	r2, [r7, #8]
 800801c:	8912      	ldrh	r2, [r2, #8]
 800801e:	fb03 f202 	mul.w	r2, r3, r2
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	611a      	str	r2, [r3, #16]
 8008026:	e003      	b.n	8008030 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	695a      	ldr	r2, [r3, #20]
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008038:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800803a:	04d9      	lsls	r1, r3, #19
 800803c:	4b63      	ldr	r3, [pc, #396]	; (80081cc <USB_HC_StartXfer+0x280>)
 800803e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008040:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	7a9b      	ldrb	r3, [r3, #10]
 8008046:	075b      	lsls	r3, r3, #29
 8008048:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800804c:	69f9      	ldr	r1, [r7, #28]
 800804e:	0148      	lsls	r0, r1, #5
 8008050:	6a39      	ldr	r1, [r7, #32]
 8008052:	4401      	add	r1, r0
 8008054:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008058:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800805a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800805c:	79fb      	ldrb	r3, [r7, #7]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d009      	beq.n	8008076 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	68d9      	ldr	r1, [r3, #12]
 8008066:	69fb      	ldr	r3, [r7, #28]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	6a3b      	ldr	r3, [r7, #32]
 800806c:	4413      	add	r3, r2
 800806e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008072:	460a      	mov	r2, r1
 8008074:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008076:	6a3b      	ldr	r3, [r7, #32]
 8008078:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	f003 0301 	and.w	r3, r3, #1
 8008082:	2b00      	cmp	r3, #0
 8008084:	bf0c      	ite	eq
 8008086:	2301      	moveq	r3, #1
 8008088:	2300      	movne	r3, #0
 800808a:	b2db      	uxtb	r3, r3
 800808c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800808e:	69fb      	ldr	r3, [r7, #28]
 8008090:	015a      	lsls	r2, r3, #5
 8008092:	6a3b      	ldr	r3, [r7, #32]
 8008094:	4413      	add	r3, r2
 8008096:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	69fa      	ldr	r2, [r7, #28]
 800809e:	0151      	lsls	r1, r2, #5
 80080a0:	6a3a      	ldr	r2, [r7, #32]
 80080a2:	440a      	add	r2, r1
 80080a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80080a8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80080ac:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80080ae:	69fb      	ldr	r3, [r7, #28]
 80080b0:	015a      	lsls	r2, r3, #5
 80080b2:	6a3b      	ldr	r3, [r7, #32]
 80080b4:	4413      	add	r3, r2
 80080b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	7e7b      	ldrb	r3, [r7, #25]
 80080be:	075b      	lsls	r3, r3, #29
 80080c0:	69f9      	ldr	r1, [r7, #28]
 80080c2:	0148      	lsls	r0, r1, #5
 80080c4:	6a39      	ldr	r1, [r7, #32]
 80080c6:	4401      	add	r1, r0
 80080c8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80080cc:	4313      	orrs	r3, r2
 80080ce:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	015a      	lsls	r2, r3, #5
 80080d4:	6a3b      	ldr	r3, [r7, #32]
 80080d6:	4413      	add	r3, r2
 80080d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80080e6:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	78db      	ldrb	r3, [r3, #3]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d004      	beq.n	80080fa <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080f6:	613b      	str	r3, [r7, #16]
 80080f8:	e003      	b.n	8008102 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008100:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008108:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	015a      	lsls	r2, r3, #5
 800810e:	6a3b      	ldr	r3, [r7, #32]
 8008110:	4413      	add	r3, r2
 8008112:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008116:	461a      	mov	r2, r3
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800811c:	79fb      	ldrb	r3, [r7, #7]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d001      	beq.n	8008126 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008122:	2300      	movs	r3, #0
 8008124:	e04e      	b.n	80081c4 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	78db      	ldrb	r3, [r3, #3]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d149      	bne.n	80081c2 <USB_HC_StartXfer+0x276>
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	695b      	ldr	r3, [r3, #20]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d045      	beq.n	80081c2 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	79db      	ldrb	r3, [r3, #7]
 800813a:	2b03      	cmp	r3, #3
 800813c:	d830      	bhi.n	80081a0 <USB_HC_StartXfer+0x254>
 800813e:	a201      	add	r2, pc, #4	; (adr r2, 8008144 <USB_HC_StartXfer+0x1f8>)
 8008140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008144:	08008155 	.word	0x08008155
 8008148:	08008179 	.word	0x08008179
 800814c:	08008155 	.word	0x08008155
 8008150:	08008179 	.word	0x08008179
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	695b      	ldr	r3, [r3, #20]
 8008158:	3303      	adds	r3, #3
 800815a:	089b      	lsrs	r3, r3, #2
 800815c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800815e:	8afa      	ldrh	r2, [r7, #22]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008164:	b29b      	uxth	r3, r3
 8008166:	429a      	cmp	r2, r3
 8008168:	d91c      	bls.n	80081a4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	699b      	ldr	r3, [r3, #24]
 800816e:	f043 0220 	orr.w	r2, r3, #32
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	619a      	str	r2, [r3, #24]
        }
        break;
 8008176:	e015      	b.n	80081a4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	695b      	ldr	r3, [r3, #20]
 800817c:	3303      	adds	r3, #3
 800817e:	089b      	lsrs	r3, r3, #2
 8008180:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008182:	8afa      	ldrh	r2, [r7, #22]
 8008184:	6a3b      	ldr	r3, [r7, #32]
 8008186:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	b29b      	uxth	r3, r3
 800818e:	429a      	cmp	r2, r3
 8008190:	d90a      	bls.n	80081a8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	619a      	str	r2, [r3, #24]
        }
        break;
 800819e:	e003      	b.n	80081a8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80081a0:	bf00      	nop
 80081a2:	e002      	b.n	80081aa <USB_HC_StartXfer+0x25e>
        break;
 80081a4:	bf00      	nop
 80081a6:	e000      	b.n	80081aa <USB_HC_StartXfer+0x25e>
        break;
 80081a8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	68d9      	ldr	r1, [r3, #12]
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	785a      	ldrb	r2, [r3, #1]
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	695b      	ldr	r3, [r3, #20]
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	2000      	movs	r0, #0
 80081ba:	9000      	str	r0, [sp, #0]
 80081bc:	68f8      	ldr	r0, [r7, #12]
 80081be:	f7ff fb31 	bl	8007824 <USB_WritePacket>
  }

  return HAL_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3728      	adds	r7, #40	; 0x28
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	1ff80000 	.word	0x1ff80000

080081d0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b085      	sub	sp, #20
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081e2:	695b      	ldr	r3, [r3, #20]
 80081e4:	b29b      	uxth	r3, r3
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3714      	adds	r7, #20
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr

080081f2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80081f2:	b480      	push	{r7}
 80081f4:	b089      	sub	sp, #36	; 0x24
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
 80081fa:	460b      	mov	r3, r1
 80081fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008202:	78fb      	ldrb	r3, [r7, #3]
 8008204:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008206:	2300      	movs	r3, #0
 8008208:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	015a      	lsls	r2, r3, #5
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	4413      	add	r3, r2
 8008212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	0c9b      	lsrs	r3, r3, #18
 800821a:	f003 0303 	and.w	r3, r3, #3
 800821e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	015a      	lsls	r2, r3, #5
 8008224:	69fb      	ldr	r3, [r7, #28]
 8008226:	4413      	add	r3, r2
 8008228:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	0fdb      	lsrs	r3, r3, #31
 8008230:	f003 0301 	and.w	r3, r3, #1
 8008234:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	f003 0320 	and.w	r3, r3, #32
 800823e:	2b20      	cmp	r3, #32
 8008240:	d104      	bne.n	800824c <USB_HC_Halt+0x5a>
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d101      	bne.n	800824c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8008248:	2300      	movs	r3, #0
 800824a:	e0c8      	b.n	80083de <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d002      	beq.n	8008258 <USB_HC_Halt+0x66>
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	2b02      	cmp	r3, #2
 8008256:	d163      	bne.n	8008320 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	015a      	lsls	r2, r3, #5
 800825c:	69fb      	ldr	r3, [r7, #28]
 800825e:	4413      	add	r3, r2
 8008260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	69ba      	ldr	r2, [r7, #24]
 8008268:	0151      	lsls	r1, r2, #5
 800826a:	69fa      	ldr	r2, [r7, #28]
 800826c:	440a      	add	r2, r1
 800826e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008272:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008276:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	f003 0320 	and.w	r3, r3, #32
 8008280:	2b00      	cmp	r3, #0
 8008282:	f040 80ab 	bne.w	80083dc <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800828a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800828e:	2b00      	cmp	r3, #0
 8008290:	d133      	bne.n	80082fa <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	015a      	lsls	r2, r3, #5
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	4413      	add	r3, r2
 800829a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	69ba      	ldr	r2, [r7, #24]
 80082a2:	0151      	lsls	r1, r2, #5
 80082a4:	69fa      	ldr	r2, [r7, #28]
 80082a6:	440a      	add	r2, r1
 80082a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80082ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80082b0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	015a      	lsls	r2, r3, #5
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	4413      	add	r3, r2
 80082ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	69ba      	ldr	r2, [r7, #24]
 80082c2:	0151      	lsls	r1, r2, #5
 80082c4:	69fa      	ldr	r2, [r7, #28]
 80082c6:	440a      	add	r2, r1
 80082c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80082cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80082d0:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	3301      	adds	r3, #1
 80082d6:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80082de:	d81d      	bhi.n	800831c <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80082e0:	69bb      	ldr	r3, [r7, #24]
 80082e2:	015a      	lsls	r2, r3, #5
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	4413      	add	r3, r2
 80082e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80082f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80082f6:	d0ec      	beq.n	80082d2 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80082f8:	e070      	b.n	80083dc <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	015a      	lsls	r2, r3, #5
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	4413      	add	r3, r2
 8008302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	69ba      	ldr	r2, [r7, #24]
 800830a:	0151      	lsls	r1, r2, #5
 800830c:	69fa      	ldr	r2, [r7, #28]
 800830e:	440a      	add	r2, r1
 8008310:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008314:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008318:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800831a:	e05f      	b.n	80083dc <USB_HC_Halt+0x1ea>
            break;
 800831c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800831e:	e05d      	b.n	80083dc <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	015a      	lsls	r2, r3, #5
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	4413      	add	r3, r2
 8008328:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	69ba      	ldr	r2, [r7, #24]
 8008330:	0151      	lsls	r1, r2, #5
 8008332:	69fa      	ldr	r2, [r7, #28]
 8008334:	440a      	add	r2, r1
 8008336:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800833a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800833e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008340:	69fb      	ldr	r3, [r7, #28]
 8008342:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800834c:	2b00      	cmp	r3, #0
 800834e:	d133      	bne.n	80083b8 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008350:	69bb      	ldr	r3, [r7, #24]
 8008352:	015a      	lsls	r2, r3, #5
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	4413      	add	r3, r2
 8008358:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	69ba      	ldr	r2, [r7, #24]
 8008360:	0151      	lsls	r1, r2, #5
 8008362:	69fa      	ldr	r2, [r7, #28]
 8008364:	440a      	add	r2, r1
 8008366:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800836a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800836e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008370:	69bb      	ldr	r3, [r7, #24]
 8008372:	015a      	lsls	r2, r3, #5
 8008374:	69fb      	ldr	r3, [r7, #28]
 8008376:	4413      	add	r3, r2
 8008378:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	69ba      	ldr	r2, [r7, #24]
 8008380:	0151      	lsls	r1, r2, #5
 8008382:	69fa      	ldr	r2, [r7, #28]
 8008384:	440a      	add	r2, r1
 8008386:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800838a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800838e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	3301      	adds	r3, #1
 8008394:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800839c:	d81d      	bhi.n	80083da <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	015a      	lsls	r2, r3, #5
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	4413      	add	r3, r2
 80083a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80083b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80083b4:	d0ec      	beq.n	8008390 <USB_HC_Halt+0x19e>
 80083b6:	e011      	b.n	80083dc <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80083b8:	69bb      	ldr	r3, [r7, #24]
 80083ba:	015a      	lsls	r2, r3, #5
 80083bc:	69fb      	ldr	r3, [r7, #28]
 80083be:	4413      	add	r3, r2
 80083c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69ba      	ldr	r2, [r7, #24]
 80083c8:	0151      	lsls	r1, r2, #5
 80083ca:	69fa      	ldr	r2, [r7, #28]
 80083cc:	440a      	add	r2, r1
 80083ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80083d6:	6013      	str	r3, [r2, #0]
 80083d8:	e000      	b.n	80083dc <USB_HC_Halt+0x1ea>
          break;
 80083da:	bf00      	nop
    }
  }

  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3724      	adds	r7, #36	; 0x24
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr
	...

080083ec <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b087      	sub	sp, #28
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	460b      	mov	r3, r1
 80083f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80083fc:	78fb      	ldrb	r3, [r7, #3]
 80083fe:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008400:	2301      	movs	r3, #1
 8008402:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	04da      	lsls	r2, r3, #19
 8008408:	4b15      	ldr	r3, [pc, #84]	; (8008460 <USB_DoPing+0x74>)
 800840a:	4013      	ands	r3, r2
 800840c:	693a      	ldr	r2, [r7, #16]
 800840e:	0151      	lsls	r1, r2, #5
 8008410:	697a      	ldr	r2, [r7, #20]
 8008412:	440a      	add	r2, r1
 8008414:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008418:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800841c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	015a      	lsls	r2, r3, #5
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	4413      	add	r3, r2
 8008426:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008434:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800843c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	015a      	lsls	r2, r3, #5
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	4413      	add	r3, r2
 8008446:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800844a:	461a      	mov	r2, r3
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008450:	2300      	movs	r3, #0
}
 8008452:	4618      	mov	r0, r3
 8008454:	371c      	adds	r7, #28
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop
 8008460:	1ff80000 	.word	0x1ff80000

08008464 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b088      	sub	sp, #32
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800846c:	2300      	movs	r3, #0
 800846e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008474:	2300      	movs	r3, #0
 8008476:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f7ff f911 	bl	80076a0 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800847e:	2110      	movs	r1, #16
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f7ff f96b 	bl	800775c <USB_FlushTxFifo>
 8008486:	4603      	mov	r3, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d001      	beq.n	8008490 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800848c:	2301      	movs	r3, #1
 800848e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f7ff f997 	bl	80077c4 <USB_FlushRxFifo>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800849c:	2301      	movs	r3, #1
 800849e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80084a0:	2300      	movs	r3, #0
 80084a2:	61bb      	str	r3, [r7, #24]
 80084a4:	e01f      	b.n	80084e6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80084a6:	69bb      	ldr	r3, [r7, #24]
 80084a8:	015a      	lsls	r2, r3, #5
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80084bc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084c4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80084cc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	015a      	lsls	r2, r3, #5
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	4413      	add	r3, r2
 80084d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084da:	461a      	mov	r2, r3
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80084e0:	69bb      	ldr	r3, [r7, #24]
 80084e2:	3301      	adds	r3, #1
 80084e4:	61bb      	str	r3, [r7, #24]
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	2b0f      	cmp	r3, #15
 80084ea:	d9dc      	bls.n	80084a6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80084ec:	2300      	movs	r3, #0
 80084ee:	61bb      	str	r3, [r7, #24]
 80084f0:	e034      	b.n	800855c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	015a      	lsls	r2, r3, #5
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	4413      	add	r3, r2
 80084fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008508:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008510:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008518:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	015a      	lsls	r2, r3, #5
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	4413      	add	r3, r2
 8008522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008526:	461a      	mov	r2, r3
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	3301      	adds	r3, #1
 8008530:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008538:	d80c      	bhi.n	8008554 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	015a      	lsls	r2, r3, #5
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	4413      	add	r3, r2
 8008542:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800854c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008550:	d0ec      	beq.n	800852c <USB_StopHost+0xc8>
 8008552:	e000      	b.n	8008556 <USB_StopHost+0xf2>
        break;
 8008554:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	3301      	adds	r3, #1
 800855a:	61bb      	str	r3, [r7, #24]
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	2b0f      	cmp	r3, #15
 8008560:	d9c7      	bls.n	80084f2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008568:	461a      	mov	r2, r3
 800856a:	f04f 33ff 	mov.w	r3, #4294967295
 800856e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f04f 32ff 	mov.w	r2, #4294967295
 8008576:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f7ff f880 	bl	800767e <USB_EnableGlobalInt>

  return ret;
 800857e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008580:	4618      	mov	r0, r3
 8008582:	3720      	adds	r7, #32
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800858c:	4904      	ldr	r1, [pc, #16]	; (80085a0 <MX_FATFS_Init+0x18>)
 800858e:	4805      	ldr	r0, [pc, #20]	; (80085a4 <MX_FATFS_Init+0x1c>)
 8008590:	f006 fb36 	bl	800ec00 <FATFS_LinkDriver>
 8008594:	4603      	mov	r3, r0
 8008596:	461a      	mov	r2, r3
 8008598:	4b03      	ldr	r3, [pc, #12]	; (80085a8 <MX_FATFS_Init+0x20>)
 800859a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800859c:	bf00      	nop
 800859e:	bd80      	pop	{r7, pc}
 80085a0:	20001940 	.word	0x20001940
 80085a4:	0800f7f8 	.word	0x0800f7f8
 80085a8:	2000193c 	.word	0x2000193c

080085ac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80085ac:	b480      	push	{r7}
 80085ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80085b0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	4603      	mov	r3, r0
 80085c4:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 80085c6:	2300      	movs	r3, #0
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	370c      	adds	r7, #12
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	4603      	mov	r3, r0
 80085dc:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 80085e2:	79fb      	ldrb	r3, [r7, #7]
 80085e4:	4619      	mov	r1, r3
 80085e6:	4808      	ldr	r0, [pc, #32]	; (8008608 <USBH_status+0x34>)
 80085e8:	f000 fe32 	bl	8009250 <USBH_MSC_UnitIsReady>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d002      	beq.n	80085f8 <USBH_status+0x24>
  {
    res = RES_OK;
 80085f2:	2300      	movs	r3, #0
 80085f4:	73fb      	strb	r3, [r7, #15]
 80085f6:	e001      	b.n	80085fc <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 80085fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3710      	adds	r7, #16
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	20001dac 	.word	0x20001dac

0800860c <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b094      	sub	sp, #80	; 0x50
 8008610:	af02      	add	r7, sp, #8
 8008612:	60b9      	str	r1, [r7, #8]
 8008614:	607a      	str	r2, [r7, #4]
 8008616:	603b      	str	r3, [r7, #0]
 8008618:	4603      	mov	r3, r0
 800861a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 8008622:	7bf9      	ldrb	r1, [r7, #15]
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	4813      	ldr	r0, [pc, #76]	; (800867c <USBH_read+0x70>)
 800862e:	f000 fe59 	bl	80092e4 <USBH_MSC_Read>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d103      	bne.n	8008640 <USBH_read+0x34>
  {
    res = RES_OK;
 8008638:	2300      	movs	r3, #0
 800863a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800863e:	e017      	b.n	8008670 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8008640:	f107 0210 	add.w	r2, r7, #16
 8008644:	7bfb      	ldrb	r3, [r7, #15]
 8008646:	4619      	mov	r1, r3
 8008648:	480c      	ldr	r0, [pc, #48]	; (800867c <USBH_read+0x70>)
 800864a:	f000 fe27 	bl	800929c <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800864e:	7f7b      	ldrb	r3, [r7, #29]
 8008650:	2b3a      	cmp	r3, #58	; 0x3a
 8008652:	d005      	beq.n	8008660 <USBH_read+0x54>
 8008654:	2b3a      	cmp	r3, #58	; 0x3a
 8008656:	dc07      	bgt.n	8008668 <USBH_read+0x5c>
 8008658:	2b04      	cmp	r3, #4
 800865a:	d001      	beq.n	8008660 <USBH_read+0x54>
 800865c:	2b28      	cmp	r3, #40	; 0x28
 800865e:	d103      	bne.n	8008668 <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 8008660:	2303      	movs	r3, #3
 8008662:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8008666:	e003      	b.n	8008670 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 8008668:	2301      	movs	r3, #1
 800866a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800866e:	bf00      	nop
    }
  }

  return res;
 8008670:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8008674:	4618      	mov	r0, r3
 8008676:	3748      	adds	r7, #72	; 0x48
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}
 800867c:	20001dac 	.word	0x20001dac

08008680 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b094      	sub	sp, #80	; 0x50
 8008684:	af02      	add	r7, sp, #8
 8008686:	60b9      	str	r1, [r7, #8]
 8008688:	607a      	str	r2, [r7, #4]
 800868a:	603b      	str	r3, [r7, #0]
 800868c:	4603      	mov	r3, r0
 800868e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008690:	2301      	movs	r3, #1
 8008692:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 8008696:	7bf9      	ldrb	r1, [r7, #15]
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	9300      	str	r3, [sp, #0]
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	4817      	ldr	r0, [pc, #92]	; (8008700 <USBH_write+0x80>)
 80086a2:	f000 fe88 	bl	80093b6 <USBH_MSC_Write>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d103      	bne.n	80086b4 <USBH_write+0x34>
  {
    res = RES_OK;
 80086ac:	2300      	movs	r3, #0
 80086ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80086b2:	e01f      	b.n	80086f4 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 80086b4:	f107 0210 	add.w	r2, r7, #16
 80086b8:	7bfb      	ldrb	r3, [r7, #15]
 80086ba:	4619      	mov	r1, r3
 80086bc:	4810      	ldr	r0, [pc, #64]	; (8008700 <USBH_write+0x80>)
 80086be:	f000 fded 	bl	800929c <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 80086c2:	7f7b      	ldrb	r3, [r7, #29]
 80086c4:	2b3a      	cmp	r3, #58	; 0x3a
 80086c6:	d00d      	beq.n	80086e4 <USBH_write+0x64>
 80086c8:	2b3a      	cmp	r3, #58	; 0x3a
 80086ca:	dc0f      	bgt.n	80086ec <USBH_write+0x6c>
 80086cc:	2b28      	cmp	r3, #40	; 0x28
 80086ce:	d009      	beq.n	80086e4 <USBH_write+0x64>
 80086d0:	2b28      	cmp	r3, #40	; 0x28
 80086d2:	dc0b      	bgt.n	80086ec <USBH_write+0x6c>
 80086d4:	2b04      	cmp	r3, #4
 80086d6:	d005      	beq.n	80086e4 <USBH_write+0x64>
 80086d8:	2b27      	cmp	r3, #39	; 0x27
 80086da:	d107      	bne.n	80086ec <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 80086dc:	2302      	movs	r3, #2
 80086de:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80086e2:	e007      	b.n	80086f4 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 80086e4:	2303      	movs	r3, #3
 80086e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80086ea:	e003      	b.n	80086f4 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80086f2:	bf00      	nop
    }
  }

  return res;
 80086f4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3748      	adds	r7, #72	; 0x48
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}
 8008700:	20001dac 	.word	0x20001dac

08008704 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b090      	sub	sp, #64	; 0x40
 8008708:	af00      	add	r7, sp, #0
 800870a:	4603      	mov	r3, r0
 800870c:	603a      	str	r2, [r7, #0]
 800870e:	71fb      	strb	r3, [r7, #7]
 8008710:	460b      	mov	r3, r1
 8008712:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008714:	2301      	movs	r3, #1
 8008716:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800871a:	79bb      	ldrb	r3, [r7, #6]
 800871c:	2b03      	cmp	r3, #3
 800871e:	d852      	bhi.n	80087c6 <USBH_ioctl+0xc2>
 8008720:	a201      	add	r2, pc, #4	; (adr r2, 8008728 <USBH_ioctl+0x24>)
 8008722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008726:	bf00      	nop
 8008728:	08008739 	.word	0x08008739
 800872c:	08008741 	.word	0x08008741
 8008730:	0800876b 	.word	0x0800876b
 8008734:	08008797 	.word	0x08008797
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8008738:	2300      	movs	r3, #0
 800873a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800873e:	e045      	b.n	80087cc <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8008740:	f107 0208 	add.w	r2, r7, #8
 8008744:	79fb      	ldrb	r3, [r7, #7]
 8008746:	4619      	mov	r1, r3
 8008748:	4823      	ldr	r0, [pc, #140]	; (80087d8 <USBH_ioctl+0xd4>)
 800874a:	f000 fda7 	bl	800929c <USBH_MSC_GetLUNInfo>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d106      	bne.n	8008762 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800875a:	2300      	movs	r3, #0
 800875c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8008760:	e034      	b.n	80087cc <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8008762:	2301      	movs	r3, #1
 8008764:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8008768:	e030      	b.n	80087cc <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800876a:	f107 0208 	add.w	r2, r7, #8
 800876e:	79fb      	ldrb	r3, [r7, #7]
 8008770:	4619      	mov	r1, r3
 8008772:	4819      	ldr	r0, [pc, #100]	; (80087d8 <USBH_ioctl+0xd4>)
 8008774:	f000 fd92 	bl	800929c <USBH_MSC_GetLUNInfo>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d107      	bne.n	800878e <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800877e:	8a3b      	ldrh	r3, [r7, #16]
 8008780:	461a      	mov	r2, r3
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8008786:	2300      	movs	r3, #0
 8008788:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800878c:	e01e      	b.n	80087cc <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8008794:	e01a      	b.n	80087cc <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8008796:	f107 0208 	add.w	r2, r7, #8
 800879a:	79fb      	ldrb	r3, [r7, #7]
 800879c:	4619      	mov	r1, r3
 800879e:	480e      	ldr	r0, [pc, #56]	; (80087d8 <USBH_ioctl+0xd4>)
 80087a0:	f000 fd7c 	bl	800929c <USBH_MSC_GetLUNInfo>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d109      	bne.n	80087be <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 80087aa:	8a3b      	ldrh	r3, [r7, #16]
 80087ac:	0a5b      	lsrs	r3, r3, #9
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	461a      	mov	r2, r3
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80087b6:	2300      	movs	r3, #0
 80087b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80087bc:	e006      	b.n	80087cc <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80087c4:	e002      	b.n	80087cc <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 80087c6:	2304      	movs	r3, #4
 80087c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 80087cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3740      	adds	r7, #64	; 0x40
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}
 80087d8:	20001dac 	.word	0x20001dac

080087dc <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80087dc:	b590      	push	{r4, r7, lr}
 80087de:	b089      	sub	sp, #36	; 0x24
 80087e0:	af04      	add	r7, sp, #16
 80087e2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80087ea:	7919      	ldrb	r1, [r3, #4]
 80087ec:	2350      	movs	r3, #80	; 0x50
 80087ee:	2206      	movs	r2, #6
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f001 fc6b 	bl	800a0cc <USBH_FindInterface>
 80087f6:	4603      	mov	r3, r0
 80087f8:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 80087fa:	7bfb      	ldrb	r3, [r7, #15]
 80087fc:	2bff      	cmp	r3, #255	; 0xff
 80087fe:	d002      	beq.n	8008806 <USBH_MSC_InterfaceInit+0x2a>
 8008800:	7bfb      	ldrb	r3, [r7, #15]
 8008802:	2b01      	cmp	r3, #1
 8008804:	d901      	bls.n	800880a <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008806:	2302      	movs	r3, #2
 8008808:	e106      	b.n	8008a18 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800880a:	7bfb      	ldrb	r3, [r7, #15]
 800880c:	4619      	mov	r1, r3
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f001 fc40 	bl	800a094 <USBH_SelectInterface>
 8008814:	4603      	mov	r3, r0
 8008816:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008818:	7bbb      	ldrb	r3, [r7, #14]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d001      	beq.n	8008822 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 800881e:	2302      	movs	r3, #2
 8008820:	e0fa      	b.n	8008a18 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008828:	f44f 7080 	mov.w	r0, #256	; 0x100
 800882c:	f006 fe20 	bl	800f470 <malloc>
 8008830:	4603      	mov	r3, r0
 8008832:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800883a:	69db      	ldr	r3, [r3, #28]
 800883c:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d101      	bne.n	8008848 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8008844:	2302      	movs	r3, #2
 8008846:	e0e7      	b.n	8008a18 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8008848:	f44f 7280 	mov.w	r2, #256	; 0x100
 800884c:	2100      	movs	r1, #0
 800884e:	68b8      	ldr	r0, [r7, #8]
 8008850:	f006 fe2c 	bl	800f4ac <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008854:	7bfb      	ldrb	r3, [r7, #15]
 8008856:	687a      	ldr	r2, [r7, #4]
 8008858:	211a      	movs	r1, #26
 800885a:	fb01 f303 	mul.w	r3, r1, r3
 800885e:	4413      	add	r3, r2
 8008860:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	b25b      	sxtb	r3, r3
 8008868:	2b00      	cmp	r3, #0
 800886a:	da16      	bge.n	800889a <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800886c:	7bfb      	ldrb	r3, [r7, #15]
 800886e:	687a      	ldr	r2, [r7, #4]
 8008870:	211a      	movs	r1, #26
 8008872:	fb01 f303 	mul.w	r3, r1, r3
 8008876:	4413      	add	r3, r2
 8008878:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800887c:	781a      	ldrb	r2, [r3, #0]
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008882:	7bfb      	ldrb	r3, [r7, #15]
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	211a      	movs	r1, #26
 8008888:	fb01 f303 	mul.w	r3, r1, r3
 800888c:	4413      	add	r3, r2
 800888e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008892:	881a      	ldrh	r2, [r3, #0]
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	815a      	strh	r2, [r3, #10]
 8008898:	e015      	b.n	80088c6 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800889a:	7bfb      	ldrb	r3, [r7, #15]
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	211a      	movs	r1, #26
 80088a0:	fb01 f303 	mul.w	r3, r1, r3
 80088a4:	4413      	add	r3, r2
 80088a6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80088aa:	781a      	ldrb	r2, [r3, #0]
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80088b0:	7bfb      	ldrb	r3, [r7, #15]
 80088b2:	687a      	ldr	r2, [r7, #4]
 80088b4:	211a      	movs	r1, #26
 80088b6:	fb01 f303 	mul.w	r3, r1, r3
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80088c0:	881a      	ldrh	r2, [r3, #0]
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80088c6:	7bfb      	ldrb	r3, [r7, #15]
 80088c8:	687a      	ldr	r2, [r7, #4]
 80088ca:	211a      	movs	r1, #26
 80088cc:	fb01 f303 	mul.w	r3, r1, r3
 80088d0:	4413      	add	r3, r2
 80088d2:	f203 3356 	addw	r3, r3, #854	; 0x356
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	b25b      	sxtb	r3, r3
 80088da:	2b00      	cmp	r3, #0
 80088dc:	da16      	bge.n	800890c <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 80088de:	7bfb      	ldrb	r3, [r7, #15]
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	211a      	movs	r1, #26
 80088e4:	fb01 f303 	mul.w	r3, r1, r3
 80088e8:	4413      	add	r3, r2
 80088ea:	f203 3356 	addw	r3, r3, #854	; 0x356
 80088ee:	781a      	ldrb	r2, [r3, #0]
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80088f4:	7bfb      	ldrb	r3, [r7, #15]
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	211a      	movs	r1, #26
 80088fa:	fb01 f303 	mul.w	r3, r1, r3
 80088fe:	4413      	add	r3, r2
 8008900:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008904:	881a      	ldrh	r2, [r3, #0]
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	815a      	strh	r2, [r3, #10]
 800890a:	e015      	b.n	8008938 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800890c:	7bfb      	ldrb	r3, [r7, #15]
 800890e:	687a      	ldr	r2, [r7, #4]
 8008910:	211a      	movs	r1, #26
 8008912:	fb01 f303 	mul.w	r3, r1, r3
 8008916:	4413      	add	r3, r2
 8008918:	f203 3356 	addw	r3, r3, #854	; 0x356
 800891c:	781a      	ldrb	r2, [r3, #0]
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008922:	7bfb      	ldrb	r3, [r7, #15]
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	211a      	movs	r1, #26
 8008928:	fb01 f303 	mul.w	r3, r1, r3
 800892c:	4413      	add	r3, r2
 800892e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008932:	881a      	ldrh	r2, [r3, #0]
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	2200      	movs	r2, #0
 800893c:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	2200      	movs	r2, #0
 8008942:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	2200      	movs	r2, #0
 8008948:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	799b      	ldrb	r3, [r3, #6]
 800894e:	4619      	mov	r1, r3
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f002 fed6 	bl	800b702 <USBH_AllocPipe>
 8008956:	4603      	mov	r3, r0
 8008958:	461a      	mov	r2, r3
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	79db      	ldrb	r3, [r3, #7]
 8008962:	4619      	mov	r1, r3
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f002 fecc 	bl	800b702 <USBH_AllocPipe>
 800896a:	4603      	mov	r3, r0
 800896c:	461a      	mov	r2, r3
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 fdc4 	bl	8009500 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	799b      	ldrb	r3, [r3, #6]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d01e      	beq.n	80089be <USBH_MSC_InterfaceInit+0x1e2>
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	891b      	ldrh	r3, [r3, #8]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d01a      	beq.n	80089be <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	7959      	ldrb	r1, [r3, #5]
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	7998      	ldrb	r0, [r3, #6]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800899c:	68ba      	ldr	r2, [r7, #8]
 800899e:	8912      	ldrh	r2, [r2, #8]
 80089a0:	9202      	str	r2, [sp, #8]
 80089a2:	2202      	movs	r2, #2
 80089a4:	9201      	str	r2, [sp, #4]
 80089a6:	9300      	str	r3, [sp, #0]
 80089a8:	4623      	mov	r3, r4
 80089aa:	4602      	mov	r2, r0
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f002 fe79 	bl	800b6a4 <USBH_OpenPipe>
 80089b2:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	79db      	ldrb	r3, [r3, #7]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d02c      	beq.n	8008a16 <USBH_MSC_InterfaceInit+0x23a>
 80089bc:	e001      	b.n	80089c2 <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 80089be:	2303      	movs	r3, #3
 80089c0:	e02a      	b.n	8008a18 <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	895b      	ldrh	r3, [r3, #10]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d025      	beq.n	8008a16 <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	7919      	ldrb	r1, [r3, #4]
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	79d8      	ldrb	r0, [r3, #7]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80089de:	68ba      	ldr	r2, [r7, #8]
 80089e0:	8952      	ldrh	r2, [r2, #10]
 80089e2:	9202      	str	r2, [sp, #8]
 80089e4:	2202      	movs	r2, #2
 80089e6:	9201      	str	r2, [sp, #4]
 80089e8:	9300      	str	r3, [sp, #0]
 80089ea:	4623      	mov	r3, r4
 80089ec:	4602      	mov	r2, r0
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f002 fe58 	bl	800b6a4 <USBH_OpenPipe>
 80089f4:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	791b      	ldrb	r3, [r3, #4]
 80089fa:	2200      	movs	r2, #0
 80089fc:	4619      	mov	r1, r3
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f006 fc58 	bl	800f2b4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	795b      	ldrb	r3, [r3, #5]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f006 fc51 	bl	800f2b4 <USBH_LL_SetToggle>

  return USBH_OK;
 8008a12:	2300      	movs	r3, #0
 8008a14:	e000      	b.n	8008a18 <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 8008a16:	2303      	movs	r3, #3
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3714      	adds	r7, #20
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd90      	pop	{r4, r7, pc}

08008a20 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a2e:	69db      	ldr	r3, [r3, #28]
 8008a30:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	795b      	ldrb	r3, [r3, #5]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d00e      	beq.n	8008a58 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	795b      	ldrb	r3, [r3, #5]
 8008a3e:	4619      	mov	r1, r3
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f002 fe4e 	bl	800b6e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	795b      	ldrb	r3, [r3, #5]
 8008a4a:	4619      	mov	r1, r3
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f002 fe79 	bl	800b744 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2200      	movs	r2, #0
 8008a56:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	791b      	ldrb	r3, [r3, #4]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00e      	beq.n	8008a7e <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	791b      	ldrb	r3, [r3, #4]
 8008a64:	4619      	mov	r1, r3
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f002 fe3b 	bl	800b6e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	791b      	ldrb	r3, [r3, #4]
 8008a70:	4619      	mov	r1, r3
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f002 fe66 	bl	800b744 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a84:	69db      	ldr	r3, [r3, #28]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d00b      	beq.n	8008aa2 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a90:	69db      	ldr	r3, [r3, #28]
 8008a92:	4618      	mov	r0, r3
 8008a94:	f006 fcf4 	bl	800f480 <free>
    phost->pActiveClass->pData = 0U;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008aba:	69db      	ldr	r3, [r3, #28]
 8008abc:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008abe:	2301      	movs	r3, #1
 8008ac0:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	7b9b      	ldrb	r3, [r3, #14]
 8008ac6:	2b03      	cmp	r3, #3
 8008ac8:	d041      	beq.n	8008b4e <USBH_MSC_ClassRequest+0xa2>
 8008aca:	2b03      	cmp	r3, #3
 8008acc:	dc4b      	bgt.n	8008b66 <USBH_MSC_ClassRequest+0xba>
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d001      	beq.n	8008ad6 <USBH_MSC_ClassRequest+0x2a>
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d147      	bne.n	8008b66 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	4619      	mov	r1, r3
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 fcf1 	bl	80094c2 <USBH_MSC_BOT_REQ_GetMaxLUN>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 8008ae4:	7bfb      	ldrb	r3, [r7, #15]
 8008ae6:	2b03      	cmp	r3, #3
 8008ae8:	d104      	bne.n	8008af4 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	2200      	movs	r2, #0
 8008aee:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 8008af0:	2300      	movs	r3, #0
 8008af2:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 8008af4:	7bfb      	ldrb	r3, [r7, #15]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d137      	bne.n	8008b6a <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	781b      	ldrb	r3, [r3, #0]
 8008afe:	2b02      	cmp	r3, #2
 8008b00:	d804      	bhi.n	8008b0c <USBH_MSC_ClassRequest+0x60>
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	3301      	adds	r3, #1
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	e000      	b.n	8008b0e <USBH_MSC_ClassRequest+0x62>
 8008b0c:	2202      	movs	r2, #2
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8008b12:	2300      	movs	r3, #0
 8008b14:	73bb      	strb	r3, [r7, #14]
 8008b16:	e014      	b.n	8008b42 <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8008b18:	7bbb      	ldrb	r3, [r7, #14]
 8008b1a:	68ba      	ldr	r2, [r7, #8]
 8008b1c:	2134      	movs	r1, #52	; 0x34
 8008b1e:	fb01 f303 	mul.w	r3, r1, r3
 8008b22:	4413      	add	r3, r2
 8008b24:	3392      	adds	r3, #146	; 0x92
 8008b26:	2202      	movs	r2, #2
 8008b28:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 8008b2a:	7bbb      	ldrb	r3, [r7, #14]
 8008b2c:	68ba      	ldr	r2, [r7, #8]
 8008b2e:	2134      	movs	r1, #52	; 0x34
 8008b30:	fb01 f303 	mul.w	r3, r1, r3
 8008b34:	4413      	add	r3, r2
 8008b36:	33c1      	adds	r3, #193	; 0xc1
 8008b38:	2200      	movs	r2, #0
 8008b3a:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8008b3c:	7bbb      	ldrb	r3, [r7, #14]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	73bb      	strb	r3, [r7, #14]
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	7bba      	ldrb	r2, [r7, #14]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d3e5      	bcc.n	8008b18 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 8008b4c:	e00d      	b.n	8008b6a <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 8008b4e:	2100      	movs	r1, #0
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f002 f888 	bl	800ac66 <USBH_ClrFeature>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d108      	bne.n	8008b6e <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	7bda      	ldrb	r2, [r3, #15]
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	739a      	strb	r2, [r3, #14]
      }
      break;
 8008b64:	e003      	b.n	8008b6e <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 8008b66:	bf00      	nop
 8008b68:	e002      	b.n	8008b70 <USBH_MSC_ClassRequest+0xc4>
      break;
 8008b6a:	bf00      	nop
 8008b6c:	e000      	b.n	8008b70 <USBH_MSC_ClassRequest+0xc4>
      break;
 8008b6e:	bf00      	nop
  }

  return status;
 8008b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3710      	adds	r7, #16
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
	...

08008b7c <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b086      	sub	sp, #24
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b8a:	69db      	ldr	r3, [r3, #28]
 8008b8c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8008b92:	2301      	movs	r3, #1
 8008b94:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8008b96:	2301      	movs	r3, #1
 8008b98:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	7b1b      	ldrb	r3, [r3, #12]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d003      	beq.n	8008baa <USBH_MSC_Process+0x2e>
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	f000 8271 	beq.w	800908a <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 8008ba8:	e272      	b.n	8009090 <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	781b      	ldrb	r3, [r3, #0]
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	f080 824f 	bcs.w	800905a <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	693a      	ldr	r2, [r7, #16]
 8008bc6:	2334      	movs	r3, #52	; 0x34
 8008bc8:	fb01 f303 	mul.w	r3, r1, r3
 8008bcc:	4413      	add	r3, r2
 8008bce:	3391      	adds	r3, #145	; 0x91
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008bda:	4619      	mov	r1, r3
 8008bdc:	693a      	ldr	r2, [r7, #16]
 8008bde:	2334      	movs	r3, #52	; 0x34
 8008be0:	fb01 f303 	mul.w	r3, r1, r3
 8008be4:	4413      	add	r3, r2
 8008be6:	3390      	adds	r3, #144	; 0x90
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	2b08      	cmp	r3, #8
 8008bec:	f200 8243 	bhi.w	8009076 <USBH_MSC_Process+0x4fa>
 8008bf0:	a201      	add	r2, pc, #4	; (adr r2, 8008bf8 <USBH_MSC_Process+0x7c>)
 8008bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bf6:	bf00      	nop
 8008bf8:	08008c1d 	.word	0x08008c1d
 8008bfc:	08009077 	.word	0x08009077
 8008c00:	08008ce5 	.word	0x08008ce5
 8008c04:	08008e69 	.word	0x08008e69
 8008c08:	08008c43 	.word	0x08008c43
 8008c0c:	08008f35 	.word	0x08008f35
 8008c10:	08009077 	.word	0x08009077
 8008c14:	08009077 	.word	0x08009077
 8008c18:	08009049 	.word	0x08009049
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8008c1c:	693b      	ldr	r3, [r7, #16]
 8008c1e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008c22:	4619      	mov	r1, r3
 8008c24:	693a      	ldr	r2, [r7, #16]
 8008c26:	2334      	movs	r3, #52	; 0x34
 8008c28:	fb01 f303 	mul.w	r3, r1, r3
 8008c2c:	4413      	add	r3, r2
 8008c2e:	3390      	adds	r3, #144	; 0x90
 8008c30:	2204      	movs	r2, #4
 8008c32:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 8008c40:	e222      	b.n	8009088 <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008c48:	b2d9      	uxtb	r1, r3
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008c50:	461a      	mov	r2, r3
 8008c52:	2334      	movs	r3, #52	; 0x34
 8008c54:	fb02 f303 	mul.w	r3, r2, r3
 8008c58:	3398      	adds	r3, #152	; 0x98
 8008c5a:	693a      	ldr	r2, [r7, #16]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	3307      	adds	r3, #7
 8008c60:	461a      	mov	r2, r3
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 ff6a 	bl	8009b3c <USBH_MSC_SCSI_Inquiry>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8008c6c:	7bfb      	ldrb	r3, [r7, #15]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10b      	bne.n	8008c8a <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008c78:	4619      	mov	r1, r3
 8008c7a:	693a      	ldr	r2, [r7, #16]
 8008c7c:	2334      	movs	r3, #52	; 0x34
 8008c7e:	fb01 f303 	mul.w	r3, r1, r3
 8008c82:	4413      	add	r3, r2
 8008c84:	3390      	adds	r3, #144	; 0x90
 8008c86:	2202      	movs	r2, #2
 8008c88:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8008c8a:	7bfb      	ldrb	r3, [r7, #15]
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	d10c      	bne.n	8008caa <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008c96:	4619      	mov	r1, r3
 8008c98:	693a      	ldr	r2, [r7, #16]
 8008c9a:	2334      	movs	r3, #52	; 0x34
 8008c9c:	fb01 f303 	mul.w	r3, r1, r3
 8008ca0:	4413      	add	r3, r2
 8008ca2:	3390      	adds	r3, #144	; 0x90
 8008ca4:	2205      	movs	r2, #5
 8008ca6:	701a      	strb	r2, [r3, #0]
            break;
 8008ca8:	e1e7      	b.n	800907a <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008caa:	7bfb      	ldrb	r3, [r7, #15]
 8008cac:	2b04      	cmp	r3, #4
 8008cae:	f040 81e4 	bne.w	800907a <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008cb8:	4619      	mov	r1, r3
 8008cba:	693a      	ldr	r2, [r7, #16]
 8008cbc:	2334      	movs	r3, #52	; 0x34
 8008cbe:	fb01 f303 	mul.w	r3, r1, r3
 8008cc2:	4413      	add	r3, r2
 8008cc4:	3390      	adds	r3, #144	; 0x90
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	693a      	ldr	r2, [r7, #16]
 8008cd4:	2334      	movs	r3, #52	; 0x34
 8008cd6:	fb01 f303 	mul.w	r3, r1, r3
 8008cda:	4413      	add	r3, r2
 8008cdc:	3391      	adds	r3, #145	; 0x91
 8008cde:	2202      	movs	r2, #2
 8008ce0:	701a      	strb	r2, [r3, #0]
            break;
 8008ce2:	e1ca      	b.n	800907a <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	4619      	mov	r1, r3
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fe66 	bl	80099c0 <USBH_MSC_SCSI_TestUnitReady>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8008cf8:	7bbb      	ldrb	r3, [r7, #14]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d149      	bne.n	8008d92 <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d04:	4619      	mov	r1, r3
 8008d06:	693a      	ldr	r2, [r7, #16]
 8008d08:	2334      	movs	r3, #52	; 0x34
 8008d0a:	fb01 f303 	mul.w	r3, r1, r3
 8008d0e:	4413      	add	r3, r2
 8008d10:	3392      	adds	r3, #146	; 0x92
 8008d12:	781b      	ldrb	r3, [r3, #0]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00c      	beq.n	8008d32 <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d1e:	4619      	mov	r1, r3
 8008d20:	693a      	ldr	r2, [r7, #16]
 8008d22:	2334      	movs	r3, #52	; 0x34
 8008d24:	fb01 f303 	mul.w	r3, r1, r3
 8008d28:	4413      	add	r3, r2
 8008d2a:	33c1      	adds	r3, #193	; 0xc1
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	701a      	strb	r2, [r3, #0]
 8008d30:	e00b      	b.n	8008d4a <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d38:	4619      	mov	r1, r3
 8008d3a:	693a      	ldr	r2, [r7, #16]
 8008d3c:	2334      	movs	r3, #52	; 0x34
 8008d3e:	fb01 f303 	mul.w	r3, r1, r3
 8008d42:	4413      	add	r3, r2
 8008d44:	33c1      	adds	r3, #193	; 0xc1
 8008d46:	2200      	movs	r2, #0
 8008d48:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d50:	4619      	mov	r1, r3
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	2334      	movs	r3, #52	; 0x34
 8008d56:	fb01 f303 	mul.w	r3, r1, r3
 8008d5a:	4413      	add	r3, r2
 8008d5c:	3390      	adds	r3, #144	; 0x90
 8008d5e:	2203      	movs	r2, #3
 8008d60:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d68:	4619      	mov	r1, r3
 8008d6a:	693a      	ldr	r2, [r7, #16]
 8008d6c:	2334      	movs	r3, #52	; 0x34
 8008d6e:	fb01 f303 	mul.w	r3, r1, r3
 8008d72:	4413      	add	r3, r2
 8008d74:	3391      	adds	r3, #145	; 0x91
 8008d76:	2200      	movs	r2, #0
 8008d78:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d80:	4619      	mov	r1, r3
 8008d82:	693a      	ldr	r2, [r7, #16]
 8008d84:	2334      	movs	r3, #52	; 0x34
 8008d86:	fb01 f303 	mul.w	r3, r1, r3
 8008d8a:	4413      	add	r3, r2
 8008d8c:	3392      	adds	r3, #146	; 0x92
 8008d8e:	2200      	movs	r2, #0
 8008d90:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8008d92:	7bbb      	ldrb	r3, [r7, #14]
 8008d94:	2b02      	cmp	r3, #2
 8008d96:	d14a      	bne.n	8008e2e <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d9e:	4619      	mov	r1, r3
 8008da0:	693a      	ldr	r2, [r7, #16]
 8008da2:	2334      	movs	r3, #52	; 0x34
 8008da4:	fb01 f303 	mul.w	r3, r1, r3
 8008da8:	4413      	add	r3, r2
 8008daa:	3392      	adds	r3, #146	; 0x92
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	2b02      	cmp	r3, #2
 8008db0:	d00c      	beq.n	8008dcc <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008db8:	4619      	mov	r1, r3
 8008dba:	693a      	ldr	r2, [r7, #16]
 8008dbc:	2334      	movs	r3, #52	; 0x34
 8008dbe:	fb01 f303 	mul.w	r3, r1, r3
 8008dc2:	4413      	add	r3, r2
 8008dc4:	33c1      	adds	r3, #193	; 0xc1
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	701a      	strb	r2, [r3, #0]
 8008dca:	e00b      	b.n	8008de4 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	693a      	ldr	r2, [r7, #16]
 8008dd6:	2334      	movs	r3, #52	; 0x34
 8008dd8:	fb01 f303 	mul.w	r3, r1, r3
 8008ddc:	4413      	add	r3, r2
 8008dde:	33c1      	adds	r3, #193	; 0xc1
 8008de0:	2200      	movs	r2, #0
 8008de2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008dea:	4619      	mov	r1, r3
 8008dec:	693a      	ldr	r2, [r7, #16]
 8008dee:	2334      	movs	r3, #52	; 0x34
 8008df0:	fb01 f303 	mul.w	r3, r1, r3
 8008df4:	4413      	add	r3, r2
 8008df6:	3390      	adds	r3, #144	; 0x90
 8008df8:	2205      	movs	r2, #5
 8008dfa:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e02:	4619      	mov	r1, r3
 8008e04:	693a      	ldr	r2, [r7, #16]
 8008e06:	2334      	movs	r3, #52	; 0x34
 8008e08:	fb01 f303 	mul.w	r3, r1, r3
 8008e0c:	4413      	add	r3, r2
 8008e0e:	3391      	adds	r3, #145	; 0x91
 8008e10:	2201      	movs	r2, #1
 8008e12:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	693a      	ldr	r2, [r7, #16]
 8008e1e:	2334      	movs	r3, #52	; 0x34
 8008e20:	fb01 f303 	mul.w	r3, r1, r3
 8008e24:	4413      	add	r3, r2
 8008e26:	3392      	adds	r3, #146	; 0x92
 8008e28:	2202      	movs	r2, #2
 8008e2a:	701a      	strb	r2, [r3, #0]
            break;
 8008e2c:	e127      	b.n	800907e <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 8008e2e:	7bbb      	ldrb	r3, [r7, #14]
 8008e30:	2b04      	cmp	r3, #4
 8008e32:	f040 8124 	bne.w	800907e <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	693a      	ldr	r2, [r7, #16]
 8008e40:	2334      	movs	r3, #52	; 0x34
 8008e42:	fb01 f303 	mul.w	r3, r1, r3
 8008e46:	4413      	add	r3, r2
 8008e48:	3390      	adds	r3, #144	; 0x90
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e54:	4619      	mov	r1, r3
 8008e56:	693a      	ldr	r2, [r7, #16]
 8008e58:	2334      	movs	r3, #52	; 0x34
 8008e5a:	fb01 f303 	mul.w	r3, r1, r3
 8008e5e:	4413      	add	r3, r2
 8008e60:	3391      	adds	r3, #145	; 0x91
 8008e62:	2202      	movs	r2, #2
 8008e64:	701a      	strb	r2, [r3, #0]
            break;
 8008e66:	e10a      	b.n	800907e <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e6e:	b2d9      	uxtb	r1, r3
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e76:	461a      	mov	r2, r3
 8008e78:	2334      	movs	r3, #52	; 0x34
 8008e7a:	fb02 f303 	mul.w	r3, r2, r3
 8008e7e:	3390      	adds	r3, #144	; 0x90
 8008e80:	693a      	ldr	r2, [r7, #16]
 8008e82:	4413      	add	r3, r2
 8008e84:	3304      	adds	r3, #4
 8008e86:	461a      	mov	r2, r3
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 fddc 	bl	8009a46 <USBH_MSC_SCSI_ReadCapacity>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8008e92:	7bfb      	ldrb	r3, [r7, #15]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d120      	bne.n	8008eda <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	693a      	ldr	r2, [r7, #16]
 8008ea2:	2334      	movs	r3, #52	; 0x34
 8008ea4:	fb01 f303 	mul.w	r3, r1, r3
 8008ea8:	4413      	add	r3, r2
 8008eaa:	3390      	adds	r3, #144	; 0x90
 8008eac:	2201      	movs	r2, #1
 8008eae:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	693a      	ldr	r2, [r7, #16]
 8008eba:	2334      	movs	r3, #52	; 0x34
 8008ebc:	fb01 f303 	mul.w	r3, r1, r3
 8008ec0:	4413      	add	r3, r2
 8008ec2:	3391      	adds	r3, #145	; 0x91
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ece:	3301      	adds	r3, #1
 8008ed0:	b29a      	uxth	r2, r3
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8008ed8:	e0d3      	b.n	8009082 <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 8008eda:	7bfb      	ldrb	r3, [r7, #15]
 8008edc:	2b02      	cmp	r3, #2
 8008ede:	d10c      	bne.n	8008efa <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ee6:	4619      	mov	r1, r3
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	2334      	movs	r3, #52	; 0x34
 8008eec:	fb01 f303 	mul.w	r3, r1, r3
 8008ef0:	4413      	add	r3, r2
 8008ef2:	3390      	adds	r3, #144	; 0x90
 8008ef4:	2205      	movs	r2, #5
 8008ef6:	701a      	strb	r2, [r3, #0]
            break;
 8008ef8:	e0c3      	b.n	8009082 <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008efa:	7bfb      	ldrb	r3, [r7, #15]
 8008efc:	2b04      	cmp	r3, #4
 8008efe:	f040 80c0 	bne.w	8009082 <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f08:	4619      	mov	r1, r3
 8008f0a:	693a      	ldr	r2, [r7, #16]
 8008f0c:	2334      	movs	r3, #52	; 0x34
 8008f0e:	fb01 f303 	mul.w	r3, r1, r3
 8008f12:	4413      	add	r3, r2
 8008f14:	3390      	adds	r3, #144	; 0x90
 8008f16:	2201      	movs	r2, #1
 8008f18:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f20:	4619      	mov	r1, r3
 8008f22:	693a      	ldr	r2, [r7, #16]
 8008f24:	2334      	movs	r3, #52	; 0x34
 8008f26:	fb01 f303 	mul.w	r3, r1, r3
 8008f2a:	4413      	add	r3, r2
 8008f2c:	3391      	adds	r3, #145	; 0x91
 8008f2e:	2202      	movs	r2, #2
 8008f30:	701a      	strb	r2, [r3, #0]
            break;
 8008f32:	e0a6      	b.n	8009082 <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f3a:	b2d9      	uxtb	r1, r3
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f42:	461a      	mov	r2, r3
 8008f44:	2334      	movs	r3, #52	; 0x34
 8008f46:	fb02 f303 	mul.w	r3, r2, r3
 8008f4a:	3398      	adds	r3, #152	; 0x98
 8008f4c:	693a      	ldr	r2, [r7, #16]
 8008f4e:	4413      	add	r3, r2
 8008f50:	3304      	adds	r3, #4
 8008f52:	461a      	mov	r2, r3
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 fe96 	bl	8009c86 <USBH_MSC_SCSI_RequestSense>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8008f5e:	7bfb      	ldrb	r3, [r7, #15]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d145      	bne.n	8008ff0 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	693a      	ldr	r2, [r7, #16]
 8008f6e:	2334      	movs	r3, #52	; 0x34
 8008f70:	fb01 f303 	mul.w	r3, r1, r3
 8008f74:	4413      	add	r3, r2
 8008f76:	339c      	adds	r3, #156	; 0x9c
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	2b06      	cmp	r3, #6
 8008f7c:	d00c      	beq.n	8008f98 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f84:	4619      	mov	r1, r3
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	2334      	movs	r3, #52	; 0x34
 8008f8a:	fb01 f303 	mul.w	r3, r1, r3
 8008f8e:	4413      	add	r3, r2
 8008f90:	339c      	adds	r3, #156	; 0x9c
 8008f92:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	d117      	bne.n	8008fc8 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8008fa4:	1ad3      	subs	r3, r2, r3
 8008fa6:	f242 720f 	movw	r2, #9999	; 0x270f
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d80c      	bhi.n	8008fc8 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	693a      	ldr	r2, [r7, #16]
 8008fb8:	2334      	movs	r3, #52	; 0x34
 8008fba:	fb01 f303 	mul.w	r3, r1, r3
 8008fbe:	4413      	add	r3, r2
 8008fc0:	3390      	adds	r3, #144	; 0x90
 8008fc2:	2202      	movs	r2, #2
 8008fc4:	701a      	strb	r2, [r3, #0]
                  break;
 8008fc6:	e05f      	b.n	8009088 <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fce:	4619      	mov	r1, r3
 8008fd0:	693a      	ldr	r2, [r7, #16]
 8008fd2:	2334      	movs	r3, #52	; 0x34
 8008fd4:	fb01 f303 	mul.w	r3, r1, r3
 8008fd8:	4413      	add	r3, r2
 8008fda:	3390      	adds	r3, #144	; 0x90
 8008fdc:	2201      	movs	r2, #1
 8008fde:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 8008ff0:	7bfb      	ldrb	r3, [r7, #15]
 8008ff2:	2b02      	cmp	r3, #2
 8008ff4:	d10c      	bne.n	8009010 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	2334      	movs	r3, #52	; 0x34
 8009002:	fb01 f303 	mul.w	r3, r1, r3
 8009006:	4413      	add	r3, r2
 8009008:	3390      	adds	r3, #144	; 0x90
 800900a:	2208      	movs	r2, #8
 800900c:	701a      	strb	r2, [r3, #0]
            break;
 800900e:	e03a      	b.n	8009086 <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009010:	7bfb      	ldrb	r3, [r7, #15]
 8009012:	2b04      	cmp	r3, #4
 8009014:	d137      	bne.n	8009086 <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800901c:	4619      	mov	r1, r3
 800901e:	693a      	ldr	r2, [r7, #16]
 8009020:	2334      	movs	r3, #52	; 0x34
 8009022:	fb01 f303 	mul.w	r3, r1, r3
 8009026:	4413      	add	r3, r2
 8009028:	3390      	adds	r3, #144	; 0x90
 800902a:	2201      	movs	r2, #1
 800902c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009034:	4619      	mov	r1, r3
 8009036:	693a      	ldr	r2, [r7, #16]
 8009038:	2334      	movs	r3, #52	; 0x34
 800903a:	fb01 f303 	mul.w	r3, r1, r3
 800903e:	4413      	add	r3, r2
 8009040:	3391      	adds	r3, #145	; 0x91
 8009042:	2202      	movs	r2, #2
 8009044:	701a      	strb	r2, [r3, #0]
            break;
 8009046:	e01e      	b.n	8009086 <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800904e:	3301      	adds	r3, #1
 8009050:	b29a      	uxth	r2, r3
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8009058:	e016      	b.n	8009088 <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	2200      	movs	r2, #0
 800905e:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	2201      	movs	r2, #1
 8009066:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800906e:	2102      	movs	r1, #2
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	4798      	blx	r3
      break;
 8009074:	e00c      	b.n	8009090 <USBH_MSC_Process+0x514>
            break;
 8009076:	bf00      	nop
 8009078:	e00a      	b.n	8009090 <USBH_MSC_Process+0x514>
            break;
 800907a:	bf00      	nop
 800907c:	e008      	b.n	8009090 <USBH_MSC_Process+0x514>
            break;
 800907e:	bf00      	nop
 8009080:	e006      	b.n	8009090 <USBH_MSC_Process+0x514>
            break;
 8009082:	bf00      	nop
 8009084:	e004      	b.n	8009090 <USBH_MSC_Process+0x514>
            break;
 8009086:	bf00      	nop
      break;
 8009088:	e002      	b.n	8009090 <USBH_MSC_Process+0x514>
      error = USBH_OK;
 800908a:	2300      	movs	r3, #0
 800908c:	75fb      	strb	r3, [r7, #23]
      break;
 800908e:	bf00      	nop
  }
  return error;
 8009090:	7dfb      	ldrb	r3, [r7, #23]
}
 8009092:	4618      	mov	r0, r3
 8009094:	3718      	adds	r7, #24
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
 800909a:	bf00      	nop

0800909c <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800909c:	b480      	push	{r7}
 800909e:	b083      	sub	sp, #12
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	370c      	adds	r7, #12
 80090aa:	46bd      	mov	sp, r7
 80090ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b0:	4770      	bx	lr

080090b2 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 80090b2:	b580      	push	{r7, lr}
 80090b4:	b088      	sub	sp, #32
 80090b6:	af02      	add	r7, sp, #8
 80090b8:	6078      	str	r0, [r7, #4]
 80090ba:	460b      	mov	r3, r1
 80090bc:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80090c4:	69db      	ldr	r3, [r3, #28]
 80090c6:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 80090c8:	2301      	movs	r3, #1
 80090ca:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 80090cc:	2301      	movs	r3, #1
 80090ce:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 80090d0:	78fb      	ldrb	r3, [r7, #3]
 80090d2:	693a      	ldr	r2, [r7, #16]
 80090d4:	2134      	movs	r1, #52	; 0x34
 80090d6:	fb01 f303 	mul.w	r3, r1, r3
 80090da:	4413      	add	r3, r2
 80090dc:	3390      	adds	r3, #144	; 0x90
 80090de:	781b      	ldrb	r3, [r3, #0]
 80090e0:	2b07      	cmp	r3, #7
 80090e2:	d03c      	beq.n	800915e <USBH_MSC_RdWrProcess+0xac>
 80090e4:	2b07      	cmp	r3, #7
 80090e6:	f300 80a7 	bgt.w	8009238 <USBH_MSC_RdWrProcess+0x186>
 80090ea:	2b05      	cmp	r3, #5
 80090ec:	d06c      	beq.n	80091c8 <USBH_MSC_RdWrProcess+0x116>
 80090ee:	2b06      	cmp	r3, #6
 80090f0:	f040 80a2 	bne.w	8009238 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 80090f4:	78f9      	ldrb	r1, [r7, #3]
 80090f6:	2300      	movs	r3, #0
 80090f8:	9300      	str	r3, [sp, #0]
 80090fa:	2300      	movs	r3, #0
 80090fc:	2200      	movs	r2, #0
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f000 fea5 	bl	8009e4e <USBH_MSC_SCSI_Read>
 8009104:	4603      	mov	r3, r0
 8009106:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009108:	7bfb      	ldrb	r3, [r7, #15]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d10b      	bne.n	8009126 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800910e:	78fb      	ldrb	r3, [r7, #3]
 8009110:	693a      	ldr	r2, [r7, #16]
 8009112:	2134      	movs	r1, #52	; 0x34
 8009114:	fb01 f303 	mul.w	r3, r1, r3
 8009118:	4413      	add	r3, r2
 800911a:	3390      	adds	r3, #144	; 0x90
 800911c:	2201      	movs	r2, #1
 800911e:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8009120:	2300      	movs	r3, #0
 8009122:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009124:	e08a      	b.n	800923c <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 8009126:	7bfb      	ldrb	r3, [r7, #15]
 8009128:	2b02      	cmp	r3, #2
 800912a:	d109      	bne.n	8009140 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800912c:	78fb      	ldrb	r3, [r7, #3]
 800912e:	693a      	ldr	r2, [r7, #16]
 8009130:	2134      	movs	r1, #52	; 0x34
 8009132:	fb01 f303 	mul.w	r3, r1, r3
 8009136:	4413      	add	r3, r2
 8009138:	3390      	adds	r3, #144	; 0x90
 800913a:	2205      	movs	r2, #5
 800913c:	701a      	strb	r2, [r3, #0]
      break;
 800913e:	e07d      	b.n	800923c <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009140:	7bfb      	ldrb	r3, [r7, #15]
 8009142:	2b04      	cmp	r3, #4
 8009144:	d17a      	bne.n	800923c <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009146:	78fb      	ldrb	r3, [r7, #3]
 8009148:	693a      	ldr	r2, [r7, #16]
 800914a:	2134      	movs	r1, #52	; 0x34
 800914c:	fb01 f303 	mul.w	r3, r1, r3
 8009150:	4413      	add	r3, r2
 8009152:	3390      	adds	r3, #144	; 0x90
 8009154:	2208      	movs	r2, #8
 8009156:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009158:	2302      	movs	r3, #2
 800915a:	75fb      	strb	r3, [r7, #23]
      break;
 800915c:	e06e      	b.n	800923c <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800915e:	78f9      	ldrb	r1, [r7, #3]
 8009160:	2300      	movs	r3, #0
 8009162:	9300      	str	r3, [sp, #0]
 8009164:	2300      	movs	r3, #0
 8009166:	2200      	movs	r2, #0
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f000 fe05 	bl	8009d78 <USBH_MSC_SCSI_Write>
 800916e:	4603      	mov	r3, r0
 8009170:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009172:	7bfb      	ldrb	r3, [r7, #15]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d10b      	bne.n	8009190 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009178:	78fb      	ldrb	r3, [r7, #3]
 800917a:	693a      	ldr	r2, [r7, #16]
 800917c:	2134      	movs	r1, #52	; 0x34
 800917e:	fb01 f303 	mul.w	r3, r1, r3
 8009182:	4413      	add	r3, r2
 8009184:	3390      	adds	r3, #144	; 0x90
 8009186:	2201      	movs	r2, #1
 8009188:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800918a:	2300      	movs	r3, #0
 800918c:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800918e:	e057      	b.n	8009240 <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 8009190:	7bfb      	ldrb	r3, [r7, #15]
 8009192:	2b02      	cmp	r3, #2
 8009194:	d109      	bne.n	80091aa <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8009196:	78fb      	ldrb	r3, [r7, #3]
 8009198:	693a      	ldr	r2, [r7, #16]
 800919a:	2134      	movs	r1, #52	; 0x34
 800919c:	fb01 f303 	mul.w	r3, r1, r3
 80091a0:	4413      	add	r3, r2
 80091a2:	3390      	adds	r3, #144	; 0x90
 80091a4:	2205      	movs	r2, #5
 80091a6:	701a      	strb	r2, [r3, #0]
      break;
 80091a8:	e04a      	b.n	8009240 <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 80091aa:	7bfb      	ldrb	r3, [r7, #15]
 80091ac:	2b04      	cmp	r3, #4
 80091ae:	d147      	bne.n	8009240 <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 80091b0:	78fb      	ldrb	r3, [r7, #3]
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	2134      	movs	r1, #52	; 0x34
 80091b6:	fb01 f303 	mul.w	r3, r1, r3
 80091ba:	4413      	add	r3, r2
 80091bc:	3390      	adds	r3, #144	; 0x90
 80091be:	2208      	movs	r2, #8
 80091c0:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80091c2:	2302      	movs	r3, #2
 80091c4:	75fb      	strb	r3, [r7, #23]
      break;
 80091c6:	e03b      	b.n	8009240 <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 80091c8:	78fb      	ldrb	r3, [r7, #3]
 80091ca:	2234      	movs	r2, #52	; 0x34
 80091cc:	fb02 f303 	mul.w	r3, r2, r3
 80091d0:	3398      	adds	r3, #152	; 0x98
 80091d2:	693a      	ldr	r2, [r7, #16]
 80091d4:	4413      	add	r3, r2
 80091d6:	1d1a      	adds	r2, r3, #4
 80091d8:	78fb      	ldrb	r3, [r7, #3]
 80091da:	4619      	mov	r1, r3
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 fd52 	bl	8009c86 <USBH_MSC_SCSI_RequestSense>
 80091e2:	4603      	mov	r3, r0
 80091e4:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 80091e6:	7bfb      	ldrb	r3, [r7, #15]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d113      	bne.n	8009214 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80091ec:	78fb      	ldrb	r3, [r7, #3]
 80091ee:	693a      	ldr	r2, [r7, #16]
 80091f0:	2134      	movs	r1, #52	; 0x34
 80091f2:	fb01 f303 	mul.w	r3, r1, r3
 80091f6:	4413      	add	r3, r2
 80091f8:	3390      	adds	r3, #144	; 0x90
 80091fa:	2201      	movs	r2, #1
 80091fc:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 80091fe:	78fb      	ldrb	r3, [r7, #3]
 8009200:	693a      	ldr	r2, [r7, #16]
 8009202:	2134      	movs	r1, #52	; 0x34
 8009204:	fb01 f303 	mul.w	r3, r1, r3
 8009208:	4413      	add	r3, r2
 800920a:	3391      	adds	r3, #145	; 0x91
 800920c:	2202      	movs	r2, #2
 800920e:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 8009210:	2302      	movs	r3, #2
 8009212:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 8009214:	7bfb      	ldrb	r3, [r7, #15]
 8009216:	2b02      	cmp	r3, #2
 8009218:	d014      	beq.n	8009244 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800921a:	7bfb      	ldrb	r3, [r7, #15]
 800921c:	2b04      	cmp	r3, #4
 800921e:	d111      	bne.n	8009244 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009220:	78fb      	ldrb	r3, [r7, #3]
 8009222:	693a      	ldr	r2, [r7, #16]
 8009224:	2134      	movs	r1, #52	; 0x34
 8009226:	fb01 f303 	mul.w	r3, r1, r3
 800922a:	4413      	add	r3, r2
 800922c:	3390      	adds	r3, #144	; 0x90
 800922e:	2208      	movs	r2, #8
 8009230:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009232:	2302      	movs	r3, #2
 8009234:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009236:	e005      	b.n	8009244 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 8009238:	bf00      	nop
 800923a:	e004      	b.n	8009246 <USBH_MSC_RdWrProcess+0x194>
      break;
 800923c:	bf00      	nop
 800923e:	e002      	b.n	8009246 <USBH_MSC_RdWrProcess+0x194>
      break;
 8009240:	bf00      	nop
 8009242:	e000      	b.n	8009246 <USBH_MSC_RdWrProcess+0x194>
      break;
 8009244:	bf00      	nop

  }
  return error;
 8009246:	7dfb      	ldrb	r3, [r7, #23]
}
 8009248:	4618      	mov	r0, r3
 800924a:	3718      	adds	r7, #24
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009250:	b480      	push	{r7}
 8009252:	b085      	sub	sp, #20
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	460b      	mov	r3, r1
 800925a:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009262:	69db      	ldr	r3, [r3, #28]
 8009264:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	b2db      	uxtb	r3, r3
 800926c:	2b0b      	cmp	r3, #11
 800926e:	d10c      	bne.n	800928a <USBH_MSC_UnitIsReady+0x3a>
 8009270:	78fb      	ldrb	r3, [r7, #3]
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	2134      	movs	r1, #52	; 0x34
 8009276:	fb01 f303 	mul.w	r3, r1, r3
 800927a:	4413      	add	r3, r2
 800927c:	3391      	adds	r3, #145	; 0x91
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d102      	bne.n	800928a <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 8009284:	2301      	movs	r3, #1
 8009286:	73fb      	strb	r3, [r7, #15]
 8009288:	e001      	b.n	800928e <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800928a:	2300      	movs	r3, #0
 800928c:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800928e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009290:	4618      	mov	r0, r3
 8009292:	3714      	adds	r7, #20
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b086      	sub	sp, #24
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	460b      	mov	r3, r1
 80092a6:	607a      	str	r2, [r7, #4]
 80092a8:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80092b0:	69db      	ldr	r3, [r3, #28]
 80092b2:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	781b      	ldrb	r3, [r3, #0]
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	2b0b      	cmp	r3, #11
 80092bc:	d10d      	bne.n	80092da <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 80092be:	7afb      	ldrb	r3, [r7, #11]
 80092c0:	2234      	movs	r2, #52	; 0x34
 80092c2:	fb02 f303 	mul.w	r3, r2, r3
 80092c6:	3390      	adds	r3, #144	; 0x90
 80092c8:	697a      	ldr	r2, [r7, #20]
 80092ca:	4413      	add	r3, r2
 80092cc:	2234      	movs	r2, #52	; 0x34
 80092ce:	4619      	mov	r1, r3
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f006 f8dd 	bl	800f490 <memcpy>
    return USBH_OK;
 80092d6:	2300      	movs	r3, #0
 80092d8:	e000      	b.n	80092dc <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 80092da:	2302      	movs	r3, #2
  }
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3718      	adds	r7, #24
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b088      	sub	sp, #32
 80092e8:	af02      	add	r7, sp, #8
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	607a      	str	r2, [r7, #4]
 80092ee:	603b      	str	r3, [r7, #0]
 80092f0:	460b      	mov	r3, r1
 80092f2:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80092fa:	69db      	ldr	r3, [r3, #28]
 80092fc:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009304:	b2db      	uxtb	r3, r3
 8009306:	2b00      	cmp	r3, #0
 8009308:	d00e      	beq.n	8009328 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8009310:	2b0b      	cmp	r3, #11
 8009312:	d109      	bne.n	8009328 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8009314:	7afb      	ldrb	r3, [r7, #11]
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	2134      	movs	r1, #52	; 0x34
 800931a:	fb01 f303 	mul.w	r3, r1, r3
 800931e:	4413      	add	r3, r2
 8009320:	3390      	adds	r3, #144	; 0x90
 8009322:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8009324:	2b01      	cmp	r3, #1
 8009326:	d001      	beq.n	800932c <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8009328:	2302      	movs	r3, #2
 800932a:	e040      	b.n	80093ae <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	2206      	movs	r2, #6
 8009330:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 8009332:	7afb      	ldrb	r3, [r7, #11]
 8009334:	697a      	ldr	r2, [r7, #20]
 8009336:	2134      	movs	r1, #52	; 0x34
 8009338:	fb01 f303 	mul.w	r3, r1, r3
 800933c:	4413      	add	r3, r2
 800933e:	3390      	adds	r3, #144	; 0x90
 8009340:	2206      	movs	r2, #6
 8009342:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8009344:	7afb      	ldrb	r3, [r7, #11]
 8009346:	b29a      	uxth	r2, r3
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800934e:	7af9      	ldrb	r1, [r7, #11]
 8009350:	6a3b      	ldr	r3, [r7, #32]
 8009352:	9300      	str	r3, [sp, #0]
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	68f8      	ldr	r0, [r7, #12]
 800935a:	f000 fd78 	bl	8009e4e <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009364:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009366:	e016      	b.n	8009396 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	1ad2      	subs	r2, r2, r3
 8009372:	6a3b      	ldr	r3, [r7, #32]
 8009374:	f242 7110 	movw	r1, #10000	; 0x2710
 8009378:	fb01 f303 	mul.w	r3, r1, r3
 800937c:	429a      	cmp	r2, r3
 800937e:	d805      	bhi.n	800938c <USBH_MSC_Read+0xa8>
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009386:	b2db      	uxtb	r3, r3
 8009388:	2b00      	cmp	r3, #0
 800938a:	d104      	bne.n	8009396 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	2201      	movs	r2, #1
 8009390:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009392:	2302      	movs	r3, #2
 8009394:	e00b      	b.n	80093ae <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009396:	7afb      	ldrb	r3, [r7, #11]
 8009398:	4619      	mov	r1, r3
 800939a:	68f8      	ldr	r0, [r7, #12]
 800939c:	f7ff fe89 	bl	80090b2 <USBH_MSC_RdWrProcess>
 80093a0:	4603      	mov	r3, r0
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d0e0      	beq.n	8009368 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	2201      	movs	r2, #1
 80093aa:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3718      	adds	r7, #24
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b088      	sub	sp, #32
 80093ba:	af02      	add	r7, sp, #8
 80093bc:	60f8      	str	r0, [r7, #12]
 80093be:	607a      	str	r2, [r7, #4]
 80093c0:	603b      	str	r3, [r7, #0]
 80093c2:	460b      	mov	r3, r1
 80093c4:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093cc:	69db      	ldr	r3, [r3, #28]
 80093ce:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80093d6:	b2db      	uxtb	r3, r3
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d00e      	beq.n	80093fa <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	781b      	ldrb	r3, [r3, #0]
 80093e0:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 80093e2:	2b0b      	cmp	r3, #11
 80093e4:	d109      	bne.n	80093fa <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 80093e6:	7afb      	ldrb	r3, [r7, #11]
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	2134      	movs	r1, #52	; 0x34
 80093ec:	fb01 f303 	mul.w	r3, r1, r3
 80093f0:	4413      	add	r3, r2
 80093f2:	3390      	adds	r3, #144	; 0x90
 80093f4:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d001      	beq.n	80093fe <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 80093fa:	2302      	movs	r3, #2
 80093fc:	e040      	b.n	8009480 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	2207      	movs	r2, #7
 8009402:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 8009404:	7afb      	ldrb	r3, [r7, #11]
 8009406:	697a      	ldr	r2, [r7, #20]
 8009408:	2134      	movs	r1, #52	; 0x34
 800940a:	fb01 f303 	mul.w	r3, r1, r3
 800940e:	4413      	add	r3, r2
 8009410:	3390      	adds	r3, #144	; 0x90
 8009412:	2207      	movs	r2, #7
 8009414:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8009416:	7afb      	ldrb	r3, [r7, #11]
 8009418:	b29a      	uxth	r2, r3
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 8009420:	7af9      	ldrb	r1, [r7, #11]
 8009422:	6a3b      	ldr	r3, [r7, #32]
 8009424:	9300      	str	r3, [sp, #0]
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	687a      	ldr	r2, [r7, #4]
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f000 fca4 	bl	8009d78 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009436:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009438:	e016      	b.n	8009468 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	1ad2      	subs	r2, r2, r3
 8009444:	6a3b      	ldr	r3, [r7, #32]
 8009446:	f242 7110 	movw	r1, #10000	; 0x2710
 800944a:	fb01 f303 	mul.w	r3, r1, r3
 800944e:	429a      	cmp	r2, r3
 8009450:	d805      	bhi.n	800945e <USBH_MSC_Write+0xa8>
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009458:	b2db      	uxtb	r3, r3
 800945a:	2b00      	cmp	r3, #0
 800945c:	d104      	bne.n	8009468 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	2201      	movs	r2, #1
 8009462:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009464:	2302      	movs	r3, #2
 8009466:	e00b      	b.n	8009480 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009468:	7afb      	ldrb	r3, [r7, #11]
 800946a:	4619      	mov	r1, r3
 800946c:	68f8      	ldr	r0, [r7, #12]
 800946e:	f7ff fe20 	bl	80090b2 <USBH_MSC_RdWrProcess>
 8009472:	4603      	mov	r3, r0
 8009474:	2b01      	cmp	r3, #1
 8009476:	d0e0      	beq.n	800943a <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	2201      	movs	r2, #1
 800947c:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800947e:	2300      	movs	r3, #0
}
 8009480:	4618      	mov	r0, r3
 8009482:	3718      	adds	r7, #24
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2221      	movs	r2, #33	; 0x21
 8009494:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	22ff      	movs	r2, #255	; 0xff
 800949a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2200      	movs	r2, #0
 80094a0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2200      	movs	r2, #0
 80094a6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 80094ae:	2200      	movs	r2, #0
 80094b0:	2100      	movs	r1, #0
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f001 fea4 	bl	800b200 <USBH_CtlReq>
 80094b8:	4603      	mov	r3, r0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3708      	adds	r7, #8
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}

080094c2 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 80094c2:	b580      	push	{r7, lr}
 80094c4:	b082      	sub	sp, #8
 80094c6:	af00      	add	r7, sp, #0
 80094c8:	6078      	str	r0, [r7, #4]
 80094ca:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	22a1      	movs	r2, #161	; 0xa1
 80094d0:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	22fe      	movs	r2, #254	; 0xfe
 80094d6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2200      	movs	r2, #0
 80094e2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2201      	movs	r2, #1
 80094e8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 80094ea:	2201      	movs	r2, #1
 80094ec:	6839      	ldr	r1, [r7, #0]
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f001 fe86 	bl	800b200 <USBH_CtlReq>
 80094f4:	4603      	mov	r3, r0
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3708      	adds	r7, #8
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
	...

08009500 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800950e:	69db      	ldr	r3, [r3, #28]
 8009510:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	4a09      	ldr	r2, [pc, #36]	; (800953c <USBH_MSC_BOT_Init+0x3c>)
 8009516:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	4a09      	ldr	r2, [pc, #36]	; (8009540 <USBH_MSC_BOT_Init+0x40>)
 800951c:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2201      	movs	r2, #1
 8009522:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2201      	movs	r2, #1
 800952a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800952e:	2300      	movs	r3, #0
}
 8009530:	4618      	mov	r0, r3
 8009532:	3714      	adds	r7, #20
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr
 800953c:	43425355 	.word	0x43425355
 8009540:	20304050 	.word	0x20304050

08009544 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b088      	sub	sp, #32
 8009548:	af02      	add	r7, sp, #8
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	460b      	mov	r3, r1
 800954e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8009550:	2301      	movs	r3, #1
 8009552:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 8009554:	2301      	movs	r3, #1
 8009556:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 8009558:	2301      	movs	r3, #1
 800955a:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800955c:	2300      	movs	r3, #0
 800955e:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009566:	69db      	ldr	r3, [r3, #28]
 8009568:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800956a:	2300      	movs	r3, #0
 800956c:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009574:	3b01      	subs	r3, #1
 8009576:	2b0a      	cmp	r3, #10
 8009578:	f200 819e 	bhi.w	80098b8 <USBH_MSC_BOT_Process+0x374>
 800957c:	a201      	add	r2, pc, #4	; (adr r2, 8009584 <USBH_MSC_BOT_Process+0x40>)
 800957e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009582:	bf00      	nop
 8009584:	080095b1 	.word	0x080095b1
 8009588:	080095d9 	.word	0x080095d9
 800958c:	08009643 	.word	0x08009643
 8009590:	08009661 	.word	0x08009661
 8009594:	080096e5 	.word	0x080096e5
 8009598:	08009707 	.word	0x08009707
 800959c:	0800979f 	.word	0x0800979f
 80095a0:	080097bb 	.word	0x080097bb
 80095a4:	0800980d 	.word	0x0800980d
 80095a8:	0800983d 	.word	0x0800983d
 80095ac:	0800989f 	.word	0x0800989f
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	78fa      	ldrb	r2, [r7, #3]
 80095b4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	2202      	movs	r2, #2
 80095bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	f103 0154 	add.w	r1, r3, #84	; 0x54
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	795b      	ldrb	r3, [r3, #5]
 80095ca:	2201      	movs	r2, #1
 80095cc:	9200      	str	r2, [sp, #0]
 80095ce:	221f      	movs	r2, #31
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f002 f824 	bl	800b61e <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 80095d6:	e17e      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	795b      	ldrb	r3, [r3, #5]
 80095dc:	4619      	mov	r1, r3
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f005 fe3e 	bl	800f260 <USBH_LL_GetURBState>
 80095e4:	4603      	mov	r3, r0
 80095e6:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80095e8:	7d3b      	ldrb	r3, [r7, #20]
 80095ea:	2b01      	cmp	r3, #1
 80095ec:	d118      	bne.n	8009620 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d00f      	beq.n	8009616 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80095fc:	b25b      	sxtb	r3, r3
 80095fe:	2b00      	cmp	r3, #0
 8009600:	da04      	bge.n	800960c <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	2203      	movs	r2, #3
 8009606:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800960a:	e157      	b.n	80098bc <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	2205      	movs	r2, #5
 8009610:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009614:	e152      	b.n	80098bc <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	2207      	movs	r2, #7
 800961a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800961e:	e14d      	b.n	80098bc <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009620:	7d3b      	ldrb	r3, [r7, #20]
 8009622:	2b02      	cmp	r3, #2
 8009624:	d104      	bne.n	8009630 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	2201      	movs	r2, #1
 800962a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800962e:	e145      	b.n	80098bc <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 8009630:	7d3b      	ldrb	r3, [r7, #20]
 8009632:	2b05      	cmp	r3, #5
 8009634:	f040 8142 	bne.w	80098bc <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	220a      	movs	r2, #10
 800963c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009640:	e13c      	b.n	80098bc <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	895a      	ldrh	r2, [r3, #10]
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	791b      	ldrb	r3, [r3, #4]
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f002 f809 	bl	800b668 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	2204      	movs	r2, #4
 800965a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800965e:	e13a      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	791b      	ldrb	r3, [r3, #4]
 8009664:	4619      	mov	r1, r3
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f005 fdfa 	bl	800f260 <USBH_LL_GetURBState>
 800966c:	4603      	mov	r3, r0
 800966e:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8009670:	7d3b      	ldrb	r3, [r7, #20]
 8009672:	2b01      	cmp	r3, #1
 8009674:	d12d      	bne.n	80096d2 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800967a:	693a      	ldr	r2, [r7, #16]
 800967c:	8952      	ldrh	r2, [r2, #10]
 800967e:	4293      	cmp	r3, r2
 8009680:	d910      	bls.n	80096a4 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009688:	693a      	ldr	r2, [r7, #16]
 800968a:	8952      	ldrh	r2, [r2, #10]
 800968c:	441a      	add	r2, r3
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009698:	693a      	ldr	r2, [r7, #16]
 800969a:	8952      	ldrh	r2, [r2, #10]
 800969c:	1a9a      	subs	r2, r3, r2
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80096a2:	e002      	b.n	80096aa <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	2200      	movs	r2, #0
 80096a8:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d00a      	beq.n	80096c8 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	895a      	ldrh	r2, [r3, #10]
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	791b      	ldrb	r3, [r3, #4]
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f001 ffd1 	bl	800b668 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 80096c6:	e0fb      	b.n	80098c0 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	2207      	movs	r2, #7
 80096cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80096d0:	e0f6      	b.n	80098c0 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 80096d2:	7d3b      	ldrb	r3, [r7, #20]
 80096d4:	2b05      	cmp	r3, #5
 80096d6:	f040 80f3 	bne.w	80098c0 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	2209      	movs	r2, #9
 80096de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80096e2:	e0ed      	b.n	80098c0 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	891a      	ldrh	r2, [r3, #8]
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	795b      	ldrb	r3, [r3, #5]
 80096f2:	2001      	movs	r0, #1
 80096f4:	9000      	str	r0, [sp, #0]
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f001 ff91 	bl	800b61e <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	2206      	movs	r2, #6
 8009700:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009704:	e0e7      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	795b      	ldrb	r3, [r3, #5]
 800970a:	4619      	mov	r1, r3
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f005 fda7 	bl	800f260 <USBH_LL_GetURBState>
 8009712:	4603      	mov	r3, r0
 8009714:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8009716:	7d3b      	ldrb	r3, [r7, #20]
 8009718:	2b01      	cmp	r3, #1
 800971a:	d12f      	bne.n	800977c <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009720:	693a      	ldr	r2, [r7, #16]
 8009722:	8912      	ldrh	r2, [r2, #8]
 8009724:	4293      	cmp	r3, r2
 8009726:	d910      	bls.n	800974a <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800972e:	693a      	ldr	r2, [r7, #16]
 8009730:	8912      	ldrh	r2, [r2, #8]
 8009732:	441a      	add	r2, r3
 8009734:	693b      	ldr	r3, [r7, #16]
 8009736:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800973e:	693a      	ldr	r2, [r7, #16]
 8009740:	8912      	ldrh	r2, [r2, #8]
 8009742:	1a9a      	subs	r2, r3, r2
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	65da      	str	r2, [r3, #92]	; 0x5c
 8009748:	e002      	b.n	8009750 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	2200      	movs	r2, #0
 800974e:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8009750:	693b      	ldr	r3, [r7, #16]
 8009752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009754:	2b00      	cmp	r3, #0
 8009756:	d00c      	beq.n	8009772 <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800975e:	693b      	ldr	r3, [r7, #16]
 8009760:	891a      	ldrh	r2, [r3, #8]
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	795b      	ldrb	r3, [r3, #5]
 8009766:	2001      	movs	r0, #1
 8009768:	9000      	str	r0, [sp, #0]
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f001 ff57 	bl	800b61e <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 8009770:	e0a8      	b.n	80098c4 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8009772:	693b      	ldr	r3, [r7, #16]
 8009774:	2207      	movs	r2, #7
 8009776:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800977a:	e0a3      	b.n	80098c4 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800977c:	7d3b      	ldrb	r3, [r7, #20]
 800977e:	2b02      	cmp	r3, #2
 8009780:	d104      	bne.n	800978c <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	2205      	movs	r2, #5
 8009786:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800978a:	e09b      	b.n	80098c4 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800978c:	7d3b      	ldrb	r3, [r7, #20]
 800978e:	2b05      	cmp	r3, #5
 8009790:	f040 8098 	bne.w	80098c4 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	220a      	movs	r2, #10
 8009798:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800979c:	e092      	b.n	80098c4 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	f103 0178 	add.w	r1, r3, #120	; 0x78
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	791b      	ldrb	r3, [r3, #4]
 80097a8:	220d      	movs	r2, #13
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f001 ff5c 	bl	800b668 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	2208      	movs	r2, #8
 80097b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80097b8:	e08d      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	791b      	ldrb	r3, [r3, #4]
 80097be:	4619      	mov	r1, r3
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f005 fd4d 	bl	800f260 <USBH_LL_GetURBState>
 80097c6:	4603      	mov	r3, r0
 80097c8:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 80097ca:	7d3b      	ldrb	r3, [r7, #20]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d115      	bne.n	80097fc <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	2201      	movs	r2, #1
 80097d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 80097d8:	693b      	ldr	r3, [r7, #16]
 80097da:	2201      	movs	r2, #1
 80097dc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 f8a9 	bl	8009938 <USBH_MSC_DecodeCSW>
 80097e6:	4603      	mov	r3, r0
 80097e8:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 80097ea:	7d7b      	ldrb	r3, [r7, #21]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d102      	bne.n	80097f6 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 80097f0:	2300      	movs	r3, #0
 80097f2:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 80097f4:	e068      	b.n	80098c8 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 80097f6:	2302      	movs	r3, #2
 80097f8:	75fb      	strb	r3, [r7, #23]
      break;
 80097fa:	e065      	b.n	80098c8 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 80097fc:	7d3b      	ldrb	r3, [r7, #20]
 80097fe:	2b05      	cmp	r3, #5
 8009800:	d162      	bne.n	80098c8 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	2209      	movs	r2, #9
 8009806:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800980a:	e05d      	b.n	80098c8 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800980c:	78fb      	ldrb	r3, [r7, #3]
 800980e:	2200      	movs	r2, #0
 8009810:	4619      	mov	r1, r3
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 f864 	bl	80098e0 <USBH_MSC_BOT_Abort>
 8009818:	4603      	mov	r3, r0
 800981a:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800981c:	7dbb      	ldrb	r3, [r7, #22]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d104      	bne.n	800982c <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	2207      	movs	r2, #7
 8009826:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800982a:	e04f      	b.n	80098cc <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800982c:	7dbb      	ldrb	r3, [r7, #22]
 800982e:	2b04      	cmp	r3, #4
 8009830:	d14c      	bne.n	80098cc <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8009832:	693b      	ldr	r3, [r7, #16]
 8009834:	220b      	movs	r2, #11
 8009836:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800983a:	e047      	b.n	80098cc <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800983c:	78fb      	ldrb	r3, [r7, #3]
 800983e:	2201      	movs	r2, #1
 8009840:	4619      	mov	r1, r3
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 f84c 	bl	80098e0 <USBH_MSC_BOT_Abort>
 8009848:	4603      	mov	r3, r0
 800984a:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800984c:	7dbb      	ldrb	r3, [r7, #22]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d11d      	bne.n	800988e <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	795b      	ldrb	r3, [r3, #5]
 8009856:	4619      	mov	r1, r3
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f005 fd5b 	bl	800f314 <USBH_LL_GetToggle>
 800985e:	4603      	mov	r3, r0
 8009860:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	7959      	ldrb	r1, [r3, #5]
 8009866:	7bfb      	ldrb	r3, [r7, #15]
 8009868:	f1c3 0301 	rsb	r3, r3, #1
 800986c:	b2db      	uxtb	r3, r3
 800986e:	461a      	mov	r2, r3
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f005 fd1f 	bl	800f2b4 <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	791b      	ldrb	r3, [r3, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	4619      	mov	r1, r3
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f005 fd18 	bl	800f2b4 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	2209      	movs	r2, #9
 8009888:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800988c:	e020      	b.n	80098d0 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800988e:	7dbb      	ldrb	r3, [r7, #22]
 8009890:	2b04      	cmp	r3, #4
 8009892:	d11d      	bne.n	80098d0 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	220b      	movs	r2, #11
 8009898:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800989c:	e018      	b.n	80098d0 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f7ff fdf2 	bl	8009488 <USBH_MSC_BOT_REQ_Reset>
 80098a4:	4603      	mov	r3, r0
 80098a6:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 80098a8:	7dfb      	ldrb	r3, [r7, #23]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d112      	bne.n	80098d4 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	2201      	movs	r2, #1
 80098b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 80098b6:	e00d      	b.n	80098d4 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 80098b8:	bf00      	nop
 80098ba:	e00c      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>
      break;
 80098bc:	bf00      	nop
 80098be:	e00a      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>
      break;
 80098c0:	bf00      	nop
 80098c2:	e008      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>
      break;
 80098c4:	bf00      	nop
 80098c6:	e006      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>
      break;
 80098c8:	bf00      	nop
 80098ca:	e004      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>
      break;
 80098cc:	bf00      	nop
 80098ce:	e002      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>
      break;
 80098d0:	bf00      	nop
 80098d2:	e000      	b.n	80098d6 <USBH_MSC_BOT_Process+0x392>
      break;
 80098d4:	bf00      	nop
  }
  return status;
 80098d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3718      	adds	r7, #24
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}

080098e0 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b084      	sub	sp, #16
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	460b      	mov	r3, r1
 80098ea:	70fb      	strb	r3, [r7, #3]
 80098ec:	4613      	mov	r3, r2
 80098ee:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 80098f0:	2302      	movs	r3, #2
 80098f2:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098fa:	69db      	ldr	r3, [r3, #28]
 80098fc:	60bb      	str	r3, [r7, #8]

  switch (dir)
 80098fe:	78bb      	ldrb	r3, [r7, #2]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d002      	beq.n	800990a <USBH_MSC_BOT_Abort+0x2a>
 8009904:	2b01      	cmp	r3, #1
 8009906:	d009      	beq.n	800991c <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8009908:	e011      	b.n	800992e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	79db      	ldrb	r3, [r3, #7]
 800990e:	4619      	mov	r1, r3
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f001 f9a8 	bl	800ac66 <USBH_ClrFeature>
 8009916:	4603      	mov	r3, r0
 8009918:	73fb      	strb	r3, [r7, #15]
      break;
 800991a:	e008      	b.n	800992e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	799b      	ldrb	r3, [r3, #6]
 8009920:	4619      	mov	r1, r3
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f001 f99f 	bl	800ac66 <USBH_ClrFeature>
 8009928:	4603      	mov	r3, r0
 800992a:	73fb      	strb	r3, [r7, #15]
      break;
 800992c:	bf00      	nop
  }
  return status;
 800992e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009930:	4618      	mov	r0, r3
 8009932:	3710      	adds	r7, #16
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b084      	sub	sp, #16
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009946:	69db      	ldr	r3, [r3, #28]
 8009948:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800994a:	2301      	movs	r3, #1
 800994c:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	791b      	ldrb	r3, [r3, #4]
 8009952:	4619      	mov	r1, r3
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f005 fbf1 	bl	800f13c <USBH_LL_GetLastXferSize>
 800995a:	4603      	mov	r3, r0
 800995c:	2b0d      	cmp	r3, #13
 800995e:	d002      	beq.n	8009966 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 8009960:	2302      	movs	r3, #2
 8009962:	73fb      	strb	r3, [r7, #15]
 8009964:	e024      	b.n	80099b0 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800996a:	4a14      	ldr	r2, [pc, #80]	; (80099bc <USBH_MSC_DecodeCSW+0x84>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d11d      	bne.n	80099ac <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009978:	429a      	cmp	r2, r3
 800997a:	d119      	bne.n	80099b0 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009982:	2b00      	cmp	r3, #0
 8009984:	d102      	bne.n	800998c <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 8009986:	2300      	movs	r3, #0
 8009988:	73fb      	strb	r3, [r7, #15]
 800998a:	e011      	b.n	80099b0 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009992:	2b01      	cmp	r3, #1
 8009994:	d102      	bne.n	800999c <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 8009996:	2301      	movs	r3, #1
 8009998:	73fb      	strb	r3, [r7, #15]
 800999a:	e009      	b.n	80099b0 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80099a2:	2b02      	cmp	r3, #2
 80099a4:	d104      	bne.n	80099b0 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 80099a6:	2302      	movs	r3, #2
 80099a8:	73fb      	strb	r3, [r7, #15]
 80099aa:	e001      	b.n	80099b0 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 80099ac:	2302      	movs	r3, #2
 80099ae:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 80099b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3710      	adds	r7, #16
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop
 80099bc:	53425355 	.word	0x53425355

080099c0 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b084      	sub	sp, #16
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	460b      	mov	r3, r1
 80099ca:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80099cc:	2302      	movs	r3, #2
 80099ce:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80099d6:	69db      	ldr	r3, [r3, #28]
 80099d8:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d002      	beq.n	80099ea <USBH_MSC_SCSI_TestUnitReady+0x2a>
 80099e4:	2b02      	cmp	r3, #2
 80099e6:	d021      	beq.n	8009a2c <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 80099e8:	e028      	b.n	8009a3c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	2200      	movs	r2, #0
 80099ee:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	2200      	movs	r2, #0
 80099f4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	220a      	movs	r2, #10
 80099fc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	3363      	adds	r3, #99	; 0x63
 8009a04:	2210      	movs	r2, #16
 8009a06:	2100      	movs	r1, #0
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f005 fd4f 	bl	800f4ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	2200      	movs	r2, #0
 8009a12:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	2201      	movs	r2, #1
 8009a1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	2202      	movs	r2, #2
 8009a22:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 8009a26:	2301      	movs	r3, #1
 8009a28:	73fb      	strb	r3, [r7, #15]
      break;
 8009a2a:	e007      	b.n	8009a3c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009a2c:	78fb      	ldrb	r3, [r7, #3]
 8009a2e:	4619      	mov	r1, r3
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f7ff fd87 	bl	8009544 <USBH_MSC_BOT_Process>
 8009a36:	4603      	mov	r3, r0
 8009a38:	73fb      	strb	r3, [r7, #15]
      break;
 8009a3a:	bf00      	nop
  }

  return error;
 8009a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3710      	adds	r7, #16
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}

08009a46 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 8009a46:	b580      	push	{r7, lr}
 8009a48:	b086      	sub	sp, #24
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	60f8      	str	r0, [r7, #12]
 8009a4e:	460b      	mov	r3, r1
 8009a50:	607a      	str	r2, [r7, #4]
 8009a52:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 8009a54:	2301      	movs	r3, #1
 8009a56:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009a5e:	69db      	ldr	r3, [r3, #28]
 8009a60:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d002      	beq.n	8009a72 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 8009a6c:	2b02      	cmp	r3, #2
 8009a6e:	d027      	beq.n	8009ac0 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 8009a70:	e05f      	b.n	8009b32 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	2208      	movs	r2, #8
 8009a76:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	2280      	movs	r2, #128	; 0x80
 8009a7c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	220a      	movs	r2, #10
 8009a84:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	3363      	adds	r3, #99	; 0x63
 8009a8c:	2210      	movs	r2, #16
 8009a8e:	2100      	movs	r1, #0
 8009a90:	4618      	mov	r0, r3
 8009a92:	f005 fd0b 	bl	800f4ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	2225      	movs	r2, #37	; 0x25
 8009a9a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009a9e:	693b      	ldr	r3, [r7, #16]
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	2202      	movs	r2, #2
 8009aaa:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	f103 0210 	add.w	r2, r3, #16
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009aba:	2301      	movs	r3, #1
 8009abc:	75fb      	strb	r3, [r7, #23]
      break;
 8009abe:	e038      	b.n	8009b32 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009ac0:	7afb      	ldrb	r3, [r7, #11]
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	68f8      	ldr	r0, [r7, #12]
 8009ac6:	f7ff fd3d 	bl	8009544 <USBH_MSC_BOT_Process>
 8009aca:	4603      	mov	r3, r0
 8009acc:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009ace:	7dfb      	ldrb	r3, [r7, #23]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d12d      	bne.n	8009b30 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ada:	3303      	adds	r3, #3
 8009adc:	781b      	ldrb	r3, [r3, #0]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ae6:	3302      	adds	r3, #2
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	021b      	lsls	r3, r3, #8
 8009aec:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009af4:	3301      	adds	r3, #1
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009afa:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	061b      	lsls	r3, r3, #24
 8009b06:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b12:	3307      	adds	r3, #7
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	b29a      	uxth	r2, r3
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b1e:	3306      	adds	r3, #6
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	021b      	lsls	r3, r3, #8
 8009b26:	b29b      	uxth	r3, r3
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	b29a      	uxth	r2, r3
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	809a      	strh	r2, [r3, #4]
      break;
 8009b30:	bf00      	nop
  }

  return error;
 8009b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3718      	adds	r7, #24
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}

08009b3c <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b086      	sub	sp, #24
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	60f8      	str	r0, [r7, #12]
 8009b44:	460b      	mov	r3, r1
 8009b46:	607a      	str	r2, [r7, #4]
 8009b48:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8009b4a:	2302      	movs	r3, #2
 8009b4c:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009b54:	69db      	ldr	r3, [r3, #28]
 8009b56:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d002      	beq.n	8009b68 <USBH_MSC_SCSI_Inquiry+0x2c>
 8009b62:	2b02      	cmp	r3, #2
 8009b64:	d03d      	beq.n	8009be2 <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 8009b66:	e089      	b.n	8009c7c <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	2224      	movs	r2, #36	; 0x24
 8009b6c:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	2280      	movs	r2, #128	; 0x80
 8009b72:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	220a      	movs	r2, #10
 8009b7a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	3363      	adds	r3, #99	; 0x63
 8009b82:	220a      	movs	r2, #10
 8009b84:	2100      	movs	r1, #0
 8009b86:	4618      	mov	r0, r3
 8009b88:	f005 fc90 	bl	800f4ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	2212      	movs	r2, #18
 8009b90:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8009b94:	7afb      	ldrb	r3, [r7, #11]
 8009b96:	015b      	lsls	r3, r3, #5
 8009b98:	b2da      	uxtb	r2, r3
 8009b9a:	693b      	ldr	r3, [r7, #16]
 8009b9c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	2200      	movs	r2, #0
 8009bac:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	2224      	movs	r2, #36	; 0x24
 8009bb4:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	2202      	movs	r2, #2
 8009bcc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	f103 0210 	add.w	r2, r3, #16
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	75fb      	strb	r3, [r7, #23]
      break;
 8009be0:	e04c      	b.n	8009c7c <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009be2:	7afb      	ldrb	r3, [r7, #11]
 8009be4:	4619      	mov	r1, r3
 8009be6:	68f8      	ldr	r0, [r7, #12]
 8009be8:	f7ff fcac 	bl	8009544 <USBH_MSC_BOT_Process>
 8009bec:	4603      	mov	r3, r0
 8009bee:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009bf0:	7dfb      	ldrb	r3, [r7, #23]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d141      	bne.n	8009c7a <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8009bf6:	2222      	movs	r2, #34	; 0x22
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f005 fc56 	bl	800f4ac <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	f003 031f 	and.w	r3, r3, #31
 8009c0c:	b2da      	uxtb	r2, r3
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8009c12:	693b      	ldr	r3, [r7, #16]
 8009c14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	095b      	lsrs	r3, r3, #5
 8009c1c:	b2da      	uxtb	r2, r3
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c28:	3301      	adds	r3, #1
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	b25b      	sxtb	r3, r3
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	da03      	bge.n	8009c3a <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2201      	movs	r2, #1
 8009c36:	709a      	strb	r2, [r3, #2]
 8009c38:	e002      	b.n	8009c40 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	1cd8      	adds	r0, r3, #3
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c4a:	3308      	adds	r3, #8
 8009c4c:	2208      	movs	r2, #8
 8009c4e:	4619      	mov	r1, r3
 8009c50:	f005 fc1e 	bl	800f490 <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f103 000c 	add.w	r0, r3, #12
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c60:	3310      	adds	r3, #16
 8009c62:	2210      	movs	r2, #16
 8009c64:	4619      	mov	r1, r3
 8009c66:	f005 fc13 	bl	800f490 <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	331d      	adds	r3, #29
 8009c6e:	693a      	ldr	r2, [r7, #16]
 8009c70:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8009c74:	3220      	adds	r2, #32
 8009c76:	6812      	ldr	r2, [r2, #0]
 8009c78:	601a      	str	r2, [r3, #0]
      break;
 8009c7a:	bf00      	nop
  }

  return error;
 8009c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3718      	adds	r7, #24
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}

08009c86 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 8009c86:	b580      	push	{r7, lr}
 8009c88:	b086      	sub	sp, #24
 8009c8a:	af00      	add	r7, sp, #0
 8009c8c:	60f8      	str	r0, [r7, #12]
 8009c8e:	460b      	mov	r3, r1
 8009c90:	607a      	str	r2, [r7, #4]
 8009c92:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009c94:	2302      	movs	r3, #2
 8009c96:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c9e:	69db      	ldr	r3, [r3, #28]
 8009ca0:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d002      	beq.n	8009cb2 <USBH_MSC_SCSI_RequestSense+0x2c>
 8009cac:	2b02      	cmp	r3, #2
 8009cae:	d03d      	beq.n	8009d2c <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 8009cb0:	e05d      	b.n	8009d6e <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	220e      	movs	r2, #14
 8009cb6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	2280      	movs	r2, #128	; 0x80
 8009cbc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	220a      	movs	r2, #10
 8009cc4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	3363      	adds	r3, #99	; 0x63
 8009ccc:	2210      	movs	r2, #16
 8009cce:	2100      	movs	r1, #0
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f005 fbeb 	bl	800f4ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	2203      	movs	r2, #3
 8009cda:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8009cde:	7afb      	ldrb	r3, [r7, #11]
 8009ce0:	015b      	lsls	r3, r3, #5
 8009ce2:	b2da      	uxtb	r2, r3
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8009cea:	693b      	ldr	r3, [r7, #16]
 8009cec:	2200      	movs	r2, #0
 8009cee:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 8009cfa:	693b      	ldr	r3, [r7, #16]
 8009cfc:	220e      	movs	r2, #14
 8009cfe:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	2200      	movs	r2, #0
 8009d06:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009d0a:	693b      	ldr	r3, [r7, #16]
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	2202      	movs	r2, #2
 8009d16:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	f103 0210 	add.w	r2, r3, #16
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009d26:	2301      	movs	r3, #1
 8009d28:	75fb      	strb	r3, [r7, #23]
      break;
 8009d2a:	e020      	b.n	8009d6e <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009d2c:	7afb      	ldrb	r3, [r7, #11]
 8009d2e:	4619      	mov	r1, r3
 8009d30:	68f8      	ldr	r0, [r7, #12]
 8009d32:	f7ff fc07 	bl	8009544 <USBH_MSC_BOT_Process>
 8009d36:	4603      	mov	r3, r0
 8009d38:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009d3a:	7dfb      	ldrb	r3, [r7, #23]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d115      	bne.n	8009d6c <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 8009d40:	693b      	ldr	r3, [r7, #16]
 8009d42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d46:	3302      	adds	r3, #2
 8009d48:	781b      	ldrb	r3, [r3, #0]
 8009d4a:	f003 030f 	and.w	r3, r3, #15
 8009d4e:	b2da      	uxtb	r2, r3
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d5a:	7b1a      	ldrb	r2, [r3, #12]
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d66:	7b5a      	ldrb	r2, [r3, #13]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	709a      	strb	r2, [r3, #2]
      break;
 8009d6c:	bf00      	nop
  }

  return error;
 8009d6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3718      	adds	r7, #24
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b086      	sub	sp, #24
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	60f8      	str	r0, [r7, #12]
 8009d80:	607a      	str	r2, [r7, #4]
 8009d82:	603b      	str	r3, [r7, #0]
 8009d84:	460b      	mov	r3, r1
 8009d86:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009d88:	2302      	movs	r3, #2
 8009d8a:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d92:	69db      	ldr	r3, [r3, #28]
 8009d94:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	d002      	beq.n	8009da6 <USBH_MSC_SCSI_Write+0x2e>
 8009da0:	2b02      	cmp	r3, #2
 8009da2:	d047      	beq.n	8009e34 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8009da4:	e04e      	b.n	8009e44 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8009da6:	693b      	ldr	r3, [r7, #16]
 8009da8:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8009dac:	461a      	mov	r2, r3
 8009dae:	6a3b      	ldr	r3, [r7, #32]
 8009db0:	fb03 f202 	mul.w	r2, r3, r2
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	220a      	movs	r2, #10
 8009dc4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009dc8:	693b      	ldr	r3, [r7, #16]
 8009dca:	3363      	adds	r3, #99	; 0x63
 8009dcc:	2210      	movs	r2, #16
 8009dce:	2100      	movs	r1, #0
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	f005 fb6b 	bl	800f4ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	222a      	movs	r2, #42	; 0x2a
 8009dda:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8009dde:	79fa      	ldrb	r2, [r7, #7]
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8009de6:	79ba      	ldrb	r2, [r7, #6]
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8009dee:	797a      	ldrb	r2, [r7, #5]
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8009df6:	1d3b      	adds	r3, r7, #4
 8009df8:	781a      	ldrb	r2, [r3, #0]
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8009e00:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8009e0a:	f107 0320 	add.w	r3, r7, #32
 8009e0e:	781a      	ldrb	r2, [r3, #0]
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	2202      	movs	r2, #2
 8009e22:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	683a      	ldr	r2, [r7, #0]
 8009e2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	75fb      	strb	r3, [r7, #23]
      break;
 8009e32:	e007      	b.n	8009e44 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009e34:	7afb      	ldrb	r3, [r7, #11]
 8009e36:	4619      	mov	r1, r3
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f7ff fb83 	bl	8009544 <USBH_MSC_BOT_Process>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	75fb      	strb	r3, [r7, #23]
      break;
 8009e42:	bf00      	nop
  }

  return error;
 8009e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3718      	adds	r7, #24
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 8009e4e:	b580      	push	{r7, lr}
 8009e50:	b086      	sub	sp, #24
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	60f8      	str	r0, [r7, #12]
 8009e56:	607a      	str	r2, [r7, #4]
 8009e58:	603b      	str	r3, [r7, #0]
 8009e5a:	460b      	mov	r3, r1
 8009e5c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009e5e:	2302      	movs	r3, #2
 8009e60:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e68:	69db      	ldr	r3, [r3, #28]
 8009e6a:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d002      	beq.n	8009e7c <USBH_MSC_SCSI_Read+0x2e>
 8009e76:	2b02      	cmp	r3, #2
 8009e78:	d047      	beq.n	8009f0a <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8009e7a:	e04e      	b.n	8009f1a <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8009e82:	461a      	mov	r2, r3
 8009e84:	6a3b      	ldr	r3, [r7, #32]
 8009e86:	fb03 f202 	mul.w	r2, r3, r2
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009e8e:	693b      	ldr	r3, [r7, #16]
 8009e90:	2280      	movs	r2, #128	; 0x80
 8009e92:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	220a      	movs	r2, #10
 8009e9a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	3363      	adds	r3, #99	; 0x63
 8009ea2:	2210      	movs	r2, #16
 8009ea4:	2100      	movs	r1, #0
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f005 fb00 	bl	800f4ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	2228      	movs	r2, #40	; 0x28
 8009eb0:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8009eb4:	79fa      	ldrb	r2, [r7, #7]
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8009ebc:	79ba      	ldrb	r2, [r7, #6]
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8009ec4:	797a      	ldrb	r2, [r7, #5]
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8009ecc:	1d3b      	adds	r3, r7, #4
 8009ece:	781a      	ldrb	r2, [r3, #0]
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8009ed6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8009ee0:	f107 0320 	add.w	r3, r7, #32
 8009ee4:	781a      	ldrb	r2, [r3, #0]
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	2202      	movs	r2, #2
 8009ef8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	683a      	ldr	r2, [r7, #0]
 8009f00:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009f04:	2301      	movs	r3, #1
 8009f06:	75fb      	strb	r3, [r7, #23]
      break;
 8009f08:	e007      	b.n	8009f1a <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009f0a:	7afb      	ldrb	r3, [r7, #11]
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	68f8      	ldr	r0, [r7, #12]
 8009f10:	f7ff fb18 	bl	8009544 <USBH_MSC_BOT_Process>
 8009f14:	4603      	mov	r3, r0
 8009f16:	75fb      	strb	r3, [r7, #23]
      break;
 8009f18:	bf00      	nop
  }

  return error;
 8009f1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3718      	adds	r7, #24
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}

08009f24 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	60f8      	str	r0, [r7, #12]
 8009f2c:	60b9      	str	r1, [r7, #8]
 8009f2e:	4613      	mov	r3, r2
 8009f30:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d101      	bne.n	8009f3c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009f38:	2302      	movs	r3, #2
 8009f3a:	e029      	b.n	8009f90 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	79fa      	ldrb	r2, [r7, #7]
 8009f40:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	2200      	movs	r2, #0
 8009f48:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8009f54:	68f8      	ldr	r0, [r7, #12]
 8009f56:	f000 f81f 	bl	8009f98 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	2200      	movs	r2, #0
 8009f66:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2200      	movs	r2, #0
 8009f76:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d003      	beq.n	8009f88 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	68ba      	ldr	r2, [r7, #8]
 8009f84:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009f88:	68f8      	ldr	r0, [r7, #12]
 8009f8a:	f005 f823 	bl	800efd4 <USBH_LL_Init>

  return USBH_OK;
 8009f8e:	2300      	movs	r3, #0
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3710      	adds	r7, #16
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b085      	sub	sp, #20
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	60fb      	str	r3, [r7, #12]
 8009fa8:	e009      	b.n	8009fbe <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	33e0      	adds	r3, #224	; 0xe0
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4413      	add	r3, r2
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	3301      	adds	r3, #1
 8009fbc:	60fb      	str	r3, [r7, #12]
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2b0f      	cmp	r3, #15
 8009fc2:	d9f2      	bls.n	8009faa <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	60fb      	str	r3, [r7, #12]
 8009fc8:	e009      	b.n	8009fde <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	4413      	add	r3, r2
 8009fd0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	3301      	adds	r3, #1
 8009fdc:	60fb      	str	r3, [r7, #12]
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fe4:	d3f1      	bcc.n	8009fca <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2240      	movs	r2, #64	; 0x40
 800a00a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2200      	movs	r2, #0
 800a010:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2200      	movs	r2, #0
 800a016:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2201      	movs	r2, #1
 800a01e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2200      	movs	r2, #0
 800a026:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2200      	movs	r2, #0
 800a02e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800a032:	2300      	movs	r3, #0
}
 800a034:	4618      	mov	r0, r3
 800a036:	3714      	adds	r7, #20
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800a040:	b480      	push	{r7}
 800a042:	b085      	sub	sp, #20
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800a04a:	2300      	movs	r3, #0
 800a04c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d016      	beq.n	800a082 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d10e      	bne.n	800a07c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a064:	1c59      	adds	r1, r3, #1
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800a06c:	687a      	ldr	r2, [r7, #4]
 800a06e:	33de      	adds	r3, #222	; 0xde
 800a070:	6839      	ldr	r1, [r7, #0]
 800a072:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800a076:	2300      	movs	r3, #0
 800a078:	73fb      	strb	r3, [r7, #15]
 800a07a:	e004      	b.n	800a086 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800a07c:	2302      	movs	r3, #2
 800a07e:	73fb      	strb	r3, [r7, #15]
 800a080:	e001      	b.n	800a086 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800a082:	2302      	movs	r3, #2
 800a084:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a086:	7bfb      	ldrb	r3, [r7, #15]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3714      	adds	r7, #20
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr

0800a094 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800a094:	b480      	push	{r7}
 800a096:	b085      	sub	sp, #20
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
 800a09c:	460b      	mov	r3, r1
 800a09e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800a0aa:	78fa      	ldrb	r2, [r7, #3]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d204      	bcs.n	800a0ba <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	78fa      	ldrb	r2, [r7, #3]
 800a0b4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800a0b8:	e001      	b.n	800a0be <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800a0ba:	2302      	movs	r3, #2
 800a0bc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a0be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3714      	adds	r7, #20
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ca:	4770      	bx	lr

0800a0cc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b087      	sub	sp, #28
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	4608      	mov	r0, r1
 800a0d6:	4611      	mov	r1, r2
 800a0d8:	461a      	mov	r2, r3
 800a0da:	4603      	mov	r3, r0
 800a0dc:	70fb      	strb	r3, [r7, #3]
 800a0de:	460b      	mov	r3, r1
 800a0e0:	70bb      	strb	r3, [r7, #2]
 800a0e2:	4613      	mov	r3, r2
 800a0e4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a0f4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a0f6:	e025      	b.n	800a144 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800a0f8:	7dfb      	ldrb	r3, [r7, #23]
 800a0fa:	221a      	movs	r2, #26
 800a0fc:	fb02 f303 	mul.w	r3, r2, r3
 800a100:	3308      	adds	r3, #8
 800a102:	68fa      	ldr	r2, [r7, #12]
 800a104:	4413      	add	r3, r2
 800a106:	3302      	adds	r3, #2
 800a108:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	795b      	ldrb	r3, [r3, #5]
 800a10e:	78fa      	ldrb	r2, [r7, #3]
 800a110:	429a      	cmp	r2, r3
 800a112:	d002      	beq.n	800a11a <USBH_FindInterface+0x4e>
 800a114:	78fb      	ldrb	r3, [r7, #3]
 800a116:	2bff      	cmp	r3, #255	; 0xff
 800a118:	d111      	bne.n	800a13e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a11e:	78ba      	ldrb	r2, [r7, #2]
 800a120:	429a      	cmp	r2, r3
 800a122:	d002      	beq.n	800a12a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a124:	78bb      	ldrb	r3, [r7, #2]
 800a126:	2bff      	cmp	r3, #255	; 0xff
 800a128:	d109      	bne.n	800a13e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a12a:	693b      	ldr	r3, [r7, #16]
 800a12c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a12e:	787a      	ldrb	r2, [r7, #1]
 800a130:	429a      	cmp	r2, r3
 800a132:	d002      	beq.n	800a13a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a134:	787b      	ldrb	r3, [r7, #1]
 800a136:	2bff      	cmp	r3, #255	; 0xff
 800a138:	d101      	bne.n	800a13e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800a13a:	7dfb      	ldrb	r3, [r7, #23]
 800a13c:	e006      	b.n	800a14c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800a13e:	7dfb      	ldrb	r3, [r7, #23]
 800a140:	3301      	adds	r3, #1
 800a142:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a144:	7dfb      	ldrb	r3, [r7, #23]
 800a146:	2b01      	cmp	r3, #1
 800a148:	d9d6      	bls.n	800a0f8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800a14a:	23ff      	movs	r3, #255	; 0xff
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	371c      	adds	r7, #28
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b082      	sub	sp, #8
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f004 ff73 	bl	800f04c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800a166:	2101      	movs	r1, #1
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f005 f88c 	bl	800f286 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800a16e:	2300      	movs	r3, #0
}
 800a170:	4618      	mov	r0, r3
 800a172:	3708      	adds	r7, #8
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}

0800a178 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b088      	sub	sp, #32
 800a17c:	af04      	add	r7, sp, #16
 800a17e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800a180:	2302      	movs	r3, #2
 800a182:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800a184:	2300      	movs	r3, #0
 800a186:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	2b01      	cmp	r3, #1
 800a192:	d102      	bne.n	800a19a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2203      	movs	r2, #3
 800a198:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	2b0b      	cmp	r3, #11
 800a1a2:	f200 81be 	bhi.w	800a522 <USBH_Process+0x3aa>
 800a1a6:	a201      	add	r2, pc, #4	; (adr r2, 800a1ac <USBH_Process+0x34>)
 800a1a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ac:	0800a1dd 	.word	0x0800a1dd
 800a1b0:	0800a20f 	.word	0x0800a20f
 800a1b4:	0800a277 	.word	0x0800a277
 800a1b8:	0800a4bd 	.word	0x0800a4bd
 800a1bc:	0800a523 	.word	0x0800a523
 800a1c0:	0800a31b 	.word	0x0800a31b
 800a1c4:	0800a463 	.word	0x0800a463
 800a1c8:	0800a351 	.word	0x0800a351
 800a1cc:	0800a371 	.word	0x0800a371
 800a1d0:	0800a391 	.word	0x0800a391
 800a1d4:	0800a3d5 	.word	0x0800a3d5
 800a1d8:	0800a4a5 	.word	0x0800a4a5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a1e2:	b2db      	uxtb	r3, r3
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	f000 819e 	beq.w	800a526 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800a1f0:	20c8      	movs	r0, #200	; 0xc8
 800a1f2:	f005 f8bf 	bl	800f374 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f004 ff85 	bl	800f106 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a20c:	e18b      	b.n	800a526 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800a214:	2b01      	cmp	r3, #1
 800a216:	d107      	bne.n	800a228 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2200      	movs	r2, #0
 800a21c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2202      	movs	r2, #2
 800a224:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a226:	e18d      	b.n	800a544 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a22e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a232:	d914      	bls.n	800a25e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a23a:	3301      	adds	r3, #1
 800a23c:	b2da      	uxtb	r2, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a24a:	2b03      	cmp	r3, #3
 800a24c:	d903      	bls.n	800a256 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	220d      	movs	r2, #13
 800a252:	701a      	strb	r2, [r3, #0]
      break;
 800a254:	e176      	b.n	800a544 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	701a      	strb	r2, [r3, #0]
      break;
 800a25c:	e172      	b.n	800a544 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a264:	f103 020a 	add.w	r2, r3, #10
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800a26e:	200a      	movs	r0, #10
 800a270:	f005 f880 	bl	800f374 <USBH_Delay>
      break;
 800a274:	e166      	b.n	800a544 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d005      	beq.n	800a28c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a286:	2104      	movs	r1, #4
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800a28c:	2064      	movs	r0, #100	; 0x64
 800a28e:	f005 f871 	bl	800f374 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f004 ff10 	bl	800f0b8 <USBH_LL_GetSpeed>
 800a298:	4603      	mov	r3, r0
 800a29a:	461a      	mov	r2, r3
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2205      	movs	r2, #5
 800a2a6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800a2a8:	2100      	movs	r1, #0
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f001 fa29 	bl	800b702 <USBH_AllocPipe>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	461a      	mov	r2, r3
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800a2b8:	2180      	movs	r1, #128	; 0x80
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f001 fa21 	bl	800b702 <USBH_AllocPipe>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	7919      	ldrb	r1, [r3, #4]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a2d8:	687a      	ldr	r2, [r7, #4]
 800a2da:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a2dc:	b292      	uxth	r2, r2
 800a2de:	9202      	str	r2, [sp, #8]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	9201      	str	r2, [sp, #4]
 800a2e4:	9300      	str	r3, [sp, #0]
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	2280      	movs	r2, #128	; 0x80
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f001 f9da 	bl	800b6a4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	7959      	ldrb	r1, [r3, #5]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a304:	b292      	uxth	r2, r2
 800a306:	9202      	str	r2, [sp, #8]
 800a308:	2200      	movs	r2, #0
 800a30a:	9201      	str	r2, [sp, #4]
 800a30c:	9300      	str	r3, [sp, #0]
 800a30e:	4603      	mov	r3, r0
 800a310:	2200      	movs	r2, #0
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f001 f9c6 	bl	800b6a4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a318:	e114      	b.n	800a544 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 f918 	bl	800a550 <USBH_HandleEnum>
 800a320:	4603      	mov	r3, r0
 800a322:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a324:	7bbb      	ldrb	r3, [r7, #14]
 800a326:	b2db      	uxtb	r3, r3
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f040 80fe 	bne.w	800a52a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2200      	movs	r2, #0
 800a332:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800a33c:	2b01      	cmp	r3, #1
 800a33e:	d103      	bne.n	800a348 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2208      	movs	r2, #8
 800a344:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a346:	e0f0      	b.n	800a52a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2207      	movs	r2, #7
 800a34c:	701a      	strb	r2, [r3, #0]
      break;
 800a34e:	e0ec      	b.n	800a52a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a356:	2b00      	cmp	r3, #0
 800a358:	f000 80e9 	beq.w	800a52e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a362:	2101      	movs	r1, #1
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2208      	movs	r2, #8
 800a36c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800a36e:	e0de      	b.n	800a52e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800a376:	b29b      	uxth	r3, r3
 800a378:	4619      	mov	r1, r3
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f000 fc2c 	bl	800abd8 <USBH_SetCfg>
 800a380:	4603      	mov	r3, r0
 800a382:	2b00      	cmp	r3, #0
 800a384:	f040 80d5 	bne.w	800a532 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2209      	movs	r2, #9
 800a38c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a38e:	e0d0      	b.n	800a532 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800a396:	f003 0320 	and.w	r3, r3, #32
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d016      	beq.n	800a3cc <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a39e:	2101      	movs	r1, #1
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f000 fc3c 	bl	800ac1e <USBH_SetFeature>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a3aa:	7bbb      	ldrb	r3, [r7, #14]
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d103      	bne.n	800a3ba <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	220a      	movs	r2, #10
 800a3b6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a3b8:	e0bd      	b.n	800a536 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800a3ba:	7bbb      	ldrb	r3, [r7, #14]
 800a3bc:	b2db      	uxtb	r3, r3
 800a3be:	2b03      	cmp	r3, #3
 800a3c0:	f040 80b9 	bne.w	800a536 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	220a      	movs	r2, #10
 800a3c8:	701a      	strb	r2, [r3, #0]
      break;
 800a3ca:	e0b4      	b.n	800a536 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	220a      	movs	r2, #10
 800a3d0:	701a      	strb	r2, [r3, #0]
      break;
 800a3d2:	e0b0      	b.n	800a536 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	f000 80ad 	beq.w	800a53a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	73fb      	strb	r3, [r7, #15]
 800a3ec:	e016      	b.n	800a41c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a3ee:	7bfa      	ldrb	r2, [r7, #15]
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	32de      	adds	r2, #222	; 0xde
 800a3f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3f8:	791a      	ldrb	r2, [r3, #4]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800a400:	429a      	cmp	r2, r3
 800a402:	d108      	bne.n	800a416 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a404:	7bfa      	ldrb	r2, [r7, #15]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	32de      	adds	r2, #222	; 0xde
 800a40a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800a414:	e005      	b.n	800a422 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a416:	7bfb      	ldrb	r3, [r7, #15]
 800a418:	3301      	adds	r3, #1
 800a41a:	73fb      	strb	r3, [r7, #15]
 800a41c:	7bfb      	ldrb	r3, [r7, #15]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d0e5      	beq.n	800a3ee <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d016      	beq.n	800a45a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	4798      	blx	r3
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d109      	bne.n	800a452 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2206      	movs	r2, #6
 800a442:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a44a:	2103      	movs	r1, #3
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a450:	e073      	b.n	800a53a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	220d      	movs	r2, #13
 800a456:	701a      	strb	r2, [r3, #0]
      break;
 800a458:	e06f      	b.n	800a53a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	220d      	movs	r2, #13
 800a45e:	701a      	strb	r2, [r3, #0]
      break;
 800a460:	e06b      	b.n	800a53a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d017      	beq.n	800a49c <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a472:	691b      	ldr	r3, [r3, #16]
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	4798      	blx	r3
 800a478:	4603      	mov	r3, r0
 800a47a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a47c:	7bbb      	ldrb	r3, [r7, #14]
 800a47e:	b2db      	uxtb	r3, r3
 800a480:	2b00      	cmp	r3, #0
 800a482:	d103      	bne.n	800a48c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	220b      	movs	r2, #11
 800a488:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a48a:	e058      	b.n	800a53e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800a48c:	7bbb      	ldrb	r3, [r7, #14]
 800a48e:	b2db      	uxtb	r3, r3
 800a490:	2b02      	cmp	r3, #2
 800a492:	d154      	bne.n	800a53e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	220d      	movs	r2, #13
 800a498:	701a      	strb	r2, [r3, #0]
      break;
 800a49a:	e050      	b.n	800a53e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	220d      	movs	r2, #13
 800a4a0:	701a      	strb	r2, [r3, #0]
      break;
 800a4a2:	e04c      	b.n	800a53e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d049      	beq.n	800a542 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a4b4:	695b      	ldr	r3, [r3, #20]
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	4798      	blx	r3
      }
      break;
 800a4ba:	e042      	b.n	800a542 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f7ff fd67 	bl	8009f98 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d009      	beq.n	800a4e8 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a4da:	68db      	ldr	r3, [r3, #12]
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d005      	beq.n	800a4fe <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a4f8:	2105      	movs	r1, #5
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800a504:	b2db      	uxtb	r3, r3
 800a506:	2b01      	cmp	r3, #1
 800a508:	d107      	bne.n	800a51a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2200      	movs	r2, #0
 800a50e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f7ff fe20 	bl	800a158 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a518:	e014      	b.n	800a544 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f004 fd96 	bl	800f04c <USBH_LL_Start>
      break;
 800a520:	e010      	b.n	800a544 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800a522:	bf00      	nop
 800a524:	e00e      	b.n	800a544 <USBH_Process+0x3cc>
      break;
 800a526:	bf00      	nop
 800a528:	e00c      	b.n	800a544 <USBH_Process+0x3cc>
      break;
 800a52a:	bf00      	nop
 800a52c:	e00a      	b.n	800a544 <USBH_Process+0x3cc>
    break;
 800a52e:	bf00      	nop
 800a530:	e008      	b.n	800a544 <USBH_Process+0x3cc>
      break;
 800a532:	bf00      	nop
 800a534:	e006      	b.n	800a544 <USBH_Process+0x3cc>
      break;
 800a536:	bf00      	nop
 800a538:	e004      	b.n	800a544 <USBH_Process+0x3cc>
      break;
 800a53a:	bf00      	nop
 800a53c:	e002      	b.n	800a544 <USBH_Process+0x3cc>
      break;
 800a53e:	bf00      	nop
 800a540:	e000      	b.n	800a544 <USBH_Process+0x3cc>
      break;
 800a542:	bf00      	nop
  }
  return USBH_OK;
 800a544:	2300      	movs	r3, #0
}
 800a546:	4618      	mov	r0, r3
 800a548:	3710      	adds	r7, #16
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	bf00      	nop

0800a550 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b088      	sub	sp, #32
 800a554:	af04      	add	r7, sp, #16
 800a556:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a558:	2301      	movs	r3, #1
 800a55a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a55c:	2301      	movs	r3, #1
 800a55e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	785b      	ldrb	r3, [r3, #1]
 800a564:	2b07      	cmp	r3, #7
 800a566:	f200 81c1 	bhi.w	800a8ec <USBH_HandleEnum+0x39c>
 800a56a:	a201      	add	r2, pc, #4	; (adr r2, 800a570 <USBH_HandleEnum+0x20>)
 800a56c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a570:	0800a591 	.word	0x0800a591
 800a574:	0800a64f 	.word	0x0800a64f
 800a578:	0800a6b9 	.word	0x0800a6b9
 800a57c:	0800a747 	.word	0x0800a747
 800a580:	0800a7b1 	.word	0x0800a7b1
 800a584:	0800a821 	.word	0x0800a821
 800a588:	0800a867 	.word	0x0800a867
 800a58c:	0800a8ad 	.word	0x0800a8ad
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a590:	2108      	movs	r1, #8
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 fa50 	bl	800aa38 <USBH_Get_DevDesc>
 800a598:	4603      	mov	r3, r0
 800a59a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a59c:	7bbb      	ldrb	r3, [r7, #14]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d130      	bne.n	800a604 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	7919      	ldrb	r1, [r3, #4]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a5c6:	b292      	uxth	r2, r2
 800a5c8:	9202      	str	r2, [sp, #8]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	9201      	str	r2, [sp, #4]
 800a5ce:	9300      	str	r3, [sp, #0]
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	2280      	movs	r2, #128	; 0x80
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f001 f865 	bl	800b6a4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	7959      	ldrb	r1, [r3, #5]
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a5ea:	687a      	ldr	r2, [r7, #4]
 800a5ec:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a5ee:	b292      	uxth	r2, r2
 800a5f0:	9202      	str	r2, [sp, #8]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	9201      	str	r2, [sp, #4]
 800a5f6:	9300      	str	r3, [sp, #0]
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f001 f851 	bl	800b6a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a602:	e175      	b.n	800a8f0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a604:	7bbb      	ldrb	r3, [r7, #14]
 800a606:	2b03      	cmp	r3, #3
 800a608:	f040 8172 	bne.w	800a8f0 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a612:	3301      	adds	r3, #1
 800a614:	b2da      	uxtb	r2, r3
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a622:	2b03      	cmp	r3, #3
 800a624:	d903      	bls.n	800a62e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	220d      	movs	r2, #13
 800a62a:	701a      	strb	r2, [r3, #0]
      break;
 800a62c:	e160      	b.n	800a8f0 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	795b      	ldrb	r3, [r3, #5]
 800a632:	4619      	mov	r1, r3
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f001 f885 	bl	800b744 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	791b      	ldrb	r3, [r3, #4]
 800a63e:	4619      	mov	r1, r3
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f001 f87f 	bl	800b744 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2200      	movs	r2, #0
 800a64a:	701a      	strb	r2, [r3, #0]
      break;
 800a64c:	e150      	b.n	800a8f0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a64e:	2112      	movs	r1, #18
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 f9f1 	bl	800aa38 <USBH_Get_DevDesc>
 800a656:	4603      	mov	r3, r0
 800a658:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a65a:	7bbb      	ldrb	r3, [r7, #14]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d103      	bne.n	800a668 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2202      	movs	r2, #2
 800a664:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a666:	e145      	b.n	800a8f4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a668:	7bbb      	ldrb	r3, [r7, #14]
 800a66a:	2b03      	cmp	r3, #3
 800a66c:	f040 8142 	bne.w	800a8f4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a676:	3301      	adds	r3, #1
 800a678:	b2da      	uxtb	r2, r3
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a686:	2b03      	cmp	r3, #3
 800a688:	d903      	bls.n	800a692 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	220d      	movs	r2, #13
 800a68e:	701a      	strb	r2, [r3, #0]
      break;
 800a690:	e130      	b.n	800a8f4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	795b      	ldrb	r3, [r3, #5]
 800a696:	4619      	mov	r1, r3
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f001 f853 	bl	800b744 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	791b      	ldrb	r3, [r3, #4]
 800a6a2:	4619      	mov	r1, r3
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f001 f84d 	bl	800b744 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	701a      	strb	r2, [r3, #0]
      break;
 800a6b6:	e11d      	b.n	800a8f4 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a6b8:	2101      	movs	r1, #1
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f000 fa68 	bl	800ab90 <USBH_SetAddress>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a6c4:	7bbb      	ldrb	r3, [r7, #14]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d132      	bne.n	800a730 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800a6ca:	2002      	movs	r0, #2
 800a6cc:	f004 fe52 	bl	800f374 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2203      	movs	r2, #3
 800a6dc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	7919      	ldrb	r1, [r3, #4]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a6ee:	687a      	ldr	r2, [r7, #4]
 800a6f0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a6f2:	b292      	uxth	r2, r2
 800a6f4:	9202      	str	r2, [sp, #8]
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	9201      	str	r2, [sp, #4]
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	2280      	movs	r2, #128	; 0x80
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f000 ffcf 	bl	800b6a4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	7959      	ldrb	r1, [r3, #5]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a71a:	b292      	uxth	r2, r2
 800a71c:	9202      	str	r2, [sp, #8]
 800a71e:	2200      	movs	r2, #0
 800a720:	9201      	str	r2, [sp, #4]
 800a722:	9300      	str	r3, [sp, #0]
 800a724:	4603      	mov	r3, r0
 800a726:	2200      	movs	r2, #0
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f000 ffbb 	bl	800b6a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a72e:	e0e3      	b.n	800a8f8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a730:	7bbb      	ldrb	r3, [r7, #14]
 800a732:	2b03      	cmp	r3, #3
 800a734:	f040 80e0 	bne.w	800a8f8 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	220d      	movs	r2, #13
 800a73c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2200      	movs	r2, #0
 800a742:	705a      	strb	r2, [r3, #1]
      break;
 800a744:	e0d8      	b.n	800a8f8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a746:	2109      	movs	r1, #9
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f000 f99d 	bl	800aa88 <USBH_Get_CfgDesc>
 800a74e:	4603      	mov	r3, r0
 800a750:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a752:	7bbb      	ldrb	r3, [r7, #14]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d103      	bne.n	800a760 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2204      	movs	r2, #4
 800a75c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a75e:	e0cd      	b.n	800a8fc <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a760:	7bbb      	ldrb	r3, [r7, #14]
 800a762:	2b03      	cmp	r3, #3
 800a764:	f040 80ca 	bne.w	800a8fc <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a76e:	3301      	adds	r3, #1
 800a770:	b2da      	uxtb	r2, r3
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a77e:	2b03      	cmp	r3, #3
 800a780:	d903      	bls.n	800a78a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	220d      	movs	r2, #13
 800a786:	701a      	strb	r2, [r3, #0]
      break;
 800a788:	e0b8      	b.n	800a8fc <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	795b      	ldrb	r3, [r3, #5]
 800a78e:	4619      	mov	r1, r3
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f000 ffd7 	bl	800b744 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	791b      	ldrb	r3, [r3, #4]
 800a79a:	4619      	mov	r1, r3
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 ffd1 	bl	800b744 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	701a      	strb	r2, [r3, #0]
      break;
 800a7ae:	e0a5      	b.n	800a8fc <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800a7b6:	4619      	mov	r1, r3
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f000 f965 	bl	800aa88 <USBH_Get_CfgDesc>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a7c2:	7bbb      	ldrb	r3, [r7, #14]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d103      	bne.n	800a7d0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2205      	movs	r2, #5
 800a7cc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a7ce:	e097      	b.n	800a900 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a7d0:	7bbb      	ldrb	r3, [r7, #14]
 800a7d2:	2b03      	cmp	r3, #3
 800a7d4:	f040 8094 	bne.w	800a900 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a7de:	3301      	adds	r3, #1
 800a7e0:	b2da      	uxtb	r2, r3
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a7ee:	2b03      	cmp	r3, #3
 800a7f0:	d903      	bls.n	800a7fa <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	220d      	movs	r2, #13
 800a7f6:	701a      	strb	r2, [r3, #0]
      break;
 800a7f8:	e082      	b.n	800a900 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	795b      	ldrb	r3, [r3, #5]
 800a7fe:	4619      	mov	r1, r3
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f000 ff9f 	bl	800b744 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	791b      	ldrb	r3, [r3, #4]
 800a80a:	4619      	mov	r1, r3
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 ff99 	bl	800b744 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2200      	movs	r2, #0
 800a816:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	701a      	strb	r2, [r3, #0]
      break;
 800a81e:	e06f      	b.n	800a900 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800a826:	2b00      	cmp	r3, #0
 800a828:	d019      	beq.n	800a85e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a836:	23ff      	movs	r3, #255	; 0xff
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 f949 	bl	800aad0 <USBH_Get_StringDesc>
 800a83e:	4603      	mov	r3, r0
 800a840:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a842:	7bbb      	ldrb	r3, [r7, #14]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d103      	bne.n	800a850 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2206      	movs	r2, #6
 800a84c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a84e:	e059      	b.n	800a904 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a850:	7bbb      	ldrb	r3, [r7, #14]
 800a852:	2b03      	cmp	r3, #3
 800a854:	d156      	bne.n	800a904 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2206      	movs	r2, #6
 800a85a:	705a      	strb	r2, [r3, #1]
      break;
 800a85c:	e052      	b.n	800a904 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2206      	movs	r2, #6
 800a862:	705a      	strb	r2, [r3, #1]
      break;
 800a864:	e04e      	b.n	800a904 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d019      	beq.n	800a8a4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a87c:	23ff      	movs	r3, #255	; 0xff
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f000 f926 	bl	800aad0 <USBH_Get_StringDesc>
 800a884:	4603      	mov	r3, r0
 800a886:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a888:	7bbb      	ldrb	r3, [r7, #14]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d103      	bne.n	800a896 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2207      	movs	r2, #7
 800a892:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a894:	e038      	b.n	800a908 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a896:	7bbb      	ldrb	r3, [r7, #14]
 800a898:	2b03      	cmp	r3, #3
 800a89a:	d135      	bne.n	800a908 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2207      	movs	r2, #7
 800a8a0:	705a      	strb	r2, [r3, #1]
      break;
 800a8a2:	e031      	b.n	800a908 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2207      	movs	r2, #7
 800a8a8:	705a      	strb	r2, [r3, #1]
      break;
 800a8aa:	e02d      	b.n	800a908 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d017      	beq.n	800a8e6 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a8c2:	23ff      	movs	r3, #255	; 0xff
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 f903 	bl	800aad0 <USBH_Get_StringDesc>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a8ce:	7bbb      	ldrb	r3, [r7, #14]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d102      	bne.n	800a8da <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a8d8:	e018      	b.n	800a90c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a8da:	7bbb      	ldrb	r3, [r7, #14]
 800a8dc:	2b03      	cmp	r3, #3
 800a8de:	d115      	bne.n	800a90c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	73fb      	strb	r3, [r7, #15]
      break;
 800a8e4:	e012      	b.n	800a90c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	73fb      	strb	r3, [r7, #15]
      break;
 800a8ea:	e00f      	b.n	800a90c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800a8ec:	bf00      	nop
 800a8ee:	e00e      	b.n	800a90e <USBH_HandleEnum+0x3be>
      break;
 800a8f0:	bf00      	nop
 800a8f2:	e00c      	b.n	800a90e <USBH_HandleEnum+0x3be>
      break;
 800a8f4:	bf00      	nop
 800a8f6:	e00a      	b.n	800a90e <USBH_HandleEnum+0x3be>
      break;
 800a8f8:	bf00      	nop
 800a8fa:	e008      	b.n	800a90e <USBH_HandleEnum+0x3be>
      break;
 800a8fc:	bf00      	nop
 800a8fe:	e006      	b.n	800a90e <USBH_HandleEnum+0x3be>
      break;
 800a900:	bf00      	nop
 800a902:	e004      	b.n	800a90e <USBH_HandleEnum+0x3be>
      break;
 800a904:	bf00      	nop
 800a906:	e002      	b.n	800a90e <USBH_HandleEnum+0x3be>
      break;
 800a908:	bf00      	nop
 800a90a:	e000      	b.n	800a90e <USBH_HandleEnum+0x3be>
      break;
 800a90c:	bf00      	nop
  }
  return Status;
 800a90e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a910:	4618      	mov	r0, r3
 800a912:	3710      	adds	r7, #16
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a918:	b480      	push	{r7}
 800a91a:	b083      	sub	sp, #12
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
 800a920:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	683a      	ldr	r2, [r7, #0]
 800a926:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800a92a:	bf00      	nop
 800a92c:	370c      	adds	r7, #12
 800a92e:	46bd      	mov	sp, r7
 800a930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a934:	4770      	bx	lr

0800a936 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a936:	b580      	push	{r7, lr}
 800a938:	b082      	sub	sp, #8
 800a93a:	af00      	add	r7, sp, #0
 800a93c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a944:	1c5a      	adds	r2, r3, #1
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f000 f804 	bl	800a95a <USBH_HandleSof>
}
 800a952:	bf00      	nop
 800a954:	3708      	adds	r7, #8
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}

0800a95a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a95a:	b580      	push	{r7, lr}
 800a95c:	b082      	sub	sp, #8
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	b2db      	uxtb	r3, r3
 800a968:	2b0b      	cmp	r3, #11
 800a96a:	d10a      	bne.n	800a982 <USBH_HandleSof+0x28>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a972:	2b00      	cmp	r3, #0
 800a974:	d005      	beq.n	800a982 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a97c:	699b      	ldr	r3, [r3, #24]
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	4798      	blx	r3
  }
}
 800a982:	bf00      	nop
 800a984:	3708      	adds	r7, #8
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}

0800a98a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a98a:	b480      	push	{r7}
 800a98c:	b083      	sub	sp, #12
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2201      	movs	r2, #1
 800a996:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800a99a:	bf00      	nop
}
 800a99c:	370c      	adds	r7, #12
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a4:	4770      	bx	lr

0800a9a6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a9a6:	b480      	push	{r7}
 800a9a8:	b083      	sub	sp, #12
 800a9aa:	af00      	add	r7, sp, #0
 800a9ac:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800a9b6:	bf00      	nop
}
 800a9b8:	370c      	adds	r7, #12
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c0:	4770      	bx	lr

0800a9c2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a9c2:	b480      	push	{r7}
 800a9c4:	b083      	sub	sp, #12
 800a9c6:	af00      	add	r7, sp, #0
 800a9c8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800a9e2:	2300      	movs	r3, #0
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	370c      	adds	r7, #12
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr

0800a9f0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b082      	sub	sp, #8
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2200      	movs	r2, #0
 800aa04:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f004 fb36 	bl	800f082 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	791b      	ldrb	r3, [r3, #4]
 800aa1a:	4619      	mov	r1, r3
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f000 fe91 	bl	800b744 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	795b      	ldrb	r3, [r3, #5]
 800aa26:	4619      	mov	r1, r3
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f000 fe8b 	bl	800b744 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800aa2e:	2300      	movs	r3, #0
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	3708      	adds	r7, #8
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bd80      	pop	{r7, pc}

0800aa38 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b086      	sub	sp, #24
 800aa3c:	af02      	add	r7, sp, #8
 800aa3e:	6078      	str	r0, [r7, #4]
 800aa40:	460b      	mov	r3, r1
 800aa42:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800aa4a:	78fb      	ldrb	r3, [r7, #3]
 800aa4c:	b29b      	uxth	r3, r3
 800aa4e:	9300      	str	r3, [sp, #0]
 800aa50:	4613      	mov	r3, r2
 800aa52:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aa56:	2100      	movs	r1, #0
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 f864 	bl	800ab26 <USBH_GetDescriptor>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800aa62:	7bfb      	ldrb	r3, [r7, #15]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d10a      	bne.n	800aa7e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800aa74:	78fa      	ldrb	r2, [r7, #3]
 800aa76:	b292      	uxth	r2, r2
 800aa78:	4619      	mov	r1, r3
 800aa7a:	f000 f918 	bl	800acae <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800aa7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	3710      	adds	r7, #16
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bd80      	pop	{r7, pc}

0800aa88 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b086      	sub	sp, #24
 800aa8c:	af02      	add	r7, sp, #8
 800aa8e:	6078      	str	r0, [r7, #4]
 800aa90:	460b      	mov	r3, r1
 800aa92:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	331c      	adds	r3, #28
 800aa98:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800aa9a:	887b      	ldrh	r3, [r7, #2]
 800aa9c:	9300      	str	r3, [sp, #0]
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aaa4:	2100      	movs	r1, #0
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f000 f83d 	bl	800ab26 <USBH_GetDescriptor>
 800aaac:	4603      	mov	r3, r0
 800aaae:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800aab0:	7bfb      	ldrb	r3, [r7, #15]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d107      	bne.n	800aac6 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800aab6:	887b      	ldrh	r3, [r7, #2]
 800aab8:	461a      	mov	r2, r3
 800aaba:	68b9      	ldr	r1, [r7, #8]
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f000 f987 	bl	800add0 <USBH_ParseCfgDesc>
 800aac2:	4603      	mov	r3, r0
 800aac4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800aac6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3710      	adds	r7, #16
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b088      	sub	sp, #32
 800aad4:	af02      	add	r7, sp, #8
 800aad6:	60f8      	str	r0, [r7, #12]
 800aad8:	607a      	str	r2, [r7, #4]
 800aada:	461a      	mov	r2, r3
 800aadc:	460b      	mov	r3, r1
 800aade:	72fb      	strb	r3, [r7, #11]
 800aae0:	4613      	mov	r3, r2
 800aae2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800aae4:	7afb      	ldrb	r3, [r7, #11]
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800aaec:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800aaf4:	893b      	ldrh	r3, [r7, #8]
 800aaf6:	9300      	str	r3, [sp, #0]
 800aaf8:	460b      	mov	r3, r1
 800aafa:	2100      	movs	r1, #0
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f000 f812 	bl	800ab26 <USBH_GetDescriptor>
 800ab02:	4603      	mov	r3, r0
 800ab04:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800ab06:	7dfb      	ldrb	r3, [r7, #23]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d107      	bne.n	800ab1c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ab12:	893a      	ldrh	r2, [r7, #8]
 800ab14:	6879      	ldr	r1, [r7, #4]
 800ab16:	4618      	mov	r0, r3
 800ab18:	f000 fb24 	bl	800b164 <USBH_ParseStringDesc>
  }

  return status;
 800ab1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3718      	adds	r7, #24
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}

0800ab26 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800ab26:	b580      	push	{r7, lr}
 800ab28:	b084      	sub	sp, #16
 800ab2a:	af00      	add	r7, sp, #0
 800ab2c:	60f8      	str	r0, [r7, #12]
 800ab2e:	607b      	str	r3, [r7, #4]
 800ab30:	460b      	mov	r3, r1
 800ab32:	72fb      	strb	r3, [r7, #11]
 800ab34:	4613      	mov	r3, r2
 800ab36:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	789b      	ldrb	r3, [r3, #2]
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d11c      	bne.n	800ab7a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800ab40:	7afb      	ldrb	r3, [r7, #11]
 800ab42:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ab46:	b2da      	uxtb	r2, r3
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	2206      	movs	r2, #6
 800ab50:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	893a      	ldrh	r2, [r7, #8]
 800ab56:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800ab58:	893b      	ldrh	r3, [r7, #8]
 800ab5a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ab5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ab62:	d104      	bne.n	800ab6e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	f240 4209 	movw	r2, #1033	; 0x409
 800ab6a:	829a      	strh	r2, [r3, #20]
 800ab6c:	e002      	b.n	800ab74 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2200      	movs	r2, #0
 800ab72:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	8b3a      	ldrh	r2, [r7, #24]
 800ab78:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800ab7a:	8b3b      	ldrh	r3, [r7, #24]
 800ab7c:	461a      	mov	r2, r3
 800ab7e:	6879      	ldr	r1, [r7, #4]
 800ab80:	68f8      	ldr	r0, [r7, #12]
 800ab82:	f000 fb3d 	bl	800b200 <USBH_CtlReq>
 800ab86:	4603      	mov	r3, r0
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3710      	adds	r7, #16
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b082      	sub	sp, #8
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
 800ab98:	460b      	mov	r3, r1
 800ab9a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	789b      	ldrb	r3, [r3, #2]
 800aba0:	2b01      	cmp	r3, #1
 800aba2:	d10f      	bne.n	800abc4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2200      	movs	r2, #0
 800aba8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2205      	movs	r2, #5
 800abae:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800abb0:	78fb      	ldrb	r3, [r7, #3]
 800abb2:	b29a      	uxth	r2, r3
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2200      	movs	r2, #0
 800abbc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2200      	movs	r2, #0
 800abc2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800abc4:	2200      	movs	r2, #0
 800abc6:	2100      	movs	r1, #0
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f000 fb19 	bl	800b200 <USBH_CtlReq>
 800abce:	4603      	mov	r3, r0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3708      	adds	r7, #8
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}

0800abd8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b082      	sub	sp, #8
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	460b      	mov	r3, r1
 800abe2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	789b      	ldrb	r3, [r3, #2]
 800abe8:	2b01      	cmp	r3, #1
 800abea:	d10e      	bne.n	800ac0a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	2200      	movs	r2, #0
 800abf0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	2209      	movs	r2, #9
 800abf6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	887a      	ldrh	r2, [r7, #2]
 800abfc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2200      	movs	r2, #0
 800ac02:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2200      	movs	r2, #0
 800ac08:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	2100      	movs	r1, #0
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f000 faf6 	bl	800b200 <USBH_CtlReq>
 800ac14:	4603      	mov	r3, r0
}
 800ac16:	4618      	mov	r0, r3
 800ac18:	3708      	adds	r7, #8
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}

0800ac1e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800ac1e:	b580      	push	{r7, lr}
 800ac20:	b082      	sub	sp, #8
 800ac22:	af00      	add	r7, sp, #0
 800ac24:	6078      	str	r0, [r7, #4]
 800ac26:	460b      	mov	r3, r1
 800ac28:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	789b      	ldrb	r3, [r3, #2]
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d10f      	bne.n	800ac52 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2200      	movs	r2, #0
 800ac36:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2203      	movs	r2, #3
 800ac3c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ac3e:	78fb      	ldrb	r3, [r7, #3]
 800ac40:	b29a      	uxth	r2, r3
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2200      	movs	r2, #0
 800ac50:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ac52:	2200      	movs	r2, #0
 800ac54:	2100      	movs	r1, #0
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f000 fad2 	bl	800b200 <USBH_CtlReq>
 800ac5c:	4603      	mov	r3, r0
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3708      	adds	r7, #8
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b082      	sub	sp, #8
 800ac6a:	af00      	add	r7, sp, #0
 800ac6c:	6078      	str	r0, [r7, #4]
 800ac6e:	460b      	mov	r3, r1
 800ac70:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	789b      	ldrb	r3, [r3, #2]
 800ac76:	2b01      	cmp	r3, #1
 800ac78:	d10f      	bne.n	800ac9a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2202      	movs	r2, #2
 800ac7e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2201      	movs	r2, #1
 800ac84:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ac8c:	78fb      	ldrb	r3, [r7, #3]
 800ac8e:	b29a      	uxth	r2, r3
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2200      	movs	r2, #0
 800ac98:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	2100      	movs	r1, #0
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f000 faae 	bl	800b200 <USBH_CtlReq>
 800aca4:	4603      	mov	r3, r0
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3708      	adds	r7, #8
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}

0800acae <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800acae:	b480      	push	{r7}
 800acb0:	b085      	sub	sp, #20
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	60f8      	str	r0, [r7, #12]
 800acb6:	60b9      	str	r1, [r7, #8]
 800acb8:	4613      	mov	r3, r2
 800acba:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	781a      	ldrb	r2, [r3, #0]
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	785a      	ldrb	r2, [r3, #1]
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	3302      	adds	r3, #2
 800acd0:	781b      	ldrb	r3, [r3, #0]
 800acd2:	b29a      	uxth	r2, r3
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	3303      	adds	r3, #3
 800acd8:	781b      	ldrb	r3, [r3, #0]
 800acda:	b29b      	uxth	r3, r3
 800acdc:	021b      	lsls	r3, r3, #8
 800acde:	b29b      	uxth	r3, r3
 800ace0:	4313      	orrs	r3, r2
 800ace2:	b29a      	uxth	r2, r3
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	791a      	ldrb	r2, [r3, #4]
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	795a      	ldrb	r2, [r3, #5]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	799a      	ldrb	r2, [r3, #6]
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	79da      	ldrb	r2, [r3, #7]
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	79db      	ldrb	r3, [r3, #7]
 800ad0c:	2b20      	cmp	r3, #32
 800ad0e:	dc11      	bgt.n	800ad34 <USBH_ParseDevDesc+0x86>
 800ad10:	2b08      	cmp	r3, #8
 800ad12:	db16      	blt.n	800ad42 <USBH_ParseDevDesc+0x94>
 800ad14:	3b08      	subs	r3, #8
 800ad16:	2201      	movs	r2, #1
 800ad18:	fa02 f303 	lsl.w	r3, r2, r3
 800ad1c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800ad20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	bf14      	ite	ne
 800ad28:	2301      	movne	r3, #1
 800ad2a:	2300      	moveq	r3, #0
 800ad2c:	b2db      	uxtb	r3, r3
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d102      	bne.n	800ad38 <USBH_ParseDevDesc+0x8a>
 800ad32:	e006      	b.n	800ad42 <USBH_ParseDevDesc+0x94>
 800ad34:	2b40      	cmp	r3, #64	; 0x40
 800ad36:	d104      	bne.n	800ad42 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	79da      	ldrb	r2, [r3, #7]
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	71da      	strb	r2, [r3, #7]
      break;
 800ad40:	e003      	b.n	800ad4a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	2240      	movs	r2, #64	; 0x40
 800ad46:	71da      	strb	r2, [r3, #7]
      break;
 800ad48:	bf00      	nop
  }

  if (length > 8U)
 800ad4a:	88fb      	ldrh	r3, [r7, #6]
 800ad4c:	2b08      	cmp	r3, #8
 800ad4e:	d939      	bls.n	800adc4 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	3308      	adds	r3, #8
 800ad54:	781b      	ldrb	r3, [r3, #0]
 800ad56:	b29a      	uxth	r2, r3
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	3309      	adds	r3, #9
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	021b      	lsls	r3, r3, #8
 800ad62:	b29b      	uxth	r3, r3
 800ad64:	4313      	orrs	r3, r2
 800ad66:	b29a      	uxth	r2, r3
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	330a      	adds	r3, #10
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	b29a      	uxth	r2, r3
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	330b      	adds	r3, #11
 800ad78:	781b      	ldrb	r3, [r3, #0]
 800ad7a:	b29b      	uxth	r3, r3
 800ad7c:	021b      	lsls	r3, r3, #8
 800ad7e:	b29b      	uxth	r3, r3
 800ad80:	4313      	orrs	r3, r2
 800ad82:	b29a      	uxth	r2, r3
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	330c      	adds	r3, #12
 800ad8c:	781b      	ldrb	r3, [r3, #0]
 800ad8e:	b29a      	uxth	r2, r3
 800ad90:	68bb      	ldr	r3, [r7, #8]
 800ad92:	330d      	adds	r3, #13
 800ad94:	781b      	ldrb	r3, [r3, #0]
 800ad96:	b29b      	uxth	r3, r3
 800ad98:	021b      	lsls	r3, r3, #8
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	b29a      	uxth	r2, r3
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	7b9a      	ldrb	r2, [r3, #14]
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	7bda      	ldrb	r2, [r3, #15]
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	7c1a      	ldrb	r2, [r3, #16]
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	7c5a      	ldrb	r2, [r3, #17]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	745a      	strb	r2, [r3, #17]
  }
}
 800adc4:	bf00      	nop
 800adc6:	3714      	adds	r7, #20
 800adc8:	46bd      	mov	sp, r7
 800adca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adce:	4770      	bx	lr

0800add0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b08c      	sub	sp, #48	; 0x30
 800add4:	af00      	add	r7, sp, #0
 800add6:	60f8      	str	r0, [r7, #12]
 800add8:	60b9      	str	r1, [r7, #8]
 800adda:	4613      	mov	r3, r2
 800addc:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800ade4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800ade6:	2300      	movs	r3, #0
 800ade8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800adec:	68bb      	ldr	r3, [r7, #8]
 800adee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800adf0:	2300      	movs	r3, #0
 800adf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800adf6:	2300      	movs	r3, #0
 800adf8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	781a      	ldrb	r2, [r3, #0]
 800ae04:	6a3b      	ldr	r3, [r7, #32]
 800ae06:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	785a      	ldrb	r2, [r3, #1]
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	3302      	adds	r3, #2
 800ae14:	781b      	ldrb	r3, [r3, #0]
 800ae16:	b29a      	uxth	r2, r3
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	3303      	adds	r3, #3
 800ae1c:	781b      	ldrb	r3, [r3, #0]
 800ae1e:	b29b      	uxth	r3, r3
 800ae20:	021b      	lsls	r3, r3, #8
 800ae22:	b29b      	uxth	r3, r3
 800ae24:	4313      	orrs	r3, r2
 800ae26:	b29b      	uxth	r3, r3
 800ae28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae2c:	bf28      	it	cs
 800ae2e:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800ae32:	b29a      	uxth	r2, r3
 800ae34:	6a3b      	ldr	r3, [r7, #32]
 800ae36:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	791a      	ldrb	r2, [r3, #4]
 800ae3c:	6a3b      	ldr	r3, [r7, #32]
 800ae3e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	795a      	ldrb	r2, [r3, #5]
 800ae44:	6a3b      	ldr	r3, [r7, #32]
 800ae46:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	799a      	ldrb	r2, [r3, #6]
 800ae4c:	6a3b      	ldr	r3, [r7, #32]
 800ae4e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	79da      	ldrb	r2, [r3, #7]
 800ae54:	6a3b      	ldr	r3, [r7, #32]
 800ae56:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	7a1a      	ldrb	r2, [r3, #8]
 800ae5c:	6a3b      	ldr	r3, [r7, #32]
 800ae5e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800ae60:	6a3b      	ldr	r3, [r7, #32]
 800ae62:	781b      	ldrb	r3, [r3, #0]
 800ae64:	2b09      	cmp	r3, #9
 800ae66:	d002      	beq.n	800ae6e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800ae68:	6a3b      	ldr	r3, [r7, #32]
 800ae6a:	2209      	movs	r2, #9
 800ae6c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ae6e:	88fb      	ldrh	r3, [r7, #6]
 800ae70:	2b09      	cmp	r3, #9
 800ae72:	f240 809d 	bls.w	800afb0 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800ae76:	2309      	movs	r3, #9
 800ae78:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ae7e:	e081      	b.n	800af84 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ae80:	f107 0316 	add.w	r3, r7, #22
 800ae84:	4619      	mov	r1, r3
 800ae86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae88:	f000 f99f 	bl	800b1ca <USBH_GetNextDesc>
 800ae8c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800ae8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae90:	785b      	ldrb	r3, [r3, #1]
 800ae92:	2b04      	cmp	r3, #4
 800ae94:	d176      	bne.n	800af84 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800ae96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae98:	781b      	ldrb	r3, [r3, #0]
 800ae9a:	2b09      	cmp	r3, #9
 800ae9c:	d002      	beq.n	800aea4 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800ae9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aea0:	2209      	movs	r2, #9
 800aea2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800aea4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aea8:	221a      	movs	r2, #26
 800aeaa:	fb02 f303 	mul.w	r3, r2, r3
 800aeae:	3308      	adds	r3, #8
 800aeb0:	6a3a      	ldr	r2, [r7, #32]
 800aeb2:	4413      	add	r3, r2
 800aeb4:	3302      	adds	r3, #2
 800aeb6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800aeb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aeba:	69f8      	ldr	r0, [r7, #28]
 800aebc:	f000 f87e 	bl	800afbc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800aec0:	2300      	movs	r3, #0
 800aec2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800aec6:	2300      	movs	r3, #0
 800aec8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800aeca:	e043      	b.n	800af54 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800aecc:	f107 0316 	add.w	r3, r7, #22
 800aed0:	4619      	mov	r1, r3
 800aed2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aed4:	f000 f979 	bl	800b1ca <USBH_GetNextDesc>
 800aed8:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800aeda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aedc:	785b      	ldrb	r3, [r3, #1]
 800aede:	2b05      	cmp	r3, #5
 800aee0:	d138      	bne.n	800af54 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800aee2:	69fb      	ldr	r3, [r7, #28]
 800aee4:	795b      	ldrb	r3, [r3, #5]
 800aee6:	2b01      	cmp	r3, #1
 800aee8:	d10f      	bne.n	800af0a <USBH_ParseCfgDesc+0x13a>
 800aeea:	69fb      	ldr	r3, [r7, #28]
 800aeec:	799b      	ldrb	r3, [r3, #6]
 800aeee:	2b02      	cmp	r3, #2
 800aef0:	d10b      	bne.n	800af0a <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800aef2:	69fb      	ldr	r3, [r7, #28]
 800aef4:	79db      	ldrb	r3, [r3, #7]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d10f      	bne.n	800af1a <USBH_ParseCfgDesc+0x14a>
 800aefa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	2b09      	cmp	r3, #9
 800af00:	d00b      	beq.n	800af1a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800af02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af04:	2209      	movs	r2, #9
 800af06:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800af08:	e007      	b.n	800af1a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800af0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af0c:	781b      	ldrb	r3, [r3, #0]
 800af0e:	2b07      	cmp	r3, #7
 800af10:	d004      	beq.n	800af1c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800af12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af14:	2207      	movs	r2, #7
 800af16:	701a      	strb	r2, [r3, #0]
 800af18:	e000      	b.n	800af1c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800af1a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800af1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af20:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800af24:	3201      	adds	r2, #1
 800af26:	00d2      	lsls	r2, r2, #3
 800af28:	211a      	movs	r1, #26
 800af2a:	fb01 f303 	mul.w	r3, r1, r3
 800af2e:	4413      	add	r3, r2
 800af30:	3308      	adds	r3, #8
 800af32:	6a3a      	ldr	r2, [r7, #32]
 800af34:	4413      	add	r3, r2
 800af36:	3304      	adds	r3, #4
 800af38:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800af3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800af3c:	69b9      	ldr	r1, [r7, #24]
 800af3e:	68f8      	ldr	r0, [r7, #12]
 800af40:	f000 f86b 	bl	800b01a <USBH_ParseEPDesc>
 800af44:	4603      	mov	r3, r0
 800af46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800af4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800af4e:	3301      	adds	r3, #1
 800af50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800af54:	69fb      	ldr	r3, [r7, #28]
 800af56:	791b      	ldrb	r3, [r3, #4]
 800af58:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800af5c:	429a      	cmp	r2, r3
 800af5e:	d204      	bcs.n	800af6a <USBH_ParseCfgDesc+0x19a>
 800af60:	6a3b      	ldr	r3, [r7, #32]
 800af62:	885a      	ldrh	r2, [r3, #2]
 800af64:	8afb      	ldrh	r3, [r7, #22]
 800af66:	429a      	cmp	r2, r3
 800af68:	d8b0      	bhi.n	800aecc <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800af6a:	69fb      	ldr	r3, [r7, #28]
 800af6c:	791b      	ldrb	r3, [r3, #4]
 800af6e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800af72:	429a      	cmp	r2, r3
 800af74:	d201      	bcs.n	800af7a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800af76:	2303      	movs	r3, #3
 800af78:	e01c      	b.n	800afb4 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800af7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af7e:	3301      	adds	r3, #1
 800af80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800af84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af88:	2b01      	cmp	r3, #1
 800af8a:	d805      	bhi.n	800af98 <USBH_ParseCfgDesc+0x1c8>
 800af8c:	6a3b      	ldr	r3, [r7, #32]
 800af8e:	885a      	ldrh	r2, [r3, #2]
 800af90:	8afb      	ldrh	r3, [r7, #22]
 800af92:	429a      	cmp	r2, r3
 800af94:	f63f af74 	bhi.w	800ae80 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800af98:	6a3b      	ldr	r3, [r7, #32]
 800af9a:	791b      	ldrb	r3, [r3, #4]
 800af9c:	2b02      	cmp	r3, #2
 800af9e:	bf28      	it	cs
 800afa0:	2302      	movcs	r3, #2
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800afa8:	429a      	cmp	r2, r3
 800afaa:	d201      	bcs.n	800afb0 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800afac:	2303      	movs	r3, #3
 800afae:	e001      	b.n	800afb4 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800afb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	3730      	adds	r7, #48	; 0x30
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}

0800afbc <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800afbc:	b480      	push	{r7}
 800afbe:	b083      	sub	sp, #12
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	781a      	ldrb	r2, [r3, #0]
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	785a      	ldrb	r2, [r3, #1]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	789a      	ldrb	r2, [r3, #2]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	78da      	ldrb	r2, [r3, #3]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	791a      	ldrb	r2, [r3, #4]
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	795a      	ldrb	r2, [r3, #5]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	799a      	ldrb	r2, [r3, #6]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	79da      	ldrb	r2, [r3, #7]
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	7a1a      	ldrb	r2, [r3, #8]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	721a      	strb	r2, [r3, #8]
}
 800b00e:	bf00      	nop
 800b010:	370c      	adds	r7, #12
 800b012:	46bd      	mov	sp, r7
 800b014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b018:	4770      	bx	lr

0800b01a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800b01a:	b480      	push	{r7}
 800b01c:	b087      	sub	sp, #28
 800b01e:	af00      	add	r7, sp, #0
 800b020:	60f8      	str	r0, [r7, #12]
 800b022:	60b9      	str	r1, [r7, #8]
 800b024:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800b026:	2300      	movs	r3, #0
 800b028:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	781a      	ldrb	r2, [r3, #0]
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	785a      	ldrb	r2, [r3, #1]
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	789a      	ldrb	r2, [r3, #2]
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	78da      	ldrb	r2, [r3, #3]
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	3304      	adds	r3, #4
 800b04e:	781b      	ldrb	r3, [r3, #0]
 800b050:	b29a      	uxth	r2, r3
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	3305      	adds	r3, #5
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	b29b      	uxth	r3, r3
 800b05a:	021b      	lsls	r3, r3, #8
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	4313      	orrs	r3, r2
 800b060:	b29a      	uxth	r2, r3
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	799a      	ldrb	r2, [r3, #6]
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	889b      	ldrh	r3, [r3, #4]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d102      	bne.n	800b07c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800b076:	2303      	movs	r3, #3
 800b078:	75fb      	strb	r3, [r7, #23]
 800b07a:	e033      	b.n	800b0e4 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	889b      	ldrh	r3, [r3, #4]
 800b080:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b084:	f023 0307 	bic.w	r3, r3, #7
 800b088:	b29a      	uxth	r2, r3
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	889b      	ldrh	r3, [r3, #4]
 800b092:	b21a      	sxth	r2, r3
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	3304      	adds	r3, #4
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	b299      	uxth	r1, r3
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	3305      	adds	r3, #5
 800b0a0:	781b      	ldrb	r3, [r3, #0]
 800b0a2:	b29b      	uxth	r3, r3
 800b0a4:	021b      	lsls	r3, r3, #8
 800b0a6:	b29b      	uxth	r3, r3
 800b0a8:	430b      	orrs	r3, r1
 800b0aa:	b29b      	uxth	r3, r3
 800b0ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d110      	bne.n	800b0d6 <USBH_ParseEPDesc+0xbc>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	3304      	adds	r3, #4
 800b0b8:	781b      	ldrb	r3, [r3, #0]
 800b0ba:	b299      	uxth	r1, r3
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	3305      	adds	r3, #5
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	b29b      	uxth	r3, r3
 800b0c4:	021b      	lsls	r3, r3, #8
 800b0c6:	b29b      	uxth	r3, r3
 800b0c8:	430b      	orrs	r3, r1
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	b21b      	sxth	r3, r3
 800b0ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b0d2:	b21b      	sxth	r3, r3
 800b0d4:	e001      	b.n	800b0da <USBH_ParseEPDesc+0xc0>
 800b0d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b0da:	4313      	orrs	r3, r2
 800b0dc:	b21b      	sxth	r3, r3
 800b0de:	b29a      	uxth	r2, r3
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d116      	bne.n	800b11c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	78db      	ldrb	r3, [r3, #3]
 800b0f2:	f003 0303 	and.w	r3, r3, #3
 800b0f6:	2b01      	cmp	r3, #1
 800b0f8:	d005      	beq.n	800b106 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	78db      	ldrb	r3, [r3, #3]
 800b0fe:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b102:	2b03      	cmp	r3, #3
 800b104:	d127      	bne.n	800b156 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	799b      	ldrb	r3, [r3, #6]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d003      	beq.n	800b116 <USBH_ParseEPDesc+0xfc>
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	799b      	ldrb	r3, [r3, #6]
 800b112:	2b10      	cmp	r3, #16
 800b114:	d91f      	bls.n	800b156 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800b116:	2303      	movs	r3, #3
 800b118:	75fb      	strb	r3, [r7, #23]
 800b11a:	e01c      	b.n	800b156 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	78db      	ldrb	r3, [r3, #3]
 800b120:	f003 0303 	and.w	r3, r3, #3
 800b124:	2b01      	cmp	r3, #1
 800b126:	d10a      	bne.n	800b13e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	799b      	ldrb	r3, [r3, #6]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d003      	beq.n	800b138 <USBH_ParseEPDesc+0x11e>
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	799b      	ldrb	r3, [r3, #6]
 800b134:	2b10      	cmp	r3, #16
 800b136:	d90e      	bls.n	800b156 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800b138:	2303      	movs	r3, #3
 800b13a:	75fb      	strb	r3, [r7, #23]
 800b13c:	e00b      	b.n	800b156 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	78db      	ldrb	r3, [r3, #3]
 800b142:	f003 0303 	and.w	r3, r3, #3
 800b146:	2b03      	cmp	r3, #3
 800b148:	d105      	bne.n	800b156 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	799b      	ldrb	r3, [r3, #6]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d101      	bne.n	800b156 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800b152:	2303      	movs	r3, #3
 800b154:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800b156:	7dfb      	ldrb	r3, [r7, #23]
}
 800b158:	4618      	mov	r0, r3
 800b15a:	371c      	adds	r7, #28
 800b15c:	46bd      	mov	sp, r7
 800b15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b162:	4770      	bx	lr

0800b164 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b164:	b480      	push	{r7}
 800b166:	b087      	sub	sp, #28
 800b168:	af00      	add	r7, sp, #0
 800b16a:	60f8      	str	r0, [r7, #12]
 800b16c:	60b9      	str	r1, [r7, #8]
 800b16e:	4613      	mov	r3, r2
 800b170:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	3301      	adds	r3, #1
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	2b03      	cmp	r3, #3
 800b17a:	d120      	bne.n	800b1be <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	781b      	ldrb	r3, [r3, #0]
 800b180:	1e9a      	subs	r2, r3, #2
 800b182:	88fb      	ldrh	r3, [r7, #6]
 800b184:	4293      	cmp	r3, r2
 800b186:	bf28      	it	cs
 800b188:	4613      	movcs	r3, r2
 800b18a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	3302      	adds	r3, #2
 800b190:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b192:	2300      	movs	r3, #0
 800b194:	82fb      	strh	r3, [r7, #22]
 800b196:	e00b      	b.n	800b1b0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b198:	8afb      	ldrh	r3, [r7, #22]
 800b19a:	68fa      	ldr	r2, [r7, #12]
 800b19c:	4413      	add	r3, r2
 800b19e:	781a      	ldrb	r2, [r3, #0]
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b1aa:	8afb      	ldrh	r3, [r7, #22]
 800b1ac:	3302      	adds	r3, #2
 800b1ae:	82fb      	strh	r3, [r7, #22]
 800b1b0:	8afa      	ldrh	r2, [r7, #22]
 800b1b2:	8abb      	ldrh	r3, [r7, #20]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d3ef      	bcc.n	800b198 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	701a      	strb	r2, [r3, #0]
  }
}
 800b1be:	bf00      	nop
 800b1c0:	371c      	adds	r7, #28
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c8:	4770      	bx	lr

0800b1ca <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800b1ca:	b480      	push	{r7}
 800b1cc:	b085      	sub	sp, #20
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
 800b1d2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	881a      	ldrh	r2, [r3, #0]
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	781b      	ldrb	r3, [r3, #0]
 800b1dc:	b29b      	uxth	r3, r3
 800b1de:	4413      	add	r3, r2
 800b1e0:	b29a      	uxth	r2, r3
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	781b      	ldrb	r3, [r3, #0]
 800b1ea:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	4413      	add	r3, r2
 800b1f0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b1f2:	68fb      	ldr	r3, [r7, #12]
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3714      	adds	r7, #20
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b086      	sub	sp, #24
 800b204:	af00      	add	r7, sp, #0
 800b206:	60f8      	str	r0, [r7, #12]
 800b208:	60b9      	str	r1, [r7, #8]
 800b20a:	4613      	mov	r3, r2
 800b20c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b20e:	2301      	movs	r3, #1
 800b210:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	789b      	ldrb	r3, [r3, #2]
 800b216:	2b01      	cmp	r3, #1
 800b218:	d002      	beq.n	800b220 <USBH_CtlReq+0x20>
 800b21a:	2b02      	cmp	r3, #2
 800b21c:	d00f      	beq.n	800b23e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800b21e:	e027      	b.n	800b270 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	68ba      	ldr	r2, [r7, #8]
 800b224:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	88fa      	ldrh	r2, [r7, #6]
 800b22a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2201      	movs	r2, #1
 800b230:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	2202      	movs	r2, #2
 800b236:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b238:	2301      	movs	r3, #1
 800b23a:	75fb      	strb	r3, [r7, #23]
      break;
 800b23c:	e018      	b.n	800b270 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b23e:	68f8      	ldr	r0, [r7, #12]
 800b240:	f000 f81c 	bl	800b27c <USBH_HandleControl>
 800b244:	4603      	mov	r3, r0
 800b246:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b248:	7dfb      	ldrb	r3, [r7, #23]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d002      	beq.n	800b254 <USBH_CtlReq+0x54>
 800b24e:	7dfb      	ldrb	r3, [r7, #23]
 800b250:	2b03      	cmp	r3, #3
 800b252:	d106      	bne.n	800b262 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	2201      	movs	r2, #1
 800b258:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	2200      	movs	r2, #0
 800b25e:	761a      	strb	r2, [r3, #24]
      break;
 800b260:	e005      	b.n	800b26e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b262:	7dfb      	ldrb	r3, [r7, #23]
 800b264:	2b02      	cmp	r3, #2
 800b266:	d102      	bne.n	800b26e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	2201      	movs	r2, #1
 800b26c:	709a      	strb	r2, [r3, #2]
      break;
 800b26e:	bf00      	nop
  }
  return status;
 800b270:	7dfb      	ldrb	r3, [r7, #23]
}
 800b272:	4618      	mov	r0, r3
 800b274:	3718      	adds	r7, #24
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}
	...

0800b27c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b086      	sub	sp, #24
 800b280:	af02      	add	r7, sp, #8
 800b282:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b284:	2301      	movs	r3, #1
 800b286:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b288:	2300      	movs	r3, #0
 800b28a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	7e1b      	ldrb	r3, [r3, #24]
 800b290:	3b01      	subs	r3, #1
 800b292:	2b0a      	cmp	r3, #10
 800b294:	f200 8156 	bhi.w	800b544 <USBH_HandleControl+0x2c8>
 800b298:	a201      	add	r2, pc, #4	; (adr r2, 800b2a0 <USBH_HandleControl+0x24>)
 800b29a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b29e:	bf00      	nop
 800b2a0:	0800b2cd 	.word	0x0800b2cd
 800b2a4:	0800b2e7 	.word	0x0800b2e7
 800b2a8:	0800b351 	.word	0x0800b351
 800b2ac:	0800b377 	.word	0x0800b377
 800b2b0:	0800b3af 	.word	0x0800b3af
 800b2b4:	0800b3d9 	.word	0x0800b3d9
 800b2b8:	0800b42b 	.word	0x0800b42b
 800b2bc:	0800b44d 	.word	0x0800b44d
 800b2c0:	0800b489 	.word	0x0800b489
 800b2c4:	0800b4af 	.word	0x0800b4af
 800b2c8:	0800b4ed 	.word	0x0800b4ed
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f103 0110 	add.w	r1, r3, #16
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	795b      	ldrb	r3, [r3, #5]
 800b2d6:	461a      	mov	r2, r3
 800b2d8:	6878      	ldr	r0, [r7, #4]
 800b2da:	f000 f943 	bl	800b564 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2202      	movs	r2, #2
 800b2e2:	761a      	strb	r2, [r3, #24]
      break;
 800b2e4:	e139      	b.n	800b55a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	795b      	ldrb	r3, [r3, #5]
 800b2ea:	4619      	mov	r1, r3
 800b2ec:	6878      	ldr	r0, [r7, #4]
 800b2ee:	f003 ffb7 	bl	800f260 <USBH_LL_GetURBState>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b2f6:	7bbb      	ldrb	r3, [r7, #14]
 800b2f8:	2b01      	cmp	r3, #1
 800b2fa:	d11e      	bne.n	800b33a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	7c1b      	ldrb	r3, [r3, #16]
 800b300:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b304:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	8adb      	ldrh	r3, [r3, #22]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d00a      	beq.n	800b324 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b30e:	7b7b      	ldrb	r3, [r7, #13]
 800b310:	2b80      	cmp	r3, #128	; 0x80
 800b312:	d103      	bne.n	800b31c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2203      	movs	r2, #3
 800b318:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b31a:	e115      	b.n	800b548 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2205      	movs	r2, #5
 800b320:	761a      	strb	r2, [r3, #24]
      break;
 800b322:	e111      	b.n	800b548 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800b324:	7b7b      	ldrb	r3, [r7, #13]
 800b326:	2b80      	cmp	r3, #128	; 0x80
 800b328:	d103      	bne.n	800b332 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2209      	movs	r2, #9
 800b32e:	761a      	strb	r2, [r3, #24]
      break;
 800b330:	e10a      	b.n	800b548 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2207      	movs	r2, #7
 800b336:	761a      	strb	r2, [r3, #24]
      break;
 800b338:	e106      	b.n	800b548 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b33a:	7bbb      	ldrb	r3, [r7, #14]
 800b33c:	2b04      	cmp	r3, #4
 800b33e:	d003      	beq.n	800b348 <USBH_HandleControl+0xcc>
 800b340:	7bbb      	ldrb	r3, [r7, #14]
 800b342:	2b02      	cmp	r3, #2
 800b344:	f040 8100 	bne.w	800b548 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	220b      	movs	r2, #11
 800b34c:	761a      	strb	r2, [r3, #24]
      break;
 800b34e:	e0fb      	b.n	800b548 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b356:	b29a      	uxth	r2, r3
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6899      	ldr	r1, [r3, #8]
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	899a      	ldrh	r2, [r3, #12]
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	791b      	ldrb	r3, [r3, #4]
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 f93a 	bl	800b5e2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	2204      	movs	r2, #4
 800b372:	761a      	strb	r2, [r3, #24]
      break;
 800b374:	e0f1      	b.n	800b55a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	791b      	ldrb	r3, [r3, #4]
 800b37a:	4619      	mov	r1, r3
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f003 ff6f 	bl	800f260 <USBH_LL_GetURBState>
 800b382:	4603      	mov	r3, r0
 800b384:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b386:	7bbb      	ldrb	r3, [r7, #14]
 800b388:	2b01      	cmp	r3, #1
 800b38a:	d102      	bne.n	800b392 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2209      	movs	r2, #9
 800b390:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800b392:	7bbb      	ldrb	r3, [r7, #14]
 800b394:	2b05      	cmp	r3, #5
 800b396:	d102      	bne.n	800b39e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800b398:	2303      	movs	r3, #3
 800b39a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b39c:	e0d6      	b.n	800b54c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800b39e:	7bbb      	ldrb	r3, [r7, #14]
 800b3a0:	2b04      	cmp	r3, #4
 800b3a2:	f040 80d3 	bne.w	800b54c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	220b      	movs	r2, #11
 800b3aa:	761a      	strb	r2, [r3, #24]
      break;
 800b3ac:	e0ce      	b.n	800b54c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6899      	ldr	r1, [r3, #8]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	899a      	ldrh	r2, [r3, #12]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	795b      	ldrb	r3, [r3, #5]
 800b3ba:	2001      	movs	r0, #1
 800b3bc:	9000      	str	r0, [sp, #0]
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f000 f8ea 	bl	800b598 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b3ca:	b29a      	uxth	r2, r3
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2206      	movs	r2, #6
 800b3d4:	761a      	strb	r2, [r3, #24]
      break;
 800b3d6:	e0c0      	b.n	800b55a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	795b      	ldrb	r3, [r3, #5]
 800b3dc:	4619      	mov	r1, r3
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f003 ff3e 	bl	800f260 <USBH_LL_GetURBState>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b3e8:	7bbb      	ldrb	r3, [r7, #14]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d103      	bne.n	800b3f6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2207      	movs	r2, #7
 800b3f2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b3f4:	e0ac      	b.n	800b550 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800b3f6:	7bbb      	ldrb	r3, [r7, #14]
 800b3f8:	2b05      	cmp	r3, #5
 800b3fa:	d105      	bne.n	800b408 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	220c      	movs	r2, #12
 800b400:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b402:	2303      	movs	r3, #3
 800b404:	73fb      	strb	r3, [r7, #15]
      break;
 800b406:	e0a3      	b.n	800b550 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b408:	7bbb      	ldrb	r3, [r7, #14]
 800b40a:	2b02      	cmp	r3, #2
 800b40c:	d103      	bne.n	800b416 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2205      	movs	r2, #5
 800b412:	761a      	strb	r2, [r3, #24]
      break;
 800b414:	e09c      	b.n	800b550 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800b416:	7bbb      	ldrb	r3, [r7, #14]
 800b418:	2b04      	cmp	r3, #4
 800b41a:	f040 8099 	bne.w	800b550 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	220b      	movs	r2, #11
 800b422:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b424:	2302      	movs	r3, #2
 800b426:	73fb      	strb	r3, [r7, #15]
      break;
 800b428:	e092      	b.n	800b550 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	791b      	ldrb	r3, [r3, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	2100      	movs	r1, #0
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 f8d5 	bl	800b5e2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b43e:	b29a      	uxth	r2, r3
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2208      	movs	r2, #8
 800b448:	761a      	strb	r2, [r3, #24]

      break;
 800b44a:	e086      	b.n	800b55a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	791b      	ldrb	r3, [r3, #4]
 800b450:	4619      	mov	r1, r3
 800b452:	6878      	ldr	r0, [r7, #4]
 800b454:	f003 ff04 	bl	800f260 <USBH_LL_GetURBState>
 800b458:	4603      	mov	r3, r0
 800b45a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b45c:	7bbb      	ldrb	r3, [r7, #14]
 800b45e:	2b01      	cmp	r3, #1
 800b460:	d105      	bne.n	800b46e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	220d      	movs	r2, #13
 800b466:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b468:	2300      	movs	r3, #0
 800b46a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b46c:	e072      	b.n	800b554 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800b46e:	7bbb      	ldrb	r3, [r7, #14]
 800b470:	2b04      	cmp	r3, #4
 800b472:	d103      	bne.n	800b47c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	220b      	movs	r2, #11
 800b478:	761a      	strb	r2, [r3, #24]
      break;
 800b47a:	e06b      	b.n	800b554 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800b47c:	7bbb      	ldrb	r3, [r7, #14]
 800b47e:	2b05      	cmp	r3, #5
 800b480:	d168      	bne.n	800b554 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800b482:	2303      	movs	r3, #3
 800b484:	73fb      	strb	r3, [r7, #15]
      break;
 800b486:	e065      	b.n	800b554 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	795b      	ldrb	r3, [r3, #5]
 800b48c:	2201      	movs	r2, #1
 800b48e:	9200      	str	r2, [sp, #0]
 800b490:	2200      	movs	r2, #0
 800b492:	2100      	movs	r1, #0
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f000 f87f 	bl	800b598 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b4a0:	b29a      	uxth	r2, r3
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	220a      	movs	r2, #10
 800b4aa:	761a      	strb	r2, [r3, #24]
      break;
 800b4ac:	e055      	b.n	800b55a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	795b      	ldrb	r3, [r3, #5]
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f003 fed3 	bl	800f260 <USBH_LL_GetURBState>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b4be:	7bbb      	ldrb	r3, [r7, #14]
 800b4c0:	2b01      	cmp	r3, #1
 800b4c2:	d105      	bne.n	800b4d0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	220d      	movs	r2, #13
 800b4cc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b4ce:	e043      	b.n	800b558 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b4d0:	7bbb      	ldrb	r3, [r7, #14]
 800b4d2:	2b02      	cmp	r3, #2
 800b4d4:	d103      	bne.n	800b4de <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2209      	movs	r2, #9
 800b4da:	761a      	strb	r2, [r3, #24]
      break;
 800b4dc:	e03c      	b.n	800b558 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800b4de:	7bbb      	ldrb	r3, [r7, #14]
 800b4e0:	2b04      	cmp	r3, #4
 800b4e2:	d139      	bne.n	800b558 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	220b      	movs	r2, #11
 800b4e8:	761a      	strb	r2, [r3, #24]
      break;
 800b4ea:	e035      	b.n	800b558 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	7e5b      	ldrb	r3, [r3, #25]
 800b4f0:	3301      	adds	r3, #1
 800b4f2:	b2da      	uxtb	r2, r3
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	765a      	strb	r2, [r3, #25]
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	7e5b      	ldrb	r3, [r3, #25]
 800b4fc:	2b02      	cmp	r3, #2
 800b4fe:	d806      	bhi.n	800b50e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2201      	movs	r2, #1
 800b504:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	2201      	movs	r2, #1
 800b50a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b50c:	e025      	b.n	800b55a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b514:	2106      	movs	r1, #6
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2200      	movs	r2, #0
 800b51e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	795b      	ldrb	r3, [r3, #5]
 800b524:	4619      	mov	r1, r3
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 f90c 	bl	800b744 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	791b      	ldrb	r3, [r3, #4]
 800b530:	4619      	mov	r1, r3
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	f000 f906 	bl	800b744 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2200      	movs	r2, #0
 800b53c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b53e:	2302      	movs	r3, #2
 800b540:	73fb      	strb	r3, [r7, #15]
      break;
 800b542:	e00a      	b.n	800b55a <USBH_HandleControl+0x2de>

    default:
      break;
 800b544:	bf00      	nop
 800b546:	e008      	b.n	800b55a <USBH_HandleControl+0x2de>
      break;
 800b548:	bf00      	nop
 800b54a:	e006      	b.n	800b55a <USBH_HandleControl+0x2de>
      break;
 800b54c:	bf00      	nop
 800b54e:	e004      	b.n	800b55a <USBH_HandleControl+0x2de>
      break;
 800b550:	bf00      	nop
 800b552:	e002      	b.n	800b55a <USBH_HandleControl+0x2de>
      break;
 800b554:	bf00      	nop
 800b556:	e000      	b.n	800b55a <USBH_HandleControl+0x2de>
      break;
 800b558:	bf00      	nop
  }

  return status;
 800b55a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3710      	adds	r7, #16
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b088      	sub	sp, #32
 800b568:	af04      	add	r7, sp, #16
 800b56a:	60f8      	str	r0, [r7, #12]
 800b56c:	60b9      	str	r1, [r7, #8]
 800b56e:	4613      	mov	r3, r2
 800b570:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b572:	79f9      	ldrb	r1, [r7, #7]
 800b574:	2300      	movs	r3, #0
 800b576:	9303      	str	r3, [sp, #12]
 800b578:	2308      	movs	r3, #8
 800b57a:	9302      	str	r3, [sp, #8]
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	9301      	str	r3, [sp, #4]
 800b580:	2300      	movs	r3, #0
 800b582:	9300      	str	r3, [sp, #0]
 800b584:	2300      	movs	r3, #0
 800b586:	2200      	movs	r2, #0
 800b588:	68f8      	ldr	r0, [r7, #12]
 800b58a:	f003 fe38 	bl	800f1fe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b58e:	2300      	movs	r3, #0
}
 800b590:	4618      	mov	r0, r3
 800b592:	3710      	adds	r7, #16
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}

0800b598 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b088      	sub	sp, #32
 800b59c:	af04      	add	r7, sp, #16
 800b59e:	60f8      	str	r0, [r7, #12]
 800b5a0:	60b9      	str	r1, [r7, #8]
 800b5a2:	4611      	mov	r1, r2
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	460b      	mov	r3, r1
 800b5a8:	80fb      	strh	r3, [r7, #6]
 800b5aa:	4613      	mov	r3, r2
 800b5ac:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d001      	beq.n	800b5bc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b5bc:	7979      	ldrb	r1, [r7, #5]
 800b5be:	7e3b      	ldrb	r3, [r7, #24]
 800b5c0:	9303      	str	r3, [sp, #12]
 800b5c2:	88fb      	ldrh	r3, [r7, #6]
 800b5c4:	9302      	str	r3, [sp, #8]
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	9301      	str	r3, [sp, #4]
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	9300      	str	r3, [sp, #0]
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	68f8      	ldr	r0, [r7, #12]
 800b5d4:	f003 fe13 	bl	800f1fe <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b5d8:	2300      	movs	r3, #0
}
 800b5da:	4618      	mov	r0, r3
 800b5dc:	3710      	adds	r7, #16
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}

0800b5e2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b5e2:	b580      	push	{r7, lr}
 800b5e4:	b088      	sub	sp, #32
 800b5e6:	af04      	add	r7, sp, #16
 800b5e8:	60f8      	str	r0, [r7, #12]
 800b5ea:	60b9      	str	r1, [r7, #8]
 800b5ec:	4611      	mov	r1, r2
 800b5ee:	461a      	mov	r2, r3
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	80fb      	strh	r3, [r7, #6]
 800b5f4:	4613      	mov	r3, r2
 800b5f6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b5f8:	7979      	ldrb	r1, [r7, #5]
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	9303      	str	r3, [sp, #12]
 800b5fe:	88fb      	ldrh	r3, [r7, #6]
 800b600:	9302      	str	r3, [sp, #8]
 800b602:	68bb      	ldr	r3, [r7, #8]
 800b604:	9301      	str	r3, [sp, #4]
 800b606:	2301      	movs	r3, #1
 800b608:	9300      	str	r3, [sp, #0]
 800b60a:	2300      	movs	r3, #0
 800b60c:	2201      	movs	r2, #1
 800b60e:	68f8      	ldr	r0, [r7, #12]
 800b610:	f003 fdf5 	bl	800f1fe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b614:	2300      	movs	r3, #0

}
 800b616:	4618      	mov	r0, r3
 800b618:	3710      	adds	r7, #16
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}

0800b61e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b61e:	b580      	push	{r7, lr}
 800b620:	b088      	sub	sp, #32
 800b622:	af04      	add	r7, sp, #16
 800b624:	60f8      	str	r0, [r7, #12]
 800b626:	60b9      	str	r1, [r7, #8]
 800b628:	4611      	mov	r1, r2
 800b62a:	461a      	mov	r2, r3
 800b62c:	460b      	mov	r3, r1
 800b62e:	80fb      	strh	r3, [r7, #6]
 800b630:	4613      	mov	r3, r2
 800b632:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d001      	beq.n	800b642 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b63e:	2300      	movs	r3, #0
 800b640:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b642:	7979      	ldrb	r1, [r7, #5]
 800b644:	7e3b      	ldrb	r3, [r7, #24]
 800b646:	9303      	str	r3, [sp, #12]
 800b648:	88fb      	ldrh	r3, [r7, #6]
 800b64a:	9302      	str	r3, [sp, #8]
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	9301      	str	r3, [sp, #4]
 800b650:	2301      	movs	r3, #1
 800b652:	9300      	str	r3, [sp, #0]
 800b654:	2302      	movs	r3, #2
 800b656:	2200      	movs	r2, #0
 800b658:	68f8      	ldr	r0, [r7, #12]
 800b65a:	f003 fdd0 	bl	800f1fe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b65e:	2300      	movs	r3, #0
}
 800b660:	4618      	mov	r0, r3
 800b662:	3710      	adds	r7, #16
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}

0800b668 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b088      	sub	sp, #32
 800b66c:	af04      	add	r7, sp, #16
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	4611      	mov	r1, r2
 800b674:	461a      	mov	r2, r3
 800b676:	460b      	mov	r3, r1
 800b678:	80fb      	strh	r3, [r7, #6]
 800b67a:	4613      	mov	r3, r2
 800b67c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b67e:	7979      	ldrb	r1, [r7, #5]
 800b680:	2300      	movs	r3, #0
 800b682:	9303      	str	r3, [sp, #12]
 800b684:	88fb      	ldrh	r3, [r7, #6]
 800b686:	9302      	str	r3, [sp, #8]
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	9301      	str	r3, [sp, #4]
 800b68c:	2301      	movs	r3, #1
 800b68e:	9300      	str	r3, [sp, #0]
 800b690:	2302      	movs	r3, #2
 800b692:	2201      	movs	r2, #1
 800b694:	68f8      	ldr	r0, [r7, #12]
 800b696:	f003 fdb2 	bl	800f1fe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b69a:	2300      	movs	r3, #0
}
 800b69c:	4618      	mov	r0, r3
 800b69e:	3710      	adds	r7, #16
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	bd80      	pop	{r7, pc}

0800b6a4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b086      	sub	sp, #24
 800b6a8:	af04      	add	r7, sp, #16
 800b6aa:	6078      	str	r0, [r7, #4]
 800b6ac:	4608      	mov	r0, r1
 800b6ae:	4611      	mov	r1, r2
 800b6b0:	461a      	mov	r2, r3
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	70fb      	strb	r3, [r7, #3]
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	70bb      	strb	r3, [r7, #2]
 800b6ba:	4613      	mov	r3, r2
 800b6bc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b6be:	7878      	ldrb	r0, [r7, #1]
 800b6c0:	78ba      	ldrb	r2, [r7, #2]
 800b6c2:	78f9      	ldrb	r1, [r7, #3]
 800b6c4:	8b3b      	ldrh	r3, [r7, #24]
 800b6c6:	9302      	str	r3, [sp, #8]
 800b6c8:	7d3b      	ldrb	r3, [r7, #20]
 800b6ca:	9301      	str	r3, [sp, #4]
 800b6cc:	7c3b      	ldrb	r3, [r7, #16]
 800b6ce:	9300      	str	r3, [sp, #0]
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f003 fd45 	bl	800f162 <USBH_LL_OpenPipe>

  return USBH_OK;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3708      	adds	r7, #8
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}

0800b6e2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b6e2:	b580      	push	{r7, lr}
 800b6e4:	b082      	sub	sp, #8
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	6078      	str	r0, [r7, #4]
 800b6ea:	460b      	mov	r3, r1
 800b6ec:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b6ee:	78fb      	ldrb	r3, [r7, #3]
 800b6f0:	4619      	mov	r1, r3
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f003 fd64 	bl	800f1c0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b6f8:	2300      	movs	r3, #0
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3708      	adds	r7, #8
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}

0800b702 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b702:	b580      	push	{r7, lr}
 800b704:	b084      	sub	sp, #16
 800b706:	af00      	add	r7, sp, #0
 800b708:	6078      	str	r0, [r7, #4]
 800b70a:	460b      	mov	r3, r1
 800b70c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f000 f836 	bl	800b780 <USBH_GetFreePipe>
 800b714:	4603      	mov	r3, r0
 800b716:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b718:	89fb      	ldrh	r3, [r7, #14]
 800b71a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b71e:	4293      	cmp	r3, r2
 800b720:	d00a      	beq.n	800b738 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b722:	78fa      	ldrb	r2, [r7, #3]
 800b724:	89fb      	ldrh	r3, [r7, #14]
 800b726:	f003 030f 	and.w	r3, r3, #15
 800b72a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b72e:	6879      	ldr	r1, [r7, #4]
 800b730:	33e0      	adds	r3, #224	; 0xe0
 800b732:	009b      	lsls	r3, r3, #2
 800b734:	440b      	add	r3, r1
 800b736:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b738:	89fb      	ldrh	r3, [r7, #14]
 800b73a:	b2db      	uxtb	r3, r3
}
 800b73c:	4618      	mov	r0, r3
 800b73e:	3710      	adds	r7, #16
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}

0800b744 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b744:	b480      	push	{r7}
 800b746:	b083      	sub	sp, #12
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
 800b74c:	460b      	mov	r3, r1
 800b74e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b750:	78fb      	ldrb	r3, [r7, #3]
 800b752:	2b0f      	cmp	r3, #15
 800b754:	d80d      	bhi.n	800b772 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b756:	78fb      	ldrb	r3, [r7, #3]
 800b758:	687a      	ldr	r2, [r7, #4]
 800b75a:	33e0      	adds	r3, #224	; 0xe0
 800b75c:	009b      	lsls	r3, r3, #2
 800b75e:	4413      	add	r3, r2
 800b760:	685a      	ldr	r2, [r3, #4]
 800b762:	78fb      	ldrb	r3, [r7, #3]
 800b764:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b768:	6879      	ldr	r1, [r7, #4]
 800b76a:	33e0      	adds	r3, #224	; 0xe0
 800b76c:	009b      	lsls	r3, r3, #2
 800b76e:	440b      	add	r3, r1
 800b770:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b772:	2300      	movs	r3, #0
}
 800b774:	4618      	mov	r0, r3
 800b776:	370c      	adds	r7, #12
 800b778:	46bd      	mov	sp, r7
 800b77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77e:	4770      	bx	lr

0800b780 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b780:	b480      	push	{r7}
 800b782:	b085      	sub	sp, #20
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b788:	2300      	movs	r3, #0
 800b78a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800b78c:	2300      	movs	r3, #0
 800b78e:	73fb      	strb	r3, [r7, #15]
 800b790:	e00f      	b.n	800b7b2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b792:	7bfb      	ldrb	r3, [r7, #15]
 800b794:	687a      	ldr	r2, [r7, #4]
 800b796:	33e0      	adds	r3, #224	; 0xe0
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	4413      	add	r3, r2
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d102      	bne.n	800b7ac <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b7a6:	7bfb      	ldrb	r3, [r7, #15]
 800b7a8:	b29b      	uxth	r3, r3
 800b7aa:	e007      	b.n	800b7bc <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800b7ac:	7bfb      	ldrb	r3, [r7, #15]
 800b7ae:	3301      	adds	r3, #1
 800b7b0:	73fb      	strb	r3, [r7, #15]
 800b7b2:	7bfb      	ldrb	r3, [r7, #15]
 800b7b4:	2b0f      	cmp	r3, #15
 800b7b6:	d9ec      	bls.n	800b792 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b7b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b7bc:	4618      	mov	r0, r3
 800b7be:	3714      	adds	r7, #20
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c6:	4770      	bx	lr

0800b7c8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b084      	sub	sp, #16
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b7d2:	79fb      	ldrb	r3, [r7, #7]
 800b7d4:	4a08      	ldr	r2, [pc, #32]	; (800b7f8 <disk_status+0x30>)
 800b7d6:	009b      	lsls	r3, r3, #2
 800b7d8:	4413      	add	r3, r2
 800b7da:	685b      	ldr	r3, [r3, #4]
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	79fa      	ldrb	r2, [r7, #7]
 800b7e0:	4905      	ldr	r1, [pc, #20]	; (800b7f8 <disk_status+0x30>)
 800b7e2:	440a      	add	r2, r1
 800b7e4:	7a12      	ldrb	r2, [r2, #8]
 800b7e6:	4610      	mov	r0, r2
 800b7e8:	4798      	blx	r3
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b7ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3710      	adds	r7, #16
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}
 800b7f8:	20001da0 	.word	0x20001da0

0800b7fc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b084      	sub	sp, #16
 800b800:	af00      	add	r7, sp, #0
 800b802:	4603      	mov	r3, r0
 800b804:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b806:	2300      	movs	r3, #0
 800b808:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b80a:	79fb      	ldrb	r3, [r7, #7]
 800b80c:	4a0d      	ldr	r2, [pc, #52]	; (800b844 <disk_initialize+0x48>)
 800b80e:	5cd3      	ldrb	r3, [r2, r3]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d111      	bne.n	800b838 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b814:	79fb      	ldrb	r3, [r7, #7]
 800b816:	4a0b      	ldr	r2, [pc, #44]	; (800b844 <disk_initialize+0x48>)
 800b818:	2101      	movs	r1, #1
 800b81a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b81c:	79fb      	ldrb	r3, [r7, #7]
 800b81e:	4a09      	ldr	r2, [pc, #36]	; (800b844 <disk_initialize+0x48>)
 800b820:	009b      	lsls	r3, r3, #2
 800b822:	4413      	add	r3, r2
 800b824:	685b      	ldr	r3, [r3, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	79fa      	ldrb	r2, [r7, #7]
 800b82a:	4906      	ldr	r1, [pc, #24]	; (800b844 <disk_initialize+0x48>)
 800b82c:	440a      	add	r2, r1
 800b82e:	7a12      	ldrb	r2, [r2, #8]
 800b830:	4610      	mov	r0, r2
 800b832:	4798      	blx	r3
 800b834:	4603      	mov	r3, r0
 800b836:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b838:	7bfb      	ldrb	r3, [r7, #15]
}
 800b83a:	4618      	mov	r0, r3
 800b83c:	3710      	adds	r7, #16
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}
 800b842:	bf00      	nop
 800b844:	20001da0 	.word	0x20001da0

0800b848 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b848:	b590      	push	{r4, r7, lr}
 800b84a:	b087      	sub	sp, #28
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	60b9      	str	r1, [r7, #8]
 800b850:	607a      	str	r2, [r7, #4]
 800b852:	603b      	str	r3, [r7, #0]
 800b854:	4603      	mov	r3, r0
 800b856:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b858:	7bfb      	ldrb	r3, [r7, #15]
 800b85a:	4a0a      	ldr	r2, [pc, #40]	; (800b884 <disk_read+0x3c>)
 800b85c:	009b      	lsls	r3, r3, #2
 800b85e:	4413      	add	r3, r2
 800b860:	685b      	ldr	r3, [r3, #4]
 800b862:	689c      	ldr	r4, [r3, #8]
 800b864:	7bfb      	ldrb	r3, [r7, #15]
 800b866:	4a07      	ldr	r2, [pc, #28]	; (800b884 <disk_read+0x3c>)
 800b868:	4413      	add	r3, r2
 800b86a:	7a18      	ldrb	r0, [r3, #8]
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	68b9      	ldr	r1, [r7, #8]
 800b872:	47a0      	blx	r4
 800b874:	4603      	mov	r3, r0
 800b876:	75fb      	strb	r3, [r7, #23]
  return res;
 800b878:	7dfb      	ldrb	r3, [r7, #23]
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	371c      	adds	r7, #28
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd90      	pop	{r4, r7, pc}
 800b882:	bf00      	nop
 800b884:	20001da0 	.word	0x20001da0

0800b888 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b888:	b590      	push	{r4, r7, lr}
 800b88a:	b087      	sub	sp, #28
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	60b9      	str	r1, [r7, #8]
 800b890:	607a      	str	r2, [r7, #4]
 800b892:	603b      	str	r3, [r7, #0]
 800b894:	4603      	mov	r3, r0
 800b896:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b898:	7bfb      	ldrb	r3, [r7, #15]
 800b89a:	4a0a      	ldr	r2, [pc, #40]	; (800b8c4 <disk_write+0x3c>)
 800b89c:	009b      	lsls	r3, r3, #2
 800b89e:	4413      	add	r3, r2
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	68dc      	ldr	r4, [r3, #12]
 800b8a4:	7bfb      	ldrb	r3, [r7, #15]
 800b8a6:	4a07      	ldr	r2, [pc, #28]	; (800b8c4 <disk_write+0x3c>)
 800b8a8:	4413      	add	r3, r2
 800b8aa:	7a18      	ldrb	r0, [r3, #8]
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	68b9      	ldr	r1, [r7, #8]
 800b8b2:	47a0      	blx	r4
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	75fb      	strb	r3, [r7, #23]
  return res;
 800b8b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	371c      	adds	r7, #28
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd90      	pop	{r4, r7, pc}
 800b8c2:	bf00      	nop
 800b8c4:	20001da0 	.word	0x20001da0

0800b8c8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b084      	sub	sp, #16
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	603a      	str	r2, [r7, #0]
 800b8d2:	71fb      	strb	r3, [r7, #7]
 800b8d4:	460b      	mov	r3, r1
 800b8d6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b8d8:	79fb      	ldrb	r3, [r7, #7]
 800b8da:	4a09      	ldr	r2, [pc, #36]	; (800b900 <disk_ioctl+0x38>)
 800b8dc:	009b      	lsls	r3, r3, #2
 800b8de:	4413      	add	r3, r2
 800b8e0:	685b      	ldr	r3, [r3, #4]
 800b8e2:	691b      	ldr	r3, [r3, #16]
 800b8e4:	79fa      	ldrb	r2, [r7, #7]
 800b8e6:	4906      	ldr	r1, [pc, #24]	; (800b900 <disk_ioctl+0x38>)
 800b8e8:	440a      	add	r2, r1
 800b8ea:	7a10      	ldrb	r0, [r2, #8]
 800b8ec:	79b9      	ldrb	r1, [r7, #6]
 800b8ee:	683a      	ldr	r2, [r7, #0]
 800b8f0:	4798      	blx	r3
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	73fb      	strb	r3, [r7, #15]
  return res;
 800b8f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3710      	adds	r7, #16
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}
 800b900:	20001da0 	.word	0x20001da0

0800b904 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b904:	b480      	push	{r7}
 800b906:	b085      	sub	sp, #20
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	3301      	adds	r3, #1
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b914:	89fb      	ldrh	r3, [r7, #14]
 800b916:	021b      	lsls	r3, r3, #8
 800b918:	b21a      	sxth	r2, r3
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	781b      	ldrb	r3, [r3, #0]
 800b91e:	b21b      	sxth	r3, r3
 800b920:	4313      	orrs	r3, r2
 800b922:	b21b      	sxth	r3, r3
 800b924:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b926:	89fb      	ldrh	r3, [r7, #14]
}
 800b928:	4618      	mov	r0, r3
 800b92a:	3714      	adds	r7, #20
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr

0800b934 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b934:	b480      	push	{r7}
 800b936:	b085      	sub	sp, #20
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	3303      	adds	r3, #3
 800b940:	781b      	ldrb	r3, [r3, #0]
 800b942:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	021b      	lsls	r3, r3, #8
 800b948:	687a      	ldr	r2, [r7, #4]
 800b94a:	3202      	adds	r2, #2
 800b94c:	7812      	ldrb	r2, [r2, #0]
 800b94e:	4313      	orrs	r3, r2
 800b950:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	021b      	lsls	r3, r3, #8
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	3201      	adds	r2, #1
 800b95a:	7812      	ldrb	r2, [r2, #0]
 800b95c:	4313      	orrs	r3, r2
 800b95e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	021b      	lsls	r3, r3, #8
 800b964:	687a      	ldr	r2, [r7, #4]
 800b966:	7812      	ldrb	r2, [r2, #0]
 800b968:	4313      	orrs	r3, r2
 800b96a:	60fb      	str	r3, [r7, #12]
	return rv;
 800b96c:	68fb      	ldr	r3, [r7, #12]
}
 800b96e:	4618      	mov	r0, r3
 800b970:	3714      	adds	r7, #20
 800b972:	46bd      	mov	sp, r7
 800b974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b978:	4770      	bx	lr

0800b97a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b97a:	b480      	push	{r7}
 800b97c:	b083      	sub	sp, #12
 800b97e:	af00      	add	r7, sp, #0
 800b980:	6078      	str	r0, [r7, #4]
 800b982:	460b      	mov	r3, r1
 800b984:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	1c5a      	adds	r2, r3, #1
 800b98a:	607a      	str	r2, [r7, #4]
 800b98c:	887a      	ldrh	r2, [r7, #2]
 800b98e:	b2d2      	uxtb	r2, r2
 800b990:	701a      	strb	r2, [r3, #0]
 800b992:	887b      	ldrh	r3, [r7, #2]
 800b994:	0a1b      	lsrs	r3, r3, #8
 800b996:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	1c5a      	adds	r2, r3, #1
 800b99c:	607a      	str	r2, [r7, #4]
 800b99e:	887a      	ldrh	r2, [r7, #2]
 800b9a0:	b2d2      	uxtb	r2, r2
 800b9a2:	701a      	strb	r2, [r3, #0]
}
 800b9a4:	bf00      	nop
 800b9a6:	370c      	adds	r7, #12
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ae:	4770      	bx	lr

0800b9b0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b083      	sub	sp, #12
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
 800b9b8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	1c5a      	adds	r2, r3, #1
 800b9be:	607a      	str	r2, [r7, #4]
 800b9c0:	683a      	ldr	r2, [r7, #0]
 800b9c2:	b2d2      	uxtb	r2, r2
 800b9c4:	701a      	strb	r2, [r3, #0]
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	0a1b      	lsrs	r3, r3, #8
 800b9ca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	1c5a      	adds	r2, r3, #1
 800b9d0:	607a      	str	r2, [r7, #4]
 800b9d2:	683a      	ldr	r2, [r7, #0]
 800b9d4:	b2d2      	uxtb	r2, r2
 800b9d6:	701a      	strb	r2, [r3, #0]
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	0a1b      	lsrs	r3, r3, #8
 800b9dc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	1c5a      	adds	r2, r3, #1
 800b9e2:	607a      	str	r2, [r7, #4]
 800b9e4:	683a      	ldr	r2, [r7, #0]
 800b9e6:	b2d2      	uxtb	r2, r2
 800b9e8:	701a      	strb	r2, [r3, #0]
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	0a1b      	lsrs	r3, r3, #8
 800b9ee:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	1c5a      	adds	r2, r3, #1
 800b9f4:	607a      	str	r2, [r7, #4]
 800b9f6:	683a      	ldr	r2, [r7, #0]
 800b9f8:	b2d2      	uxtb	r2, r2
 800b9fa:	701a      	strb	r2, [r3, #0]
}
 800b9fc:	bf00      	nop
 800b9fe:	370c      	adds	r7, #12
 800ba00:	46bd      	mov	sp, r7
 800ba02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba06:	4770      	bx	lr

0800ba08 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ba08:	b480      	push	{r7}
 800ba0a:	b087      	sub	sp, #28
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	60f8      	str	r0, [r7, #12]
 800ba10:	60b9      	str	r1, [r7, #8]
 800ba12:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d00d      	beq.n	800ba3e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ba22:	693a      	ldr	r2, [r7, #16]
 800ba24:	1c53      	adds	r3, r2, #1
 800ba26:	613b      	str	r3, [r7, #16]
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	1c59      	adds	r1, r3, #1
 800ba2c:	6179      	str	r1, [r7, #20]
 800ba2e:	7812      	ldrb	r2, [r2, #0]
 800ba30:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	3b01      	subs	r3, #1
 800ba36:	607b      	str	r3, [r7, #4]
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d1f1      	bne.n	800ba22 <mem_cpy+0x1a>
	}
}
 800ba3e:	bf00      	nop
 800ba40:	371c      	adds	r7, #28
 800ba42:	46bd      	mov	sp, r7
 800ba44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba48:	4770      	bx	lr

0800ba4a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ba4a:	b480      	push	{r7}
 800ba4c:	b087      	sub	sp, #28
 800ba4e:	af00      	add	r7, sp, #0
 800ba50:	60f8      	str	r0, [r7, #12]
 800ba52:	60b9      	str	r1, [r7, #8]
 800ba54:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	1c5a      	adds	r2, r3, #1
 800ba5e:	617a      	str	r2, [r7, #20]
 800ba60:	68ba      	ldr	r2, [r7, #8]
 800ba62:	b2d2      	uxtb	r2, r2
 800ba64:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	3b01      	subs	r3, #1
 800ba6a:	607b      	str	r3, [r7, #4]
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d1f3      	bne.n	800ba5a <mem_set+0x10>
}
 800ba72:	bf00      	nop
 800ba74:	bf00      	nop
 800ba76:	371c      	adds	r7, #28
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7e:	4770      	bx	lr

0800ba80 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ba80:	b480      	push	{r7}
 800ba82:	b089      	sub	sp, #36	; 0x24
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	60f8      	str	r0, [r7, #12]
 800ba88:	60b9      	str	r1, [r7, #8]
 800ba8a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	61fb      	str	r3, [r7, #28]
 800ba90:	68bb      	ldr	r3, [r7, #8]
 800ba92:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ba94:	2300      	movs	r3, #0
 800ba96:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800ba98:	69fb      	ldr	r3, [r7, #28]
 800ba9a:	1c5a      	adds	r2, r3, #1
 800ba9c:	61fa      	str	r2, [r7, #28]
 800ba9e:	781b      	ldrb	r3, [r3, #0]
 800baa0:	4619      	mov	r1, r3
 800baa2:	69bb      	ldr	r3, [r7, #24]
 800baa4:	1c5a      	adds	r2, r3, #1
 800baa6:	61ba      	str	r2, [r7, #24]
 800baa8:	781b      	ldrb	r3, [r3, #0]
 800baaa:	1acb      	subs	r3, r1, r3
 800baac:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	3b01      	subs	r3, #1
 800bab2:	607b      	str	r3, [r7, #4]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d002      	beq.n	800bac0 <mem_cmp+0x40>
 800baba:	697b      	ldr	r3, [r7, #20]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d0eb      	beq.n	800ba98 <mem_cmp+0x18>

	return r;
 800bac0:	697b      	ldr	r3, [r7, #20]
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3724      	adds	r7, #36	; 0x24
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr

0800bace <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bace:	b480      	push	{r7}
 800bad0:	b083      	sub	sp, #12
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
 800bad6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bad8:	e002      	b.n	800bae0 <chk_chr+0x12>
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	3301      	adds	r3, #1
 800bade:	607b      	str	r3, [r7, #4]
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d005      	beq.n	800baf4 <chk_chr+0x26>
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	781b      	ldrb	r3, [r3, #0]
 800baec:	461a      	mov	r2, r3
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	4293      	cmp	r3, r2
 800baf2:	d1f2      	bne.n	800bada <chk_chr+0xc>
	return *str;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	781b      	ldrb	r3, [r3, #0]
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	370c      	adds	r7, #12
 800bafc:	46bd      	mov	sp, r7
 800bafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb02:	4770      	bx	lr

0800bb04 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bb04:	b480      	push	{r7}
 800bb06:	b085      	sub	sp, #20
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
 800bb0c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bb0e:	2300      	movs	r3, #0
 800bb10:	60bb      	str	r3, [r7, #8]
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	60fb      	str	r3, [r7, #12]
 800bb16:	e029      	b.n	800bb6c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bb18:	4a27      	ldr	r2, [pc, #156]	; (800bbb8 <chk_lock+0xb4>)
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	011b      	lsls	r3, r3, #4
 800bb1e:	4413      	add	r3, r2
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d01d      	beq.n	800bb62 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bb26:	4a24      	ldr	r2, [pc, #144]	; (800bbb8 <chk_lock+0xb4>)
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	011b      	lsls	r3, r3, #4
 800bb2c:	4413      	add	r3, r2
 800bb2e:	681a      	ldr	r2, [r3, #0]
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	429a      	cmp	r2, r3
 800bb36:	d116      	bne.n	800bb66 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bb38:	4a1f      	ldr	r2, [pc, #124]	; (800bbb8 <chk_lock+0xb4>)
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	011b      	lsls	r3, r3, #4
 800bb3e:	4413      	add	r3, r2
 800bb40:	3304      	adds	r3, #4
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	d10c      	bne.n	800bb66 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bb4c:	4a1a      	ldr	r2, [pc, #104]	; (800bbb8 <chk_lock+0xb4>)
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	011b      	lsls	r3, r3, #4
 800bb52:	4413      	add	r3, r2
 800bb54:	3308      	adds	r3, #8
 800bb56:	681a      	ldr	r2, [r3, #0]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d102      	bne.n	800bb66 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bb60:	e007      	b.n	800bb72 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bb62:	2301      	movs	r3, #1
 800bb64:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	60fb      	str	r3, [r7, #12]
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	2b01      	cmp	r3, #1
 800bb70:	d9d2      	bls.n	800bb18 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	2b02      	cmp	r3, #2
 800bb76:	d109      	bne.n	800bb8c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bb78:	68bb      	ldr	r3, [r7, #8]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d102      	bne.n	800bb84 <chk_lock+0x80>
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	2b02      	cmp	r3, #2
 800bb82:	d101      	bne.n	800bb88 <chk_lock+0x84>
 800bb84:	2300      	movs	r3, #0
 800bb86:	e010      	b.n	800bbaa <chk_lock+0xa6>
 800bb88:	2312      	movs	r3, #18
 800bb8a:	e00e      	b.n	800bbaa <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d108      	bne.n	800bba4 <chk_lock+0xa0>
 800bb92:	4a09      	ldr	r2, [pc, #36]	; (800bbb8 <chk_lock+0xb4>)
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	011b      	lsls	r3, r3, #4
 800bb98:	4413      	add	r3, r2
 800bb9a:	330c      	adds	r3, #12
 800bb9c:	881b      	ldrh	r3, [r3, #0]
 800bb9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bba2:	d101      	bne.n	800bba8 <chk_lock+0xa4>
 800bba4:	2310      	movs	r3, #16
 800bba6:	e000      	b.n	800bbaa <chk_lock+0xa6>
 800bba8:	2300      	movs	r3, #0
}
 800bbaa:	4618      	mov	r0, r3
 800bbac:	3714      	adds	r7, #20
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb4:	4770      	bx	lr
 800bbb6:	bf00      	nop
 800bbb8:	20001b80 	.word	0x20001b80

0800bbbc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b083      	sub	sp, #12
 800bbc0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	607b      	str	r3, [r7, #4]
 800bbc6:	e002      	b.n	800bbce <enq_lock+0x12>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	3301      	adds	r3, #1
 800bbcc:	607b      	str	r3, [r7, #4]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2b01      	cmp	r3, #1
 800bbd2:	d806      	bhi.n	800bbe2 <enq_lock+0x26>
 800bbd4:	4a09      	ldr	r2, [pc, #36]	; (800bbfc <enq_lock+0x40>)
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	011b      	lsls	r3, r3, #4
 800bbda:	4413      	add	r3, r2
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d1f2      	bne.n	800bbc8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2b02      	cmp	r3, #2
 800bbe6:	bf14      	ite	ne
 800bbe8:	2301      	movne	r3, #1
 800bbea:	2300      	moveq	r3, #0
 800bbec:	b2db      	uxtb	r3, r3
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	370c      	adds	r7, #12
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf8:	4770      	bx	lr
 800bbfa:	bf00      	nop
 800bbfc:	20001b80 	.word	0x20001b80

0800bc00 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b085      	sub	sp, #20
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
 800bc08:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	60fb      	str	r3, [r7, #12]
 800bc0e:	e01f      	b.n	800bc50 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bc10:	4a41      	ldr	r2, [pc, #260]	; (800bd18 <inc_lock+0x118>)
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	011b      	lsls	r3, r3, #4
 800bc16:	4413      	add	r3, r2
 800bc18:	681a      	ldr	r2, [r3, #0]
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	429a      	cmp	r2, r3
 800bc20:	d113      	bne.n	800bc4a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800bc22:	4a3d      	ldr	r2, [pc, #244]	; (800bd18 <inc_lock+0x118>)
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	011b      	lsls	r3, r3, #4
 800bc28:	4413      	add	r3, r2
 800bc2a:	3304      	adds	r3, #4
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800bc32:	429a      	cmp	r2, r3
 800bc34:	d109      	bne.n	800bc4a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800bc36:	4a38      	ldr	r2, [pc, #224]	; (800bd18 <inc_lock+0x118>)
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	011b      	lsls	r3, r3, #4
 800bc3c:	4413      	add	r3, r2
 800bc3e:	3308      	adds	r3, #8
 800bc40:	681a      	ldr	r2, [r3, #0]
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800bc46:	429a      	cmp	r2, r3
 800bc48:	d006      	beq.n	800bc58 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	3301      	adds	r3, #1
 800bc4e:	60fb      	str	r3, [r7, #12]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	2b01      	cmp	r3, #1
 800bc54:	d9dc      	bls.n	800bc10 <inc_lock+0x10>
 800bc56:	e000      	b.n	800bc5a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800bc58:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	2b02      	cmp	r3, #2
 800bc5e:	d132      	bne.n	800bcc6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bc60:	2300      	movs	r3, #0
 800bc62:	60fb      	str	r3, [r7, #12]
 800bc64:	e002      	b.n	800bc6c <inc_lock+0x6c>
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	3301      	adds	r3, #1
 800bc6a:	60fb      	str	r3, [r7, #12]
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	2b01      	cmp	r3, #1
 800bc70:	d806      	bhi.n	800bc80 <inc_lock+0x80>
 800bc72:	4a29      	ldr	r2, [pc, #164]	; (800bd18 <inc_lock+0x118>)
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	011b      	lsls	r3, r3, #4
 800bc78:	4413      	add	r3, r2
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d1f2      	bne.n	800bc66 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2b02      	cmp	r3, #2
 800bc84:	d101      	bne.n	800bc8a <inc_lock+0x8a>
 800bc86:	2300      	movs	r3, #0
 800bc88:	e040      	b.n	800bd0c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681a      	ldr	r2, [r3, #0]
 800bc8e:	4922      	ldr	r1, [pc, #136]	; (800bd18 <inc_lock+0x118>)
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	011b      	lsls	r3, r3, #4
 800bc94:	440b      	add	r3, r1
 800bc96:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	689a      	ldr	r2, [r3, #8]
 800bc9c:	491e      	ldr	r1, [pc, #120]	; (800bd18 <inc_lock+0x118>)
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	011b      	lsls	r3, r3, #4
 800bca2:	440b      	add	r3, r1
 800bca4:	3304      	adds	r3, #4
 800bca6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	695a      	ldr	r2, [r3, #20]
 800bcac:	491a      	ldr	r1, [pc, #104]	; (800bd18 <inc_lock+0x118>)
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	011b      	lsls	r3, r3, #4
 800bcb2:	440b      	add	r3, r1
 800bcb4:	3308      	adds	r3, #8
 800bcb6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800bcb8:	4a17      	ldr	r2, [pc, #92]	; (800bd18 <inc_lock+0x118>)
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	011b      	lsls	r3, r3, #4
 800bcbe:	4413      	add	r3, r2
 800bcc0:	330c      	adds	r3, #12
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d009      	beq.n	800bce0 <inc_lock+0xe0>
 800bccc:	4a12      	ldr	r2, [pc, #72]	; (800bd18 <inc_lock+0x118>)
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	011b      	lsls	r3, r3, #4
 800bcd2:	4413      	add	r3, r2
 800bcd4:	330c      	adds	r3, #12
 800bcd6:	881b      	ldrh	r3, [r3, #0]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d001      	beq.n	800bce0 <inc_lock+0xe0>
 800bcdc:	2300      	movs	r3, #0
 800bcde:	e015      	b.n	800bd0c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d108      	bne.n	800bcf8 <inc_lock+0xf8>
 800bce6:	4a0c      	ldr	r2, [pc, #48]	; (800bd18 <inc_lock+0x118>)
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	011b      	lsls	r3, r3, #4
 800bcec:	4413      	add	r3, r2
 800bcee:	330c      	adds	r3, #12
 800bcf0:	881b      	ldrh	r3, [r3, #0]
 800bcf2:	3301      	adds	r3, #1
 800bcf4:	b29a      	uxth	r2, r3
 800bcf6:	e001      	b.n	800bcfc <inc_lock+0xfc>
 800bcf8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bcfc:	4906      	ldr	r1, [pc, #24]	; (800bd18 <inc_lock+0x118>)
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	011b      	lsls	r3, r3, #4
 800bd02:	440b      	add	r3, r1
 800bd04:	330c      	adds	r3, #12
 800bd06:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	3301      	adds	r3, #1
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	3714      	adds	r7, #20
 800bd10:	46bd      	mov	sp, r7
 800bd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd16:	4770      	bx	lr
 800bd18:	20001b80 	.word	0x20001b80

0800bd1c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	b085      	sub	sp, #20
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	3b01      	subs	r3, #1
 800bd28:	607b      	str	r3, [r7, #4]
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	2b01      	cmp	r3, #1
 800bd2e:	d825      	bhi.n	800bd7c <dec_lock+0x60>
		n = Files[i].ctr;
 800bd30:	4a17      	ldr	r2, [pc, #92]	; (800bd90 <dec_lock+0x74>)
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	011b      	lsls	r3, r3, #4
 800bd36:	4413      	add	r3, r2
 800bd38:	330c      	adds	r3, #12
 800bd3a:	881b      	ldrh	r3, [r3, #0]
 800bd3c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bd3e:	89fb      	ldrh	r3, [r7, #14]
 800bd40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd44:	d101      	bne.n	800bd4a <dec_lock+0x2e>
 800bd46:	2300      	movs	r3, #0
 800bd48:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800bd4a:	89fb      	ldrh	r3, [r7, #14]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d002      	beq.n	800bd56 <dec_lock+0x3a>
 800bd50:	89fb      	ldrh	r3, [r7, #14]
 800bd52:	3b01      	subs	r3, #1
 800bd54:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800bd56:	4a0e      	ldr	r2, [pc, #56]	; (800bd90 <dec_lock+0x74>)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	011b      	lsls	r3, r3, #4
 800bd5c:	4413      	add	r3, r2
 800bd5e:	330c      	adds	r3, #12
 800bd60:	89fa      	ldrh	r2, [r7, #14]
 800bd62:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800bd64:	89fb      	ldrh	r3, [r7, #14]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d105      	bne.n	800bd76 <dec_lock+0x5a>
 800bd6a:	4a09      	ldr	r2, [pc, #36]	; (800bd90 <dec_lock+0x74>)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	011b      	lsls	r3, r3, #4
 800bd70:	4413      	add	r3, r2
 800bd72:	2200      	movs	r2, #0
 800bd74:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800bd76:	2300      	movs	r3, #0
 800bd78:	737b      	strb	r3, [r7, #13]
 800bd7a:	e001      	b.n	800bd80 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800bd7c:	2302      	movs	r3, #2
 800bd7e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800bd80:	7b7b      	ldrb	r3, [r7, #13]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3714      	adds	r7, #20
 800bd86:	46bd      	mov	sp, r7
 800bd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8c:	4770      	bx	lr
 800bd8e:	bf00      	nop
 800bd90:	20001b80 	.word	0x20001b80

0800bd94 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bd94:	b480      	push	{r7}
 800bd96:	b085      	sub	sp, #20
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	60fb      	str	r3, [r7, #12]
 800bda0:	e010      	b.n	800bdc4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bda2:	4a0d      	ldr	r2, [pc, #52]	; (800bdd8 <clear_lock+0x44>)
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	011b      	lsls	r3, r3, #4
 800bda8:	4413      	add	r3, r2
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	687a      	ldr	r2, [r7, #4]
 800bdae:	429a      	cmp	r2, r3
 800bdb0:	d105      	bne.n	800bdbe <clear_lock+0x2a>
 800bdb2:	4a09      	ldr	r2, [pc, #36]	; (800bdd8 <clear_lock+0x44>)
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	011b      	lsls	r3, r3, #4
 800bdb8:	4413      	add	r3, r2
 800bdba:	2200      	movs	r2, #0
 800bdbc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	60fb      	str	r3, [r7, #12]
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2b01      	cmp	r3, #1
 800bdc8:	d9eb      	bls.n	800bda2 <clear_lock+0xe>
	}
}
 800bdca:	bf00      	nop
 800bdcc:	bf00      	nop
 800bdce:	3714      	adds	r7, #20
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd6:	4770      	bx	lr
 800bdd8:	20001b80 	.word	0x20001b80

0800bddc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b086      	sub	sp, #24
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bde4:	2300      	movs	r3, #0
 800bde6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	78db      	ldrb	r3, [r3, #3]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d034      	beq.n	800be5a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdf4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	7858      	ldrb	r0, [r3, #1]
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800be00:	2301      	movs	r3, #1
 800be02:	697a      	ldr	r2, [r7, #20]
 800be04:	f7ff fd40 	bl	800b888 <disk_write>
 800be08:	4603      	mov	r3, r0
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d002      	beq.n	800be14 <sync_window+0x38>
			res = FR_DISK_ERR;
 800be0e:	2301      	movs	r3, #1
 800be10:	73fb      	strb	r3, [r7, #15]
 800be12:	e022      	b.n	800be5a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2200      	movs	r2, #0
 800be18:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be1e:	697a      	ldr	r2, [r7, #20]
 800be20:	1ad2      	subs	r2, r2, r3
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	69db      	ldr	r3, [r3, #28]
 800be26:	429a      	cmp	r2, r3
 800be28:	d217      	bcs.n	800be5a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	789b      	ldrb	r3, [r3, #2]
 800be2e:	613b      	str	r3, [r7, #16]
 800be30:	e010      	b.n	800be54 <sync_window+0x78>
					wsect += fs->fsize;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	69db      	ldr	r3, [r3, #28]
 800be36:	697a      	ldr	r2, [r7, #20]
 800be38:	4413      	add	r3, r2
 800be3a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	7858      	ldrb	r0, [r3, #1]
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800be46:	2301      	movs	r3, #1
 800be48:	697a      	ldr	r2, [r7, #20]
 800be4a:	f7ff fd1d 	bl	800b888 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	3b01      	subs	r3, #1
 800be52:	613b      	str	r3, [r7, #16]
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	2b01      	cmp	r3, #1
 800be58:	d8eb      	bhi.n	800be32 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800be5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3718      	adds	r7, #24
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800be6e:	2300      	movs	r3, #0
 800be70:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be76:	683a      	ldr	r2, [r7, #0]
 800be78:	429a      	cmp	r2, r3
 800be7a:	d01b      	beq.n	800beb4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800be7c:	6878      	ldr	r0, [r7, #4]
 800be7e:	f7ff ffad 	bl	800bddc <sync_window>
 800be82:	4603      	mov	r3, r0
 800be84:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800be86:	7bfb      	ldrb	r3, [r7, #15]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d113      	bne.n	800beb4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	7858      	ldrb	r0, [r3, #1]
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800be96:	2301      	movs	r3, #1
 800be98:	683a      	ldr	r2, [r7, #0]
 800be9a:	f7ff fcd5 	bl	800b848 <disk_read>
 800be9e:	4603      	mov	r3, r0
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d004      	beq.n	800beae <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bea4:	f04f 33ff 	mov.w	r3, #4294967295
 800bea8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800beaa:	2301      	movs	r3, #1
 800beac:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	683a      	ldr	r2, [r7, #0]
 800beb2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800beb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800beb6:	4618      	mov	r0, r3
 800beb8:	3710      	adds	r7, #16
 800beba:	46bd      	mov	sp, r7
 800bebc:	bd80      	pop	{r7, pc}
	...

0800bec0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b084      	sub	sp, #16
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	f7ff ff87 	bl	800bddc <sync_window>
 800bece:	4603      	mov	r3, r0
 800bed0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bed2:	7bfb      	ldrb	r3, [r7, #15]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d158      	bne.n	800bf8a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	781b      	ldrb	r3, [r3, #0]
 800bedc:	2b03      	cmp	r3, #3
 800bede:	d148      	bne.n	800bf72 <sync_fs+0xb2>
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	791b      	ldrb	r3, [r3, #4]
 800bee4:	2b01      	cmp	r3, #1
 800bee6:	d144      	bne.n	800bf72 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	3334      	adds	r3, #52	; 0x34
 800beec:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bef0:	2100      	movs	r1, #0
 800bef2:	4618      	mov	r0, r3
 800bef4:	f7ff fda9 	bl	800ba4a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	3334      	adds	r3, #52	; 0x34
 800befc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bf00:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800bf04:	4618      	mov	r0, r3
 800bf06:	f7ff fd38 	bl	800b97a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	3334      	adds	r3, #52	; 0x34
 800bf0e:	4921      	ldr	r1, [pc, #132]	; (800bf94 <sync_fs+0xd4>)
 800bf10:	4618      	mov	r0, r3
 800bf12:	f7ff fd4d 	bl	800b9b0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	3334      	adds	r3, #52	; 0x34
 800bf1a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bf1e:	491e      	ldr	r1, [pc, #120]	; (800bf98 <sync_fs+0xd8>)
 800bf20:	4618      	mov	r0, r3
 800bf22:	f7ff fd45 	bl	800b9b0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	3334      	adds	r3, #52	; 0x34
 800bf2a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	695b      	ldr	r3, [r3, #20]
 800bf32:	4619      	mov	r1, r3
 800bf34:	4610      	mov	r0, r2
 800bf36:	f7ff fd3b 	bl	800b9b0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	3334      	adds	r3, #52	; 0x34
 800bf3e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	691b      	ldr	r3, [r3, #16]
 800bf46:	4619      	mov	r1, r3
 800bf48:	4610      	mov	r0, r2
 800bf4a:	f7ff fd31 	bl	800b9b0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	6a1b      	ldr	r3, [r3, #32]
 800bf52:	1c5a      	adds	r2, r3, #1
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	7858      	ldrb	r0, [r3, #1]
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf66:	2301      	movs	r3, #1
 800bf68:	f7ff fc8e 	bl	800b888 <disk_write>
			fs->fsi_flag = 0;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2200      	movs	r2, #0
 800bf70:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	785b      	ldrb	r3, [r3, #1]
 800bf76:	2200      	movs	r2, #0
 800bf78:	2100      	movs	r1, #0
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	f7ff fca4 	bl	800b8c8 <disk_ioctl>
 800bf80:	4603      	mov	r3, r0
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d001      	beq.n	800bf8a <sync_fs+0xca>
 800bf86:	2301      	movs	r3, #1
 800bf88:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800bf8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3710      	adds	r7, #16
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}
 800bf94:	41615252 	.word	0x41615252
 800bf98:	61417272 	.word	0x61417272

0800bf9c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800bf9c:	b480      	push	{r7}
 800bf9e:	b083      	sub	sp, #12
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
 800bfa4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	3b02      	subs	r3, #2
 800bfaa:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	699b      	ldr	r3, [r3, #24]
 800bfb0:	3b02      	subs	r3, #2
 800bfb2:	683a      	ldr	r2, [r7, #0]
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d301      	bcc.n	800bfbc <clust2sect+0x20>
 800bfb8:	2300      	movs	r3, #0
 800bfba:	e008      	b.n	800bfce <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	895b      	ldrh	r3, [r3, #10]
 800bfc0:	461a      	mov	r2, r3
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	fb03 f202 	mul.w	r2, r3, r2
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfcc:	4413      	add	r3, r2
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	370c      	adds	r7, #12
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd8:	4770      	bx	lr

0800bfda <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800bfda:	b580      	push	{r7, lr}
 800bfdc:	b086      	sub	sp, #24
 800bfde:	af00      	add	r7, sp, #0
 800bfe0:	6078      	str	r0, [r7, #4]
 800bfe2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	2b01      	cmp	r3, #1
 800bfee:	d904      	bls.n	800bffa <get_fat+0x20>
 800bff0:	693b      	ldr	r3, [r7, #16]
 800bff2:	699b      	ldr	r3, [r3, #24]
 800bff4:	683a      	ldr	r2, [r7, #0]
 800bff6:	429a      	cmp	r2, r3
 800bff8:	d302      	bcc.n	800c000 <get_fat+0x26>
		val = 1;	/* Internal error */
 800bffa:	2301      	movs	r3, #1
 800bffc:	617b      	str	r3, [r7, #20]
 800bffe:	e08f      	b.n	800c120 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c000:	f04f 33ff 	mov.w	r3, #4294967295
 800c004:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	2b03      	cmp	r3, #3
 800c00c:	d062      	beq.n	800c0d4 <get_fat+0xfa>
 800c00e:	2b03      	cmp	r3, #3
 800c010:	dc7c      	bgt.n	800c10c <get_fat+0x132>
 800c012:	2b01      	cmp	r3, #1
 800c014:	d002      	beq.n	800c01c <get_fat+0x42>
 800c016:	2b02      	cmp	r3, #2
 800c018:	d042      	beq.n	800c0a0 <get_fat+0xc6>
 800c01a:	e077      	b.n	800c10c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	60fb      	str	r3, [r7, #12]
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	085b      	lsrs	r3, r3, #1
 800c024:	68fa      	ldr	r2, [r7, #12]
 800c026:	4413      	add	r3, r2
 800c028:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c02a:	693b      	ldr	r3, [r7, #16]
 800c02c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	0a5b      	lsrs	r3, r3, #9
 800c032:	4413      	add	r3, r2
 800c034:	4619      	mov	r1, r3
 800c036:	6938      	ldr	r0, [r7, #16]
 800c038:	f7ff ff14 	bl	800be64 <move_window>
 800c03c:	4603      	mov	r3, r0
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d167      	bne.n	800c112 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	1c5a      	adds	r2, r3, #1
 800c046:	60fa      	str	r2, [r7, #12]
 800c048:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c04c:	693a      	ldr	r2, [r7, #16]
 800c04e:	4413      	add	r3, r2
 800c050:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c054:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	0a5b      	lsrs	r3, r3, #9
 800c05e:	4413      	add	r3, r2
 800c060:	4619      	mov	r1, r3
 800c062:	6938      	ldr	r0, [r7, #16]
 800c064:	f7ff fefe 	bl	800be64 <move_window>
 800c068:	4603      	mov	r3, r0
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d153      	bne.n	800c116 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c074:	693a      	ldr	r2, [r7, #16]
 800c076:	4413      	add	r3, r2
 800c078:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c07c:	021b      	lsls	r3, r3, #8
 800c07e:	461a      	mov	r2, r3
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	4313      	orrs	r3, r2
 800c084:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	f003 0301 	and.w	r3, r3, #1
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d002      	beq.n	800c096 <get_fat+0xbc>
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	091b      	lsrs	r3, r3, #4
 800c094:	e002      	b.n	800c09c <get_fat+0xc2>
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c09c:	617b      	str	r3, [r7, #20]
			break;
 800c09e:	e03f      	b.n	800c120 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c0a4:	683b      	ldr	r3, [r7, #0]
 800c0a6:	0a1b      	lsrs	r3, r3, #8
 800c0a8:	4413      	add	r3, r2
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	6938      	ldr	r0, [r7, #16]
 800c0ae:	f7ff fed9 	bl	800be64 <move_window>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d130      	bne.n	800c11a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c0b8:	693b      	ldr	r3, [r7, #16]
 800c0ba:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	005b      	lsls	r3, r3, #1
 800c0c2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c0c6:	4413      	add	r3, r2
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f7ff fc1b 	bl	800b904 <ld_word>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	617b      	str	r3, [r7, #20]
			break;
 800c0d2:	e025      	b.n	800c120 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c0d4:	693b      	ldr	r3, [r7, #16]
 800c0d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	09db      	lsrs	r3, r3, #7
 800c0dc:	4413      	add	r3, r2
 800c0de:	4619      	mov	r1, r3
 800c0e0:	6938      	ldr	r0, [r7, #16]
 800c0e2:	f7ff febf 	bl	800be64 <move_window>
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d118      	bne.n	800c11e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c0ec:	693b      	ldr	r3, [r7, #16]
 800c0ee:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c0fa:	4413      	add	r3, r2
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f7ff fc19 	bl	800b934 <ld_dword>
 800c102:	4603      	mov	r3, r0
 800c104:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c108:	617b      	str	r3, [r7, #20]
			break;
 800c10a:	e009      	b.n	800c120 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c10c:	2301      	movs	r3, #1
 800c10e:	617b      	str	r3, [r7, #20]
 800c110:	e006      	b.n	800c120 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c112:	bf00      	nop
 800c114:	e004      	b.n	800c120 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c116:	bf00      	nop
 800c118:	e002      	b.n	800c120 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c11a:	bf00      	nop
 800c11c:	e000      	b.n	800c120 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c11e:	bf00      	nop
		}
	}

	return val;
 800c120:	697b      	ldr	r3, [r7, #20]
}
 800c122:	4618      	mov	r0, r3
 800c124:	3718      	adds	r7, #24
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}

0800c12a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c12a:	b590      	push	{r4, r7, lr}
 800c12c:	b089      	sub	sp, #36	; 0x24
 800c12e:	af00      	add	r7, sp, #0
 800c130:	60f8      	str	r0, [r7, #12]
 800c132:	60b9      	str	r1, [r7, #8]
 800c134:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c136:	2302      	movs	r3, #2
 800c138:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c13a:	68bb      	ldr	r3, [r7, #8]
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	f240 80d2 	bls.w	800c2e6 <put_fat+0x1bc>
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	699b      	ldr	r3, [r3, #24]
 800c146:	68ba      	ldr	r2, [r7, #8]
 800c148:	429a      	cmp	r2, r3
 800c14a:	f080 80cc 	bcs.w	800c2e6 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	781b      	ldrb	r3, [r3, #0]
 800c152:	2b03      	cmp	r3, #3
 800c154:	f000 8096 	beq.w	800c284 <put_fat+0x15a>
 800c158:	2b03      	cmp	r3, #3
 800c15a:	f300 80cd 	bgt.w	800c2f8 <put_fat+0x1ce>
 800c15e:	2b01      	cmp	r3, #1
 800c160:	d002      	beq.n	800c168 <put_fat+0x3e>
 800c162:	2b02      	cmp	r3, #2
 800c164:	d06e      	beq.n	800c244 <put_fat+0x11a>
 800c166:	e0c7      	b.n	800c2f8 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	61bb      	str	r3, [r7, #24]
 800c16c:	69bb      	ldr	r3, [r7, #24]
 800c16e:	085b      	lsrs	r3, r3, #1
 800c170:	69ba      	ldr	r2, [r7, #24]
 800c172:	4413      	add	r3, r2
 800c174:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c17a:	69bb      	ldr	r3, [r7, #24]
 800c17c:	0a5b      	lsrs	r3, r3, #9
 800c17e:	4413      	add	r3, r2
 800c180:	4619      	mov	r1, r3
 800c182:	68f8      	ldr	r0, [r7, #12]
 800c184:	f7ff fe6e 	bl	800be64 <move_window>
 800c188:	4603      	mov	r3, r0
 800c18a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c18c:	7ffb      	ldrb	r3, [r7, #31]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	f040 80ab 	bne.w	800c2ea <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c19a:	69bb      	ldr	r3, [r7, #24]
 800c19c:	1c59      	adds	r1, r3, #1
 800c19e:	61b9      	str	r1, [r7, #24]
 800c1a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1a4:	4413      	add	r3, r2
 800c1a6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	f003 0301 	and.w	r3, r3, #1
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d00d      	beq.n	800c1ce <put_fat+0xa4>
 800c1b2:	697b      	ldr	r3, [r7, #20]
 800c1b4:	781b      	ldrb	r3, [r3, #0]
 800c1b6:	b25b      	sxtb	r3, r3
 800c1b8:	f003 030f 	and.w	r3, r3, #15
 800c1bc:	b25a      	sxtb	r2, r3
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	b2db      	uxtb	r3, r3
 800c1c2:	011b      	lsls	r3, r3, #4
 800c1c4:	b25b      	sxtb	r3, r3
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	b25b      	sxtb	r3, r3
 800c1ca:	b2db      	uxtb	r3, r3
 800c1cc:	e001      	b.n	800c1d2 <put_fat+0xa8>
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	b2db      	uxtb	r3, r3
 800c1d2:	697a      	ldr	r2, [r7, #20]
 800c1d4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	2201      	movs	r2, #1
 800c1da:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c1e0:	69bb      	ldr	r3, [r7, #24]
 800c1e2:	0a5b      	lsrs	r3, r3, #9
 800c1e4:	4413      	add	r3, r2
 800c1e6:	4619      	mov	r1, r3
 800c1e8:	68f8      	ldr	r0, [r7, #12]
 800c1ea:	f7ff fe3b 	bl	800be64 <move_window>
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c1f2:	7ffb      	ldrb	r3, [r7, #31]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d17a      	bne.n	800c2ee <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c1fe:	69bb      	ldr	r3, [r7, #24]
 800c200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c204:	4413      	add	r3, r2
 800c206:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c208:	68bb      	ldr	r3, [r7, #8]
 800c20a:	f003 0301 	and.w	r3, r3, #1
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d003      	beq.n	800c21a <put_fat+0xf0>
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	091b      	lsrs	r3, r3, #4
 800c216:	b2db      	uxtb	r3, r3
 800c218:	e00e      	b.n	800c238 <put_fat+0x10e>
 800c21a:	697b      	ldr	r3, [r7, #20]
 800c21c:	781b      	ldrb	r3, [r3, #0]
 800c21e:	b25b      	sxtb	r3, r3
 800c220:	f023 030f 	bic.w	r3, r3, #15
 800c224:	b25a      	sxtb	r2, r3
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	0a1b      	lsrs	r3, r3, #8
 800c22a:	b25b      	sxtb	r3, r3
 800c22c:	f003 030f 	and.w	r3, r3, #15
 800c230:	b25b      	sxtb	r3, r3
 800c232:	4313      	orrs	r3, r2
 800c234:	b25b      	sxtb	r3, r3
 800c236:	b2db      	uxtb	r3, r3
 800c238:	697a      	ldr	r2, [r7, #20]
 800c23a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	2201      	movs	r2, #1
 800c240:	70da      	strb	r2, [r3, #3]
			break;
 800c242:	e059      	b.n	800c2f8 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	0a1b      	lsrs	r3, r3, #8
 800c24c:	4413      	add	r3, r2
 800c24e:	4619      	mov	r1, r3
 800c250:	68f8      	ldr	r0, [r7, #12]
 800c252:	f7ff fe07 	bl	800be64 <move_window>
 800c256:	4603      	mov	r3, r0
 800c258:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c25a:	7ffb      	ldrb	r3, [r7, #31]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d148      	bne.n	800c2f2 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	005b      	lsls	r3, r3, #1
 800c26a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c26e:	4413      	add	r3, r2
 800c270:	687a      	ldr	r2, [r7, #4]
 800c272:	b292      	uxth	r2, r2
 800c274:	4611      	mov	r1, r2
 800c276:	4618      	mov	r0, r3
 800c278:	f7ff fb7f 	bl	800b97a <st_word>
			fs->wflag = 1;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2201      	movs	r2, #1
 800c280:	70da      	strb	r2, [r3, #3]
			break;
 800c282:	e039      	b.n	800c2f8 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	09db      	lsrs	r3, r3, #7
 800c28c:	4413      	add	r3, r2
 800c28e:	4619      	mov	r1, r3
 800c290:	68f8      	ldr	r0, [r7, #12]
 800c292:	f7ff fde7 	bl	800be64 <move_window>
 800c296:	4603      	mov	r3, r0
 800c298:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c29a:	7ffb      	ldrb	r3, [r7, #31]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d12a      	bne.n	800c2f6 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c2b4:	4413      	add	r3, r2
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f7ff fb3c 	bl	800b934 <ld_dword>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c2c2:	4323      	orrs	r3, r4
 800c2c4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	009b      	lsls	r3, r3, #2
 800c2d0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c2d4:	4413      	add	r3, r2
 800c2d6:	6879      	ldr	r1, [r7, #4]
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f7ff fb69 	bl	800b9b0 <st_dword>
			fs->wflag = 1;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	2201      	movs	r2, #1
 800c2e2:	70da      	strb	r2, [r3, #3]
			break;
 800c2e4:	e008      	b.n	800c2f8 <put_fat+0x1ce>
		}
	}
 800c2e6:	bf00      	nop
 800c2e8:	e006      	b.n	800c2f8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c2ea:	bf00      	nop
 800c2ec:	e004      	b.n	800c2f8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c2ee:	bf00      	nop
 800c2f0:	e002      	b.n	800c2f8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c2f2:	bf00      	nop
 800c2f4:	e000      	b.n	800c2f8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c2f6:	bf00      	nop
	return res;
 800c2f8:	7ffb      	ldrb	r3, [r7, #31]
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3724      	adds	r7, #36	; 0x24
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd90      	pop	{r4, r7, pc}

0800c302 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c302:	b580      	push	{r7, lr}
 800c304:	b088      	sub	sp, #32
 800c306:	af00      	add	r7, sp, #0
 800c308:	60f8      	str	r0, [r7, #12]
 800c30a:	60b9      	str	r1, [r7, #8]
 800c30c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c30e:	2300      	movs	r3, #0
 800c310:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	2b01      	cmp	r3, #1
 800c31c:	d904      	bls.n	800c328 <remove_chain+0x26>
 800c31e:	69bb      	ldr	r3, [r7, #24]
 800c320:	699b      	ldr	r3, [r3, #24]
 800c322:	68ba      	ldr	r2, [r7, #8]
 800c324:	429a      	cmp	r2, r3
 800c326:	d301      	bcc.n	800c32c <remove_chain+0x2a>
 800c328:	2302      	movs	r3, #2
 800c32a:	e04b      	b.n	800c3c4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d00c      	beq.n	800c34c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c332:	f04f 32ff 	mov.w	r2, #4294967295
 800c336:	6879      	ldr	r1, [r7, #4]
 800c338:	69b8      	ldr	r0, [r7, #24]
 800c33a:	f7ff fef6 	bl	800c12a <put_fat>
 800c33e:	4603      	mov	r3, r0
 800c340:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c342:	7ffb      	ldrb	r3, [r7, #31]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d001      	beq.n	800c34c <remove_chain+0x4a>
 800c348:	7ffb      	ldrb	r3, [r7, #31]
 800c34a:	e03b      	b.n	800c3c4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c34c:	68b9      	ldr	r1, [r7, #8]
 800c34e:	68f8      	ldr	r0, [r7, #12]
 800c350:	f7ff fe43 	bl	800bfda <get_fat>
 800c354:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c356:	697b      	ldr	r3, [r7, #20]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d031      	beq.n	800c3c0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c35c:	697b      	ldr	r3, [r7, #20]
 800c35e:	2b01      	cmp	r3, #1
 800c360:	d101      	bne.n	800c366 <remove_chain+0x64>
 800c362:	2302      	movs	r3, #2
 800c364:	e02e      	b.n	800c3c4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c366:	697b      	ldr	r3, [r7, #20]
 800c368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c36c:	d101      	bne.n	800c372 <remove_chain+0x70>
 800c36e:	2301      	movs	r3, #1
 800c370:	e028      	b.n	800c3c4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c372:	2200      	movs	r2, #0
 800c374:	68b9      	ldr	r1, [r7, #8]
 800c376:	69b8      	ldr	r0, [r7, #24]
 800c378:	f7ff fed7 	bl	800c12a <put_fat>
 800c37c:	4603      	mov	r3, r0
 800c37e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c380:	7ffb      	ldrb	r3, [r7, #31]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d001      	beq.n	800c38a <remove_chain+0x88>
 800c386:	7ffb      	ldrb	r3, [r7, #31]
 800c388:	e01c      	b.n	800c3c4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c38a:	69bb      	ldr	r3, [r7, #24]
 800c38c:	695a      	ldr	r2, [r3, #20]
 800c38e:	69bb      	ldr	r3, [r7, #24]
 800c390:	699b      	ldr	r3, [r3, #24]
 800c392:	3b02      	subs	r3, #2
 800c394:	429a      	cmp	r2, r3
 800c396:	d20b      	bcs.n	800c3b0 <remove_chain+0xae>
			fs->free_clst++;
 800c398:	69bb      	ldr	r3, [r7, #24]
 800c39a:	695b      	ldr	r3, [r3, #20]
 800c39c:	1c5a      	adds	r2, r3, #1
 800c39e:	69bb      	ldr	r3, [r7, #24]
 800c3a0:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c3a2:	69bb      	ldr	r3, [r7, #24]
 800c3a4:	791b      	ldrb	r3, [r3, #4]
 800c3a6:	f043 0301 	orr.w	r3, r3, #1
 800c3aa:	b2da      	uxtb	r2, r3
 800c3ac:	69bb      	ldr	r3, [r7, #24]
 800c3ae:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c3b0:	697b      	ldr	r3, [r7, #20]
 800c3b2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c3b4:	69bb      	ldr	r3, [r7, #24]
 800c3b6:	699b      	ldr	r3, [r3, #24]
 800c3b8:	68ba      	ldr	r2, [r7, #8]
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d3c6      	bcc.n	800c34c <remove_chain+0x4a>
 800c3be:	e000      	b.n	800c3c2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c3c0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c3c2:	2300      	movs	r3, #0
}
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	3720      	adds	r7, #32
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b088      	sub	sp, #32
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
 800c3d4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d10d      	bne.n	800c3fe <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	691b      	ldr	r3, [r3, #16]
 800c3e6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c3e8:	69bb      	ldr	r3, [r7, #24]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d004      	beq.n	800c3f8 <create_chain+0x2c>
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	699b      	ldr	r3, [r3, #24]
 800c3f2:	69ba      	ldr	r2, [r7, #24]
 800c3f4:	429a      	cmp	r2, r3
 800c3f6:	d31b      	bcc.n	800c430 <create_chain+0x64>
 800c3f8:	2301      	movs	r3, #1
 800c3fa:	61bb      	str	r3, [r7, #24]
 800c3fc:	e018      	b.n	800c430 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c3fe:	6839      	ldr	r1, [r7, #0]
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f7ff fdea 	bl	800bfda <get_fat>
 800c406:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	2b01      	cmp	r3, #1
 800c40c:	d801      	bhi.n	800c412 <create_chain+0x46>
 800c40e:	2301      	movs	r3, #1
 800c410:	e070      	b.n	800c4f4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c418:	d101      	bne.n	800c41e <create_chain+0x52>
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	e06a      	b.n	800c4f4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	699b      	ldr	r3, [r3, #24]
 800c422:	68fa      	ldr	r2, [r7, #12]
 800c424:	429a      	cmp	r2, r3
 800c426:	d201      	bcs.n	800c42c <create_chain+0x60>
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	e063      	b.n	800c4f4 <create_chain+0x128>
		scl = clst;
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c430:	69bb      	ldr	r3, [r7, #24]
 800c432:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c434:	69fb      	ldr	r3, [r7, #28]
 800c436:	3301      	adds	r3, #1
 800c438:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	699b      	ldr	r3, [r3, #24]
 800c43e:	69fa      	ldr	r2, [r7, #28]
 800c440:	429a      	cmp	r2, r3
 800c442:	d307      	bcc.n	800c454 <create_chain+0x88>
				ncl = 2;
 800c444:	2302      	movs	r3, #2
 800c446:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c448:	69fa      	ldr	r2, [r7, #28]
 800c44a:	69bb      	ldr	r3, [r7, #24]
 800c44c:	429a      	cmp	r2, r3
 800c44e:	d901      	bls.n	800c454 <create_chain+0x88>
 800c450:	2300      	movs	r3, #0
 800c452:	e04f      	b.n	800c4f4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c454:	69f9      	ldr	r1, [r7, #28]
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f7ff fdbf 	bl	800bfda <get_fat>
 800c45c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d00e      	beq.n	800c482 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	2b01      	cmp	r3, #1
 800c468:	d003      	beq.n	800c472 <create_chain+0xa6>
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c470:	d101      	bne.n	800c476 <create_chain+0xaa>
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	e03e      	b.n	800c4f4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c476:	69fa      	ldr	r2, [r7, #28]
 800c478:	69bb      	ldr	r3, [r7, #24]
 800c47a:	429a      	cmp	r2, r3
 800c47c:	d1da      	bne.n	800c434 <create_chain+0x68>
 800c47e:	2300      	movs	r3, #0
 800c480:	e038      	b.n	800c4f4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c482:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c484:	f04f 32ff 	mov.w	r2, #4294967295
 800c488:	69f9      	ldr	r1, [r7, #28]
 800c48a:	6938      	ldr	r0, [r7, #16]
 800c48c:	f7ff fe4d 	bl	800c12a <put_fat>
 800c490:	4603      	mov	r3, r0
 800c492:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c494:	7dfb      	ldrb	r3, [r7, #23]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d109      	bne.n	800c4ae <create_chain+0xe2>
 800c49a:	683b      	ldr	r3, [r7, #0]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d006      	beq.n	800c4ae <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c4a0:	69fa      	ldr	r2, [r7, #28]
 800c4a2:	6839      	ldr	r1, [r7, #0]
 800c4a4:	6938      	ldr	r0, [r7, #16]
 800c4a6:	f7ff fe40 	bl	800c12a <put_fat>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c4ae:	7dfb      	ldrb	r3, [r7, #23]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d116      	bne.n	800c4e2 <create_chain+0x116>
		fs->last_clst = ncl;
 800c4b4:	693b      	ldr	r3, [r7, #16]
 800c4b6:	69fa      	ldr	r2, [r7, #28]
 800c4b8:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c4ba:	693b      	ldr	r3, [r7, #16]
 800c4bc:	695a      	ldr	r2, [r3, #20]
 800c4be:	693b      	ldr	r3, [r7, #16]
 800c4c0:	699b      	ldr	r3, [r3, #24]
 800c4c2:	3b02      	subs	r3, #2
 800c4c4:	429a      	cmp	r2, r3
 800c4c6:	d804      	bhi.n	800c4d2 <create_chain+0x106>
 800c4c8:	693b      	ldr	r3, [r7, #16]
 800c4ca:	695b      	ldr	r3, [r3, #20]
 800c4cc:	1e5a      	subs	r2, r3, #1
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800c4d2:	693b      	ldr	r3, [r7, #16]
 800c4d4:	791b      	ldrb	r3, [r3, #4]
 800c4d6:	f043 0301 	orr.w	r3, r3, #1
 800c4da:	b2da      	uxtb	r2, r3
 800c4dc:	693b      	ldr	r3, [r7, #16]
 800c4de:	711a      	strb	r2, [r3, #4]
 800c4e0:	e007      	b.n	800c4f2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c4e2:	7dfb      	ldrb	r3, [r7, #23]
 800c4e4:	2b01      	cmp	r3, #1
 800c4e6:	d102      	bne.n	800c4ee <create_chain+0x122>
 800c4e8:	f04f 33ff 	mov.w	r3, #4294967295
 800c4ec:	e000      	b.n	800c4f0 <create_chain+0x124>
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c4f2:	69fb      	ldr	r3, [r7, #28]
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3720      	adds	r7, #32
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b087      	sub	sp, #28
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c510:	3304      	adds	r3, #4
 800c512:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c514:	683b      	ldr	r3, [r7, #0]
 800c516:	0a5b      	lsrs	r3, r3, #9
 800c518:	68fa      	ldr	r2, [r7, #12]
 800c51a:	8952      	ldrh	r2, [r2, #10]
 800c51c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c520:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c522:	693b      	ldr	r3, [r7, #16]
 800c524:	1d1a      	adds	r2, r3, #4
 800c526:	613a      	str	r2, [r7, #16]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c52c:	68bb      	ldr	r3, [r7, #8]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d101      	bne.n	800c536 <clmt_clust+0x3a>
 800c532:	2300      	movs	r3, #0
 800c534:	e010      	b.n	800c558 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c536:	697a      	ldr	r2, [r7, #20]
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	429a      	cmp	r2, r3
 800c53c:	d307      	bcc.n	800c54e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c53e:	697a      	ldr	r2, [r7, #20]
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	1ad3      	subs	r3, r2, r3
 800c544:	617b      	str	r3, [r7, #20]
 800c546:	693b      	ldr	r3, [r7, #16]
 800c548:	3304      	adds	r3, #4
 800c54a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c54c:	e7e9      	b.n	800c522 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c54e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c550:	693b      	ldr	r3, [r7, #16]
 800c552:	681a      	ldr	r2, [r3, #0]
 800c554:	697b      	ldr	r3, [r7, #20]
 800c556:	4413      	add	r3, r2
}
 800c558:	4618      	mov	r0, r3
 800c55a:	371c      	adds	r7, #28
 800c55c:	46bd      	mov	sp, r7
 800c55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c562:	4770      	bx	lr

0800c564 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b086      	sub	sp, #24
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
 800c56c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c57a:	d204      	bcs.n	800c586 <dir_sdi+0x22>
 800c57c:	683b      	ldr	r3, [r7, #0]
 800c57e:	f003 031f 	and.w	r3, r3, #31
 800c582:	2b00      	cmp	r3, #0
 800c584:	d001      	beq.n	800c58a <dir_sdi+0x26>
		return FR_INT_ERR;
 800c586:	2302      	movs	r3, #2
 800c588:	e063      	b.n	800c652 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	683a      	ldr	r2, [r7, #0]
 800c58e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	689b      	ldr	r3, [r3, #8]
 800c594:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c596:	697b      	ldr	r3, [r7, #20]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d106      	bne.n	800c5aa <dir_sdi+0x46>
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	781b      	ldrb	r3, [r3, #0]
 800c5a0:	2b02      	cmp	r3, #2
 800c5a2:	d902      	bls.n	800c5aa <dir_sdi+0x46>
		clst = fs->dirbase;
 800c5a4:	693b      	ldr	r3, [r7, #16]
 800c5a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5a8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d10c      	bne.n	800c5ca <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	095b      	lsrs	r3, r3, #5
 800c5b4:	693a      	ldr	r2, [r7, #16]
 800c5b6:	8912      	ldrh	r2, [r2, #8]
 800c5b8:	4293      	cmp	r3, r2
 800c5ba:	d301      	bcc.n	800c5c0 <dir_sdi+0x5c>
 800c5bc:	2302      	movs	r3, #2
 800c5be:	e048      	b.n	800c652 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c5c0:	693b      	ldr	r3, [r7, #16]
 800c5c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	61da      	str	r2, [r3, #28]
 800c5c8:	e029      	b.n	800c61e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c5ca:	693b      	ldr	r3, [r7, #16]
 800c5cc:	895b      	ldrh	r3, [r3, #10]
 800c5ce:	025b      	lsls	r3, r3, #9
 800c5d0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c5d2:	e019      	b.n	800c608 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6979      	ldr	r1, [r7, #20]
 800c5d8:	4618      	mov	r0, r3
 800c5da:	f7ff fcfe 	bl	800bfda <get_fat>
 800c5de:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5e6:	d101      	bne.n	800c5ec <dir_sdi+0x88>
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	e032      	b.n	800c652 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c5ec:	697b      	ldr	r3, [r7, #20]
 800c5ee:	2b01      	cmp	r3, #1
 800c5f0:	d904      	bls.n	800c5fc <dir_sdi+0x98>
 800c5f2:	693b      	ldr	r3, [r7, #16]
 800c5f4:	699b      	ldr	r3, [r3, #24]
 800c5f6:	697a      	ldr	r2, [r7, #20]
 800c5f8:	429a      	cmp	r2, r3
 800c5fa:	d301      	bcc.n	800c600 <dir_sdi+0x9c>
 800c5fc:	2302      	movs	r3, #2
 800c5fe:	e028      	b.n	800c652 <dir_sdi+0xee>
			ofs -= csz;
 800c600:	683a      	ldr	r2, [r7, #0]
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	1ad3      	subs	r3, r2, r3
 800c606:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c608:	683a      	ldr	r2, [r7, #0]
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	429a      	cmp	r2, r3
 800c60e:	d2e1      	bcs.n	800c5d4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c610:	6979      	ldr	r1, [r7, #20]
 800c612:	6938      	ldr	r0, [r7, #16]
 800c614:	f7ff fcc2 	bl	800bf9c <clust2sect>
 800c618:	4602      	mov	r2, r0
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	697a      	ldr	r2, [r7, #20]
 800c622:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	69db      	ldr	r3, [r3, #28]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d101      	bne.n	800c630 <dir_sdi+0xcc>
 800c62c:	2302      	movs	r3, #2
 800c62e:	e010      	b.n	800c652 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	69da      	ldr	r2, [r3, #28]
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	0a5b      	lsrs	r3, r3, #9
 800c638:	441a      	add	r2, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c644:	683b      	ldr	r3, [r7, #0]
 800c646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c64a:	441a      	add	r2, r3
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c650:	2300      	movs	r3, #0
}
 800c652:	4618      	mov	r0, r3
 800c654:	3718      	adds	r7, #24
 800c656:	46bd      	mov	sp, r7
 800c658:	bd80      	pop	{r7, pc}

0800c65a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c65a:	b580      	push	{r7, lr}
 800c65c:	b086      	sub	sp, #24
 800c65e:	af00      	add	r7, sp, #0
 800c660:	6078      	str	r0, [r7, #4]
 800c662:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	695b      	ldr	r3, [r3, #20]
 800c66e:	3320      	adds	r3, #32
 800c670:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	69db      	ldr	r3, [r3, #28]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d003      	beq.n	800c682 <dir_next+0x28>
 800c67a:	68bb      	ldr	r3, [r7, #8]
 800c67c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c680:	d301      	bcc.n	800c686 <dir_next+0x2c>
 800c682:	2304      	movs	r3, #4
 800c684:	e0aa      	b.n	800c7dc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c686:	68bb      	ldr	r3, [r7, #8]
 800c688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	f040 8098 	bne.w	800c7c2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	69db      	ldr	r3, [r3, #28]
 800c696:	1c5a      	adds	r2, r3, #1
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	699b      	ldr	r3, [r3, #24]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d10b      	bne.n	800c6bc <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	095b      	lsrs	r3, r3, #5
 800c6a8:	68fa      	ldr	r2, [r7, #12]
 800c6aa:	8912      	ldrh	r2, [r2, #8]
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	f0c0 8088 	bcc.w	800c7c2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	61da      	str	r2, [r3, #28]
 800c6b8:	2304      	movs	r3, #4
 800c6ba:	e08f      	b.n	800c7dc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c6bc:	68bb      	ldr	r3, [r7, #8]
 800c6be:	0a5b      	lsrs	r3, r3, #9
 800c6c0:	68fa      	ldr	r2, [r7, #12]
 800c6c2:	8952      	ldrh	r2, [r2, #10]
 800c6c4:	3a01      	subs	r2, #1
 800c6c6:	4013      	ands	r3, r2
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d17a      	bne.n	800c7c2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c6cc:	687a      	ldr	r2, [r7, #4]
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	699b      	ldr	r3, [r3, #24]
 800c6d2:	4619      	mov	r1, r3
 800c6d4:	4610      	mov	r0, r2
 800c6d6:	f7ff fc80 	bl	800bfda <get_fat>
 800c6da:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c6dc:	697b      	ldr	r3, [r7, #20]
 800c6de:	2b01      	cmp	r3, #1
 800c6e0:	d801      	bhi.n	800c6e6 <dir_next+0x8c>
 800c6e2:	2302      	movs	r3, #2
 800c6e4:	e07a      	b.n	800c7dc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6ec:	d101      	bne.n	800c6f2 <dir_next+0x98>
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	e074      	b.n	800c7dc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	699b      	ldr	r3, [r3, #24]
 800c6f6:	697a      	ldr	r2, [r7, #20]
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d358      	bcc.n	800c7ae <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d104      	bne.n	800c70c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2200      	movs	r2, #0
 800c706:	61da      	str	r2, [r3, #28]
 800c708:	2304      	movs	r3, #4
 800c70a:	e067      	b.n	800c7dc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c70c:	687a      	ldr	r2, [r7, #4]
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	699b      	ldr	r3, [r3, #24]
 800c712:	4619      	mov	r1, r3
 800c714:	4610      	mov	r0, r2
 800c716:	f7ff fe59 	bl	800c3cc <create_chain>
 800c71a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d101      	bne.n	800c726 <dir_next+0xcc>
 800c722:	2307      	movs	r3, #7
 800c724:	e05a      	b.n	800c7dc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c726:	697b      	ldr	r3, [r7, #20]
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d101      	bne.n	800c730 <dir_next+0xd6>
 800c72c:	2302      	movs	r3, #2
 800c72e:	e055      	b.n	800c7dc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c730:	697b      	ldr	r3, [r7, #20]
 800c732:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c736:	d101      	bne.n	800c73c <dir_next+0xe2>
 800c738:	2301      	movs	r3, #1
 800c73a:	e04f      	b.n	800c7dc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c73c:	68f8      	ldr	r0, [r7, #12]
 800c73e:	f7ff fb4d 	bl	800bddc <sync_window>
 800c742:	4603      	mov	r3, r0
 800c744:	2b00      	cmp	r3, #0
 800c746:	d001      	beq.n	800c74c <dir_next+0xf2>
 800c748:	2301      	movs	r3, #1
 800c74a:	e047      	b.n	800c7dc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	3334      	adds	r3, #52	; 0x34
 800c750:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c754:	2100      	movs	r1, #0
 800c756:	4618      	mov	r0, r3
 800c758:	f7ff f977 	bl	800ba4a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c75c:	2300      	movs	r3, #0
 800c75e:	613b      	str	r3, [r7, #16]
 800c760:	6979      	ldr	r1, [r7, #20]
 800c762:	68f8      	ldr	r0, [r7, #12]
 800c764:	f7ff fc1a 	bl	800bf9c <clust2sect>
 800c768:	4602      	mov	r2, r0
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	631a      	str	r2, [r3, #48]	; 0x30
 800c76e:	e012      	b.n	800c796 <dir_next+0x13c>
						fs->wflag = 1;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	2201      	movs	r2, #1
 800c774:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c776:	68f8      	ldr	r0, [r7, #12]
 800c778:	f7ff fb30 	bl	800bddc <sync_window>
 800c77c:	4603      	mov	r3, r0
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d001      	beq.n	800c786 <dir_next+0x12c>
 800c782:	2301      	movs	r3, #1
 800c784:	e02a      	b.n	800c7dc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c786:	693b      	ldr	r3, [r7, #16]
 800c788:	3301      	adds	r3, #1
 800c78a:	613b      	str	r3, [r7, #16]
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c790:	1c5a      	adds	r2, r3, #1
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	631a      	str	r2, [r3, #48]	; 0x30
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	895b      	ldrh	r3, [r3, #10]
 800c79a:	461a      	mov	r2, r3
 800c79c:	693b      	ldr	r3, [r7, #16]
 800c79e:	4293      	cmp	r3, r2
 800c7a0:	d3e6      	bcc.n	800c770 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7a6:	693b      	ldr	r3, [r7, #16]
 800c7a8:	1ad2      	subs	r2, r2, r3
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	697a      	ldr	r2, [r7, #20]
 800c7b2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c7b4:	6979      	ldr	r1, [r7, #20]
 800c7b6:	68f8      	ldr	r0, [r7, #12]
 800c7b8:	f7ff fbf0 	bl	800bf9c <clust2sect>
 800c7bc:	4602      	mov	r2, r0
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	68ba      	ldr	r2, [r7, #8]
 800c7c6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c7ce:	68bb      	ldr	r3, [r7, #8]
 800c7d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7d4:	441a      	add	r2, r3
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c7da:	2300      	movs	r3, #0
}
 800c7dc:	4618      	mov	r0, r3
 800c7de:	3718      	adds	r7, #24
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	bd80      	pop	{r7, pc}

0800c7e4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b086      	sub	sp, #24
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c7f4:	2100      	movs	r1, #0
 800c7f6:	6878      	ldr	r0, [r7, #4]
 800c7f8:	f7ff feb4 	bl	800c564 <dir_sdi>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c800:	7dfb      	ldrb	r3, [r7, #23]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d12b      	bne.n	800c85e <dir_alloc+0x7a>
		n = 0;
 800c806:	2300      	movs	r3, #0
 800c808:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	69db      	ldr	r3, [r3, #28]
 800c80e:	4619      	mov	r1, r3
 800c810:	68f8      	ldr	r0, [r7, #12]
 800c812:	f7ff fb27 	bl	800be64 <move_window>
 800c816:	4603      	mov	r3, r0
 800c818:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c81a:	7dfb      	ldrb	r3, [r7, #23]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d11d      	bne.n	800c85c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	6a1b      	ldr	r3, [r3, #32]
 800c824:	781b      	ldrb	r3, [r3, #0]
 800c826:	2be5      	cmp	r3, #229	; 0xe5
 800c828:	d004      	beq.n	800c834 <dir_alloc+0x50>
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6a1b      	ldr	r3, [r3, #32]
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d107      	bne.n	800c844 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c834:	693b      	ldr	r3, [r7, #16]
 800c836:	3301      	adds	r3, #1
 800c838:	613b      	str	r3, [r7, #16]
 800c83a:	693a      	ldr	r2, [r7, #16]
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	429a      	cmp	r2, r3
 800c840:	d102      	bne.n	800c848 <dir_alloc+0x64>
 800c842:	e00c      	b.n	800c85e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c844:	2300      	movs	r3, #0
 800c846:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c848:	2101      	movs	r1, #1
 800c84a:	6878      	ldr	r0, [r7, #4]
 800c84c:	f7ff ff05 	bl	800c65a <dir_next>
 800c850:	4603      	mov	r3, r0
 800c852:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c854:	7dfb      	ldrb	r3, [r7, #23]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d0d7      	beq.n	800c80a <dir_alloc+0x26>
 800c85a:	e000      	b.n	800c85e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c85c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c85e:	7dfb      	ldrb	r3, [r7, #23]
 800c860:	2b04      	cmp	r3, #4
 800c862:	d101      	bne.n	800c868 <dir_alloc+0x84>
 800c864:	2307      	movs	r3, #7
 800c866:	75fb      	strb	r3, [r7, #23]
	return res;
 800c868:	7dfb      	ldrb	r3, [r7, #23]
}
 800c86a:	4618      	mov	r0, r3
 800c86c:	3718      	adds	r7, #24
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}

0800c872 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c872:	b580      	push	{r7, lr}
 800c874:	b084      	sub	sp, #16
 800c876:	af00      	add	r7, sp, #0
 800c878:	6078      	str	r0, [r7, #4]
 800c87a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	331a      	adds	r3, #26
 800c880:	4618      	mov	r0, r3
 800c882:	f7ff f83f 	bl	800b904 <ld_word>
 800c886:	4603      	mov	r3, r0
 800c888:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	781b      	ldrb	r3, [r3, #0]
 800c88e:	2b03      	cmp	r3, #3
 800c890:	d109      	bne.n	800c8a6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	3314      	adds	r3, #20
 800c896:	4618      	mov	r0, r3
 800c898:	f7ff f834 	bl	800b904 <ld_word>
 800c89c:	4603      	mov	r3, r0
 800c89e:	041b      	lsls	r3, r3, #16
 800c8a0:	68fa      	ldr	r2, [r7, #12]
 800c8a2:	4313      	orrs	r3, r2
 800c8a4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
}
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	3710      	adds	r7, #16
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	bd80      	pop	{r7, pc}

0800c8b0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	b084      	sub	sp, #16
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	60f8      	str	r0, [r7, #12]
 800c8b8:	60b9      	str	r1, [r7, #8]
 800c8ba:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	331a      	adds	r3, #26
 800c8c0:	687a      	ldr	r2, [r7, #4]
 800c8c2:	b292      	uxth	r2, r2
 800c8c4:	4611      	mov	r1, r2
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f7ff f857 	bl	800b97a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	781b      	ldrb	r3, [r3, #0]
 800c8d0:	2b03      	cmp	r3, #3
 800c8d2:	d109      	bne.n	800c8e8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	f103 0214 	add.w	r2, r3, #20
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	0c1b      	lsrs	r3, r3, #16
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	4610      	mov	r0, r2
 800c8e4:	f7ff f849 	bl	800b97a <st_word>
	}
}
 800c8e8:	bf00      	nop
 800c8ea:	3710      	adds	r7, #16
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	bd80      	pop	{r7, pc}

0800c8f0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800c8f0:	b590      	push	{r4, r7, lr}
 800c8f2:	b087      	sub	sp, #28
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
 800c8f8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	331a      	adds	r3, #26
 800c8fe:	4618      	mov	r0, r3
 800c900:	f7ff f800 	bl	800b904 <ld_word>
 800c904:	4603      	mov	r3, r0
 800c906:	2b00      	cmp	r3, #0
 800c908:	d001      	beq.n	800c90e <cmp_lfn+0x1e>
 800c90a:	2300      	movs	r3, #0
 800c90c:	e059      	b.n	800c9c2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	781b      	ldrb	r3, [r3, #0]
 800c912:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c916:	1e5a      	subs	r2, r3, #1
 800c918:	4613      	mov	r3, r2
 800c91a:	005b      	lsls	r3, r3, #1
 800c91c:	4413      	add	r3, r2
 800c91e:	009b      	lsls	r3, r3, #2
 800c920:	4413      	add	r3, r2
 800c922:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c924:	2301      	movs	r3, #1
 800c926:	81fb      	strh	r3, [r7, #14]
 800c928:	2300      	movs	r3, #0
 800c92a:	613b      	str	r3, [r7, #16]
 800c92c:	e033      	b.n	800c996 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800c92e:	4a27      	ldr	r2, [pc, #156]	; (800c9cc <cmp_lfn+0xdc>)
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	4413      	add	r3, r2
 800c934:	781b      	ldrb	r3, [r3, #0]
 800c936:	461a      	mov	r2, r3
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	4413      	add	r3, r2
 800c93c:	4618      	mov	r0, r3
 800c93e:	f7fe ffe1 	bl	800b904 <ld_word>
 800c942:	4603      	mov	r3, r0
 800c944:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800c946:	89fb      	ldrh	r3, [r7, #14]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d01a      	beq.n	800c982 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	2bfe      	cmp	r3, #254	; 0xfe
 800c950:	d812      	bhi.n	800c978 <cmp_lfn+0x88>
 800c952:	89bb      	ldrh	r3, [r7, #12]
 800c954:	4618      	mov	r0, r3
 800c956:	f002 f99f 	bl	800ec98 <ff_wtoupper>
 800c95a:	4603      	mov	r3, r0
 800c95c:	461c      	mov	r4, r3
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	1c5a      	adds	r2, r3, #1
 800c962:	617a      	str	r2, [r7, #20]
 800c964:	005b      	lsls	r3, r3, #1
 800c966:	687a      	ldr	r2, [r7, #4]
 800c968:	4413      	add	r3, r2
 800c96a:	881b      	ldrh	r3, [r3, #0]
 800c96c:	4618      	mov	r0, r3
 800c96e:	f002 f993 	bl	800ec98 <ff_wtoupper>
 800c972:	4603      	mov	r3, r0
 800c974:	429c      	cmp	r4, r3
 800c976:	d001      	beq.n	800c97c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800c978:	2300      	movs	r3, #0
 800c97a:	e022      	b.n	800c9c2 <cmp_lfn+0xd2>
			}
			wc = uc;
 800c97c:	89bb      	ldrh	r3, [r7, #12]
 800c97e:	81fb      	strh	r3, [r7, #14]
 800c980:	e006      	b.n	800c990 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800c982:	89bb      	ldrh	r3, [r7, #12]
 800c984:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c988:	4293      	cmp	r3, r2
 800c98a:	d001      	beq.n	800c990 <cmp_lfn+0xa0>
 800c98c:	2300      	movs	r3, #0
 800c98e:	e018      	b.n	800c9c2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c990:	693b      	ldr	r3, [r7, #16]
 800c992:	3301      	adds	r3, #1
 800c994:	613b      	str	r3, [r7, #16]
 800c996:	693b      	ldr	r3, [r7, #16]
 800c998:	2b0c      	cmp	r3, #12
 800c99a:	d9c8      	bls.n	800c92e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800c99c:	683b      	ldr	r3, [r7, #0]
 800c99e:	781b      	ldrb	r3, [r3, #0]
 800c9a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d00b      	beq.n	800c9c0 <cmp_lfn+0xd0>
 800c9a8:	89fb      	ldrh	r3, [r7, #14]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d008      	beq.n	800c9c0 <cmp_lfn+0xd0>
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	005b      	lsls	r3, r3, #1
 800c9b2:	687a      	ldr	r2, [r7, #4]
 800c9b4:	4413      	add	r3, r2
 800c9b6:	881b      	ldrh	r3, [r3, #0]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d001      	beq.n	800c9c0 <cmp_lfn+0xd0>
 800c9bc:	2300      	movs	r3, #0
 800c9be:	e000      	b.n	800c9c2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800c9c0:	2301      	movs	r3, #1
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	371c      	adds	r7, #28
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd90      	pop	{r4, r7, pc}
 800c9ca:	bf00      	nop
 800c9cc:	0800f88c 	.word	0x0800f88c

0800c9d0 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b086      	sub	sp, #24
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
 800c9d8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	331a      	adds	r3, #26
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f7fe ff90 	bl	800b904 <ld_word>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d001      	beq.n	800c9ee <pick_lfn+0x1e>
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	e04d      	b.n	800ca8a <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800c9ee:	683b      	ldr	r3, [r7, #0]
 800c9f0:	781b      	ldrb	r3, [r3, #0]
 800c9f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c9f6:	1e5a      	subs	r2, r3, #1
 800c9f8:	4613      	mov	r3, r2
 800c9fa:	005b      	lsls	r3, r3, #1
 800c9fc:	4413      	add	r3, r2
 800c9fe:	009b      	lsls	r3, r3, #2
 800ca00:	4413      	add	r3, r2
 800ca02:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ca04:	2301      	movs	r3, #1
 800ca06:	81fb      	strh	r3, [r7, #14]
 800ca08:	2300      	movs	r3, #0
 800ca0a:	613b      	str	r3, [r7, #16]
 800ca0c:	e028      	b.n	800ca60 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ca0e:	4a21      	ldr	r2, [pc, #132]	; (800ca94 <pick_lfn+0xc4>)
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	4413      	add	r3, r2
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	461a      	mov	r2, r3
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	4413      	add	r3, r2
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	f7fe ff71 	bl	800b904 <ld_word>
 800ca22:	4603      	mov	r3, r0
 800ca24:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ca26:	89fb      	ldrh	r3, [r7, #14]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d00f      	beq.n	800ca4c <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	2bfe      	cmp	r3, #254	; 0xfe
 800ca30:	d901      	bls.n	800ca36 <pick_lfn+0x66>
 800ca32:	2300      	movs	r3, #0
 800ca34:	e029      	b.n	800ca8a <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800ca36:	89bb      	ldrh	r3, [r7, #12]
 800ca38:	81fb      	strh	r3, [r7, #14]
 800ca3a:	697b      	ldr	r3, [r7, #20]
 800ca3c:	1c5a      	adds	r2, r3, #1
 800ca3e:	617a      	str	r2, [r7, #20]
 800ca40:	005b      	lsls	r3, r3, #1
 800ca42:	687a      	ldr	r2, [r7, #4]
 800ca44:	4413      	add	r3, r2
 800ca46:	89fa      	ldrh	r2, [r7, #14]
 800ca48:	801a      	strh	r2, [r3, #0]
 800ca4a:	e006      	b.n	800ca5a <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ca4c:	89bb      	ldrh	r3, [r7, #12]
 800ca4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ca52:	4293      	cmp	r3, r2
 800ca54:	d001      	beq.n	800ca5a <pick_lfn+0x8a>
 800ca56:	2300      	movs	r3, #0
 800ca58:	e017      	b.n	800ca8a <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	3301      	adds	r3, #1
 800ca5e:	613b      	str	r3, [r7, #16]
 800ca60:	693b      	ldr	r3, [r7, #16]
 800ca62:	2b0c      	cmp	r3, #12
 800ca64:	d9d3      	bls.n	800ca0e <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	781b      	ldrb	r3, [r3, #0]
 800ca6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d00a      	beq.n	800ca88 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	2bfe      	cmp	r3, #254	; 0xfe
 800ca76:	d901      	bls.n	800ca7c <pick_lfn+0xac>
 800ca78:	2300      	movs	r3, #0
 800ca7a:	e006      	b.n	800ca8a <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800ca7c:	697b      	ldr	r3, [r7, #20]
 800ca7e:	005b      	lsls	r3, r3, #1
 800ca80:	687a      	ldr	r2, [r7, #4]
 800ca82:	4413      	add	r3, r2
 800ca84:	2200      	movs	r2, #0
 800ca86:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800ca88:	2301      	movs	r3, #1
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3718      	adds	r7, #24
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}
 800ca92:	bf00      	nop
 800ca94:	0800f88c 	.word	0x0800f88c

0800ca98 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b088      	sub	sp, #32
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	60f8      	str	r0, [r7, #12]
 800caa0:	60b9      	str	r1, [r7, #8]
 800caa2:	4611      	mov	r1, r2
 800caa4:	461a      	mov	r2, r3
 800caa6:	460b      	mov	r3, r1
 800caa8:	71fb      	strb	r3, [r7, #7]
 800caaa:	4613      	mov	r3, r2
 800caac:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	330d      	adds	r3, #13
 800cab2:	79ba      	ldrb	r2, [r7, #6]
 800cab4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	330b      	adds	r3, #11
 800caba:	220f      	movs	r2, #15
 800cabc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	330c      	adds	r3, #12
 800cac2:	2200      	movs	r2, #0
 800cac4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	331a      	adds	r3, #26
 800caca:	2100      	movs	r1, #0
 800cacc:	4618      	mov	r0, r3
 800cace:	f7fe ff54 	bl	800b97a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800cad2:	79fb      	ldrb	r3, [r7, #7]
 800cad4:	1e5a      	subs	r2, r3, #1
 800cad6:	4613      	mov	r3, r2
 800cad8:	005b      	lsls	r3, r3, #1
 800cada:	4413      	add	r3, r2
 800cadc:	009b      	lsls	r3, r3, #2
 800cade:	4413      	add	r3, r2
 800cae0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800cae2:	2300      	movs	r3, #0
 800cae4:	82fb      	strh	r3, [r7, #22]
 800cae6:	2300      	movs	r3, #0
 800cae8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800caea:	8afb      	ldrh	r3, [r7, #22]
 800caec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800caf0:	4293      	cmp	r3, r2
 800caf2:	d007      	beq.n	800cb04 <put_lfn+0x6c>
 800caf4:	69fb      	ldr	r3, [r7, #28]
 800caf6:	1c5a      	adds	r2, r3, #1
 800caf8:	61fa      	str	r2, [r7, #28]
 800cafa:	005b      	lsls	r3, r3, #1
 800cafc:	68fa      	ldr	r2, [r7, #12]
 800cafe:	4413      	add	r3, r2
 800cb00:	881b      	ldrh	r3, [r3, #0]
 800cb02:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800cb04:	4a17      	ldr	r2, [pc, #92]	; (800cb64 <put_lfn+0xcc>)
 800cb06:	69bb      	ldr	r3, [r7, #24]
 800cb08:	4413      	add	r3, r2
 800cb0a:	781b      	ldrb	r3, [r3, #0]
 800cb0c:	461a      	mov	r2, r3
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	4413      	add	r3, r2
 800cb12:	8afa      	ldrh	r2, [r7, #22]
 800cb14:	4611      	mov	r1, r2
 800cb16:	4618      	mov	r0, r3
 800cb18:	f7fe ff2f 	bl	800b97a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800cb1c:	8afb      	ldrh	r3, [r7, #22]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d102      	bne.n	800cb28 <put_lfn+0x90>
 800cb22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cb26:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800cb28:	69bb      	ldr	r3, [r7, #24]
 800cb2a:	3301      	adds	r3, #1
 800cb2c:	61bb      	str	r3, [r7, #24]
 800cb2e:	69bb      	ldr	r3, [r7, #24]
 800cb30:	2b0c      	cmp	r3, #12
 800cb32:	d9da      	bls.n	800caea <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800cb34:	8afb      	ldrh	r3, [r7, #22]
 800cb36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d006      	beq.n	800cb4c <put_lfn+0xb4>
 800cb3e:	69fb      	ldr	r3, [r7, #28]
 800cb40:	005b      	lsls	r3, r3, #1
 800cb42:	68fa      	ldr	r2, [r7, #12]
 800cb44:	4413      	add	r3, r2
 800cb46:	881b      	ldrh	r3, [r3, #0]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d103      	bne.n	800cb54 <put_lfn+0xbc>
 800cb4c:	79fb      	ldrb	r3, [r7, #7]
 800cb4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb52:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	79fa      	ldrb	r2, [r7, #7]
 800cb58:	701a      	strb	r2, [r3, #0]
}
 800cb5a:	bf00      	nop
 800cb5c:	3720      	adds	r7, #32
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bd80      	pop	{r7, pc}
 800cb62:	bf00      	nop
 800cb64:	0800f88c 	.word	0x0800f88c

0800cb68 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b08c      	sub	sp, #48	; 0x30
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	60f8      	str	r0, [r7, #12]
 800cb70:	60b9      	str	r1, [r7, #8]
 800cb72:	607a      	str	r2, [r7, #4]
 800cb74:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800cb76:	220b      	movs	r2, #11
 800cb78:	68b9      	ldr	r1, [r7, #8]
 800cb7a:	68f8      	ldr	r0, [r7, #12]
 800cb7c:	f7fe ff44 	bl	800ba08 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	2b05      	cmp	r3, #5
 800cb84:	d92b      	bls.n	800cbde <gen_numname+0x76>
		sr = seq;
 800cb86:	683b      	ldr	r3, [r7, #0]
 800cb88:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800cb8a:	e022      	b.n	800cbd2 <gen_numname+0x6a>
			wc = *lfn++;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	1c9a      	adds	r2, r3, #2
 800cb90:	607a      	str	r2, [r7, #4]
 800cb92:	881b      	ldrh	r3, [r3, #0]
 800cb94:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800cb96:	2300      	movs	r3, #0
 800cb98:	62bb      	str	r3, [r7, #40]	; 0x28
 800cb9a:	e017      	b.n	800cbcc <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800cb9c:	69fb      	ldr	r3, [r7, #28]
 800cb9e:	005a      	lsls	r2, r3, #1
 800cba0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cba2:	f003 0301 	and.w	r3, r3, #1
 800cba6:	4413      	add	r3, r2
 800cba8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800cbaa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cbac:	085b      	lsrs	r3, r3, #1
 800cbae:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800cbb0:	69fb      	ldr	r3, [r7, #28]
 800cbb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d005      	beq.n	800cbc6 <gen_numname+0x5e>
 800cbba:	69fb      	ldr	r3, [r7, #28]
 800cbbc:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800cbc0:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800cbc4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800cbc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbc8:	3301      	adds	r3, #1
 800cbca:	62bb      	str	r3, [r7, #40]	; 0x28
 800cbcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbce:	2b0f      	cmp	r3, #15
 800cbd0:	d9e4      	bls.n	800cb9c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	881b      	ldrh	r3, [r3, #0]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d1d8      	bne.n	800cb8c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800cbda:	69fb      	ldr	r3, [r7, #28]
 800cbdc:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800cbde:	2307      	movs	r3, #7
 800cbe0:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	b2db      	uxtb	r3, r3
 800cbe6:	f003 030f 	and.w	r3, r3, #15
 800cbea:	b2db      	uxtb	r3, r3
 800cbec:	3330      	adds	r3, #48	; 0x30
 800cbee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800cbf2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cbf6:	2b39      	cmp	r3, #57	; 0x39
 800cbf8:	d904      	bls.n	800cc04 <gen_numname+0x9c>
 800cbfa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cbfe:	3307      	adds	r3, #7
 800cc00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800cc04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc06:	1e5a      	subs	r2, r3, #1
 800cc08:	62ba      	str	r2, [r7, #40]	; 0x28
 800cc0a:	3330      	adds	r3, #48	; 0x30
 800cc0c:	443b      	add	r3, r7
 800cc0e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800cc12:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	091b      	lsrs	r3, r3, #4
 800cc1a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d1df      	bne.n	800cbe2 <gen_numname+0x7a>
	ns[i] = '~';
 800cc22:	f107 0214 	add.w	r2, r7, #20
 800cc26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc28:	4413      	add	r3, r2
 800cc2a:	227e      	movs	r2, #126	; 0x7e
 800cc2c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800cc2e:	2300      	movs	r3, #0
 800cc30:	627b      	str	r3, [r7, #36]	; 0x24
 800cc32:	e002      	b.n	800cc3a <gen_numname+0xd2>
 800cc34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc36:	3301      	adds	r3, #1
 800cc38:	627b      	str	r3, [r7, #36]	; 0x24
 800cc3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	d205      	bcs.n	800cc4e <gen_numname+0xe6>
 800cc42:	68fa      	ldr	r2, [r7, #12]
 800cc44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc46:	4413      	add	r3, r2
 800cc48:	781b      	ldrb	r3, [r3, #0]
 800cc4a:	2b20      	cmp	r3, #32
 800cc4c:	d1f2      	bne.n	800cc34 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800cc4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc50:	2b07      	cmp	r3, #7
 800cc52:	d807      	bhi.n	800cc64 <gen_numname+0xfc>
 800cc54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc56:	1c5a      	adds	r2, r3, #1
 800cc58:	62ba      	str	r2, [r7, #40]	; 0x28
 800cc5a:	3330      	adds	r3, #48	; 0x30
 800cc5c:	443b      	add	r3, r7
 800cc5e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800cc62:	e000      	b.n	800cc66 <gen_numname+0xfe>
 800cc64:	2120      	movs	r1, #32
 800cc66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc68:	1c5a      	adds	r2, r3, #1
 800cc6a:	627a      	str	r2, [r7, #36]	; 0x24
 800cc6c:	68fa      	ldr	r2, [r7, #12]
 800cc6e:	4413      	add	r3, r2
 800cc70:	460a      	mov	r2, r1
 800cc72:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800cc74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc76:	2b07      	cmp	r3, #7
 800cc78:	d9e9      	bls.n	800cc4e <gen_numname+0xe6>
}
 800cc7a:	bf00      	nop
 800cc7c:	bf00      	nop
 800cc7e:	3730      	adds	r7, #48	; 0x30
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}

0800cc84 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800cc84:	b480      	push	{r7}
 800cc86:	b085      	sub	sp, #20
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800cc90:	230b      	movs	r3, #11
 800cc92:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800cc94:	7bfb      	ldrb	r3, [r7, #15]
 800cc96:	b2da      	uxtb	r2, r3
 800cc98:	0852      	lsrs	r2, r2, #1
 800cc9a:	01db      	lsls	r3, r3, #7
 800cc9c:	4313      	orrs	r3, r2
 800cc9e:	b2da      	uxtb	r2, r3
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	1c59      	adds	r1, r3, #1
 800cca4:	6079      	str	r1, [r7, #4]
 800cca6:	781b      	ldrb	r3, [r3, #0]
 800cca8:	4413      	add	r3, r2
 800ccaa:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	3b01      	subs	r3, #1
 800ccb0:	60bb      	str	r3, [r7, #8]
 800ccb2:	68bb      	ldr	r3, [r7, #8]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d1ed      	bne.n	800cc94 <sum_sfn+0x10>
	return sum;
 800ccb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccba:	4618      	mov	r0, r3
 800ccbc:	3714      	adds	r7, #20
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc4:	4770      	bx	lr

0800ccc6 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800ccc6:	b580      	push	{r7, lr}
 800ccc8:	b086      	sub	sp, #24
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	6078      	str	r0, [r7, #4]
 800ccce:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800ccd0:	2304      	movs	r3, #4
 800ccd2:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800ccda:	23ff      	movs	r3, #255	; 0xff
 800ccdc:	757b      	strb	r3, [r7, #21]
 800ccde:	23ff      	movs	r3, #255	; 0xff
 800cce0:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800cce2:	e081      	b.n	800cde8 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	69db      	ldr	r3, [r3, #28]
 800cce8:	4619      	mov	r1, r3
 800ccea:	6938      	ldr	r0, [r7, #16]
 800ccec:	f7ff f8ba 	bl	800be64 <move_window>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ccf4:	7dfb      	ldrb	r3, [r7, #23]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d17c      	bne.n	800cdf4 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	6a1b      	ldr	r3, [r3, #32]
 800ccfe:	781b      	ldrb	r3, [r3, #0]
 800cd00:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800cd02:	7dbb      	ldrb	r3, [r7, #22]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d102      	bne.n	800cd0e <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800cd08:	2304      	movs	r3, #4
 800cd0a:	75fb      	strb	r3, [r7, #23]
 800cd0c:	e077      	b.n	800cdfe <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	6a1b      	ldr	r3, [r3, #32]
 800cd12:	330b      	adds	r3, #11
 800cd14:	781b      	ldrb	r3, [r3, #0]
 800cd16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cd1a:	73fb      	strb	r3, [r7, #15]
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	7bfa      	ldrb	r2, [r7, #15]
 800cd20:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800cd22:	7dbb      	ldrb	r3, [r7, #22]
 800cd24:	2be5      	cmp	r3, #229	; 0xe5
 800cd26:	d00e      	beq.n	800cd46 <dir_read+0x80>
 800cd28:	7dbb      	ldrb	r3, [r7, #22]
 800cd2a:	2b2e      	cmp	r3, #46	; 0x2e
 800cd2c:	d00b      	beq.n	800cd46 <dir_read+0x80>
 800cd2e:	7bfb      	ldrb	r3, [r7, #15]
 800cd30:	f023 0320 	bic.w	r3, r3, #32
 800cd34:	2b08      	cmp	r3, #8
 800cd36:	bf0c      	ite	eq
 800cd38:	2301      	moveq	r3, #1
 800cd3a:	2300      	movne	r3, #0
 800cd3c:	b2db      	uxtb	r3, r3
 800cd3e:	461a      	mov	r2, r3
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d002      	beq.n	800cd4c <dir_read+0x86>
				ord = 0xFF;
 800cd46:	23ff      	movs	r3, #255	; 0xff
 800cd48:	757b      	strb	r3, [r7, #21]
 800cd4a:	e044      	b.n	800cdd6 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800cd4c:	7bfb      	ldrb	r3, [r7, #15]
 800cd4e:	2b0f      	cmp	r3, #15
 800cd50:	d12f      	bne.n	800cdb2 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800cd52:	7dbb      	ldrb	r3, [r7, #22]
 800cd54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d00d      	beq.n	800cd78 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	6a1b      	ldr	r3, [r3, #32]
 800cd60:	7b5b      	ldrb	r3, [r3, #13]
 800cd62:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800cd64:	7dbb      	ldrb	r3, [r7, #22]
 800cd66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cd6a:	75bb      	strb	r3, [r7, #22]
 800cd6c:	7dbb      	ldrb	r3, [r7, #22]
 800cd6e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	695a      	ldr	r2, [r3, #20]
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800cd78:	7dba      	ldrb	r2, [r7, #22]
 800cd7a:	7d7b      	ldrb	r3, [r7, #21]
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d115      	bne.n	800cdac <dir_read+0xe6>
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	6a1b      	ldr	r3, [r3, #32]
 800cd84:	330d      	adds	r3, #13
 800cd86:	781b      	ldrb	r3, [r3, #0]
 800cd88:	7d3a      	ldrb	r2, [r7, #20]
 800cd8a:	429a      	cmp	r2, r3
 800cd8c:	d10e      	bne.n	800cdac <dir_read+0xe6>
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	68da      	ldr	r2, [r3, #12]
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	6a1b      	ldr	r3, [r3, #32]
 800cd96:	4619      	mov	r1, r3
 800cd98:	4610      	mov	r0, r2
 800cd9a:	f7ff fe19 	bl	800c9d0 <pick_lfn>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d003      	beq.n	800cdac <dir_read+0xe6>
 800cda4:	7d7b      	ldrb	r3, [r7, #21]
 800cda6:	3b01      	subs	r3, #1
 800cda8:	b2db      	uxtb	r3, r3
 800cdaa:	e000      	b.n	800cdae <dir_read+0xe8>
 800cdac:	23ff      	movs	r3, #255	; 0xff
 800cdae:	757b      	strb	r3, [r7, #21]
 800cdb0:	e011      	b.n	800cdd6 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800cdb2:	7d7b      	ldrb	r3, [r7, #21]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d109      	bne.n	800cdcc <dir_read+0x106>
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	6a1b      	ldr	r3, [r3, #32]
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	f7ff ff61 	bl	800cc84 <sum_sfn>
 800cdc2:	4603      	mov	r3, r0
 800cdc4:	461a      	mov	r2, r3
 800cdc6:	7d3b      	ldrb	r3, [r7, #20]
 800cdc8:	4293      	cmp	r3, r2
 800cdca:	d015      	beq.n	800cdf8 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	f04f 32ff 	mov.w	r2, #4294967295
 800cdd2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800cdd4:	e010      	b.n	800cdf8 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800cdd6:	2100      	movs	r1, #0
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f7ff fc3e 	bl	800c65a <dir_next>
 800cdde:	4603      	mov	r3, r0
 800cde0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cde2:	7dfb      	ldrb	r3, [r7, #23]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d109      	bne.n	800cdfc <dir_read+0x136>
	while (dp->sect) {
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	69db      	ldr	r3, [r3, #28]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	f47f af79 	bne.w	800cce4 <dir_read+0x1e>
 800cdf2:	e004      	b.n	800cdfe <dir_read+0x138>
		if (res != FR_OK) break;
 800cdf4:	bf00      	nop
 800cdf6:	e002      	b.n	800cdfe <dir_read+0x138>
					break;
 800cdf8:	bf00      	nop
 800cdfa:	e000      	b.n	800cdfe <dir_read+0x138>
		if (res != FR_OK) break;
 800cdfc:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800cdfe:	7dfb      	ldrb	r3, [r7, #23]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d002      	beq.n	800ce0a <dir_read+0x144>
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2200      	movs	r2, #0
 800ce08:	61da      	str	r2, [r3, #28]
	return res;
 800ce0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	3718      	adds	r7, #24
 800ce10:	46bd      	mov	sp, r7
 800ce12:	bd80      	pop	{r7, pc}

0800ce14 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b086      	sub	sp, #24
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ce22:	2100      	movs	r1, #0
 800ce24:	6878      	ldr	r0, [r7, #4]
 800ce26:	f7ff fb9d 	bl	800c564 <dir_sdi>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ce2e:	7dfb      	ldrb	r3, [r7, #23]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d001      	beq.n	800ce38 <dir_find+0x24>
 800ce34:	7dfb      	ldrb	r3, [r7, #23]
 800ce36:	e0a9      	b.n	800cf8c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ce38:	23ff      	movs	r3, #255	; 0xff
 800ce3a:	753b      	strb	r3, [r7, #20]
 800ce3c:	7d3b      	ldrb	r3, [r7, #20]
 800ce3e:	757b      	strb	r3, [r7, #21]
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	f04f 32ff 	mov.w	r2, #4294967295
 800ce46:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	69db      	ldr	r3, [r3, #28]
 800ce4c:	4619      	mov	r1, r3
 800ce4e:	6938      	ldr	r0, [r7, #16]
 800ce50:	f7ff f808 	bl	800be64 <move_window>
 800ce54:	4603      	mov	r3, r0
 800ce56:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ce58:	7dfb      	ldrb	r3, [r7, #23]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	f040 8090 	bne.w	800cf80 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6a1b      	ldr	r3, [r3, #32]
 800ce64:	781b      	ldrb	r3, [r3, #0]
 800ce66:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ce68:	7dbb      	ldrb	r3, [r7, #22]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d102      	bne.n	800ce74 <dir_find+0x60>
 800ce6e:	2304      	movs	r3, #4
 800ce70:	75fb      	strb	r3, [r7, #23]
 800ce72:	e08a      	b.n	800cf8a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	6a1b      	ldr	r3, [r3, #32]
 800ce78:	330b      	adds	r3, #11
 800ce7a:	781b      	ldrb	r3, [r3, #0]
 800ce7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ce80:	73fb      	strb	r3, [r7, #15]
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	7bfa      	ldrb	r2, [r7, #15]
 800ce86:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ce88:	7dbb      	ldrb	r3, [r7, #22]
 800ce8a:	2be5      	cmp	r3, #229	; 0xe5
 800ce8c:	d007      	beq.n	800ce9e <dir_find+0x8a>
 800ce8e:	7bfb      	ldrb	r3, [r7, #15]
 800ce90:	f003 0308 	and.w	r3, r3, #8
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d009      	beq.n	800ceac <dir_find+0x98>
 800ce98:	7bfb      	ldrb	r3, [r7, #15]
 800ce9a:	2b0f      	cmp	r3, #15
 800ce9c:	d006      	beq.n	800ceac <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ce9e:	23ff      	movs	r3, #255	; 0xff
 800cea0:	757b      	strb	r3, [r7, #21]
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	f04f 32ff 	mov.w	r2, #4294967295
 800cea8:	631a      	str	r2, [r3, #48]	; 0x30
 800ceaa:	e05e      	b.n	800cf6a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800ceac:	7bfb      	ldrb	r3, [r7, #15]
 800ceae:	2b0f      	cmp	r3, #15
 800ceb0:	d136      	bne.n	800cf20 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ceb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d154      	bne.n	800cf6a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800cec0:	7dbb      	ldrb	r3, [r7, #22]
 800cec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d00d      	beq.n	800cee6 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6a1b      	ldr	r3, [r3, #32]
 800cece:	7b5b      	ldrb	r3, [r3, #13]
 800ced0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800ced2:	7dbb      	ldrb	r3, [r7, #22]
 800ced4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ced8:	75bb      	strb	r3, [r7, #22]
 800ceda:	7dbb      	ldrb	r3, [r7, #22]
 800cedc:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	695a      	ldr	r2, [r3, #20]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800cee6:	7dba      	ldrb	r2, [r7, #22]
 800cee8:	7d7b      	ldrb	r3, [r7, #21]
 800ceea:	429a      	cmp	r2, r3
 800ceec:	d115      	bne.n	800cf1a <dir_find+0x106>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6a1b      	ldr	r3, [r3, #32]
 800cef2:	330d      	adds	r3, #13
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	7d3a      	ldrb	r2, [r7, #20]
 800cef8:	429a      	cmp	r2, r3
 800cefa:	d10e      	bne.n	800cf1a <dir_find+0x106>
 800cefc:	693b      	ldr	r3, [r7, #16]
 800cefe:	68da      	ldr	r2, [r3, #12]
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	6a1b      	ldr	r3, [r3, #32]
 800cf04:	4619      	mov	r1, r3
 800cf06:	4610      	mov	r0, r2
 800cf08:	f7ff fcf2 	bl	800c8f0 <cmp_lfn>
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d003      	beq.n	800cf1a <dir_find+0x106>
 800cf12:	7d7b      	ldrb	r3, [r7, #21]
 800cf14:	3b01      	subs	r3, #1
 800cf16:	b2db      	uxtb	r3, r3
 800cf18:	e000      	b.n	800cf1c <dir_find+0x108>
 800cf1a:	23ff      	movs	r3, #255	; 0xff
 800cf1c:	757b      	strb	r3, [r7, #21]
 800cf1e:	e024      	b.n	800cf6a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cf20:	7d7b      	ldrb	r3, [r7, #21]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d109      	bne.n	800cf3a <dir_find+0x126>
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6a1b      	ldr	r3, [r3, #32]
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f7ff feaa 	bl	800cc84 <sum_sfn>
 800cf30:	4603      	mov	r3, r0
 800cf32:	461a      	mov	r2, r3
 800cf34:	7d3b      	ldrb	r3, [r7, #20]
 800cf36:	4293      	cmp	r3, r2
 800cf38:	d024      	beq.n	800cf84 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cf40:	f003 0301 	and.w	r3, r3, #1
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d10a      	bne.n	800cf5e <dir_find+0x14a>
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6a18      	ldr	r0, [r3, #32]
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	3324      	adds	r3, #36	; 0x24
 800cf50:	220b      	movs	r2, #11
 800cf52:	4619      	mov	r1, r3
 800cf54:	f7fe fd94 	bl	800ba80 <mem_cmp>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d014      	beq.n	800cf88 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cf5e:	23ff      	movs	r3, #255	; 0xff
 800cf60:	757b      	strb	r3, [r7, #21]
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	f04f 32ff 	mov.w	r2, #4294967295
 800cf68:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cf6a:	2100      	movs	r1, #0
 800cf6c:	6878      	ldr	r0, [r7, #4]
 800cf6e:	f7ff fb74 	bl	800c65a <dir_next>
 800cf72:	4603      	mov	r3, r0
 800cf74:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cf76:	7dfb      	ldrb	r3, [r7, #23]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	f43f af65 	beq.w	800ce48 <dir_find+0x34>
 800cf7e:	e004      	b.n	800cf8a <dir_find+0x176>
		if (res != FR_OK) break;
 800cf80:	bf00      	nop
 800cf82:	e002      	b.n	800cf8a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cf84:	bf00      	nop
 800cf86:	e000      	b.n	800cf8a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cf88:	bf00      	nop

	return res;
 800cf8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3718      	adds	r7, #24
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}

0800cf94 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b08c      	sub	sp, #48	; 0x30
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cfa8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d001      	beq.n	800cfb4 <dir_register+0x20>
 800cfb0:	2306      	movs	r3, #6
 800cfb2:	e0e0      	b.n	800d176 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	627b      	str	r3, [r7, #36]	; 0x24
 800cfb8:	e002      	b.n	800cfc0 <dir_register+0x2c>
 800cfba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfbc:	3301      	adds	r3, #1
 800cfbe:	627b      	str	r3, [r7, #36]	; 0x24
 800cfc0:	69fb      	ldr	r3, [r7, #28]
 800cfc2:	68da      	ldr	r2, [r3, #12]
 800cfc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfc6:	005b      	lsls	r3, r3, #1
 800cfc8:	4413      	add	r3, r2
 800cfca:	881b      	ldrh	r3, [r3, #0]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d1f4      	bne.n	800cfba <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800cfd6:	f107 030c 	add.w	r3, r7, #12
 800cfda:	220c      	movs	r2, #12
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f7fe fd13 	bl	800ba08 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800cfe2:	7dfb      	ldrb	r3, [r7, #23]
 800cfe4:	f003 0301 	and.w	r3, r3, #1
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d032      	beq.n	800d052 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2240      	movs	r2, #64	; 0x40
 800cff0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800cff4:	2301      	movs	r3, #1
 800cff6:	62bb      	str	r3, [r7, #40]	; 0x28
 800cff8:	e016      	b.n	800d028 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800d000:	69fb      	ldr	r3, [r7, #28]
 800d002:	68da      	ldr	r2, [r3, #12]
 800d004:	f107 010c 	add.w	r1, r7, #12
 800d008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d00a:	f7ff fdad 	bl	800cb68 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d00e:	6878      	ldr	r0, [r7, #4]
 800d010:	f7ff ff00 	bl	800ce14 <dir_find>
 800d014:	4603      	mov	r3, r0
 800d016:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800d01a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d106      	bne.n	800d030 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d024:	3301      	adds	r3, #1
 800d026:	62bb      	str	r3, [r7, #40]	; 0x28
 800d028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d02a:	2b63      	cmp	r3, #99	; 0x63
 800d02c:	d9e5      	bls.n	800cffa <dir_register+0x66>
 800d02e:	e000      	b.n	800d032 <dir_register+0x9e>
			if (res != FR_OK) break;
 800d030:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d034:	2b64      	cmp	r3, #100	; 0x64
 800d036:	d101      	bne.n	800d03c <dir_register+0xa8>
 800d038:	2307      	movs	r3, #7
 800d03a:	e09c      	b.n	800d176 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d03c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d040:	2b04      	cmp	r3, #4
 800d042:	d002      	beq.n	800d04a <dir_register+0xb6>
 800d044:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d048:	e095      	b.n	800d176 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d04a:	7dfa      	ldrb	r2, [r7, #23]
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d052:	7dfb      	ldrb	r3, [r7, #23]
 800d054:	f003 0302 	and.w	r3, r3, #2
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d007      	beq.n	800d06c <dir_register+0xd8>
 800d05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d05e:	330c      	adds	r3, #12
 800d060:	4a47      	ldr	r2, [pc, #284]	; (800d180 <dir_register+0x1ec>)
 800d062:	fba2 2303 	umull	r2, r3, r2, r3
 800d066:	089b      	lsrs	r3, r3, #2
 800d068:	3301      	adds	r3, #1
 800d06a:	e000      	b.n	800d06e <dir_register+0xda>
 800d06c:	2301      	movs	r3, #1
 800d06e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d070:	6a39      	ldr	r1, [r7, #32]
 800d072:	6878      	ldr	r0, [r7, #4]
 800d074:	f7ff fbb6 	bl	800c7e4 <dir_alloc>
 800d078:	4603      	mov	r3, r0
 800d07a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d07e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d082:	2b00      	cmp	r3, #0
 800d084:	d148      	bne.n	800d118 <dir_register+0x184>
 800d086:	6a3b      	ldr	r3, [r7, #32]
 800d088:	3b01      	subs	r3, #1
 800d08a:	623b      	str	r3, [r7, #32]
 800d08c:	6a3b      	ldr	r3, [r7, #32]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d042      	beq.n	800d118 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	695a      	ldr	r2, [r3, #20]
 800d096:	6a3b      	ldr	r3, [r7, #32]
 800d098:	015b      	lsls	r3, r3, #5
 800d09a:	1ad3      	subs	r3, r2, r3
 800d09c:	4619      	mov	r1, r3
 800d09e:	6878      	ldr	r0, [r7, #4]
 800d0a0:	f7ff fa60 	bl	800c564 <dir_sdi>
 800d0a4:	4603      	mov	r3, r0
 800d0a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d0aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d132      	bne.n	800d118 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	3324      	adds	r3, #36	; 0x24
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	f7ff fde4 	bl	800cc84 <sum_sfn>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	69db      	ldr	r3, [r3, #28]
 800d0c4:	4619      	mov	r1, r3
 800d0c6:	69f8      	ldr	r0, [r7, #28]
 800d0c8:	f7fe fecc 	bl	800be64 <move_window>
 800d0cc:	4603      	mov	r3, r0
 800d0ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800d0d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d11d      	bne.n	800d116 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d0da:	69fb      	ldr	r3, [r7, #28]
 800d0dc:	68d8      	ldr	r0, [r3, #12]
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	6a19      	ldr	r1, [r3, #32]
 800d0e2:	6a3b      	ldr	r3, [r7, #32]
 800d0e4:	b2da      	uxtb	r2, r3
 800d0e6:	7efb      	ldrb	r3, [r7, #27]
 800d0e8:	f7ff fcd6 	bl	800ca98 <put_lfn>
				fs->wflag = 1;
 800d0ec:	69fb      	ldr	r3, [r7, #28]
 800d0ee:	2201      	movs	r2, #1
 800d0f0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d0f2:	2100      	movs	r1, #0
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	f7ff fab0 	bl	800c65a <dir_next>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800d100:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d104:	2b00      	cmp	r3, #0
 800d106:	d107      	bne.n	800d118 <dir_register+0x184>
 800d108:	6a3b      	ldr	r3, [r7, #32]
 800d10a:	3b01      	subs	r3, #1
 800d10c:	623b      	str	r3, [r7, #32]
 800d10e:	6a3b      	ldr	r3, [r7, #32]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d1d5      	bne.n	800d0c0 <dir_register+0x12c>
 800d114:	e000      	b.n	800d118 <dir_register+0x184>
				if (res != FR_OK) break;
 800d116:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d118:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d128      	bne.n	800d172 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	69db      	ldr	r3, [r3, #28]
 800d124:	4619      	mov	r1, r3
 800d126:	69f8      	ldr	r0, [r7, #28]
 800d128:	f7fe fe9c 	bl	800be64 <move_window>
 800d12c:	4603      	mov	r3, r0
 800d12e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d132:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d136:	2b00      	cmp	r3, #0
 800d138:	d11b      	bne.n	800d172 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	6a1b      	ldr	r3, [r3, #32]
 800d13e:	2220      	movs	r2, #32
 800d140:	2100      	movs	r1, #0
 800d142:	4618      	mov	r0, r3
 800d144:	f7fe fc81 	bl	800ba4a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	6a18      	ldr	r0, [r3, #32]
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	3324      	adds	r3, #36	; 0x24
 800d150:	220b      	movs	r2, #11
 800d152:	4619      	mov	r1, r3
 800d154:	f7fe fc58 	bl	800ba08 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	6a1b      	ldr	r3, [r3, #32]
 800d162:	330c      	adds	r3, #12
 800d164:	f002 0218 	and.w	r2, r2, #24
 800d168:	b2d2      	uxtb	r2, r2
 800d16a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d16c:	69fb      	ldr	r3, [r7, #28]
 800d16e:	2201      	movs	r2, #1
 800d170:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d172:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d176:	4618      	mov	r0, r3
 800d178:	3730      	adds	r7, #48	; 0x30
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}
 800d17e:	bf00      	nop
 800d180:	4ec4ec4f 	.word	0x4ec4ec4f

0800d184 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b088      	sub	sp, #32
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
 800d18c:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800d194:	683b      	ldr	r3, [r7, #0]
 800d196:	2200      	movs	r2, #0
 800d198:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	69db      	ldr	r3, [r3, #28]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	f000 80c9 	beq.w	800d336 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ac:	d032      	beq.n	800d214 <get_fileinfo+0x90>
			i = j = 0;
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	61bb      	str	r3, [r7, #24]
 800d1b2:	69bb      	ldr	r3, [r7, #24]
 800d1b4:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800d1b6:	e01b      	b.n	800d1f0 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800d1b8:	89fb      	ldrh	r3, [r7, #14]
 800d1ba:	2100      	movs	r1, #0
 800d1bc:	4618      	mov	r0, r3
 800d1be:	f001 fd2f 	bl	800ec20 <ff_convert>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800d1c6:	89fb      	ldrh	r3, [r7, #14]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d102      	bne.n	800d1d2 <get_fileinfo+0x4e>
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	61fb      	str	r3, [r7, #28]
 800d1d0:	e01a      	b.n	800d208 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800d1d2:	69fb      	ldr	r3, [r7, #28]
 800d1d4:	2bfe      	cmp	r3, #254	; 0xfe
 800d1d6:	d902      	bls.n	800d1de <get_fileinfo+0x5a>
 800d1d8:	2300      	movs	r3, #0
 800d1da:	61fb      	str	r3, [r7, #28]
 800d1dc:	e014      	b.n	800d208 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800d1de:	69fb      	ldr	r3, [r7, #28]
 800d1e0:	1c5a      	adds	r2, r3, #1
 800d1e2:	61fa      	str	r2, [r7, #28]
 800d1e4:	89fa      	ldrh	r2, [r7, #14]
 800d1e6:	b2d1      	uxtb	r1, r2
 800d1e8:	683a      	ldr	r2, [r7, #0]
 800d1ea:	4413      	add	r3, r2
 800d1ec:	460a      	mov	r2, r1
 800d1ee:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800d1f0:	693b      	ldr	r3, [r7, #16]
 800d1f2:	68da      	ldr	r2, [r3, #12]
 800d1f4:	69bb      	ldr	r3, [r7, #24]
 800d1f6:	1c59      	adds	r1, r3, #1
 800d1f8:	61b9      	str	r1, [r7, #24]
 800d1fa:	005b      	lsls	r3, r3, #1
 800d1fc:	4413      	add	r3, r2
 800d1fe:	881b      	ldrh	r3, [r3, #0]
 800d200:	81fb      	strh	r3, [r7, #14]
 800d202:	89fb      	ldrh	r3, [r7, #14]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d1d7      	bne.n	800d1b8 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800d208:	683a      	ldr	r2, [r7, #0]
 800d20a:	69fb      	ldr	r3, [r7, #28]
 800d20c:	4413      	add	r3, r2
 800d20e:	3316      	adds	r3, #22
 800d210:	2200      	movs	r2, #0
 800d212:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800d214:	2300      	movs	r3, #0
 800d216:	61bb      	str	r3, [r7, #24]
 800d218:	69bb      	ldr	r3, [r7, #24]
 800d21a:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800d21c:	683a      	ldr	r2, [r7, #0]
 800d21e:	69fb      	ldr	r3, [r7, #28]
 800d220:	4413      	add	r3, r2
 800d222:	3316      	adds	r3, #22
 800d224:	781b      	ldrb	r3, [r3, #0]
 800d226:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800d228:	e04c      	b.n	800d2c4 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6a1a      	ldr	r2, [r3, #32]
 800d22e:	69fb      	ldr	r3, [r7, #28]
 800d230:	1c59      	adds	r1, r3, #1
 800d232:	61f9      	str	r1, [r7, #28]
 800d234:	4413      	add	r3, r2
 800d236:	781b      	ldrb	r3, [r3, #0]
 800d238:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800d23a:	7dfb      	ldrb	r3, [r7, #23]
 800d23c:	2b20      	cmp	r3, #32
 800d23e:	d100      	bne.n	800d242 <get_fileinfo+0xbe>
 800d240:	e040      	b.n	800d2c4 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800d242:	7dfb      	ldrb	r3, [r7, #23]
 800d244:	2b05      	cmp	r3, #5
 800d246:	d101      	bne.n	800d24c <get_fileinfo+0xc8>
 800d248:	23e5      	movs	r3, #229	; 0xe5
 800d24a:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800d24c:	69fb      	ldr	r3, [r7, #28]
 800d24e:	2b09      	cmp	r3, #9
 800d250:	d10f      	bne.n	800d272 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 800d252:	89bb      	ldrh	r3, [r7, #12]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d105      	bne.n	800d264 <get_fileinfo+0xe0>
 800d258:	683a      	ldr	r2, [r7, #0]
 800d25a:	69bb      	ldr	r3, [r7, #24]
 800d25c:	4413      	add	r3, r2
 800d25e:	3316      	adds	r3, #22
 800d260:	222e      	movs	r2, #46	; 0x2e
 800d262:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800d264:	69bb      	ldr	r3, [r7, #24]
 800d266:	1c5a      	adds	r2, r3, #1
 800d268:	61ba      	str	r2, [r7, #24]
 800d26a:	683a      	ldr	r2, [r7, #0]
 800d26c:	4413      	add	r3, r2
 800d26e:	222e      	movs	r2, #46	; 0x2e
 800d270:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800d272:	683a      	ldr	r2, [r7, #0]
 800d274:	69bb      	ldr	r3, [r7, #24]
 800d276:	4413      	add	r3, r2
 800d278:	3309      	adds	r3, #9
 800d27a:	7dfa      	ldrb	r2, [r7, #23]
 800d27c:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800d27e:	89bb      	ldrh	r3, [r7, #12]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d11c      	bne.n	800d2be <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800d284:	7dfb      	ldrb	r3, [r7, #23]
 800d286:	2b40      	cmp	r3, #64	; 0x40
 800d288:	d913      	bls.n	800d2b2 <get_fileinfo+0x12e>
 800d28a:	7dfb      	ldrb	r3, [r7, #23]
 800d28c:	2b5a      	cmp	r3, #90	; 0x5a
 800d28e:	d810      	bhi.n	800d2b2 <get_fileinfo+0x12e>
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	6a1b      	ldr	r3, [r3, #32]
 800d294:	330c      	adds	r3, #12
 800d296:	781b      	ldrb	r3, [r3, #0]
 800d298:	461a      	mov	r2, r3
 800d29a:	69fb      	ldr	r3, [r7, #28]
 800d29c:	2b08      	cmp	r3, #8
 800d29e:	d901      	bls.n	800d2a4 <get_fileinfo+0x120>
 800d2a0:	2310      	movs	r3, #16
 800d2a2:	e000      	b.n	800d2a6 <get_fileinfo+0x122>
 800d2a4:	2308      	movs	r3, #8
 800d2a6:	4013      	ands	r3, r2
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d002      	beq.n	800d2b2 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800d2ac:	7dfb      	ldrb	r3, [r7, #23]
 800d2ae:	3320      	adds	r3, #32
 800d2b0:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800d2b2:	683a      	ldr	r2, [r7, #0]
 800d2b4:	69bb      	ldr	r3, [r7, #24]
 800d2b6:	4413      	add	r3, r2
 800d2b8:	3316      	adds	r3, #22
 800d2ba:	7dfa      	ldrb	r2, [r7, #23]
 800d2bc:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800d2be:	69bb      	ldr	r3, [r7, #24]
 800d2c0:	3301      	adds	r3, #1
 800d2c2:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800d2c4:	69fb      	ldr	r3, [r7, #28]
 800d2c6:	2b0a      	cmp	r3, #10
 800d2c8:	d9af      	bls.n	800d22a <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800d2ca:	89bb      	ldrh	r3, [r7, #12]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d10d      	bne.n	800d2ec <get_fileinfo+0x168>
		fno->fname[j] = 0;
 800d2d0:	683a      	ldr	r2, [r7, #0]
 800d2d2:	69bb      	ldr	r3, [r7, #24]
 800d2d4:	4413      	add	r3, r2
 800d2d6:	3316      	adds	r3, #22
 800d2d8:	2200      	movs	r2, #0
 800d2da:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	6a1b      	ldr	r3, [r3, #32]
 800d2e0:	330c      	adds	r3, #12
 800d2e2:	781b      	ldrb	r3, [r3, #0]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d101      	bne.n	800d2ec <get_fileinfo+0x168>
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800d2ec:	683a      	ldr	r2, [r7, #0]
 800d2ee:	69bb      	ldr	r3, [r7, #24]
 800d2f0:	4413      	add	r3, r2
 800d2f2:	3309      	adds	r3, #9
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	6a1b      	ldr	r3, [r3, #32]
 800d2fc:	7ada      	ldrb	r2, [r3, #11]
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	6a1b      	ldr	r3, [r3, #32]
 800d306:	331c      	adds	r3, #28
 800d308:	4618      	mov	r0, r3
 800d30a:	f7fe fb13 	bl	800b934 <ld_dword>
 800d30e:	4602      	mov	r2, r0
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	6a1b      	ldr	r3, [r3, #32]
 800d318:	3316      	adds	r3, #22
 800d31a:	4618      	mov	r0, r3
 800d31c:	f7fe fb0a 	bl	800b934 <ld_dword>
 800d320:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	b29a      	uxth	r2, r3
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	80da      	strh	r2, [r3, #6]
 800d32a:	68bb      	ldr	r3, [r7, #8]
 800d32c:	0c1b      	lsrs	r3, r3, #16
 800d32e:	b29a      	uxth	r2, r3
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	809a      	strh	r2, [r3, #4]
 800d334:	e000      	b.n	800d338 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800d336:	bf00      	nop
}
 800d338:	3720      	adds	r7, #32
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}
	...

0800d340 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b08a      	sub	sp, #40	; 0x28
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	613b      	str	r3, [r7, #16]
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	68db      	ldr	r3, [r3, #12]
 800d356:	60fb      	str	r3, [r7, #12]
 800d358:	2300      	movs	r3, #0
 800d35a:	617b      	str	r3, [r7, #20]
 800d35c:	697b      	ldr	r3, [r7, #20]
 800d35e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d360:	69bb      	ldr	r3, [r7, #24]
 800d362:	1c5a      	adds	r2, r3, #1
 800d364:	61ba      	str	r2, [r7, #24]
 800d366:	693a      	ldr	r2, [r7, #16]
 800d368:	4413      	add	r3, r2
 800d36a:	781b      	ldrb	r3, [r3, #0]
 800d36c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d36e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d370:	2b1f      	cmp	r3, #31
 800d372:	d940      	bls.n	800d3f6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d374:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d376:	2b2f      	cmp	r3, #47	; 0x2f
 800d378:	d006      	beq.n	800d388 <create_name+0x48>
 800d37a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d37c:	2b5c      	cmp	r3, #92	; 0x5c
 800d37e:	d110      	bne.n	800d3a2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d380:	e002      	b.n	800d388 <create_name+0x48>
 800d382:	69bb      	ldr	r3, [r7, #24]
 800d384:	3301      	adds	r3, #1
 800d386:	61bb      	str	r3, [r7, #24]
 800d388:	693a      	ldr	r2, [r7, #16]
 800d38a:	69bb      	ldr	r3, [r7, #24]
 800d38c:	4413      	add	r3, r2
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	2b2f      	cmp	r3, #47	; 0x2f
 800d392:	d0f6      	beq.n	800d382 <create_name+0x42>
 800d394:	693a      	ldr	r2, [r7, #16]
 800d396:	69bb      	ldr	r3, [r7, #24]
 800d398:	4413      	add	r3, r2
 800d39a:	781b      	ldrb	r3, [r3, #0]
 800d39c:	2b5c      	cmp	r3, #92	; 0x5c
 800d39e:	d0f0      	beq.n	800d382 <create_name+0x42>
			break;
 800d3a0:	e02a      	b.n	800d3f8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d3a2:	697b      	ldr	r3, [r7, #20]
 800d3a4:	2bfe      	cmp	r3, #254	; 0xfe
 800d3a6:	d901      	bls.n	800d3ac <create_name+0x6c>
 800d3a8:	2306      	movs	r3, #6
 800d3aa:	e17d      	b.n	800d6a8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d3ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3ae:	b2db      	uxtb	r3, r3
 800d3b0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d3b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3b4:	2101      	movs	r1, #1
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	f001 fc32 	bl	800ec20 <ff_convert>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d3c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d101      	bne.n	800d3ca <create_name+0x8a>
 800d3c6:	2306      	movs	r3, #6
 800d3c8:	e16e      	b.n	800d6a8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d3ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3cc:	2b7f      	cmp	r3, #127	; 0x7f
 800d3ce:	d809      	bhi.n	800d3e4 <create_name+0xa4>
 800d3d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3d2:	4619      	mov	r1, r3
 800d3d4:	488d      	ldr	r0, [pc, #564]	; (800d60c <create_name+0x2cc>)
 800d3d6:	f7fe fb7a 	bl	800bace <chk_chr>
 800d3da:	4603      	mov	r3, r0
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d001      	beq.n	800d3e4 <create_name+0xa4>
 800d3e0:	2306      	movs	r3, #6
 800d3e2:	e161      	b.n	800d6a8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800d3e4:	697b      	ldr	r3, [r7, #20]
 800d3e6:	1c5a      	adds	r2, r3, #1
 800d3e8:	617a      	str	r2, [r7, #20]
 800d3ea:	005b      	lsls	r3, r3, #1
 800d3ec:	68fa      	ldr	r2, [r7, #12]
 800d3ee:	4413      	add	r3, r2
 800d3f0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d3f2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d3f4:	e7b4      	b.n	800d360 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d3f6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d3f8:	693a      	ldr	r2, [r7, #16]
 800d3fa:	69bb      	ldr	r3, [r7, #24]
 800d3fc:	441a      	add	r2, r3
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d402:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d404:	2b1f      	cmp	r3, #31
 800d406:	d801      	bhi.n	800d40c <create_name+0xcc>
 800d408:	2304      	movs	r3, #4
 800d40a:	e000      	b.n	800d40e <create_name+0xce>
 800d40c:	2300      	movs	r3, #0
 800d40e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d412:	e011      	b.n	800d438 <create_name+0xf8>
		w = lfn[di - 1];
 800d414:	697b      	ldr	r3, [r7, #20]
 800d416:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d41a:	3b01      	subs	r3, #1
 800d41c:	005b      	lsls	r3, r3, #1
 800d41e:	68fa      	ldr	r2, [r7, #12]
 800d420:	4413      	add	r3, r2
 800d422:	881b      	ldrh	r3, [r3, #0]
 800d424:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800d426:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d428:	2b20      	cmp	r3, #32
 800d42a:	d002      	beq.n	800d432 <create_name+0xf2>
 800d42c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d42e:	2b2e      	cmp	r3, #46	; 0x2e
 800d430:	d106      	bne.n	800d440 <create_name+0x100>
		di--;
 800d432:	697b      	ldr	r3, [r7, #20]
 800d434:	3b01      	subs	r3, #1
 800d436:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d438:	697b      	ldr	r3, [r7, #20]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d1ea      	bne.n	800d414 <create_name+0xd4>
 800d43e:	e000      	b.n	800d442 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800d440:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d442:	697b      	ldr	r3, [r7, #20]
 800d444:	005b      	lsls	r3, r3, #1
 800d446:	68fa      	ldr	r2, [r7, #12]
 800d448:	4413      	add	r3, r2
 800d44a:	2200      	movs	r2, #0
 800d44c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d44e:	697b      	ldr	r3, [r7, #20]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d101      	bne.n	800d458 <create_name+0x118>
 800d454:	2306      	movs	r3, #6
 800d456:	e127      	b.n	800d6a8 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	3324      	adds	r3, #36	; 0x24
 800d45c:	220b      	movs	r2, #11
 800d45e:	2120      	movs	r1, #32
 800d460:	4618      	mov	r0, r3
 800d462:	f7fe faf2 	bl	800ba4a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d466:	2300      	movs	r3, #0
 800d468:	61bb      	str	r3, [r7, #24]
 800d46a:	e002      	b.n	800d472 <create_name+0x132>
 800d46c:	69bb      	ldr	r3, [r7, #24]
 800d46e:	3301      	adds	r3, #1
 800d470:	61bb      	str	r3, [r7, #24]
 800d472:	69bb      	ldr	r3, [r7, #24]
 800d474:	005b      	lsls	r3, r3, #1
 800d476:	68fa      	ldr	r2, [r7, #12]
 800d478:	4413      	add	r3, r2
 800d47a:	881b      	ldrh	r3, [r3, #0]
 800d47c:	2b20      	cmp	r3, #32
 800d47e:	d0f5      	beq.n	800d46c <create_name+0x12c>
 800d480:	69bb      	ldr	r3, [r7, #24]
 800d482:	005b      	lsls	r3, r3, #1
 800d484:	68fa      	ldr	r2, [r7, #12]
 800d486:	4413      	add	r3, r2
 800d488:	881b      	ldrh	r3, [r3, #0]
 800d48a:	2b2e      	cmp	r3, #46	; 0x2e
 800d48c:	d0ee      	beq.n	800d46c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d48e:	69bb      	ldr	r3, [r7, #24]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d009      	beq.n	800d4a8 <create_name+0x168>
 800d494:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d498:	f043 0303 	orr.w	r3, r3, #3
 800d49c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d4a0:	e002      	b.n	800d4a8 <create_name+0x168>
 800d4a2:	697b      	ldr	r3, [r7, #20]
 800d4a4:	3b01      	subs	r3, #1
 800d4a6:	617b      	str	r3, [r7, #20]
 800d4a8:	697b      	ldr	r3, [r7, #20]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d009      	beq.n	800d4c2 <create_name+0x182>
 800d4ae:	697b      	ldr	r3, [r7, #20]
 800d4b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d4b4:	3b01      	subs	r3, #1
 800d4b6:	005b      	lsls	r3, r3, #1
 800d4b8:	68fa      	ldr	r2, [r7, #12]
 800d4ba:	4413      	add	r3, r2
 800d4bc:	881b      	ldrh	r3, [r3, #0]
 800d4be:	2b2e      	cmp	r3, #46	; 0x2e
 800d4c0:	d1ef      	bne.n	800d4a2 <create_name+0x162>

	i = b = 0; ni = 8;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d4c8:	2300      	movs	r3, #0
 800d4ca:	623b      	str	r3, [r7, #32]
 800d4cc:	2308      	movs	r3, #8
 800d4ce:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d4d0:	69bb      	ldr	r3, [r7, #24]
 800d4d2:	1c5a      	adds	r2, r3, #1
 800d4d4:	61ba      	str	r2, [r7, #24]
 800d4d6:	005b      	lsls	r3, r3, #1
 800d4d8:	68fa      	ldr	r2, [r7, #12]
 800d4da:	4413      	add	r3, r2
 800d4dc:	881b      	ldrh	r3, [r3, #0]
 800d4de:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d4e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	f000 8090 	beq.w	800d608 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d4e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4ea:	2b20      	cmp	r3, #32
 800d4ec:	d006      	beq.n	800d4fc <create_name+0x1bc>
 800d4ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4f0:	2b2e      	cmp	r3, #46	; 0x2e
 800d4f2:	d10a      	bne.n	800d50a <create_name+0x1ca>
 800d4f4:	69ba      	ldr	r2, [r7, #24]
 800d4f6:	697b      	ldr	r3, [r7, #20]
 800d4f8:	429a      	cmp	r2, r3
 800d4fa:	d006      	beq.n	800d50a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800d4fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d500:	f043 0303 	orr.w	r3, r3, #3
 800d504:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d508:	e07d      	b.n	800d606 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d50a:	6a3a      	ldr	r2, [r7, #32]
 800d50c:	69fb      	ldr	r3, [r7, #28]
 800d50e:	429a      	cmp	r2, r3
 800d510:	d203      	bcs.n	800d51a <create_name+0x1da>
 800d512:	69ba      	ldr	r2, [r7, #24]
 800d514:	697b      	ldr	r3, [r7, #20]
 800d516:	429a      	cmp	r2, r3
 800d518:	d123      	bne.n	800d562 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800d51a:	69fb      	ldr	r3, [r7, #28]
 800d51c:	2b0b      	cmp	r3, #11
 800d51e:	d106      	bne.n	800d52e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800d520:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d524:	f043 0303 	orr.w	r3, r3, #3
 800d528:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d52c:	e075      	b.n	800d61a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d52e:	69ba      	ldr	r2, [r7, #24]
 800d530:	697b      	ldr	r3, [r7, #20]
 800d532:	429a      	cmp	r2, r3
 800d534:	d005      	beq.n	800d542 <create_name+0x202>
 800d536:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d53a:	f043 0303 	orr.w	r3, r3, #3
 800d53e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800d542:	69ba      	ldr	r2, [r7, #24]
 800d544:	697b      	ldr	r3, [r7, #20]
 800d546:	429a      	cmp	r2, r3
 800d548:	d866      	bhi.n	800d618 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800d54a:	697b      	ldr	r3, [r7, #20]
 800d54c:	61bb      	str	r3, [r7, #24]
 800d54e:	2308      	movs	r3, #8
 800d550:	623b      	str	r3, [r7, #32]
 800d552:	230b      	movs	r3, #11
 800d554:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800d556:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d55a:	009b      	lsls	r3, r3, #2
 800d55c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d560:	e051      	b.n	800d606 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800d562:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d564:	2b7f      	cmp	r3, #127	; 0x7f
 800d566:	d914      	bls.n	800d592 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800d568:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d56a:	2100      	movs	r1, #0
 800d56c:	4618      	mov	r0, r3
 800d56e:	f001 fb57 	bl	800ec20 <ff_convert>
 800d572:	4603      	mov	r3, r0
 800d574:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d576:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d004      	beq.n	800d586 <create_name+0x246>
 800d57c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d57e:	3b80      	subs	r3, #128	; 0x80
 800d580:	4a23      	ldr	r2, [pc, #140]	; (800d610 <create_name+0x2d0>)
 800d582:	5cd3      	ldrb	r3, [r2, r3]
 800d584:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d586:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d58a:	f043 0302 	orr.w	r3, r3, #2
 800d58e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d592:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d594:	2b00      	cmp	r3, #0
 800d596:	d007      	beq.n	800d5a8 <create_name+0x268>
 800d598:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d59a:	4619      	mov	r1, r3
 800d59c:	481d      	ldr	r0, [pc, #116]	; (800d614 <create_name+0x2d4>)
 800d59e:	f7fe fa96 	bl	800bace <chk_chr>
 800d5a2:	4603      	mov	r3, r0
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d008      	beq.n	800d5ba <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d5a8:	235f      	movs	r3, #95	; 0x5f
 800d5aa:	84bb      	strh	r3, [r7, #36]	; 0x24
 800d5ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d5b0:	f043 0303 	orr.w	r3, r3, #3
 800d5b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d5b8:	e01b      	b.n	800d5f2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d5ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5bc:	2b40      	cmp	r3, #64	; 0x40
 800d5be:	d909      	bls.n	800d5d4 <create_name+0x294>
 800d5c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5c2:	2b5a      	cmp	r3, #90	; 0x5a
 800d5c4:	d806      	bhi.n	800d5d4 <create_name+0x294>
					b |= 2;
 800d5c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d5ca:	f043 0302 	orr.w	r3, r3, #2
 800d5ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d5d2:	e00e      	b.n	800d5f2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d5d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5d6:	2b60      	cmp	r3, #96	; 0x60
 800d5d8:	d90b      	bls.n	800d5f2 <create_name+0x2b2>
 800d5da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5dc:	2b7a      	cmp	r3, #122	; 0x7a
 800d5de:	d808      	bhi.n	800d5f2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800d5e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d5e4:	f043 0301 	orr.w	r3, r3, #1
 800d5e8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d5ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5ee:	3b20      	subs	r3, #32
 800d5f0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800d5f2:	6a3b      	ldr	r3, [r7, #32]
 800d5f4:	1c5a      	adds	r2, r3, #1
 800d5f6:	623a      	str	r2, [r7, #32]
 800d5f8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d5fa:	b2d1      	uxtb	r1, r2
 800d5fc:	687a      	ldr	r2, [r7, #4]
 800d5fe:	4413      	add	r3, r2
 800d600:	460a      	mov	r2, r1
 800d602:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800d606:	e763      	b.n	800d4d0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800d608:	bf00      	nop
 800d60a:	e006      	b.n	800d61a <create_name+0x2da>
 800d60c:	0800f730 	.word	0x0800f730
 800d610:	0800f80c 	.word	0x0800f80c
 800d614:	0800f73c 	.word	0x0800f73c
			if (si > di) break;			/* No extension */
 800d618:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d620:	2be5      	cmp	r3, #229	; 0xe5
 800d622:	d103      	bne.n	800d62c <create_name+0x2ec>
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2205      	movs	r2, #5
 800d628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800d62c:	69fb      	ldr	r3, [r7, #28]
 800d62e:	2b08      	cmp	r3, #8
 800d630:	d104      	bne.n	800d63c <create_name+0x2fc>
 800d632:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d636:	009b      	lsls	r3, r3, #2
 800d638:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d63c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d640:	f003 030c 	and.w	r3, r3, #12
 800d644:	2b0c      	cmp	r3, #12
 800d646:	d005      	beq.n	800d654 <create_name+0x314>
 800d648:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d64c:	f003 0303 	and.w	r3, r3, #3
 800d650:	2b03      	cmp	r3, #3
 800d652:	d105      	bne.n	800d660 <create_name+0x320>
 800d654:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d658:	f043 0302 	orr.w	r3, r3, #2
 800d65c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d660:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d664:	f003 0302 	and.w	r3, r3, #2
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d117      	bne.n	800d69c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d66c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d670:	f003 0303 	and.w	r3, r3, #3
 800d674:	2b01      	cmp	r3, #1
 800d676:	d105      	bne.n	800d684 <create_name+0x344>
 800d678:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d67c:	f043 0310 	orr.w	r3, r3, #16
 800d680:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d684:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d688:	f003 030c 	and.w	r3, r3, #12
 800d68c:	2b04      	cmp	r3, #4
 800d68e:	d105      	bne.n	800d69c <create_name+0x35c>
 800d690:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d694:	f043 0308 	orr.w	r3, r3, #8
 800d698:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d6a2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800d6a6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	3728      	adds	r7, #40	; 0x28
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	bd80      	pop	{r7, pc}

0800d6b0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b086      	sub	sp, #24
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
 800d6b8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d6be:	693b      	ldr	r3, [r7, #16]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d6c4:	e002      	b.n	800d6cc <follow_path+0x1c>
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	3301      	adds	r3, #1
 800d6ca:	603b      	str	r3, [r7, #0]
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	781b      	ldrb	r3, [r3, #0]
 800d6d0:	2b2f      	cmp	r3, #47	; 0x2f
 800d6d2:	d0f8      	beq.n	800d6c6 <follow_path+0x16>
 800d6d4:	683b      	ldr	r3, [r7, #0]
 800d6d6:	781b      	ldrb	r3, [r3, #0]
 800d6d8:	2b5c      	cmp	r3, #92	; 0x5c
 800d6da:	d0f4      	beq.n	800d6c6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d6dc:	693b      	ldr	r3, [r7, #16]
 800d6de:	2200      	movs	r2, #0
 800d6e0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	781b      	ldrb	r3, [r3, #0]
 800d6e6:	2b1f      	cmp	r3, #31
 800d6e8:	d80a      	bhi.n	800d700 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	2280      	movs	r2, #128	; 0x80
 800d6ee:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d6f2:	2100      	movs	r1, #0
 800d6f4:	6878      	ldr	r0, [r7, #4]
 800d6f6:	f7fe ff35 	bl	800c564 <dir_sdi>
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	75fb      	strb	r3, [r7, #23]
 800d6fe:	e043      	b.n	800d788 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d700:	463b      	mov	r3, r7
 800d702:	4619      	mov	r1, r3
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	f7ff fe1b 	bl	800d340 <create_name>
 800d70a:	4603      	mov	r3, r0
 800d70c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d70e:	7dfb      	ldrb	r3, [r7, #23]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d134      	bne.n	800d77e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d714:	6878      	ldr	r0, [r7, #4]
 800d716:	f7ff fb7d 	bl	800ce14 <dir_find>
 800d71a:	4603      	mov	r3, r0
 800d71c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d724:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d726:	7dfb      	ldrb	r3, [r7, #23]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d00a      	beq.n	800d742 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d72c:	7dfb      	ldrb	r3, [r7, #23]
 800d72e:	2b04      	cmp	r3, #4
 800d730:	d127      	bne.n	800d782 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d732:	7afb      	ldrb	r3, [r7, #11]
 800d734:	f003 0304 	and.w	r3, r3, #4
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d122      	bne.n	800d782 <follow_path+0xd2>
 800d73c:	2305      	movs	r3, #5
 800d73e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d740:	e01f      	b.n	800d782 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d742:	7afb      	ldrb	r3, [r7, #11]
 800d744:	f003 0304 	and.w	r3, r3, #4
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d11c      	bne.n	800d786 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d74c:	693b      	ldr	r3, [r7, #16]
 800d74e:	799b      	ldrb	r3, [r3, #6]
 800d750:	f003 0310 	and.w	r3, r3, #16
 800d754:	2b00      	cmp	r3, #0
 800d756:	d102      	bne.n	800d75e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d758:	2305      	movs	r3, #5
 800d75a:	75fb      	strb	r3, [r7, #23]
 800d75c:	e014      	b.n	800d788 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	695b      	ldr	r3, [r3, #20]
 800d768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d76c:	4413      	add	r3, r2
 800d76e:	4619      	mov	r1, r3
 800d770:	68f8      	ldr	r0, [r7, #12]
 800d772:	f7ff f87e 	bl	800c872 <ld_clust>
 800d776:	4602      	mov	r2, r0
 800d778:	693b      	ldr	r3, [r7, #16]
 800d77a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d77c:	e7c0      	b.n	800d700 <follow_path+0x50>
			if (res != FR_OK) break;
 800d77e:	bf00      	nop
 800d780:	e002      	b.n	800d788 <follow_path+0xd8>
				break;
 800d782:	bf00      	nop
 800d784:	e000      	b.n	800d788 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d786:	bf00      	nop
			}
		}
	}

	return res;
 800d788:	7dfb      	ldrb	r3, [r7, #23]
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	3718      	adds	r7, #24
 800d78e:	46bd      	mov	sp, r7
 800d790:	bd80      	pop	{r7, pc}

0800d792 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d792:	b480      	push	{r7}
 800d794:	b087      	sub	sp, #28
 800d796:	af00      	add	r7, sp, #0
 800d798:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d79a:	f04f 33ff 	mov.w	r3, #4294967295
 800d79e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d031      	beq.n	800d80c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	617b      	str	r3, [r7, #20]
 800d7ae:	e002      	b.n	800d7b6 <get_ldnumber+0x24>
 800d7b0:	697b      	ldr	r3, [r7, #20]
 800d7b2:	3301      	adds	r3, #1
 800d7b4:	617b      	str	r3, [r7, #20]
 800d7b6:	697b      	ldr	r3, [r7, #20]
 800d7b8:	781b      	ldrb	r3, [r3, #0]
 800d7ba:	2b1f      	cmp	r3, #31
 800d7bc:	d903      	bls.n	800d7c6 <get_ldnumber+0x34>
 800d7be:	697b      	ldr	r3, [r7, #20]
 800d7c0:	781b      	ldrb	r3, [r3, #0]
 800d7c2:	2b3a      	cmp	r3, #58	; 0x3a
 800d7c4:	d1f4      	bne.n	800d7b0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d7c6:	697b      	ldr	r3, [r7, #20]
 800d7c8:	781b      	ldrb	r3, [r3, #0]
 800d7ca:	2b3a      	cmp	r3, #58	; 0x3a
 800d7cc:	d11c      	bne.n	800d808 <get_ldnumber+0x76>
			tp = *path;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	1c5a      	adds	r2, r3, #1
 800d7d8:	60fa      	str	r2, [r7, #12]
 800d7da:	781b      	ldrb	r3, [r3, #0]
 800d7dc:	3b30      	subs	r3, #48	; 0x30
 800d7de:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	2b09      	cmp	r3, #9
 800d7e4:	d80e      	bhi.n	800d804 <get_ldnumber+0x72>
 800d7e6:	68fa      	ldr	r2, [r7, #12]
 800d7e8:	697b      	ldr	r3, [r7, #20]
 800d7ea:	429a      	cmp	r2, r3
 800d7ec:	d10a      	bne.n	800d804 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d107      	bne.n	800d804 <get_ldnumber+0x72>
					vol = (int)i;
 800d7f4:	68bb      	ldr	r3, [r7, #8]
 800d7f6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	3301      	adds	r3, #1
 800d7fc:	617b      	str	r3, [r7, #20]
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	697a      	ldr	r2, [r7, #20]
 800d802:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	e002      	b.n	800d80e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d808:	2300      	movs	r3, #0
 800d80a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d80c:	693b      	ldr	r3, [r7, #16]
}
 800d80e:	4618      	mov	r0, r3
 800d810:	371c      	adds	r7, #28
 800d812:	46bd      	mov	sp, r7
 800d814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d818:	4770      	bx	lr
	...

0800d81c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b082      	sub	sp, #8
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2200      	movs	r2, #0
 800d82a:	70da      	strb	r2, [r3, #3]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f04f 32ff 	mov.w	r2, #4294967295
 800d832:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d834:	6839      	ldr	r1, [r7, #0]
 800d836:	6878      	ldr	r0, [r7, #4]
 800d838:	f7fe fb14 	bl	800be64 <move_window>
 800d83c:	4603      	mov	r3, r0
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d001      	beq.n	800d846 <check_fs+0x2a>
 800d842:	2304      	movs	r3, #4
 800d844:	e038      	b.n	800d8b8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	3334      	adds	r3, #52	; 0x34
 800d84a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d84e:	4618      	mov	r0, r3
 800d850:	f7fe f858 	bl	800b904 <ld_word>
 800d854:	4603      	mov	r3, r0
 800d856:	461a      	mov	r2, r3
 800d858:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d85c:	429a      	cmp	r2, r3
 800d85e:	d001      	beq.n	800d864 <check_fs+0x48>
 800d860:	2303      	movs	r3, #3
 800d862:	e029      	b.n	800d8b8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d86a:	2be9      	cmp	r3, #233	; 0xe9
 800d86c:	d009      	beq.n	800d882 <check_fs+0x66>
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d874:	2beb      	cmp	r3, #235	; 0xeb
 800d876:	d11e      	bne.n	800d8b6 <check_fs+0x9a>
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800d87e:	2b90      	cmp	r3, #144	; 0x90
 800d880:	d119      	bne.n	800d8b6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	3334      	adds	r3, #52	; 0x34
 800d886:	3336      	adds	r3, #54	; 0x36
 800d888:	4618      	mov	r0, r3
 800d88a:	f7fe f853 	bl	800b934 <ld_dword>
 800d88e:	4603      	mov	r3, r0
 800d890:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d894:	4a0a      	ldr	r2, [pc, #40]	; (800d8c0 <check_fs+0xa4>)
 800d896:	4293      	cmp	r3, r2
 800d898:	d101      	bne.n	800d89e <check_fs+0x82>
 800d89a:	2300      	movs	r3, #0
 800d89c:	e00c      	b.n	800d8b8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	3334      	adds	r3, #52	; 0x34
 800d8a2:	3352      	adds	r3, #82	; 0x52
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	f7fe f845 	bl	800b934 <ld_dword>
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	4a05      	ldr	r2, [pc, #20]	; (800d8c4 <check_fs+0xa8>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d101      	bne.n	800d8b6 <check_fs+0x9a>
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	e000      	b.n	800d8b8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d8b6:	2302      	movs	r3, #2
}
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	3708      	adds	r7, #8
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	bd80      	pop	{r7, pc}
 800d8c0:	00544146 	.word	0x00544146
 800d8c4:	33544146 	.word	0x33544146

0800d8c8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b096      	sub	sp, #88	; 0x58
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	60f8      	str	r0, [r7, #12]
 800d8d0:	60b9      	str	r1, [r7, #8]
 800d8d2:	4613      	mov	r3, r2
 800d8d4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d8d6:	68bb      	ldr	r3, [r7, #8]
 800d8d8:	2200      	movs	r2, #0
 800d8da:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d8dc:	68f8      	ldr	r0, [r7, #12]
 800d8de:	f7ff ff58 	bl	800d792 <get_ldnumber>
 800d8e2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d8e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	da01      	bge.n	800d8ee <find_volume+0x26>
 800d8ea:	230b      	movs	r3, #11
 800d8ec:	e230      	b.n	800dd50 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d8ee:	4aa1      	ldr	r2, [pc, #644]	; (800db74 <find_volume+0x2ac>)
 800d8f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d8f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8f6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d101      	bne.n	800d902 <find_volume+0x3a>
 800d8fe:	230c      	movs	r3, #12
 800d900:	e226      	b.n	800dd50 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d902:	68bb      	ldr	r3, [r7, #8]
 800d904:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d906:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d908:	79fb      	ldrb	r3, [r7, #7]
 800d90a:	f023 0301 	bic.w	r3, r3, #1
 800d90e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d912:	781b      	ldrb	r3, [r3, #0]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d01a      	beq.n	800d94e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d91a:	785b      	ldrb	r3, [r3, #1]
 800d91c:	4618      	mov	r0, r3
 800d91e:	f7fd ff53 	bl	800b7c8 <disk_status>
 800d922:	4603      	mov	r3, r0
 800d924:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d928:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d92c:	f003 0301 	and.w	r3, r3, #1
 800d930:	2b00      	cmp	r3, #0
 800d932:	d10c      	bne.n	800d94e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d934:	79fb      	ldrb	r3, [r7, #7]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d007      	beq.n	800d94a <find_volume+0x82>
 800d93a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d93e:	f003 0304 	and.w	r3, r3, #4
 800d942:	2b00      	cmp	r3, #0
 800d944:	d001      	beq.n	800d94a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d946:	230a      	movs	r3, #10
 800d948:	e202      	b.n	800dd50 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800d94a:	2300      	movs	r3, #0
 800d94c:	e200      	b.n	800dd50 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d950:	2200      	movs	r2, #0
 800d952:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d954:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d956:	b2da      	uxtb	r2, r3
 800d958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d95a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d95c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d95e:	785b      	ldrb	r3, [r3, #1]
 800d960:	4618      	mov	r0, r3
 800d962:	f7fd ff4b 	bl	800b7fc <disk_initialize>
 800d966:	4603      	mov	r3, r0
 800d968:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d96c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d970:	f003 0301 	and.w	r3, r3, #1
 800d974:	2b00      	cmp	r3, #0
 800d976:	d001      	beq.n	800d97c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d978:	2303      	movs	r3, #3
 800d97a:	e1e9      	b.n	800dd50 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d97c:	79fb      	ldrb	r3, [r7, #7]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d007      	beq.n	800d992 <find_volume+0xca>
 800d982:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d986:	f003 0304 	and.w	r3, r3, #4
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d001      	beq.n	800d992 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d98e:	230a      	movs	r3, #10
 800d990:	e1de      	b.n	800dd50 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d992:	2300      	movs	r3, #0
 800d994:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d996:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d998:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d99a:	f7ff ff3f 	bl	800d81c <check_fs>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d9a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d9a8:	2b02      	cmp	r3, #2
 800d9aa:	d149      	bne.n	800da40 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	643b      	str	r3, [r7, #64]	; 0x40
 800d9b0:	e01e      	b.n	800d9f0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d9b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9b4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d9b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9ba:	011b      	lsls	r3, r3, #4
 800d9bc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d9c0:	4413      	add	r3, r2
 800d9c2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d9c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9c6:	3304      	adds	r3, #4
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d006      	beq.n	800d9dc <find_volume+0x114>
 800d9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9d0:	3308      	adds	r3, #8
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f7fd ffae 	bl	800b934 <ld_dword>
 800d9d8:	4602      	mov	r2, r0
 800d9da:	e000      	b.n	800d9de <find_volume+0x116>
 800d9dc:	2200      	movs	r2, #0
 800d9de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9e0:	009b      	lsls	r3, r3, #2
 800d9e2:	3358      	adds	r3, #88	; 0x58
 800d9e4:	443b      	add	r3, r7
 800d9e6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d9ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9ec:	3301      	adds	r3, #1
 800d9ee:	643b      	str	r3, [r7, #64]	; 0x40
 800d9f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9f2:	2b03      	cmp	r3, #3
 800d9f4:	d9dd      	bls.n	800d9b2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d9fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d002      	beq.n	800da06 <find_volume+0x13e>
 800da00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da02:	3b01      	subs	r3, #1
 800da04:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800da06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da08:	009b      	lsls	r3, r3, #2
 800da0a:	3358      	adds	r3, #88	; 0x58
 800da0c:	443b      	add	r3, r7
 800da0e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800da12:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800da14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800da16:	2b00      	cmp	r3, #0
 800da18:	d005      	beq.n	800da26 <find_volume+0x15e>
 800da1a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800da1c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800da1e:	f7ff fefd 	bl	800d81c <check_fs>
 800da22:	4603      	mov	r3, r0
 800da24:	e000      	b.n	800da28 <find_volume+0x160>
 800da26:	2303      	movs	r3, #3
 800da28:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800da2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800da30:	2b01      	cmp	r3, #1
 800da32:	d905      	bls.n	800da40 <find_volume+0x178>
 800da34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da36:	3301      	adds	r3, #1
 800da38:	643b      	str	r3, [r7, #64]	; 0x40
 800da3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da3c:	2b03      	cmp	r3, #3
 800da3e:	d9e2      	bls.n	800da06 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800da40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800da44:	2b04      	cmp	r3, #4
 800da46:	d101      	bne.n	800da4c <find_volume+0x184>
 800da48:	2301      	movs	r3, #1
 800da4a:	e181      	b.n	800dd50 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800da4c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800da50:	2b01      	cmp	r3, #1
 800da52:	d901      	bls.n	800da58 <find_volume+0x190>
 800da54:	230d      	movs	r3, #13
 800da56:	e17b      	b.n	800dd50 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800da58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da5a:	3334      	adds	r3, #52	; 0x34
 800da5c:	330b      	adds	r3, #11
 800da5e:	4618      	mov	r0, r3
 800da60:	f7fd ff50 	bl	800b904 <ld_word>
 800da64:	4603      	mov	r3, r0
 800da66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da6a:	d001      	beq.n	800da70 <find_volume+0x1a8>
 800da6c:	230d      	movs	r3, #13
 800da6e:	e16f      	b.n	800dd50 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800da70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da72:	3334      	adds	r3, #52	; 0x34
 800da74:	3316      	adds	r3, #22
 800da76:	4618      	mov	r0, r3
 800da78:	f7fd ff44 	bl	800b904 <ld_word>
 800da7c:	4603      	mov	r3, r0
 800da7e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800da80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800da82:	2b00      	cmp	r3, #0
 800da84:	d106      	bne.n	800da94 <find_volume+0x1cc>
 800da86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da88:	3334      	adds	r3, #52	; 0x34
 800da8a:	3324      	adds	r3, #36	; 0x24
 800da8c:	4618      	mov	r0, r3
 800da8e:	f7fd ff51 	bl	800b934 <ld_dword>
 800da92:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800da94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da96:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800da98:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800da9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da9c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800daa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daa2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800daa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daa6:	789b      	ldrb	r3, [r3, #2]
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	d005      	beq.n	800dab8 <find_volume+0x1f0>
 800daac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daae:	789b      	ldrb	r3, [r3, #2]
 800dab0:	2b02      	cmp	r3, #2
 800dab2:	d001      	beq.n	800dab8 <find_volume+0x1f0>
 800dab4:	230d      	movs	r3, #13
 800dab6:	e14b      	b.n	800dd50 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800dab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daba:	789b      	ldrb	r3, [r3, #2]
 800dabc:	461a      	mov	r2, r3
 800dabe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dac0:	fb02 f303 	mul.w	r3, r2, r3
 800dac4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800dac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dac8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dacc:	b29a      	uxth	r2, r3
 800dace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dad0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800dad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dad4:	895b      	ldrh	r3, [r3, #10]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d008      	beq.n	800daec <find_volume+0x224>
 800dada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dadc:	895b      	ldrh	r3, [r3, #10]
 800dade:	461a      	mov	r2, r3
 800dae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dae2:	895b      	ldrh	r3, [r3, #10]
 800dae4:	3b01      	subs	r3, #1
 800dae6:	4013      	ands	r3, r2
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d001      	beq.n	800daf0 <find_volume+0x228>
 800daec:	230d      	movs	r3, #13
 800daee:	e12f      	b.n	800dd50 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800daf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daf2:	3334      	adds	r3, #52	; 0x34
 800daf4:	3311      	adds	r3, #17
 800daf6:	4618      	mov	r0, r3
 800daf8:	f7fd ff04 	bl	800b904 <ld_word>
 800dafc:	4603      	mov	r3, r0
 800dafe:	461a      	mov	r2, r3
 800db00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db02:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800db04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db06:	891b      	ldrh	r3, [r3, #8]
 800db08:	f003 030f 	and.w	r3, r3, #15
 800db0c:	b29b      	uxth	r3, r3
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d001      	beq.n	800db16 <find_volume+0x24e>
 800db12:	230d      	movs	r3, #13
 800db14:	e11c      	b.n	800dd50 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800db16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db18:	3334      	adds	r3, #52	; 0x34
 800db1a:	3313      	adds	r3, #19
 800db1c:	4618      	mov	r0, r3
 800db1e:	f7fd fef1 	bl	800b904 <ld_word>
 800db22:	4603      	mov	r3, r0
 800db24:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800db26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d106      	bne.n	800db3a <find_volume+0x272>
 800db2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db2e:	3334      	adds	r3, #52	; 0x34
 800db30:	3320      	adds	r3, #32
 800db32:	4618      	mov	r0, r3
 800db34:	f7fd fefe 	bl	800b934 <ld_dword>
 800db38:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800db3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db3c:	3334      	adds	r3, #52	; 0x34
 800db3e:	330e      	adds	r3, #14
 800db40:	4618      	mov	r0, r3
 800db42:	f7fd fedf 	bl	800b904 <ld_word>
 800db46:	4603      	mov	r3, r0
 800db48:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800db4a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d101      	bne.n	800db54 <find_volume+0x28c>
 800db50:	230d      	movs	r3, #13
 800db52:	e0fd      	b.n	800dd50 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800db54:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800db56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db58:	4413      	add	r3, r2
 800db5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800db5c:	8912      	ldrh	r2, [r2, #8]
 800db5e:	0912      	lsrs	r2, r2, #4
 800db60:	b292      	uxth	r2, r2
 800db62:	4413      	add	r3, r2
 800db64:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800db66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800db68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db6a:	429a      	cmp	r2, r3
 800db6c:	d204      	bcs.n	800db78 <find_volume+0x2b0>
 800db6e:	230d      	movs	r3, #13
 800db70:	e0ee      	b.n	800dd50 <find_volume+0x488>
 800db72:	bf00      	nop
 800db74:	20001b78 	.word	0x20001b78
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800db78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800db7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db7c:	1ad3      	subs	r3, r2, r3
 800db7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800db80:	8952      	ldrh	r2, [r2, #10]
 800db82:	fbb3 f3f2 	udiv	r3, r3, r2
 800db86:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800db88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d101      	bne.n	800db92 <find_volume+0x2ca>
 800db8e:	230d      	movs	r3, #13
 800db90:	e0de      	b.n	800dd50 <find_volume+0x488>
		fmt = FS_FAT32;
 800db92:	2303      	movs	r3, #3
 800db94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800db98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db9a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800db9e:	4293      	cmp	r3, r2
 800dba0:	d802      	bhi.n	800dba8 <find_volume+0x2e0>
 800dba2:	2302      	movs	r3, #2
 800dba4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbaa:	f640 72f5 	movw	r2, #4085	; 0xff5
 800dbae:	4293      	cmp	r3, r2
 800dbb0:	d802      	bhi.n	800dbb8 <find_volume+0x2f0>
 800dbb2:	2301      	movs	r3, #1
 800dbb4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800dbb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbba:	1c9a      	adds	r2, r3, #2
 800dbbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbbe:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800dbc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbc2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dbc4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800dbc6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800dbc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dbca:	441a      	add	r2, r3
 800dbcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbce:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800dbd0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dbd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbd4:	441a      	add	r2, r3
 800dbd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbd8:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800dbda:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dbde:	2b03      	cmp	r3, #3
 800dbe0:	d11e      	bne.n	800dc20 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800dbe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbe4:	3334      	adds	r3, #52	; 0x34
 800dbe6:	332a      	adds	r3, #42	; 0x2a
 800dbe8:	4618      	mov	r0, r3
 800dbea:	f7fd fe8b 	bl	800b904 <ld_word>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d001      	beq.n	800dbf8 <find_volume+0x330>
 800dbf4:	230d      	movs	r3, #13
 800dbf6:	e0ab      	b.n	800dd50 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800dbf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbfa:	891b      	ldrh	r3, [r3, #8]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d001      	beq.n	800dc04 <find_volume+0x33c>
 800dc00:	230d      	movs	r3, #13
 800dc02:	e0a5      	b.n	800dd50 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dc04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc06:	3334      	adds	r3, #52	; 0x34
 800dc08:	332c      	adds	r3, #44	; 0x2c
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f7fd fe92 	bl	800b934 <ld_dword>
 800dc10:	4602      	mov	r2, r0
 800dc12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc14:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dc16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc18:	699b      	ldr	r3, [r3, #24]
 800dc1a:	009b      	lsls	r3, r3, #2
 800dc1c:	647b      	str	r3, [r7, #68]	; 0x44
 800dc1e:	e01f      	b.n	800dc60 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dc20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc22:	891b      	ldrh	r3, [r3, #8]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d101      	bne.n	800dc2c <find_volume+0x364>
 800dc28:	230d      	movs	r3, #13
 800dc2a:	e091      	b.n	800dd50 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dc2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dc30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc32:	441a      	add	r2, r3
 800dc34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc36:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800dc38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dc3c:	2b02      	cmp	r3, #2
 800dc3e:	d103      	bne.n	800dc48 <find_volume+0x380>
 800dc40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc42:	699b      	ldr	r3, [r3, #24]
 800dc44:	005b      	lsls	r3, r3, #1
 800dc46:	e00a      	b.n	800dc5e <find_volume+0x396>
 800dc48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc4a:	699a      	ldr	r2, [r3, #24]
 800dc4c:	4613      	mov	r3, r2
 800dc4e:	005b      	lsls	r3, r3, #1
 800dc50:	4413      	add	r3, r2
 800dc52:	085a      	lsrs	r2, r3, #1
 800dc54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc56:	699b      	ldr	r3, [r3, #24]
 800dc58:	f003 0301 	and.w	r3, r3, #1
 800dc5c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800dc5e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dc60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc62:	69da      	ldr	r2, [r3, #28]
 800dc64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dc66:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800dc6a:	0a5b      	lsrs	r3, r3, #9
 800dc6c:	429a      	cmp	r2, r3
 800dc6e:	d201      	bcs.n	800dc74 <find_volume+0x3ac>
 800dc70:	230d      	movs	r3, #13
 800dc72:	e06d      	b.n	800dd50 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800dc74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc76:	f04f 32ff 	mov.w	r2, #4294967295
 800dc7a:	615a      	str	r2, [r3, #20]
 800dc7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc7e:	695a      	ldr	r2, [r3, #20]
 800dc80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc82:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800dc84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc86:	2280      	movs	r2, #128	; 0x80
 800dc88:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800dc8a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dc8e:	2b03      	cmp	r3, #3
 800dc90:	d149      	bne.n	800dd26 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800dc92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc94:	3334      	adds	r3, #52	; 0x34
 800dc96:	3330      	adds	r3, #48	; 0x30
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f7fd fe33 	bl	800b904 <ld_word>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	2b01      	cmp	r3, #1
 800dca2:	d140      	bne.n	800dd26 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800dca4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dca6:	3301      	adds	r3, #1
 800dca8:	4619      	mov	r1, r3
 800dcaa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dcac:	f7fe f8da 	bl	800be64 <move_window>
 800dcb0:	4603      	mov	r3, r0
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d137      	bne.n	800dd26 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800dcb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcb8:	2200      	movs	r2, #0
 800dcba:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800dcbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcbe:	3334      	adds	r3, #52	; 0x34
 800dcc0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f7fd fe1d 	bl	800b904 <ld_word>
 800dcca:	4603      	mov	r3, r0
 800dccc:	461a      	mov	r2, r3
 800dcce:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800dcd2:	429a      	cmp	r2, r3
 800dcd4:	d127      	bne.n	800dd26 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800dcd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcd8:	3334      	adds	r3, #52	; 0x34
 800dcda:	4618      	mov	r0, r3
 800dcdc:	f7fd fe2a 	bl	800b934 <ld_dword>
 800dce0:	4603      	mov	r3, r0
 800dce2:	4a1d      	ldr	r2, [pc, #116]	; (800dd58 <find_volume+0x490>)
 800dce4:	4293      	cmp	r3, r2
 800dce6:	d11e      	bne.n	800dd26 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800dce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcea:	3334      	adds	r3, #52	; 0x34
 800dcec:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f7fd fe1f 	bl	800b934 <ld_dword>
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	4a18      	ldr	r2, [pc, #96]	; (800dd5c <find_volume+0x494>)
 800dcfa:	4293      	cmp	r3, r2
 800dcfc:	d113      	bne.n	800dd26 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800dcfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd00:	3334      	adds	r3, #52	; 0x34
 800dd02:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800dd06:	4618      	mov	r0, r3
 800dd08:	f7fd fe14 	bl	800b934 <ld_dword>
 800dd0c:	4602      	mov	r2, r0
 800dd0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd10:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800dd12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd14:	3334      	adds	r3, #52	; 0x34
 800dd16:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f7fd fe0a 	bl	800b934 <ld_dword>
 800dd20:	4602      	mov	r2, r0
 800dd22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd24:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800dd26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd28:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800dd2c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800dd2e:	4b0c      	ldr	r3, [pc, #48]	; (800dd60 <find_volume+0x498>)
 800dd30:	881b      	ldrh	r3, [r3, #0]
 800dd32:	3301      	adds	r3, #1
 800dd34:	b29a      	uxth	r2, r3
 800dd36:	4b0a      	ldr	r3, [pc, #40]	; (800dd60 <find_volume+0x498>)
 800dd38:	801a      	strh	r2, [r3, #0]
 800dd3a:	4b09      	ldr	r3, [pc, #36]	; (800dd60 <find_volume+0x498>)
 800dd3c:	881a      	ldrh	r2, [r3, #0]
 800dd3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd40:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800dd42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd44:	4a07      	ldr	r2, [pc, #28]	; (800dd64 <find_volume+0x49c>)
 800dd46:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800dd48:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dd4a:	f7fe f823 	bl	800bd94 <clear_lock>
#endif
	return FR_OK;
 800dd4e:	2300      	movs	r3, #0
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3758      	adds	r7, #88	; 0x58
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}
 800dd58:	41615252 	.word	0x41615252
 800dd5c:	61417272 	.word	0x61417272
 800dd60:	20001b7c 	.word	0x20001b7c
 800dd64:	20001ba0 	.word	0x20001ba0

0800dd68 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b084      	sub	sp, #16
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
 800dd70:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800dd72:	2309      	movs	r3, #9
 800dd74:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d01c      	beq.n	800ddb6 <validate+0x4e>
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d018      	beq.n	800ddb6 <validate+0x4e>
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	781b      	ldrb	r3, [r3, #0]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d013      	beq.n	800ddb6 <validate+0x4e>
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	889a      	ldrh	r2, [r3, #4]
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	88db      	ldrh	r3, [r3, #6]
 800dd98:	429a      	cmp	r2, r3
 800dd9a:	d10c      	bne.n	800ddb6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	785b      	ldrb	r3, [r3, #1]
 800dda2:	4618      	mov	r0, r3
 800dda4:	f7fd fd10 	bl	800b7c8 <disk_status>
 800dda8:	4603      	mov	r3, r0
 800ddaa:	f003 0301 	and.w	r3, r3, #1
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d101      	bne.n	800ddb6 <validate+0x4e>
			res = FR_OK;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ddb6:	7bfb      	ldrb	r3, [r7, #15]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d102      	bne.n	800ddc2 <validate+0x5a>
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	e000      	b.n	800ddc4 <validate+0x5c>
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	683a      	ldr	r2, [r7, #0]
 800ddc6:	6013      	str	r3, [r2, #0]
	return res;
 800ddc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddca:	4618      	mov	r0, r3
 800ddcc:	3710      	adds	r7, #16
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	bd80      	pop	{r7, pc}
	...

0800ddd4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b088      	sub	sp, #32
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	60f8      	str	r0, [r7, #12]
 800dddc:	60b9      	str	r1, [r7, #8]
 800ddde:	4613      	mov	r3, r2
 800dde0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800dde2:	68bb      	ldr	r3, [r7, #8]
 800dde4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800dde6:	f107 0310 	add.w	r3, r7, #16
 800ddea:	4618      	mov	r0, r3
 800ddec:	f7ff fcd1 	bl	800d792 <get_ldnumber>
 800ddf0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ddf2:	69fb      	ldr	r3, [r7, #28]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	da01      	bge.n	800ddfc <f_mount+0x28>
 800ddf8:	230b      	movs	r3, #11
 800ddfa:	e02b      	b.n	800de54 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ddfc:	4a17      	ldr	r2, [pc, #92]	; (800de5c <f_mount+0x88>)
 800ddfe:	69fb      	ldr	r3, [r7, #28]
 800de00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800de04:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800de06:	69bb      	ldr	r3, [r7, #24]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d005      	beq.n	800de18 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800de0c:	69b8      	ldr	r0, [r7, #24]
 800de0e:	f7fd ffc1 	bl	800bd94 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800de12:	69bb      	ldr	r3, [r7, #24]
 800de14:	2200      	movs	r2, #0
 800de16:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d002      	beq.n	800de24 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	2200      	movs	r2, #0
 800de22:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800de24:	68fa      	ldr	r2, [r7, #12]
 800de26:	490d      	ldr	r1, [pc, #52]	; (800de5c <f_mount+0x88>)
 800de28:	69fb      	ldr	r3, [r7, #28]
 800de2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d002      	beq.n	800de3a <f_mount+0x66>
 800de34:	79fb      	ldrb	r3, [r7, #7]
 800de36:	2b01      	cmp	r3, #1
 800de38:	d001      	beq.n	800de3e <f_mount+0x6a>
 800de3a:	2300      	movs	r3, #0
 800de3c:	e00a      	b.n	800de54 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800de3e:	f107 010c 	add.w	r1, r7, #12
 800de42:	f107 0308 	add.w	r3, r7, #8
 800de46:	2200      	movs	r2, #0
 800de48:	4618      	mov	r0, r3
 800de4a:	f7ff fd3d 	bl	800d8c8 <find_volume>
 800de4e:	4603      	mov	r3, r0
 800de50:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800de52:	7dfb      	ldrb	r3, [r7, #23]
}
 800de54:	4618      	mov	r0, r3
 800de56:	3720      	adds	r7, #32
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}
 800de5c:	20001b78 	.word	0x20001b78

0800de60 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b09a      	sub	sp, #104	; 0x68
 800de64:	af00      	add	r7, sp, #0
 800de66:	60f8      	str	r0, [r7, #12]
 800de68:	60b9      	str	r1, [r7, #8]
 800de6a:	4613      	mov	r3, r2
 800de6c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	2b00      	cmp	r3, #0
 800de72:	d101      	bne.n	800de78 <f_open+0x18>
 800de74:	2309      	movs	r3, #9
 800de76:	e1ad      	b.n	800e1d4 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800de78:	79fb      	ldrb	r3, [r7, #7]
 800de7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800de7e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800de80:	79fa      	ldrb	r2, [r7, #7]
 800de82:	f107 0114 	add.w	r1, r7, #20
 800de86:	f107 0308 	add.w	r3, r7, #8
 800de8a:	4618      	mov	r0, r3
 800de8c:	f7ff fd1c 	bl	800d8c8 <find_volume>
 800de90:	4603      	mov	r3, r0
 800de92:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800de96:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	f040 8191 	bne.w	800e1c2 <f_open+0x362>
		dj.obj.fs = fs;
 800dea0:	697b      	ldr	r3, [r7, #20]
 800dea2:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800dea4:	68ba      	ldr	r2, [r7, #8]
 800dea6:	f107 0318 	add.w	r3, r7, #24
 800deaa:	4611      	mov	r1, r2
 800deac:	4618      	mov	r0, r3
 800deae:	f7ff fbff 	bl	800d6b0 <follow_path>
 800deb2:	4603      	mov	r3, r0
 800deb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800deb8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800debc:	2b00      	cmp	r3, #0
 800debe:	d11a      	bne.n	800def6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800dec0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800dec4:	b25b      	sxtb	r3, r3
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	da03      	bge.n	800ded2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800deca:	2306      	movs	r3, #6
 800decc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ded0:	e011      	b.n	800def6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ded2:	79fb      	ldrb	r3, [r7, #7]
 800ded4:	f023 0301 	bic.w	r3, r3, #1
 800ded8:	2b00      	cmp	r3, #0
 800deda:	bf14      	ite	ne
 800dedc:	2301      	movne	r3, #1
 800dede:	2300      	moveq	r3, #0
 800dee0:	b2db      	uxtb	r3, r3
 800dee2:	461a      	mov	r2, r3
 800dee4:	f107 0318 	add.w	r3, r7, #24
 800dee8:	4611      	mov	r1, r2
 800deea:	4618      	mov	r0, r3
 800deec:	f7fd fe0a 	bl	800bb04 <chk_lock>
 800def0:	4603      	mov	r3, r0
 800def2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800def6:	79fb      	ldrb	r3, [r7, #7]
 800def8:	f003 031c 	and.w	r3, r3, #28
 800defc:	2b00      	cmp	r3, #0
 800defe:	d07f      	beq.n	800e000 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800df00:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df04:	2b00      	cmp	r3, #0
 800df06:	d017      	beq.n	800df38 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800df08:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df0c:	2b04      	cmp	r3, #4
 800df0e:	d10e      	bne.n	800df2e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800df10:	f7fd fe54 	bl	800bbbc <enq_lock>
 800df14:	4603      	mov	r3, r0
 800df16:	2b00      	cmp	r3, #0
 800df18:	d006      	beq.n	800df28 <f_open+0xc8>
 800df1a:	f107 0318 	add.w	r3, r7, #24
 800df1e:	4618      	mov	r0, r3
 800df20:	f7ff f838 	bl	800cf94 <dir_register>
 800df24:	4603      	mov	r3, r0
 800df26:	e000      	b.n	800df2a <f_open+0xca>
 800df28:	2312      	movs	r3, #18
 800df2a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800df2e:	79fb      	ldrb	r3, [r7, #7]
 800df30:	f043 0308 	orr.w	r3, r3, #8
 800df34:	71fb      	strb	r3, [r7, #7]
 800df36:	e010      	b.n	800df5a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800df38:	7fbb      	ldrb	r3, [r7, #30]
 800df3a:	f003 0311 	and.w	r3, r3, #17
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d003      	beq.n	800df4a <f_open+0xea>
					res = FR_DENIED;
 800df42:	2307      	movs	r3, #7
 800df44:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800df48:	e007      	b.n	800df5a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800df4a:	79fb      	ldrb	r3, [r7, #7]
 800df4c:	f003 0304 	and.w	r3, r3, #4
 800df50:	2b00      	cmp	r3, #0
 800df52:	d002      	beq.n	800df5a <f_open+0xfa>
 800df54:	2308      	movs	r3, #8
 800df56:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800df5a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d168      	bne.n	800e034 <f_open+0x1d4>
 800df62:	79fb      	ldrb	r3, [r7, #7]
 800df64:	f003 0308 	and.w	r3, r3, #8
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d063      	beq.n	800e034 <f_open+0x1d4>
				dw = GET_FATTIME();
 800df6c:	f7fa fb1e 	bl	80085ac <get_fattime>
 800df70:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800df72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df74:	330e      	adds	r3, #14
 800df76:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800df78:	4618      	mov	r0, r3
 800df7a:	f7fd fd19 	bl	800b9b0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800df7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df80:	3316      	adds	r3, #22
 800df82:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800df84:	4618      	mov	r0, r3
 800df86:	f7fd fd13 	bl	800b9b0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800df8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df8c:	330b      	adds	r3, #11
 800df8e:	2220      	movs	r2, #32
 800df90:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800df92:	697b      	ldr	r3, [r7, #20]
 800df94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800df96:	4611      	mov	r1, r2
 800df98:	4618      	mov	r0, r3
 800df9a:	f7fe fc6a 	bl	800c872 <ld_clust>
 800df9e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800dfa0:	697b      	ldr	r3, [r7, #20]
 800dfa2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f7fe fc82 	bl	800c8b0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800dfac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfae:	331c      	adds	r3, #28
 800dfb0:	2100      	movs	r1, #0
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	f7fd fcfc 	bl	800b9b0 <st_dword>
					fs->wflag = 1;
 800dfb8:	697b      	ldr	r3, [r7, #20]
 800dfba:	2201      	movs	r2, #1
 800dfbc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800dfbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d037      	beq.n	800e034 <f_open+0x1d4>
						dw = fs->winsect;
 800dfc4:	697b      	ldr	r3, [r7, #20]
 800dfc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfc8:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800dfca:	f107 0318 	add.w	r3, r7, #24
 800dfce:	2200      	movs	r2, #0
 800dfd0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	f7fe f995 	bl	800c302 <remove_chain>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800dfde:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d126      	bne.n	800e034 <f_open+0x1d4>
							res = move_window(fs, dw);
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dfea:	4618      	mov	r0, r3
 800dfec:	f7fd ff3a 	bl	800be64 <move_window>
 800dff0:	4603      	mov	r3, r0
 800dff2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800dff6:	697b      	ldr	r3, [r7, #20]
 800dff8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dffa:	3a01      	subs	r2, #1
 800dffc:	611a      	str	r2, [r3, #16]
 800dffe:	e019      	b.n	800e034 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e000:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e004:	2b00      	cmp	r3, #0
 800e006:	d115      	bne.n	800e034 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e008:	7fbb      	ldrb	r3, [r7, #30]
 800e00a:	f003 0310 	and.w	r3, r3, #16
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d003      	beq.n	800e01a <f_open+0x1ba>
					res = FR_NO_FILE;
 800e012:	2304      	movs	r3, #4
 800e014:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e018:	e00c      	b.n	800e034 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e01a:	79fb      	ldrb	r3, [r7, #7]
 800e01c:	f003 0302 	and.w	r3, r3, #2
 800e020:	2b00      	cmp	r3, #0
 800e022:	d007      	beq.n	800e034 <f_open+0x1d4>
 800e024:	7fbb      	ldrb	r3, [r7, #30]
 800e026:	f003 0301 	and.w	r3, r3, #1
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d002      	beq.n	800e034 <f_open+0x1d4>
						res = FR_DENIED;
 800e02e:	2307      	movs	r3, #7
 800e030:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e034:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d128      	bne.n	800e08e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e03c:	79fb      	ldrb	r3, [r7, #7]
 800e03e:	f003 0308 	and.w	r3, r3, #8
 800e042:	2b00      	cmp	r3, #0
 800e044:	d003      	beq.n	800e04e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e046:	79fb      	ldrb	r3, [r7, #7]
 800e048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e04c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e04e:	697b      	ldr	r3, [r7, #20]
 800e050:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e056:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e05c:	79fb      	ldrb	r3, [r7, #7]
 800e05e:	f023 0301 	bic.w	r3, r3, #1
 800e062:	2b00      	cmp	r3, #0
 800e064:	bf14      	ite	ne
 800e066:	2301      	movne	r3, #1
 800e068:	2300      	moveq	r3, #0
 800e06a:	b2db      	uxtb	r3, r3
 800e06c:	461a      	mov	r2, r3
 800e06e:	f107 0318 	add.w	r3, r7, #24
 800e072:	4611      	mov	r1, r2
 800e074:	4618      	mov	r0, r3
 800e076:	f7fd fdc3 	bl	800bc00 <inc_lock>
 800e07a:	4602      	mov	r2, r0
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	691b      	ldr	r3, [r3, #16]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d102      	bne.n	800e08e <f_open+0x22e>
 800e088:	2302      	movs	r3, #2
 800e08a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e08e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e092:	2b00      	cmp	r3, #0
 800e094:	f040 8095 	bne.w	800e1c2 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e098:	697b      	ldr	r3, [r7, #20]
 800e09a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e09c:	4611      	mov	r1, r2
 800e09e:	4618      	mov	r0, r3
 800e0a0:	f7fe fbe7 	bl	800c872 <ld_clust>
 800e0a4:	4602      	mov	r2, r0
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e0aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0ac:	331c      	adds	r3, #28
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	f7fd fc40 	bl	800b934 <ld_dword>
 800e0b4:	4602      	mov	r2, r0
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	2200      	movs	r2, #0
 800e0be:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e0c0:	697a      	ldr	r2, [r7, #20]
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e0c6:	697b      	ldr	r3, [r7, #20]
 800e0c8:	88da      	ldrh	r2, [r3, #6]
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	79fa      	ldrb	r2, [r7, #7]
 800e0d2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	2200      	movs	r2, #0
 800e0de:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	3330      	adds	r3, #48	; 0x30
 800e0ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e0ee:	2100      	movs	r1, #0
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f7fd fcaa 	bl	800ba4a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e0f6:	79fb      	ldrb	r3, [r7, #7]
 800e0f8:	f003 0320 	and.w	r3, r3, #32
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d060      	beq.n	800e1c2 <f_open+0x362>
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	68db      	ldr	r3, [r3, #12]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d05c      	beq.n	800e1c2 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	68da      	ldr	r2, [r3, #12]
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e110:	697b      	ldr	r3, [r7, #20]
 800e112:	895b      	ldrh	r3, [r3, #10]
 800e114:	025b      	lsls	r3, r3, #9
 800e116:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	689b      	ldr	r3, [r3, #8]
 800e11c:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	68db      	ldr	r3, [r3, #12]
 800e122:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e124:	e016      	b.n	800e154 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e12a:	4618      	mov	r0, r3
 800e12c:	f7fd ff55 	bl	800bfda <get_fat>
 800e130:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e132:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e134:	2b01      	cmp	r3, #1
 800e136:	d802      	bhi.n	800e13e <f_open+0x2de>
 800e138:	2302      	movs	r3, #2
 800e13a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e13e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e140:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e144:	d102      	bne.n	800e14c <f_open+0x2ec>
 800e146:	2301      	movs	r3, #1
 800e148:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e14c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e14e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e150:	1ad3      	subs	r3, r2, r3
 800e152:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e154:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d103      	bne.n	800e164 <f_open+0x304>
 800e15c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e15e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e160:	429a      	cmp	r2, r3
 800e162:	d8e0      	bhi.n	800e126 <f_open+0x2c6>
				}
				fp->clust = clst;
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e168:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e16a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d127      	bne.n	800e1c2 <f_open+0x362>
 800e172:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e174:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d022      	beq.n	800e1c2 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e180:	4618      	mov	r0, r3
 800e182:	f7fd ff0b 	bl	800bf9c <clust2sect>
 800e186:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e188:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d103      	bne.n	800e196 <f_open+0x336>
						res = FR_INT_ERR;
 800e18e:	2302      	movs	r3, #2
 800e190:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e194:	e015      	b.n	800e1c2 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e196:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e198:	0a5a      	lsrs	r2, r3, #9
 800e19a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e19c:	441a      	add	r2, r3
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e1a2:	697b      	ldr	r3, [r7, #20]
 800e1a4:	7858      	ldrb	r0, [r3, #1]
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	6a1a      	ldr	r2, [r3, #32]
 800e1b0:	2301      	movs	r3, #1
 800e1b2:	f7fd fb49 	bl	800b848 <disk_read>
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d002      	beq.n	800e1c2 <f_open+0x362>
 800e1bc:	2301      	movs	r3, #1
 800e1be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e1c2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d002      	beq.n	800e1d0 <f_open+0x370>
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e1d0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	3768      	adds	r7, #104	; 0x68
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}

0800e1dc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b08e      	sub	sp, #56	; 0x38
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	60f8      	str	r0, [r7, #12]
 800e1e4:	60b9      	str	r1, [r7, #8]
 800e1e6:	607a      	str	r2, [r7, #4]
 800e1e8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e1ea:	68bb      	ldr	r3, [r7, #8]
 800e1ec:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	f107 0214 	add.w	r2, r7, #20
 800e1fa:	4611      	mov	r1, r2
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	f7ff fdb3 	bl	800dd68 <validate>
 800e202:	4603      	mov	r3, r0
 800e204:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e208:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d107      	bne.n	800e220 <f_read+0x44>
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	7d5b      	ldrb	r3, [r3, #21]
 800e214:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e218:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d002      	beq.n	800e226 <f_read+0x4a>
 800e220:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e224:	e115      	b.n	800e452 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	7d1b      	ldrb	r3, [r3, #20]
 800e22a:	f003 0301 	and.w	r3, r3, #1
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d101      	bne.n	800e236 <f_read+0x5a>
 800e232:	2307      	movs	r3, #7
 800e234:	e10d      	b.n	800e452 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	68da      	ldr	r2, [r3, #12]
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	699b      	ldr	r3, [r3, #24]
 800e23e:	1ad3      	subs	r3, r2, r3
 800e240:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e242:	687a      	ldr	r2, [r7, #4]
 800e244:	6a3b      	ldr	r3, [r7, #32]
 800e246:	429a      	cmp	r2, r3
 800e248:	f240 80fe 	bls.w	800e448 <f_read+0x26c>
 800e24c:	6a3b      	ldr	r3, [r7, #32]
 800e24e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e250:	e0fa      	b.n	800e448 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	699b      	ldr	r3, [r3, #24]
 800e256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	f040 80c6 	bne.w	800e3ec <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	699b      	ldr	r3, [r3, #24]
 800e264:	0a5b      	lsrs	r3, r3, #9
 800e266:	697a      	ldr	r2, [r7, #20]
 800e268:	8952      	ldrh	r2, [r2, #10]
 800e26a:	3a01      	subs	r2, #1
 800e26c:	4013      	ands	r3, r2
 800e26e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e270:	69fb      	ldr	r3, [r7, #28]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d12f      	bne.n	800e2d6 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	699b      	ldr	r3, [r3, #24]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d103      	bne.n	800e286 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	689b      	ldr	r3, [r3, #8]
 800e282:	633b      	str	r3, [r7, #48]	; 0x30
 800e284:	e013      	b.n	800e2ae <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d007      	beq.n	800e29e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	699b      	ldr	r3, [r3, #24]
 800e292:	4619      	mov	r1, r3
 800e294:	68f8      	ldr	r0, [r7, #12]
 800e296:	f7fe f931 	bl	800c4fc <clmt_clust>
 800e29a:	6338      	str	r0, [r7, #48]	; 0x30
 800e29c:	e007      	b.n	800e2ae <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e29e:	68fa      	ldr	r2, [r7, #12]
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	69db      	ldr	r3, [r3, #28]
 800e2a4:	4619      	mov	r1, r3
 800e2a6:	4610      	mov	r0, r2
 800e2a8:	f7fd fe97 	bl	800bfda <get_fat>
 800e2ac:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2b0:	2b01      	cmp	r3, #1
 800e2b2:	d804      	bhi.n	800e2be <f_read+0xe2>
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	2202      	movs	r2, #2
 800e2b8:	755a      	strb	r2, [r3, #21]
 800e2ba:	2302      	movs	r3, #2
 800e2bc:	e0c9      	b.n	800e452 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e2be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2c4:	d104      	bne.n	800e2d0 <f_read+0xf4>
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	2201      	movs	r2, #1
 800e2ca:	755a      	strb	r2, [r3, #21]
 800e2cc:	2301      	movs	r3, #1
 800e2ce:	e0c0      	b.n	800e452 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e2d4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e2d6:	697a      	ldr	r2, [r7, #20]
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	69db      	ldr	r3, [r3, #28]
 800e2dc:	4619      	mov	r1, r3
 800e2de:	4610      	mov	r0, r2
 800e2e0:	f7fd fe5c 	bl	800bf9c <clust2sect>
 800e2e4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e2e6:	69bb      	ldr	r3, [r7, #24]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d104      	bne.n	800e2f6 <f_read+0x11a>
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	2202      	movs	r2, #2
 800e2f0:	755a      	strb	r2, [r3, #21]
 800e2f2:	2302      	movs	r3, #2
 800e2f4:	e0ad      	b.n	800e452 <f_read+0x276>
			sect += csect;
 800e2f6:	69ba      	ldr	r2, [r7, #24]
 800e2f8:	69fb      	ldr	r3, [r7, #28]
 800e2fa:	4413      	add	r3, r2
 800e2fc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	0a5b      	lsrs	r3, r3, #9
 800e302:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e306:	2b00      	cmp	r3, #0
 800e308:	d039      	beq.n	800e37e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e30a:	69fa      	ldr	r2, [r7, #28]
 800e30c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e30e:	4413      	add	r3, r2
 800e310:	697a      	ldr	r2, [r7, #20]
 800e312:	8952      	ldrh	r2, [r2, #10]
 800e314:	4293      	cmp	r3, r2
 800e316:	d905      	bls.n	800e324 <f_read+0x148>
					cc = fs->csize - csect;
 800e318:	697b      	ldr	r3, [r7, #20]
 800e31a:	895b      	ldrh	r3, [r3, #10]
 800e31c:	461a      	mov	r2, r3
 800e31e:	69fb      	ldr	r3, [r7, #28]
 800e320:	1ad3      	subs	r3, r2, r3
 800e322:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e324:	697b      	ldr	r3, [r7, #20]
 800e326:	7858      	ldrb	r0, [r3, #1]
 800e328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e32a:	69ba      	ldr	r2, [r7, #24]
 800e32c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e32e:	f7fd fa8b 	bl	800b848 <disk_read>
 800e332:	4603      	mov	r3, r0
 800e334:	2b00      	cmp	r3, #0
 800e336:	d004      	beq.n	800e342 <f_read+0x166>
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	2201      	movs	r2, #1
 800e33c:	755a      	strb	r2, [r3, #21]
 800e33e:	2301      	movs	r3, #1
 800e340:	e087      	b.n	800e452 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	7d1b      	ldrb	r3, [r3, #20]
 800e346:	b25b      	sxtb	r3, r3
 800e348:	2b00      	cmp	r3, #0
 800e34a:	da14      	bge.n	800e376 <f_read+0x19a>
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	6a1a      	ldr	r2, [r3, #32]
 800e350:	69bb      	ldr	r3, [r7, #24]
 800e352:	1ad3      	subs	r3, r2, r3
 800e354:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e356:	429a      	cmp	r2, r3
 800e358:	d90d      	bls.n	800e376 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	6a1a      	ldr	r2, [r3, #32]
 800e35e:	69bb      	ldr	r3, [r7, #24]
 800e360:	1ad3      	subs	r3, r2, r3
 800e362:	025b      	lsls	r3, r3, #9
 800e364:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e366:	18d0      	adds	r0, r2, r3
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	3330      	adds	r3, #48	; 0x30
 800e36c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e370:	4619      	mov	r1, r3
 800e372:	f7fd fb49 	bl	800ba08 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e378:	025b      	lsls	r3, r3, #9
 800e37a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800e37c:	e050      	b.n	800e420 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	6a1b      	ldr	r3, [r3, #32]
 800e382:	69ba      	ldr	r2, [r7, #24]
 800e384:	429a      	cmp	r2, r3
 800e386:	d02e      	beq.n	800e3e6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	7d1b      	ldrb	r3, [r3, #20]
 800e38c:	b25b      	sxtb	r3, r3
 800e38e:	2b00      	cmp	r3, #0
 800e390:	da18      	bge.n	800e3c4 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e392:	697b      	ldr	r3, [r7, #20]
 800e394:	7858      	ldrb	r0, [r3, #1]
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	6a1a      	ldr	r2, [r3, #32]
 800e3a0:	2301      	movs	r3, #1
 800e3a2:	f7fd fa71 	bl	800b888 <disk_write>
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d004      	beq.n	800e3b6 <f_read+0x1da>
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	2201      	movs	r2, #1
 800e3b0:	755a      	strb	r2, [r3, #21]
 800e3b2:	2301      	movs	r3, #1
 800e3b4:	e04d      	b.n	800e452 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	7d1b      	ldrb	r3, [r3, #20]
 800e3ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e3be:	b2da      	uxtb	r2, r3
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e3c4:	697b      	ldr	r3, [r7, #20]
 800e3c6:	7858      	ldrb	r0, [r3, #1]
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e3ce:	2301      	movs	r3, #1
 800e3d0:	69ba      	ldr	r2, [r7, #24]
 800e3d2:	f7fd fa39 	bl	800b848 <disk_read>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d004      	beq.n	800e3e6 <f_read+0x20a>
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	2201      	movs	r2, #1
 800e3e0:	755a      	strb	r2, [r3, #21]
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	e035      	b.n	800e452 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	69ba      	ldr	r2, [r7, #24]
 800e3ea:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	699b      	ldr	r3, [r3, #24]
 800e3f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e3f4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800e3f8:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e3fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	429a      	cmp	r2, r3
 800e400:	d901      	bls.n	800e406 <f_read+0x22a>
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	699b      	ldr	r3, [r3, #24]
 800e410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e414:	4413      	add	r3, r2
 800e416:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e418:	4619      	mov	r1, r3
 800e41a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e41c:	f7fd faf4 	bl	800ba08 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e424:	4413      	add	r3, r2
 800e426:	627b      	str	r3, [r7, #36]	; 0x24
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	699a      	ldr	r2, [r3, #24]
 800e42c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e42e:	441a      	add	r2, r3
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	619a      	str	r2, [r3, #24]
 800e434:	683b      	ldr	r3, [r7, #0]
 800e436:	681a      	ldr	r2, [r3, #0]
 800e438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e43a:	441a      	add	r2, r3
 800e43c:	683b      	ldr	r3, [r7, #0]
 800e43e:	601a      	str	r2, [r3, #0]
 800e440:	687a      	ldr	r2, [r7, #4]
 800e442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e444:	1ad3      	subs	r3, r2, r3
 800e446:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	f47f af01 	bne.w	800e252 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e450:	2300      	movs	r3, #0
}
 800e452:	4618      	mov	r0, r3
 800e454:	3738      	adds	r7, #56	; 0x38
 800e456:	46bd      	mov	sp, r7
 800e458:	bd80      	pop	{r7, pc}

0800e45a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e45a:	b580      	push	{r7, lr}
 800e45c:	b086      	sub	sp, #24
 800e45e:	af00      	add	r7, sp, #0
 800e460:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f107 0208 	add.w	r2, r7, #8
 800e468:	4611      	mov	r1, r2
 800e46a:	4618      	mov	r0, r3
 800e46c:	f7ff fc7c 	bl	800dd68 <validate>
 800e470:	4603      	mov	r3, r0
 800e472:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e474:	7dfb      	ldrb	r3, [r7, #23]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d168      	bne.n	800e54c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	7d1b      	ldrb	r3, [r3, #20]
 800e47e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e482:	2b00      	cmp	r3, #0
 800e484:	d062      	beq.n	800e54c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	7d1b      	ldrb	r3, [r3, #20]
 800e48a:	b25b      	sxtb	r3, r3
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	da15      	bge.n	800e4bc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e490:	68bb      	ldr	r3, [r7, #8]
 800e492:	7858      	ldrb	r0, [r3, #1]
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	6a1a      	ldr	r2, [r3, #32]
 800e49e:	2301      	movs	r3, #1
 800e4a0:	f7fd f9f2 	bl	800b888 <disk_write>
 800e4a4:	4603      	mov	r3, r0
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d001      	beq.n	800e4ae <f_sync+0x54>
 800e4aa:	2301      	movs	r3, #1
 800e4ac:	e04f      	b.n	800e54e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	7d1b      	ldrb	r3, [r3, #20]
 800e4b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e4b6:	b2da      	uxtb	r2, r3
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e4bc:	f7fa f876 	bl	80085ac <get_fattime>
 800e4c0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e4c2:	68ba      	ldr	r2, [r7, #8]
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4c8:	4619      	mov	r1, r3
 800e4ca:	4610      	mov	r0, r2
 800e4cc:	f7fd fcca 	bl	800be64 <move_window>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e4d4:	7dfb      	ldrb	r3, [r7, #23]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d138      	bne.n	800e54c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e4de:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	330b      	adds	r3, #11
 800e4e4:	781a      	ldrb	r2, [r3, #0]
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	330b      	adds	r3, #11
 800e4ea:	f042 0220 	orr.w	r2, r2, #32
 800e4ee:	b2d2      	uxtb	r2, r2
 800e4f0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6818      	ldr	r0, [r3, #0]
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	689b      	ldr	r3, [r3, #8]
 800e4fa:	461a      	mov	r2, r3
 800e4fc:	68f9      	ldr	r1, [r7, #12]
 800e4fe:	f7fe f9d7 	bl	800c8b0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	f103 021c 	add.w	r2, r3, #28
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	68db      	ldr	r3, [r3, #12]
 800e50c:	4619      	mov	r1, r3
 800e50e:	4610      	mov	r0, r2
 800e510:	f7fd fa4e 	bl	800b9b0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	3316      	adds	r3, #22
 800e518:	6939      	ldr	r1, [r7, #16]
 800e51a:	4618      	mov	r0, r3
 800e51c:	f7fd fa48 	bl	800b9b0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	3312      	adds	r3, #18
 800e524:	2100      	movs	r1, #0
 800e526:	4618      	mov	r0, r3
 800e528:	f7fd fa27 	bl	800b97a <st_word>
					fs->wflag = 1;
 800e52c:	68bb      	ldr	r3, [r7, #8]
 800e52e:	2201      	movs	r2, #1
 800e530:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	4618      	mov	r0, r3
 800e536:	f7fd fcc3 	bl	800bec0 <sync_fs>
 800e53a:	4603      	mov	r3, r0
 800e53c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	7d1b      	ldrb	r3, [r3, #20]
 800e542:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e546:	b2da      	uxtb	r2, r3
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e54c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e54e:	4618      	mov	r0, r3
 800e550:	3718      	adds	r7, #24
 800e552:	46bd      	mov	sp, r7
 800e554:	bd80      	pop	{r7, pc}

0800e556 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e556:	b580      	push	{r7, lr}
 800e558:	b084      	sub	sp, #16
 800e55a:	af00      	add	r7, sp, #0
 800e55c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e55e:	6878      	ldr	r0, [r7, #4]
 800e560:	f7ff ff7b 	bl	800e45a <f_sync>
 800e564:	4603      	mov	r3, r0
 800e566:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e568:	7bfb      	ldrb	r3, [r7, #15]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d118      	bne.n	800e5a0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	f107 0208 	add.w	r2, r7, #8
 800e574:	4611      	mov	r1, r2
 800e576:	4618      	mov	r0, r3
 800e578:	f7ff fbf6 	bl	800dd68 <validate>
 800e57c:	4603      	mov	r3, r0
 800e57e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e580:	7bfb      	ldrb	r3, [r7, #15]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d10c      	bne.n	800e5a0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	691b      	ldr	r3, [r3, #16]
 800e58a:	4618      	mov	r0, r3
 800e58c:	f7fd fbc6 	bl	800bd1c <dec_lock>
 800e590:	4603      	mov	r3, r0
 800e592:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e594:	7bfb      	ldrb	r3, [r7, #15]
 800e596:	2b00      	cmp	r3, #0
 800e598:	d102      	bne.n	800e5a0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	2200      	movs	r2, #0
 800e59e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e5a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	3710      	adds	r7, #16
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	bd80      	pop	{r7, pc}

0800e5aa <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e5aa:	b580      	push	{r7, lr}
 800e5ac:	b090      	sub	sp, #64	; 0x40
 800e5ae:	af00      	add	r7, sp, #0
 800e5b0:	6078      	str	r0, [r7, #4]
 800e5b2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f107 0208 	add.w	r2, r7, #8
 800e5ba:	4611      	mov	r1, r2
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f7ff fbd3 	bl	800dd68 <validate>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e5c8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d103      	bne.n	800e5d8 <f_lseek+0x2e>
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	7d5b      	ldrb	r3, [r3, #21]
 800e5d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e5d8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d002      	beq.n	800e5e6 <f_lseek+0x3c>
 800e5e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e5e4:	e1e6      	b.n	800e9b4 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	f000 80d1 	beq.w	800e792 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5f6:	d15a      	bne.n	800e6ae <f_lseek+0x104>
			tbl = fp->cltbl;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5fc:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e5fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e600:	1d1a      	adds	r2, r3, #4
 800e602:	627a      	str	r2, [r7, #36]	; 0x24
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	617b      	str	r3, [r7, #20]
 800e608:	2302      	movs	r3, #2
 800e60a:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	689b      	ldr	r3, [r3, #8]
 800e610:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800e612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e614:	2b00      	cmp	r3, #0
 800e616:	d03a      	beq.n	800e68e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e61a:	613b      	str	r3, [r7, #16]
 800e61c:	2300      	movs	r3, #0
 800e61e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e622:	3302      	adds	r3, #2
 800e624:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800e626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e628:	60fb      	str	r3, [r7, #12]
 800e62a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e62c:	3301      	adds	r3, #1
 800e62e:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e634:	4618      	mov	r0, r3
 800e636:	f7fd fcd0 	bl	800bfda <get_fat>
 800e63a:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e63e:	2b01      	cmp	r3, #1
 800e640:	d804      	bhi.n	800e64c <f_lseek+0xa2>
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2202      	movs	r2, #2
 800e646:	755a      	strb	r2, [r3, #21]
 800e648:	2302      	movs	r3, #2
 800e64a:	e1b3      	b.n	800e9b4 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e64c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e64e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e652:	d104      	bne.n	800e65e <f_lseek+0xb4>
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	2201      	movs	r2, #1
 800e658:	755a      	strb	r2, [r3, #21]
 800e65a:	2301      	movs	r3, #1
 800e65c:	e1aa      	b.n	800e9b4 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	3301      	adds	r3, #1
 800e662:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e664:	429a      	cmp	r2, r3
 800e666:	d0de      	beq.n	800e626 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e668:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e66a:	697b      	ldr	r3, [r7, #20]
 800e66c:	429a      	cmp	r2, r3
 800e66e:	d809      	bhi.n	800e684 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800e670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e672:	1d1a      	adds	r2, r3, #4
 800e674:	627a      	str	r2, [r7, #36]	; 0x24
 800e676:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e678:	601a      	str	r2, [r3, #0]
 800e67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e67c:	1d1a      	adds	r2, r3, #4
 800e67e:	627a      	str	r2, [r7, #36]	; 0x24
 800e680:	693a      	ldr	r2, [r7, #16]
 800e682:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e684:	68bb      	ldr	r3, [r7, #8]
 800e686:	699b      	ldr	r3, [r3, #24]
 800e688:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e68a:	429a      	cmp	r2, r3
 800e68c:	d3c4      	bcc.n	800e618 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e692:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e694:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800e696:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e698:	697b      	ldr	r3, [r7, #20]
 800e69a:	429a      	cmp	r2, r3
 800e69c:	d803      	bhi.n	800e6a6 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800e69e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	601a      	str	r2, [r3, #0]
 800e6a4:	e184      	b.n	800e9b0 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e6a6:	2311      	movs	r3, #17
 800e6a8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800e6ac:	e180      	b.n	800e9b0 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	68db      	ldr	r3, [r3, #12]
 800e6b2:	683a      	ldr	r2, [r7, #0]
 800e6b4:	429a      	cmp	r2, r3
 800e6b6:	d902      	bls.n	800e6be <f_lseek+0x114>
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	68db      	ldr	r3, [r3, #12]
 800e6bc:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	683a      	ldr	r2, [r7, #0]
 800e6c2:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800e6c4:	683b      	ldr	r3, [r7, #0]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	f000 8172 	beq.w	800e9b0 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	3b01      	subs	r3, #1
 800e6d0:	4619      	mov	r1, r3
 800e6d2:	6878      	ldr	r0, [r7, #4]
 800e6d4:	f7fd ff12 	bl	800c4fc <clmt_clust>
 800e6d8:	4602      	mov	r2, r0
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800e6de:	68ba      	ldr	r2, [r7, #8]
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	69db      	ldr	r3, [r3, #28]
 800e6e4:	4619      	mov	r1, r3
 800e6e6:	4610      	mov	r0, r2
 800e6e8:	f7fd fc58 	bl	800bf9c <clust2sect>
 800e6ec:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e6ee:	69bb      	ldr	r3, [r7, #24]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d104      	bne.n	800e6fe <f_lseek+0x154>
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	2202      	movs	r2, #2
 800e6f8:	755a      	strb	r2, [r3, #21]
 800e6fa:	2302      	movs	r3, #2
 800e6fc:	e15a      	b.n	800e9b4 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e6fe:	683b      	ldr	r3, [r7, #0]
 800e700:	3b01      	subs	r3, #1
 800e702:	0a5b      	lsrs	r3, r3, #9
 800e704:	68ba      	ldr	r2, [r7, #8]
 800e706:	8952      	ldrh	r2, [r2, #10]
 800e708:	3a01      	subs	r2, #1
 800e70a:	4013      	ands	r3, r2
 800e70c:	69ba      	ldr	r2, [r7, #24]
 800e70e:	4413      	add	r3, r2
 800e710:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	699b      	ldr	r3, [r3, #24]
 800e716:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	f000 8148 	beq.w	800e9b0 <f_lseek+0x406>
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	6a1b      	ldr	r3, [r3, #32]
 800e724:	69ba      	ldr	r2, [r7, #24]
 800e726:	429a      	cmp	r2, r3
 800e728:	f000 8142 	beq.w	800e9b0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	7d1b      	ldrb	r3, [r3, #20]
 800e730:	b25b      	sxtb	r3, r3
 800e732:	2b00      	cmp	r3, #0
 800e734:	da18      	bge.n	800e768 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e736:	68bb      	ldr	r3, [r7, #8]
 800e738:	7858      	ldrb	r0, [r3, #1]
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	6a1a      	ldr	r2, [r3, #32]
 800e744:	2301      	movs	r3, #1
 800e746:	f7fd f89f 	bl	800b888 <disk_write>
 800e74a:	4603      	mov	r3, r0
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d004      	beq.n	800e75a <f_lseek+0x1b0>
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	2201      	movs	r2, #1
 800e754:	755a      	strb	r2, [r3, #21]
 800e756:	2301      	movs	r3, #1
 800e758:	e12c      	b.n	800e9b4 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	7d1b      	ldrb	r3, [r3, #20]
 800e75e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e762:	b2da      	uxtb	r2, r3
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	7858      	ldrb	r0, [r3, #1]
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e772:	2301      	movs	r3, #1
 800e774:	69ba      	ldr	r2, [r7, #24]
 800e776:	f7fd f867 	bl	800b848 <disk_read>
 800e77a:	4603      	mov	r3, r0
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d004      	beq.n	800e78a <f_lseek+0x1e0>
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2201      	movs	r2, #1
 800e784:	755a      	strb	r2, [r3, #21]
 800e786:	2301      	movs	r3, #1
 800e788:	e114      	b.n	800e9b4 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	69ba      	ldr	r2, [r7, #24]
 800e78e:	621a      	str	r2, [r3, #32]
 800e790:	e10e      	b.n	800e9b0 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	68db      	ldr	r3, [r3, #12]
 800e796:	683a      	ldr	r2, [r7, #0]
 800e798:	429a      	cmp	r2, r3
 800e79a:	d908      	bls.n	800e7ae <f_lseek+0x204>
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	7d1b      	ldrb	r3, [r3, #20]
 800e7a0:	f003 0302 	and.w	r3, r3, #2
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d102      	bne.n	800e7ae <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	68db      	ldr	r3, [r3, #12]
 800e7ac:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	699b      	ldr	r3, [r3, #24]
 800e7b2:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	637b      	str	r3, [r7, #52]	; 0x34
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e7bc:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	f000 80a7 	beq.w	800e914 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800e7c6:	68bb      	ldr	r3, [r7, #8]
 800e7c8:	895b      	ldrh	r3, [r3, #10]
 800e7ca:	025b      	lsls	r3, r3, #9
 800e7cc:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800e7ce:	6a3b      	ldr	r3, [r7, #32]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d01b      	beq.n	800e80c <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800e7d4:	683b      	ldr	r3, [r7, #0]
 800e7d6:	1e5a      	subs	r2, r3, #1
 800e7d8:	69fb      	ldr	r3, [r7, #28]
 800e7da:	fbb2 f2f3 	udiv	r2, r2, r3
 800e7de:	6a3b      	ldr	r3, [r7, #32]
 800e7e0:	1e59      	subs	r1, r3, #1
 800e7e2:	69fb      	ldr	r3, [r7, #28]
 800e7e4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800e7e8:	429a      	cmp	r2, r3
 800e7ea:	d30f      	bcc.n	800e80c <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800e7ec:	6a3b      	ldr	r3, [r7, #32]
 800e7ee:	1e5a      	subs	r2, r3, #1
 800e7f0:	69fb      	ldr	r3, [r7, #28]
 800e7f2:	425b      	negs	r3, r3
 800e7f4:	401a      	ands	r2, r3
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	699b      	ldr	r3, [r3, #24]
 800e7fe:	683a      	ldr	r2, [r7, #0]
 800e800:	1ad3      	subs	r3, r2, r3
 800e802:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	69db      	ldr	r3, [r3, #28]
 800e808:	63bb      	str	r3, [r7, #56]	; 0x38
 800e80a:	e022      	b.n	800e852 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	689b      	ldr	r3, [r3, #8]
 800e810:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800e812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e814:	2b00      	cmp	r3, #0
 800e816:	d119      	bne.n	800e84c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	2100      	movs	r1, #0
 800e81c:	4618      	mov	r0, r3
 800e81e:	f7fd fdd5 	bl	800c3cc <create_chain>
 800e822:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e826:	2b01      	cmp	r3, #1
 800e828:	d104      	bne.n	800e834 <f_lseek+0x28a>
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	2202      	movs	r2, #2
 800e82e:	755a      	strb	r2, [r3, #21]
 800e830:	2302      	movs	r3, #2
 800e832:	e0bf      	b.n	800e9b4 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e83a:	d104      	bne.n	800e846 <f_lseek+0x29c>
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2201      	movs	r2, #1
 800e840:	755a      	strb	r2, [r3, #21]
 800e842:	2301      	movs	r3, #1
 800e844:	e0b6      	b.n	800e9b4 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e84a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e850:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800e852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e854:	2b00      	cmp	r3, #0
 800e856:	d05d      	beq.n	800e914 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800e858:	e03a      	b.n	800e8d0 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800e85a:	683a      	ldr	r2, [r7, #0]
 800e85c:	69fb      	ldr	r3, [r7, #28]
 800e85e:	1ad3      	subs	r3, r2, r3
 800e860:	603b      	str	r3, [r7, #0]
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	699a      	ldr	r2, [r3, #24]
 800e866:	69fb      	ldr	r3, [r7, #28]
 800e868:	441a      	add	r2, r3
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	7d1b      	ldrb	r3, [r3, #20]
 800e872:	f003 0302 	and.w	r3, r3, #2
 800e876:	2b00      	cmp	r3, #0
 800e878:	d00b      	beq.n	800e892 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e87e:	4618      	mov	r0, r3
 800e880:	f7fd fda4 	bl	800c3cc <create_chain>
 800e884:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d108      	bne.n	800e89e <f_lseek+0x2f4>
							ofs = 0; break;
 800e88c:	2300      	movs	r3, #0
 800e88e:	603b      	str	r3, [r7, #0]
 800e890:	e022      	b.n	800e8d8 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e896:	4618      	mov	r0, r3
 800e898:	f7fd fb9f 	bl	800bfda <get_fat>
 800e89c:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e89e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8a4:	d104      	bne.n	800e8b0 <f_lseek+0x306>
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	2201      	movs	r2, #1
 800e8aa:	755a      	strb	r2, [r3, #21]
 800e8ac:	2301      	movs	r3, #1
 800e8ae:	e081      	b.n	800e9b4 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e8b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8b2:	2b01      	cmp	r3, #1
 800e8b4:	d904      	bls.n	800e8c0 <f_lseek+0x316>
 800e8b6:	68bb      	ldr	r3, [r7, #8]
 800e8b8:	699b      	ldr	r3, [r3, #24]
 800e8ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e8bc:	429a      	cmp	r2, r3
 800e8be:	d304      	bcc.n	800e8ca <f_lseek+0x320>
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2202      	movs	r2, #2
 800e8c4:	755a      	strb	r2, [r3, #21]
 800e8c6:	2302      	movs	r3, #2
 800e8c8:	e074      	b.n	800e9b4 <f_lseek+0x40a>
					fp->clust = clst;
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e8ce:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800e8d0:	683a      	ldr	r2, [r7, #0]
 800e8d2:	69fb      	ldr	r3, [r7, #28]
 800e8d4:	429a      	cmp	r2, r3
 800e8d6:	d8c0      	bhi.n	800e85a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	699a      	ldr	r2, [r3, #24]
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	441a      	add	r2, r3
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d012      	beq.n	800e914 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e8ee:	68bb      	ldr	r3, [r7, #8]
 800e8f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	f7fd fb52 	bl	800bf9c <clust2sect>
 800e8f8:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e8fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d104      	bne.n	800e90a <f_lseek+0x360>
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	2202      	movs	r2, #2
 800e904:	755a      	strb	r2, [r3, #21]
 800e906:	2302      	movs	r3, #2
 800e908:	e054      	b.n	800e9b4 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800e90a:	683b      	ldr	r3, [r7, #0]
 800e90c:	0a5b      	lsrs	r3, r3, #9
 800e90e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e910:	4413      	add	r3, r2
 800e912:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	699a      	ldr	r2, [r3, #24]
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	68db      	ldr	r3, [r3, #12]
 800e91c:	429a      	cmp	r2, r3
 800e91e:	d90a      	bls.n	800e936 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	699a      	ldr	r2, [r3, #24]
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	7d1b      	ldrb	r3, [r3, #20]
 800e92c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e930:	b2da      	uxtb	r2, r3
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	699b      	ldr	r3, [r3, #24]
 800e93a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d036      	beq.n	800e9b0 <f_lseek+0x406>
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	6a1b      	ldr	r3, [r3, #32]
 800e946:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e948:	429a      	cmp	r2, r3
 800e94a:	d031      	beq.n	800e9b0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	7d1b      	ldrb	r3, [r3, #20]
 800e950:	b25b      	sxtb	r3, r3
 800e952:	2b00      	cmp	r3, #0
 800e954:	da18      	bge.n	800e988 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	7858      	ldrb	r0, [r3, #1]
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	6a1a      	ldr	r2, [r3, #32]
 800e964:	2301      	movs	r3, #1
 800e966:	f7fc ff8f 	bl	800b888 <disk_write>
 800e96a:	4603      	mov	r3, r0
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d004      	beq.n	800e97a <f_lseek+0x3d0>
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	2201      	movs	r2, #1
 800e974:	755a      	strb	r2, [r3, #21]
 800e976:	2301      	movs	r3, #1
 800e978:	e01c      	b.n	800e9b4 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	7d1b      	ldrb	r3, [r3, #20]
 800e97e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e982:	b2da      	uxtb	r2, r3
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e988:	68bb      	ldr	r3, [r7, #8]
 800e98a:	7858      	ldrb	r0, [r3, #1]
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e992:	2301      	movs	r3, #1
 800e994:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e996:	f7fc ff57 	bl	800b848 <disk_read>
 800e99a:	4603      	mov	r3, r0
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d004      	beq.n	800e9aa <f_lseek+0x400>
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	2201      	movs	r2, #1
 800e9a4:	755a      	strb	r2, [r3, #21]
 800e9a6:	2301      	movs	r3, #1
 800e9a8:	e004      	b.n	800e9b4 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e9ae:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800e9b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	3740      	adds	r7, #64	; 0x40
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	bd80      	pop	{r7, pc}

0800e9bc <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	b086      	sub	sp, #24
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	6078      	str	r0, [r7, #4]
 800e9c4:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d101      	bne.n	800e9d0 <f_opendir+0x14>
 800e9cc:	2309      	movs	r3, #9
 800e9ce:	e064      	b.n	800ea9a <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800e9d4:	f107 010c 	add.w	r1, r7, #12
 800e9d8:	463b      	mov	r3, r7
 800e9da:	2200      	movs	r2, #0
 800e9dc:	4618      	mov	r0, r3
 800e9de:	f7fe ff73 	bl	800d8c8 <find_volume>
 800e9e2:	4603      	mov	r3, r0
 800e9e4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e9e6:	7dfb      	ldrb	r3, [r7, #23]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d14f      	bne.n	800ea8c <f_opendir+0xd0>
		obj->fs = fs;
 800e9ec:	68fa      	ldr	r2, [r7, #12]
 800e9ee:	693b      	ldr	r3, [r7, #16]
 800e9f0:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800e9f2:	683b      	ldr	r3, [r7, #0]
 800e9f4:	4619      	mov	r1, r3
 800e9f6:	6878      	ldr	r0, [r7, #4]
 800e9f8:	f7fe fe5a 	bl	800d6b0 <follow_path>
 800e9fc:	4603      	mov	r3, r0
 800e9fe:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800ea00:	7dfb      	ldrb	r3, [r7, #23]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d13d      	bne.n	800ea82 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ea0c:	b25b      	sxtb	r3, r3
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	db12      	blt.n	800ea38 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800ea12:	693b      	ldr	r3, [r7, #16]
 800ea14:	799b      	ldrb	r3, [r3, #6]
 800ea16:	f003 0310 	and.w	r3, r3, #16
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d00a      	beq.n	800ea34 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800ea1e:	68fa      	ldr	r2, [r7, #12]
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	6a1b      	ldr	r3, [r3, #32]
 800ea24:	4619      	mov	r1, r3
 800ea26:	4610      	mov	r0, r2
 800ea28:	f7fd ff23 	bl	800c872 <ld_clust>
 800ea2c:	4602      	mov	r2, r0
 800ea2e:	693b      	ldr	r3, [r7, #16]
 800ea30:	609a      	str	r2, [r3, #8]
 800ea32:	e001      	b.n	800ea38 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800ea34:	2305      	movs	r3, #5
 800ea36:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800ea38:	7dfb      	ldrb	r3, [r7, #23]
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d121      	bne.n	800ea82 <f_opendir+0xc6>
				obj->id = fs->id;
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	88da      	ldrh	r2, [r3, #6]
 800ea42:	693b      	ldr	r3, [r7, #16]
 800ea44:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800ea46:	2100      	movs	r1, #0
 800ea48:	6878      	ldr	r0, [r7, #4]
 800ea4a:	f7fd fd8b 	bl	800c564 <dir_sdi>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800ea52:	7dfb      	ldrb	r3, [r7, #23]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d114      	bne.n	800ea82 <f_opendir+0xc6>
					if (obj->sclust) {
 800ea58:	693b      	ldr	r3, [r7, #16]
 800ea5a:	689b      	ldr	r3, [r3, #8]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d00d      	beq.n	800ea7c <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800ea60:	2100      	movs	r1, #0
 800ea62:	6878      	ldr	r0, [r7, #4]
 800ea64:	f7fd f8cc 	bl	800bc00 <inc_lock>
 800ea68:	4602      	mov	r2, r0
 800ea6a:	693b      	ldr	r3, [r7, #16]
 800ea6c:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800ea6e:	693b      	ldr	r3, [r7, #16]
 800ea70:	691b      	ldr	r3, [r3, #16]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d105      	bne.n	800ea82 <f_opendir+0xc6>
 800ea76:	2312      	movs	r3, #18
 800ea78:	75fb      	strb	r3, [r7, #23]
 800ea7a:	e002      	b.n	800ea82 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800ea7c:	693b      	ldr	r3, [r7, #16]
 800ea7e:	2200      	movs	r2, #0
 800ea80:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ea82:	7dfb      	ldrb	r3, [r7, #23]
 800ea84:	2b04      	cmp	r3, #4
 800ea86:	d101      	bne.n	800ea8c <f_opendir+0xd0>
 800ea88:	2305      	movs	r3, #5
 800ea8a:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800ea8c:	7dfb      	ldrb	r3, [r7, #23]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d002      	beq.n	800ea98 <f_opendir+0xdc>
 800ea92:	693b      	ldr	r3, [r7, #16]
 800ea94:	2200      	movs	r2, #0
 800ea96:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ea98:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	3718      	adds	r7, #24
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	bd80      	pop	{r7, pc}

0800eaa2 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800eaa2:	b580      	push	{r7, lr}
 800eaa4:	b084      	sub	sp, #16
 800eaa6:	af00      	add	r7, sp, #0
 800eaa8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	f107 0208 	add.w	r2, r7, #8
 800eab0:	4611      	mov	r1, r2
 800eab2:	4618      	mov	r0, r3
 800eab4:	f7ff f958 	bl	800dd68 <validate>
 800eab8:	4603      	mov	r3, r0
 800eaba:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800eabc:	7bfb      	ldrb	r3, [r7, #15]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d110      	bne.n	800eae4 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	691b      	ldr	r3, [r3, #16]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d006      	beq.n	800ead8 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	691b      	ldr	r3, [r3, #16]
 800eace:	4618      	mov	r0, r3
 800ead0:	f7fd f924 	bl	800bd1c <dec_lock>
 800ead4:	4603      	mov	r3, r0
 800ead6:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800ead8:	7bfb      	ldrb	r3, [r7, #15]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d102      	bne.n	800eae4 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2200      	movs	r2, #0
 800eae2:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800eae4:	7bfb      	ldrb	r3, [r7, #15]
}
 800eae6:	4618      	mov	r0, r3
 800eae8:	3710      	adds	r7, #16
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bd80      	pop	{r7, pc}

0800eaee <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800eaee:	b580      	push	{r7, lr}
 800eaf0:	b084      	sub	sp, #16
 800eaf2:	af00      	add	r7, sp, #0
 800eaf4:	6078      	str	r0, [r7, #4]
 800eaf6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	f107 0208 	add.w	r2, r7, #8
 800eafe:	4611      	mov	r1, r2
 800eb00:	4618      	mov	r0, r3
 800eb02:	f7ff f931 	bl	800dd68 <validate>
 800eb06:	4603      	mov	r3, r0
 800eb08:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800eb0a:	7bfb      	ldrb	r3, [r7, #15]
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d126      	bne.n	800eb5e <f_readdir+0x70>
		if (!fno) {
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d106      	bne.n	800eb24 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800eb16:	2100      	movs	r1, #0
 800eb18:	6878      	ldr	r0, [r7, #4]
 800eb1a:	f7fd fd23 	bl	800c564 <dir_sdi>
 800eb1e:	4603      	mov	r3, r0
 800eb20:	73fb      	strb	r3, [r7, #15]
 800eb22:	e01c      	b.n	800eb5e <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800eb24:	2100      	movs	r1, #0
 800eb26:	6878      	ldr	r0, [r7, #4]
 800eb28:	f7fe f8cd 	bl	800ccc6 <dir_read>
 800eb2c:	4603      	mov	r3, r0
 800eb2e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800eb30:	7bfb      	ldrb	r3, [r7, #15]
 800eb32:	2b04      	cmp	r3, #4
 800eb34:	d101      	bne.n	800eb3a <f_readdir+0x4c>
 800eb36:	2300      	movs	r3, #0
 800eb38:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800eb3a:	7bfb      	ldrb	r3, [r7, #15]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d10e      	bne.n	800eb5e <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800eb40:	6839      	ldr	r1, [r7, #0]
 800eb42:	6878      	ldr	r0, [r7, #4]
 800eb44:	f7fe fb1e 	bl	800d184 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800eb48:	2100      	movs	r1, #0
 800eb4a:	6878      	ldr	r0, [r7, #4]
 800eb4c:	f7fd fd85 	bl	800c65a <dir_next>
 800eb50:	4603      	mov	r3, r0
 800eb52:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800eb54:	7bfb      	ldrb	r3, [r7, #15]
 800eb56:	2b04      	cmp	r3, #4
 800eb58:	d101      	bne.n	800eb5e <f_readdir+0x70>
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800eb5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb60:	4618      	mov	r0, r3
 800eb62:	3710      	adds	r7, #16
 800eb64:	46bd      	mov	sp, r7
 800eb66:	bd80      	pop	{r7, pc}

0800eb68 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800eb68:	b480      	push	{r7}
 800eb6a:	b087      	sub	sp, #28
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	60f8      	str	r0, [r7, #12]
 800eb70:	60b9      	str	r1, [r7, #8]
 800eb72:	4613      	mov	r3, r2
 800eb74:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800eb76:	2301      	movs	r3, #1
 800eb78:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800eb7e:	4b1f      	ldr	r3, [pc, #124]	; (800ebfc <FATFS_LinkDriverEx+0x94>)
 800eb80:	7a5b      	ldrb	r3, [r3, #9]
 800eb82:	b2db      	uxtb	r3, r3
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d131      	bne.n	800ebec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800eb88:	4b1c      	ldr	r3, [pc, #112]	; (800ebfc <FATFS_LinkDriverEx+0x94>)
 800eb8a:	7a5b      	ldrb	r3, [r3, #9]
 800eb8c:	b2db      	uxtb	r3, r3
 800eb8e:	461a      	mov	r2, r3
 800eb90:	4b1a      	ldr	r3, [pc, #104]	; (800ebfc <FATFS_LinkDriverEx+0x94>)
 800eb92:	2100      	movs	r1, #0
 800eb94:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800eb96:	4b19      	ldr	r3, [pc, #100]	; (800ebfc <FATFS_LinkDriverEx+0x94>)
 800eb98:	7a5b      	ldrb	r3, [r3, #9]
 800eb9a:	b2db      	uxtb	r3, r3
 800eb9c:	4a17      	ldr	r2, [pc, #92]	; (800ebfc <FATFS_LinkDriverEx+0x94>)
 800eb9e:	009b      	lsls	r3, r3, #2
 800eba0:	4413      	add	r3, r2
 800eba2:	68fa      	ldr	r2, [r7, #12]
 800eba4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800eba6:	4b15      	ldr	r3, [pc, #84]	; (800ebfc <FATFS_LinkDriverEx+0x94>)
 800eba8:	7a5b      	ldrb	r3, [r3, #9]
 800ebaa:	b2db      	uxtb	r3, r3
 800ebac:	461a      	mov	r2, r3
 800ebae:	4b13      	ldr	r3, [pc, #76]	; (800ebfc <FATFS_LinkDriverEx+0x94>)
 800ebb0:	4413      	add	r3, r2
 800ebb2:	79fa      	ldrb	r2, [r7, #7]
 800ebb4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ebb6:	4b11      	ldr	r3, [pc, #68]	; (800ebfc <FATFS_LinkDriverEx+0x94>)
 800ebb8:	7a5b      	ldrb	r3, [r3, #9]
 800ebba:	b2db      	uxtb	r3, r3
 800ebbc:	1c5a      	adds	r2, r3, #1
 800ebbe:	b2d1      	uxtb	r1, r2
 800ebc0:	4a0e      	ldr	r2, [pc, #56]	; (800ebfc <FATFS_LinkDriverEx+0x94>)
 800ebc2:	7251      	strb	r1, [r2, #9]
 800ebc4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ebc6:	7dbb      	ldrb	r3, [r7, #22]
 800ebc8:	3330      	adds	r3, #48	; 0x30
 800ebca:	b2da      	uxtb	r2, r3
 800ebcc:	68bb      	ldr	r3, [r7, #8]
 800ebce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ebd0:	68bb      	ldr	r3, [r7, #8]
 800ebd2:	3301      	adds	r3, #1
 800ebd4:	223a      	movs	r2, #58	; 0x3a
 800ebd6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ebd8:	68bb      	ldr	r3, [r7, #8]
 800ebda:	3302      	adds	r3, #2
 800ebdc:	222f      	movs	r2, #47	; 0x2f
 800ebde:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ebe0:	68bb      	ldr	r3, [r7, #8]
 800ebe2:	3303      	adds	r3, #3
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ebe8:	2300      	movs	r3, #0
 800ebea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ebec:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebee:	4618      	mov	r0, r3
 800ebf0:	371c      	adds	r7, #28
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf8:	4770      	bx	lr
 800ebfa:	bf00      	nop
 800ebfc:	20001da0 	.word	0x20001da0

0800ec00 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b082      	sub	sp, #8
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
 800ec08:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	6839      	ldr	r1, [r7, #0]
 800ec0e:	6878      	ldr	r0, [r7, #4]
 800ec10:	f7ff ffaa 	bl	800eb68 <FATFS_LinkDriverEx>
 800ec14:	4603      	mov	r3, r0
}
 800ec16:	4618      	mov	r0, r3
 800ec18:	3708      	adds	r7, #8
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	bd80      	pop	{r7, pc}
	...

0800ec20 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800ec20:	b480      	push	{r7}
 800ec22:	b085      	sub	sp, #20
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	4603      	mov	r3, r0
 800ec28:	6039      	str	r1, [r7, #0]
 800ec2a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800ec2c:	88fb      	ldrh	r3, [r7, #6]
 800ec2e:	2b7f      	cmp	r3, #127	; 0x7f
 800ec30:	d802      	bhi.n	800ec38 <ff_convert+0x18>
		c = chr;
 800ec32:	88fb      	ldrh	r3, [r7, #6]
 800ec34:	81fb      	strh	r3, [r7, #14]
 800ec36:	e025      	b.n	800ec84 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d00b      	beq.n	800ec56 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800ec3e:	88fb      	ldrh	r3, [r7, #6]
 800ec40:	2bff      	cmp	r3, #255	; 0xff
 800ec42:	d805      	bhi.n	800ec50 <ff_convert+0x30>
 800ec44:	88fb      	ldrh	r3, [r7, #6]
 800ec46:	3b80      	subs	r3, #128	; 0x80
 800ec48:	4a12      	ldr	r2, [pc, #72]	; (800ec94 <ff_convert+0x74>)
 800ec4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec4e:	e000      	b.n	800ec52 <ff_convert+0x32>
 800ec50:	2300      	movs	r3, #0
 800ec52:	81fb      	strh	r3, [r7, #14]
 800ec54:	e016      	b.n	800ec84 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800ec56:	2300      	movs	r3, #0
 800ec58:	81fb      	strh	r3, [r7, #14]
 800ec5a:	e009      	b.n	800ec70 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800ec5c:	89fb      	ldrh	r3, [r7, #14]
 800ec5e:	4a0d      	ldr	r2, [pc, #52]	; (800ec94 <ff_convert+0x74>)
 800ec60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec64:	88fa      	ldrh	r2, [r7, #6]
 800ec66:	429a      	cmp	r2, r3
 800ec68:	d006      	beq.n	800ec78 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800ec6a:	89fb      	ldrh	r3, [r7, #14]
 800ec6c:	3301      	adds	r3, #1
 800ec6e:	81fb      	strh	r3, [r7, #14]
 800ec70:	89fb      	ldrh	r3, [r7, #14]
 800ec72:	2b7f      	cmp	r3, #127	; 0x7f
 800ec74:	d9f2      	bls.n	800ec5c <ff_convert+0x3c>
 800ec76:	e000      	b.n	800ec7a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800ec78:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800ec7a:	89fb      	ldrh	r3, [r7, #14]
 800ec7c:	3380      	adds	r3, #128	; 0x80
 800ec7e:	b29b      	uxth	r3, r3
 800ec80:	b2db      	uxtb	r3, r3
 800ec82:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800ec84:	89fb      	ldrh	r3, [r7, #14]
}
 800ec86:	4618      	mov	r0, r3
 800ec88:	3714      	adds	r7, #20
 800ec8a:	46bd      	mov	sp, r7
 800ec8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec90:	4770      	bx	lr
 800ec92:	bf00      	nop
 800ec94:	0800f89c 	.word	0x0800f89c

0800ec98 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800ec98:	b480      	push	{r7}
 800ec9a:	b087      	sub	sp, #28
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	4603      	mov	r3, r0
 800eca0:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800eca2:	88fb      	ldrh	r3, [r7, #6]
 800eca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eca8:	d201      	bcs.n	800ecae <ff_wtoupper+0x16>
 800ecaa:	4b3e      	ldr	r3, [pc, #248]	; (800eda4 <ff_wtoupper+0x10c>)
 800ecac:	e000      	b.n	800ecb0 <ff_wtoupper+0x18>
 800ecae:	4b3e      	ldr	r3, [pc, #248]	; (800eda8 <ff_wtoupper+0x110>)
 800ecb0:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800ecb2:	697b      	ldr	r3, [r7, #20]
 800ecb4:	1c9a      	adds	r2, r3, #2
 800ecb6:	617a      	str	r2, [r7, #20]
 800ecb8:	881b      	ldrh	r3, [r3, #0]
 800ecba:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800ecbc:	8a7b      	ldrh	r3, [r7, #18]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d068      	beq.n	800ed94 <ff_wtoupper+0xfc>
 800ecc2:	88fa      	ldrh	r2, [r7, #6]
 800ecc4:	8a7b      	ldrh	r3, [r7, #18]
 800ecc6:	429a      	cmp	r2, r3
 800ecc8:	d364      	bcc.n	800ed94 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800ecca:	697b      	ldr	r3, [r7, #20]
 800eccc:	1c9a      	adds	r2, r3, #2
 800ecce:	617a      	str	r2, [r7, #20]
 800ecd0:	881b      	ldrh	r3, [r3, #0]
 800ecd2:	823b      	strh	r3, [r7, #16]
 800ecd4:	8a3b      	ldrh	r3, [r7, #16]
 800ecd6:	0a1b      	lsrs	r3, r3, #8
 800ecd8:	81fb      	strh	r3, [r7, #14]
 800ecda:	8a3b      	ldrh	r3, [r7, #16]
 800ecdc:	b2db      	uxtb	r3, r3
 800ecde:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800ece0:	88fa      	ldrh	r2, [r7, #6]
 800ece2:	8a79      	ldrh	r1, [r7, #18]
 800ece4:	8a3b      	ldrh	r3, [r7, #16]
 800ece6:	440b      	add	r3, r1
 800ece8:	429a      	cmp	r2, r3
 800ecea:	da49      	bge.n	800ed80 <ff_wtoupper+0xe8>
			switch (cmd) {
 800ecec:	89fb      	ldrh	r3, [r7, #14]
 800ecee:	2b08      	cmp	r3, #8
 800ecf0:	d84f      	bhi.n	800ed92 <ff_wtoupper+0xfa>
 800ecf2:	a201      	add	r2, pc, #4	; (adr r2, 800ecf8 <ff_wtoupper+0x60>)
 800ecf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecf8:	0800ed1d 	.word	0x0800ed1d
 800ecfc:	0800ed2f 	.word	0x0800ed2f
 800ed00:	0800ed45 	.word	0x0800ed45
 800ed04:	0800ed4d 	.word	0x0800ed4d
 800ed08:	0800ed55 	.word	0x0800ed55
 800ed0c:	0800ed5d 	.word	0x0800ed5d
 800ed10:	0800ed65 	.word	0x0800ed65
 800ed14:	0800ed6d 	.word	0x0800ed6d
 800ed18:	0800ed75 	.word	0x0800ed75
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800ed1c:	88fa      	ldrh	r2, [r7, #6]
 800ed1e:	8a7b      	ldrh	r3, [r7, #18]
 800ed20:	1ad3      	subs	r3, r2, r3
 800ed22:	005b      	lsls	r3, r3, #1
 800ed24:	697a      	ldr	r2, [r7, #20]
 800ed26:	4413      	add	r3, r2
 800ed28:	881b      	ldrh	r3, [r3, #0]
 800ed2a:	80fb      	strh	r3, [r7, #6]
 800ed2c:	e027      	b.n	800ed7e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800ed2e:	88fa      	ldrh	r2, [r7, #6]
 800ed30:	8a7b      	ldrh	r3, [r7, #18]
 800ed32:	1ad3      	subs	r3, r2, r3
 800ed34:	b29b      	uxth	r3, r3
 800ed36:	f003 0301 	and.w	r3, r3, #1
 800ed3a:	b29b      	uxth	r3, r3
 800ed3c:	88fa      	ldrh	r2, [r7, #6]
 800ed3e:	1ad3      	subs	r3, r2, r3
 800ed40:	80fb      	strh	r3, [r7, #6]
 800ed42:	e01c      	b.n	800ed7e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800ed44:	88fb      	ldrh	r3, [r7, #6]
 800ed46:	3b10      	subs	r3, #16
 800ed48:	80fb      	strh	r3, [r7, #6]
 800ed4a:	e018      	b.n	800ed7e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800ed4c:	88fb      	ldrh	r3, [r7, #6]
 800ed4e:	3b20      	subs	r3, #32
 800ed50:	80fb      	strh	r3, [r7, #6]
 800ed52:	e014      	b.n	800ed7e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800ed54:	88fb      	ldrh	r3, [r7, #6]
 800ed56:	3b30      	subs	r3, #48	; 0x30
 800ed58:	80fb      	strh	r3, [r7, #6]
 800ed5a:	e010      	b.n	800ed7e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800ed5c:	88fb      	ldrh	r3, [r7, #6]
 800ed5e:	3b1a      	subs	r3, #26
 800ed60:	80fb      	strh	r3, [r7, #6]
 800ed62:	e00c      	b.n	800ed7e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800ed64:	88fb      	ldrh	r3, [r7, #6]
 800ed66:	3308      	adds	r3, #8
 800ed68:	80fb      	strh	r3, [r7, #6]
 800ed6a:	e008      	b.n	800ed7e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800ed6c:	88fb      	ldrh	r3, [r7, #6]
 800ed6e:	3b50      	subs	r3, #80	; 0x50
 800ed70:	80fb      	strh	r3, [r7, #6]
 800ed72:	e004      	b.n	800ed7e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800ed74:	88fb      	ldrh	r3, [r7, #6]
 800ed76:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800ed7a:	80fb      	strh	r3, [r7, #6]
 800ed7c:	bf00      	nop
			}
			break;
 800ed7e:	e008      	b.n	800ed92 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800ed80:	89fb      	ldrh	r3, [r7, #14]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d195      	bne.n	800ecb2 <ff_wtoupper+0x1a>
 800ed86:	8a3b      	ldrh	r3, [r7, #16]
 800ed88:	005b      	lsls	r3, r3, #1
 800ed8a:	697a      	ldr	r2, [r7, #20]
 800ed8c:	4413      	add	r3, r2
 800ed8e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800ed90:	e78f      	b.n	800ecb2 <ff_wtoupper+0x1a>
			break;
 800ed92:	bf00      	nop
	}

	return chr;
 800ed94:	88fb      	ldrh	r3, [r7, #6]
}
 800ed96:	4618      	mov	r0, r3
 800ed98:	371c      	adds	r7, #28
 800ed9a:	46bd      	mov	sp, r7
 800ed9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda0:	4770      	bx	lr
 800eda2:	bf00      	nop
 800eda4:	0800f99c 	.word	0x0800f99c
 800eda8:	0800fb90 	.word	0x0800fb90

0800edac <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800edac:	b580      	push	{r7, lr}
 800edae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800edb0:	2201      	movs	r2, #1
 800edb2:	490e      	ldr	r1, [pc, #56]	; (800edec <MX_USB_HOST_Init+0x40>)
 800edb4:	480e      	ldr	r0, [pc, #56]	; (800edf0 <MX_USB_HOST_Init+0x44>)
 800edb6:	f7fb f8b5 	bl	8009f24 <USBH_Init>
 800edba:	4603      	mov	r3, r0
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d001      	beq.n	800edc4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800edc0:	f7f2 fe1a 	bl	80019f8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800edc4:	490b      	ldr	r1, [pc, #44]	; (800edf4 <MX_USB_HOST_Init+0x48>)
 800edc6:	480a      	ldr	r0, [pc, #40]	; (800edf0 <MX_USB_HOST_Init+0x44>)
 800edc8:	f7fb f93a 	bl	800a040 <USBH_RegisterClass>
 800edcc:	4603      	mov	r3, r0
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d001      	beq.n	800edd6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800edd2:	f7f2 fe11 	bl	80019f8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800edd6:	4806      	ldr	r0, [pc, #24]	; (800edf0 <MX_USB_HOST_Init+0x44>)
 800edd8:	f7fb f9be 	bl	800a158 <USBH_Start>
 800eddc:	4603      	mov	r3, r0
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d001      	beq.n	800ede6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ede2:	f7f2 fe09 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ede6:	bf00      	nop
 800ede8:	bd80      	pop	{r7, pc}
 800edea:	bf00      	nop
 800edec:	0800ee0d 	.word	0x0800ee0d
 800edf0:	20001dac 	.word	0x20001dac
 800edf4:	20000048 	.word	0x20000048

0800edf8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800edf8:	b580      	push	{r7, lr}
 800edfa:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800edfc:	4802      	ldr	r0, [pc, #8]	; (800ee08 <MX_USB_HOST_Process+0x10>)
 800edfe:	f7fb f9bb 	bl	800a178 <USBH_Process>
}
 800ee02:	bf00      	nop
 800ee04:	bd80      	pop	{r7, pc}
 800ee06:	bf00      	nop
 800ee08:	20001dac 	.word	0x20001dac

0800ee0c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ee0c:	b480      	push	{r7}
 800ee0e:	b083      	sub	sp, #12
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
 800ee14:	460b      	mov	r3, r1
 800ee16:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ee18:	78fb      	ldrb	r3, [r7, #3]
 800ee1a:	3b01      	subs	r3, #1
 800ee1c:	2b04      	cmp	r3, #4
 800ee1e:	d819      	bhi.n	800ee54 <USBH_UserProcess+0x48>
 800ee20:	a201      	add	r2, pc, #4	; (adr r2, 800ee28 <USBH_UserProcess+0x1c>)
 800ee22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee26:	bf00      	nop
 800ee28:	0800ee55 	.word	0x0800ee55
 800ee2c:	0800ee45 	.word	0x0800ee45
 800ee30:	0800ee55 	.word	0x0800ee55
 800ee34:	0800ee4d 	.word	0x0800ee4d
 800ee38:	0800ee3d 	.word	0x0800ee3d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ee3c:	4b09      	ldr	r3, [pc, #36]	; (800ee64 <USBH_UserProcess+0x58>)
 800ee3e:	2203      	movs	r2, #3
 800ee40:	701a      	strb	r2, [r3, #0]
  break;
 800ee42:	e008      	b.n	800ee56 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ee44:	4b07      	ldr	r3, [pc, #28]	; (800ee64 <USBH_UserProcess+0x58>)
 800ee46:	2202      	movs	r2, #2
 800ee48:	701a      	strb	r2, [r3, #0]
  break;
 800ee4a:	e004      	b.n	800ee56 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ee4c:	4b05      	ldr	r3, [pc, #20]	; (800ee64 <USBH_UserProcess+0x58>)
 800ee4e:	2201      	movs	r2, #1
 800ee50:	701a      	strb	r2, [r3, #0]
  break;
 800ee52:	e000      	b.n	800ee56 <USBH_UserProcess+0x4a>

  default:
  break;
 800ee54:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ee56:	bf00      	nop
 800ee58:	370c      	adds	r7, #12
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee60:	4770      	bx	lr
 800ee62:	bf00      	nop
 800ee64:	20002184 	.word	0x20002184

0800ee68 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	b08a      	sub	sp, #40	; 0x28
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ee70:	f107 0314 	add.w	r3, r7, #20
 800ee74:	2200      	movs	r2, #0
 800ee76:	601a      	str	r2, [r3, #0]
 800ee78:	605a      	str	r2, [r3, #4]
 800ee7a:	609a      	str	r2, [r3, #8]
 800ee7c:	60da      	str	r2, [r3, #12]
 800ee7e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ee88:	d147      	bne.n	800ef1a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	613b      	str	r3, [r7, #16]
 800ee8e:	4b25      	ldr	r3, [pc, #148]	; (800ef24 <HAL_HCD_MspInit+0xbc>)
 800ee90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee92:	4a24      	ldr	r2, [pc, #144]	; (800ef24 <HAL_HCD_MspInit+0xbc>)
 800ee94:	f043 0301 	orr.w	r3, r3, #1
 800ee98:	6313      	str	r3, [r2, #48]	; 0x30
 800ee9a:	4b22      	ldr	r3, [pc, #136]	; (800ef24 <HAL_HCD_MspInit+0xbc>)
 800ee9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee9e:	f003 0301 	and.w	r3, r3, #1
 800eea2:	613b      	str	r3, [r7, #16]
 800eea4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800eea6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800eeaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800eeac:	2300      	movs	r3, #0
 800eeae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eeb4:	f107 0314 	add.w	r3, r7, #20
 800eeb8:	4619      	mov	r1, r3
 800eeba:	481b      	ldr	r0, [pc, #108]	; (800ef28 <HAL_HCD_MspInit+0xc0>)
 800eebc:	f7f3 fe26 	bl	8002b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800eec0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800eec4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eec6:	2302      	movs	r3, #2
 800eec8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eeca:	2300      	movs	r3, #0
 800eecc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800eece:	2303      	movs	r3, #3
 800eed0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800eed2:	230a      	movs	r3, #10
 800eed4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eed6:	f107 0314 	add.w	r3, r7, #20
 800eeda:	4619      	mov	r1, r3
 800eedc:	4812      	ldr	r0, [pc, #72]	; (800ef28 <HAL_HCD_MspInit+0xc0>)
 800eede:	f7f3 fe15 	bl	8002b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800eee2:	4b10      	ldr	r3, [pc, #64]	; (800ef24 <HAL_HCD_MspInit+0xbc>)
 800eee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eee6:	4a0f      	ldr	r2, [pc, #60]	; (800ef24 <HAL_HCD_MspInit+0xbc>)
 800eee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eeec:	6353      	str	r3, [r2, #52]	; 0x34
 800eeee:	2300      	movs	r3, #0
 800eef0:	60fb      	str	r3, [r7, #12]
 800eef2:	4b0c      	ldr	r3, [pc, #48]	; (800ef24 <HAL_HCD_MspInit+0xbc>)
 800eef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eef6:	4a0b      	ldr	r2, [pc, #44]	; (800ef24 <HAL_HCD_MspInit+0xbc>)
 800eef8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800eefc:	6453      	str	r3, [r2, #68]	; 0x44
 800eefe:	4b09      	ldr	r3, [pc, #36]	; (800ef24 <HAL_HCD_MspInit+0xbc>)
 800ef00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ef02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ef06:	60fb      	str	r3, [r7, #12]
 800ef08:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	2100      	movs	r1, #0
 800ef0e:	2043      	movs	r0, #67	; 0x43
 800ef10:	f7f3 f987 	bl	8002222 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ef14:	2043      	movs	r0, #67	; 0x43
 800ef16:	f7f3 f9a0 	bl	800225a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ef1a:	bf00      	nop
 800ef1c:	3728      	adds	r7, #40	; 0x28
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}
 800ef22:	bf00      	nop
 800ef24:	40023800 	.word	0x40023800
 800ef28:	40020000 	.word	0x40020000

0800ef2c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef2c:	b580      	push	{r7, lr}
 800ef2e:	b082      	sub	sp, #8
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	f7fb fcfb 	bl	800a936 <USBH_LL_IncTimer>
}
 800ef40:	bf00      	nop
 800ef42:	3708      	adds	r7, #8
 800ef44:	46bd      	mov	sp, r7
 800ef46:	bd80      	pop	{r7, pc}

0800ef48 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b082      	sub	sp, #8
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ef56:	4618      	mov	r0, r3
 800ef58:	f7fb fd33 	bl	800a9c2 <USBH_LL_Connect>
}
 800ef5c:	bf00      	nop
 800ef5e:	3708      	adds	r7, #8
 800ef60:	46bd      	mov	sp, r7
 800ef62:	bd80      	pop	{r7, pc}

0800ef64 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b082      	sub	sp, #8
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ef72:	4618      	mov	r0, r3
 800ef74:	f7fb fd3c 	bl	800a9f0 <USBH_LL_Disconnect>
}
 800ef78:	bf00      	nop
 800ef7a:	3708      	adds	r7, #8
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}

0800ef80 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ef80:	b480      	push	{r7}
 800ef82:	b083      	sub	sp, #12
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	6078      	str	r0, [r7, #4]
 800ef88:	460b      	mov	r3, r1
 800ef8a:	70fb      	strb	r3, [r7, #3]
 800ef8c:	4613      	mov	r3, r2
 800ef8e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ef90:	bf00      	nop
 800ef92:	370c      	adds	r7, #12
 800ef94:	46bd      	mov	sp, r7
 800ef96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9a:	4770      	bx	lr

0800ef9c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	b082      	sub	sp, #8
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800efaa:	4618      	mov	r0, r3
 800efac:	f7fb fced 	bl	800a98a <USBH_LL_PortEnabled>
}
 800efb0:	bf00      	nop
 800efb2:	3708      	adds	r7, #8
 800efb4:	46bd      	mov	sp, r7
 800efb6:	bd80      	pop	{r7, pc}

0800efb8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b082      	sub	sp, #8
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800efc6:	4618      	mov	r0, r3
 800efc8:	f7fb fced 	bl	800a9a6 <USBH_LL_PortDisabled>
}
 800efcc:	bf00      	nop
 800efce:	3708      	adds	r7, #8
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}

0800efd4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b082      	sub	sp, #8
 800efd8:	af00      	add	r7, sp, #0
 800efda:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800efe2:	2b01      	cmp	r3, #1
 800efe4:	d12a      	bne.n	800f03c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800efe6:	4a18      	ldr	r2, [pc, #96]	; (800f048 <USBH_LL_Init+0x74>)
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	4a15      	ldr	r2, [pc, #84]	; (800f048 <USBH_LL_Init+0x74>)
 800eff2:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800eff6:	4b14      	ldr	r3, [pc, #80]	; (800f048 <USBH_LL_Init+0x74>)
 800eff8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800effc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800effe:	4b12      	ldr	r3, [pc, #72]	; (800f048 <USBH_LL_Init+0x74>)
 800f000:	2208      	movs	r2, #8
 800f002:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800f004:	4b10      	ldr	r3, [pc, #64]	; (800f048 <USBH_LL_Init+0x74>)
 800f006:	2201      	movs	r2, #1
 800f008:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f00a:	4b0f      	ldr	r3, [pc, #60]	; (800f048 <USBH_LL_Init+0x74>)
 800f00c:	2200      	movs	r2, #0
 800f00e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800f010:	4b0d      	ldr	r3, [pc, #52]	; (800f048 <USBH_LL_Init+0x74>)
 800f012:	2202      	movs	r2, #2
 800f014:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f016:	4b0c      	ldr	r3, [pc, #48]	; (800f048 <USBH_LL_Init+0x74>)
 800f018:	2200      	movs	r2, #0
 800f01a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800f01c:	480a      	ldr	r0, [pc, #40]	; (800f048 <USBH_LL_Init+0x74>)
 800f01e:	f7f4 f80f 	bl	8003040 <HAL_HCD_Init>
 800f022:	4603      	mov	r3, r0
 800f024:	2b00      	cmp	r3, #0
 800f026:	d001      	beq.n	800f02c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800f028:	f7f2 fce6 	bl	80019f8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800f02c:	4806      	ldr	r0, [pc, #24]	; (800f048 <USBH_LL_Init+0x74>)
 800f02e:	f7f4 fbf2 	bl	8003816 <HAL_HCD_GetCurrentFrame>
 800f032:	4603      	mov	r3, r0
 800f034:	4619      	mov	r1, r3
 800f036:	6878      	ldr	r0, [r7, #4]
 800f038:	f7fb fc6e 	bl	800a918 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800f03c:	2300      	movs	r3, #0
}
 800f03e:	4618      	mov	r0, r3
 800f040:	3708      	adds	r7, #8
 800f042:	46bd      	mov	sp, r7
 800f044:	bd80      	pop	{r7, pc}
 800f046:	bf00      	nop
 800f048:	20002188 	.word	0x20002188

0800f04c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b084      	sub	sp, #16
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f054:	2300      	movs	r3, #0
 800f056:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f058:	2300      	movs	r3, #0
 800f05a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f062:	4618      	mov	r0, r3
 800f064:	f7f4 fb61 	bl	800372a <HAL_HCD_Start>
 800f068:	4603      	mov	r3, r0
 800f06a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f06c:	7bfb      	ldrb	r3, [r7, #15]
 800f06e:	4618      	mov	r0, r3
 800f070:	f000 f98c 	bl	800f38c <USBH_Get_USB_Status>
 800f074:	4603      	mov	r3, r0
 800f076:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f078:	7bbb      	ldrb	r3, [r7, #14]
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	3710      	adds	r7, #16
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd80      	pop	{r7, pc}

0800f082 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800f082:	b580      	push	{r7, lr}
 800f084:	b084      	sub	sp, #16
 800f086:	af00      	add	r7, sp, #0
 800f088:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f08a:	2300      	movs	r3, #0
 800f08c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f08e:	2300      	movs	r3, #0
 800f090:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f098:	4618      	mov	r0, r3
 800f09a:	f7f4 fb69 	bl	8003770 <HAL_HCD_Stop>
 800f09e:	4603      	mov	r3, r0
 800f0a0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f0a2:	7bfb      	ldrb	r3, [r7, #15]
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	f000 f971 	bl	800f38c <USBH_Get_USB_Status>
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f0ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	3710      	adds	r7, #16
 800f0b4:	46bd      	mov	sp, r7
 800f0b6:	bd80      	pop	{r7, pc}

0800f0b8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800f0b8:	b580      	push	{r7, lr}
 800f0ba:	b084      	sub	sp, #16
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800f0c0:	2301      	movs	r3, #1
 800f0c2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	f7f4 fbb1 	bl	8003832 <HAL_HCD_GetCurrentSpeed>
 800f0d0:	4603      	mov	r3, r0
 800f0d2:	2b02      	cmp	r3, #2
 800f0d4:	d00c      	beq.n	800f0f0 <USBH_LL_GetSpeed+0x38>
 800f0d6:	2b02      	cmp	r3, #2
 800f0d8:	d80d      	bhi.n	800f0f6 <USBH_LL_GetSpeed+0x3e>
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d002      	beq.n	800f0e4 <USBH_LL_GetSpeed+0x2c>
 800f0de:	2b01      	cmp	r3, #1
 800f0e0:	d003      	beq.n	800f0ea <USBH_LL_GetSpeed+0x32>
 800f0e2:	e008      	b.n	800f0f6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	73fb      	strb	r3, [r7, #15]
    break;
 800f0e8:	e008      	b.n	800f0fc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800f0ea:	2301      	movs	r3, #1
 800f0ec:	73fb      	strb	r3, [r7, #15]
    break;
 800f0ee:	e005      	b.n	800f0fc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800f0f0:	2302      	movs	r3, #2
 800f0f2:	73fb      	strb	r3, [r7, #15]
    break;
 800f0f4:	e002      	b.n	800f0fc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800f0f6:	2301      	movs	r3, #1
 800f0f8:	73fb      	strb	r3, [r7, #15]
    break;
 800f0fa:	bf00      	nop
  }
  return  speed;
 800f0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0fe:	4618      	mov	r0, r3
 800f100:	3710      	adds	r7, #16
 800f102:	46bd      	mov	sp, r7
 800f104:	bd80      	pop	{r7, pc}

0800f106 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800f106:	b580      	push	{r7, lr}
 800f108:	b084      	sub	sp, #16
 800f10a:	af00      	add	r7, sp, #0
 800f10c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f10e:	2300      	movs	r3, #0
 800f110:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f112:	2300      	movs	r3, #0
 800f114:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f11c:	4618      	mov	r0, r3
 800f11e:	f7f4 fb44 	bl	80037aa <HAL_HCD_ResetPort>
 800f122:	4603      	mov	r3, r0
 800f124:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f126:	7bfb      	ldrb	r3, [r7, #15]
 800f128:	4618      	mov	r0, r3
 800f12a:	f000 f92f 	bl	800f38c <USBH_Get_USB_Status>
 800f12e:	4603      	mov	r3, r0
 800f130:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f132:	7bbb      	ldrb	r3, [r7, #14]
}
 800f134:	4618      	mov	r0, r3
 800f136:	3710      	adds	r7, #16
 800f138:	46bd      	mov	sp, r7
 800f13a:	bd80      	pop	{r7, pc}

0800f13c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b082      	sub	sp, #8
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]
 800f144:	460b      	mov	r3, r1
 800f146:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f14e:	78fa      	ldrb	r2, [r7, #3]
 800f150:	4611      	mov	r1, r2
 800f152:	4618      	mov	r0, r3
 800f154:	f7f4 fb4b 	bl	80037ee <HAL_HCD_HC_GetXferCount>
 800f158:	4603      	mov	r3, r0
}
 800f15a:	4618      	mov	r0, r3
 800f15c:	3708      	adds	r7, #8
 800f15e:	46bd      	mov	sp, r7
 800f160:	bd80      	pop	{r7, pc}

0800f162 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f162:	b590      	push	{r4, r7, lr}
 800f164:	b089      	sub	sp, #36	; 0x24
 800f166:	af04      	add	r7, sp, #16
 800f168:	6078      	str	r0, [r7, #4]
 800f16a:	4608      	mov	r0, r1
 800f16c:	4611      	mov	r1, r2
 800f16e:	461a      	mov	r2, r3
 800f170:	4603      	mov	r3, r0
 800f172:	70fb      	strb	r3, [r7, #3]
 800f174:	460b      	mov	r3, r1
 800f176:	70bb      	strb	r3, [r7, #2]
 800f178:	4613      	mov	r3, r2
 800f17a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f17c:	2300      	movs	r3, #0
 800f17e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f180:	2300      	movs	r3, #0
 800f182:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f18a:	787c      	ldrb	r4, [r7, #1]
 800f18c:	78ba      	ldrb	r2, [r7, #2]
 800f18e:	78f9      	ldrb	r1, [r7, #3]
 800f190:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f192:	9302      	str	r3, [sp, #8]
 800f194:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f198:	9301      	str	r3, [sp, #4]
 800f19a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f19e:	9300      	str	r3, [sp, #0]
 800f1a0:	4623      	mov	r3, r4
 800f1a2:	f7f3 ffaf 	bl	8003104 <HAL_HCD_HC_Init>
 800f1a6:	4603      	mov	r3, r0
 800f1a8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800f1aa:	7bfb      	ldrb	r3, [r7, #15]
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f000 f8ed 	bl	800f38c <USBH_Get_USB_Status>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f1b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	3714      	adds	r7, #20
 800f1bc:	46bd      	mov	sp, r7
 800f1be:	bd90      	pop	{r4, r7, pc}

0800f1c0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f1c0:	b580      	push	{r7, lr}
 800f1c2:	b084      	sub	sp, #16
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	6078      	str	r0, [r7, #4]
 800f1c8:	460b      	mov	r3, r1
 800f1ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1cc:	2300      	movs	r3, #0
 800f1ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f1da:	78fa      	ldrb	r2, [r7, #3]
 800f1dc:	4611      	mov	r1, r2
 800f1de:	4618      	mov	r0, r3
 800f1e0:	f7f4 f81f 	bl	8003222 <HAL_HCD_HC_Halt>
 800f1e4:	4603      	mov	r3, r0
 800f1e6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f1e8:	7bfb      	ldrb	r3, [r7, #15]
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	f000 f8ce 	bl	800f38c <USBH_Get_USB_Status>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f1f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	3710      	adds	r7, #16
 800f1fa:	46bd      	mov	sp, r7
 800f1fc:	bd80      	pop	{r7, pc}

0800f1fe <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800f1fe:	b590      	push	{r4, r7, lr}
 800f200:	b089      	sub	sp, #36	; 0x24
 800f202:	af04      	add	r7, sp, #16
 800f204:	6078      	str	r0, [r7, #4]
 800f206:	4608      	mov	r0, r1
 800f208:	4611      	mov	r1, r2
 800f20a:	461a      	mov	r2, r3
 800f20c:	4603      	mov	r3, r0
 800f20e:	70fb      	strb	r3, [r7, #3]
 800f210:	460b      	mov	r3, r1
 800f212:	70bb      	strb	r3, [r7, #2]
 800f214:	4613      	mov	r3, r2
 800f216:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f218:	2300      	movs	r3, #0
 800f21a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f21c:	2300      	movs	r3, #0
 800f21e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f226:	787c      	ldrb	r4, [r7, #1]
 800f228:	78ba      	ldrb	r2, [r7, #2]
 800f22a:	78f9      	ldrb	r1, [r7, #3]
 800f22c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f230:	9303      	str	r3, [sp, #12]
 800f232:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f234:	9302      	str	r3, [sp, #8]
 800f236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f238:	9301      	str	r3, [sp, #4]
 800f23a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f23e:	9300      	str	r3, [sp, #0]
 800f240:	4623      	mov	r3, r4
 800f242:	f7f4 f811 	bl	8003268 <HAL_HCD_HC_SubmitRequest>
 800f246:	4603      	mov	r3, r0
 800f248:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800f24a:	7bfb      	ldrb	r3, [r7, #15]
 800f24c:	4618      	mov	r0, r3
 800f24e:	f000 f89d 	bl	800f38c <USBH_Get_USB_Status>
 800f252:	4603      	mov	r3, r0
 800f254:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f256:	7bbb      	ldrb	r3, [r7, #14]
}
 800f258:	4618      	mov	r0, r3
 800f25a:	3714      	adds	r7, #20
 800f25c:	46bd      	mov	sp, r7
 800f25e:	bd90      	pop	{r4, r7, pc}

0800f260 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b082      	sub	sp, #8
 800f264:	af00      	add	r7, sp, #0
 800f266:	6078      	str	r0, [r7, #4]
 800f268:	460b      	mov	r3, r1
 800f26a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f272:	78fa      	ldrb	r2, [r7, #3]
 800f274:	4611      	mov	r1, r2
 800f276:	4618      	mov	r0, r3
 800f278:	f7f4 faa5 	bl	80037c6 <HAL_HCD_HC_GetURBState>
 800f27c:	4603      	mov	r3, r0
}
 800f27e:	4618      	mov	r0, r3
 800f280:	3708      	adds	r7, #8
 800f282:	46bd      	mov	sp, r7
 800f284:	bd80      	pop	{r7, pc}

0800f286 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800f286:	b580      	push	{r7, lr}
 800f288:	b082      	sub	sp, #8
 800f28a:	af00      	add	r7, sp, #0
 800f28c:	6078      	str	r0, [r7, #4]
 800f28e:	460b      	mov	r3, r1
 800f290:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800f298:	2b01      	cmp	r3, #1
 800f29a:	d103      	bne.n	800f2a4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800f29c:	78fb      	ldrb	r3, [r7, #3]
 800f29e:	4618      	mov	r0, r3
 800f2a0:	f000 f8a0 	bl	800f3e4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800f2a4:	20c8      	movs	r0, #200	; 0xc8
 800f2a6:	f7f2 febd 	bl	8002024 <HAL_Delay>
  return USBH_OK;
 800f2aa:	2300      	movs	r3, #0
}
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	3708      	adds	r7, #8
 800f2b0:	46bd      	mov	sp, r7
 800f2b2:	bd80      	pop	{r7, pc}

0800f2b4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b085      	sub	sp, #20
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
 800f2bc:	460b      	mov	r3, r1
 800f2be:	70fb      	strb	r3, [r7, #3]
 800f2c0:	4613      	mov	r3, r2
 800f2c2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f2ca:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800f2cc:	78fb      	ldrb	r3, [r7, #3]
 800f2ce:	68fa      	ldr	r2, [r7, #12]
 800f2d0:	212c      	movs	r1, #44	; 0x2c
 800f2d2:	fb01 f303 	mul.w	r3, r1, r3
 800f2d6:	4413      	add	r3, r2
 800f2d8:	333b      	adds	r3, #59	; 0x3b
 800f2da:	781b      	ldrb	r3, [r3, #0]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d009      	beq.n	800f2f4 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800f2e0:	78fb      	ldrb	r3, [r7, #3]
 800f2e2:	68fa      	ldr	r2, [r7, #12]
 800f2e4:	212c      	movs	r1, #44	; 0x2c
 800f2e6:	fb01 f303 	mul.w	r3, r1, r3
 800f2ea:	4413      	add	r3, r2
 800f2ec:	3354      	adds	r3, #84	; 0x54
 800f2ee:	78ba      	ldrb	r2, [r7, #2]
 800f2f0:	701a      	strb	r2, [r3, #0]
 800f2f2:	e008      	b.n	800f306 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800f2f4:	78fb      	ldrb	r3, [r7, #3]
 800f2f6:	68fa      	ldr	r2, [r7, #12]
 800f2f8:	212c      	movs	r1, #44	; 0x2c
 800f2fa:	fb01 f303 	mul.w	r3, r1, r3
 800f2fe:	4413      	add	r3, r2
 800f300:	3355      	adds	r3, #85	; 0x55
 800f302:	78ba      	ldrb	r2, [r7, #2]
 800f304:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800f306:	2300      	movs	r3, #0
}
 800f308:	4618      	mov	r0, r3
 800f30a:	3714      	adds	r7, #20
 800f30c:	46bd      	mov	sp, r7
 800f30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f312:	4770      	bx	lr

0800f314 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f314:	b480      	push	{r7}
 800f316:	b085      	sub	sp, #20
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
 800f31c:	460b      	mov	r3, r1
 800f31e:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800f320:	2300      	movs	r3, #0
 800f322:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f32a:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800f32c:	78fb      	ldrb	r3, [r7, #3]
 800f32e:	68ba      	ldr	r2, [r7, #8]
 800f330:	212c      	movs	r1, #44	; 0x2c
 800f332:	fb01 f303 	mul.w	r3, r1, r3
 800f336:	4413      	add	r3, r2
 800f338:	333b      	adds	r3, #59	; 0x3b
 800f33a:	781b      	ldrb	r3, [r3, #0]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d009      	beq.n	800f354 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800f340:	78fb      	ldrb	r3, [r7, #3]
 800f342:	68ba      	ldr	r2, [r7, #8]
 800f344:	212c      	movs	r1, #44	; 0x2c
 800f346:	fb01 f303 	mul.w	r3, r1, r3
 800f34a:	4413      	add	r3, r2
 800f34c:	3354      	adds	r3, #84	; 0x54
 800f34e:	781b      	ldrb	r3, [r3, #0]
 800f350:	73fb      	strb	r3, [r7, #15]
 800f352:	e008      	b.n	800f366 <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800f354:	78fb      	ldrb	r3, [r7, #3]
 800f356:	68ba      	ldr	r2, [r7, #8]
 800f358:	212c      	movs	r1, #44	; 0x2c
 800f35a:	fb01 f303 	mul.w	r3, r1, r3
 800f35e:	4413      	add	r3, r2
 800f360:	3355      	adds	r3, #85	; 0x55
 800f362:	781b      	ldrb	r3, [r3, #0]
 800f364:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800f366:	7bfb      	ldrb	r3, [r7, #15]
}
 800f368:	4618      	mov	r0, r3
 800f36a:	3714      	adds	r7, #20
 800f36c:	46bd      	mov	sp, r7
 800f36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f372:	4770      	bx	lr

0800f374 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800f374:	b580      	push	{r7, lr}
 800f376:	b082      	sub	sp, #8
 800f378:	af00      	add	r7, sp, #0
 800f37a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	f7f2 fe51 	bl	8002024 <HAL_Delay>
}
 800f382:	bf00      	nop
 800f384:	3708      	adds	r7, #8
 800f386:	46bd      	mov	sp, r7
 800f388:	bd80      	pop	{r7, pc}
	...

0800f38c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f38c:	b480      	push	{r7}
 800f38e:	b085      	sub	sp, #20
 800f390:	af00      	add	r7, sp, #0
 800f392:	4603      	mov	r3, r0
 800f394:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f396:	2300      	movs	r3, #0
 800f398:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f39a:	79fb      	ldrb	r3, [r7, #7]
 800f39c:	2b03      	cmp	r3, #3
 800f39e:	d817      	bhi.n	800f3d0 <USBH_Get_USB_Status+0x44>
 800f3a0:	a201      	add	r2, pc, #4	; (adr r2, 800f3a8 <USBH_Get_USB_Status+0x1c>)
 800f3a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3a6:	bf00      	nop
 800f3a8:	0800f3b9 	.word	0x0800f3b9
 800f3ac:	0800f3bf 	.word	0x0800f3bf
 800f3b0:	0800f3c5 	.word	0x0800f3c5
 800f3b4:	0800f3cb 	.word	0x0800f3cb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	73fb      	strb	r3, [r7, #15]
    break;
 800f3bc:	e00b      	b.n	800f3d6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800f3be:	2302      	movs	r3, #2
 800f3c0:	73fb      	strb	r3, [r7, #15]
    break;
 800f3c2:	e008      	b.n	800f3d6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800f3c4:	2301      	movs	r3, #1
 800f3c6:	73fb      	strb	r3, [r7, #15]
    break;
 800f3c8:	e005      	b.n	800f3d6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800f3ca:	2302      	movs	r3, #2
 800f3cc:	73fb      	strb	r3, [r7, #15]
    break;
 800f3ce:	e002      	b.n	800f3d6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800f3d0:	2302      	movs	r3, #2
 800f3d2:	73fb      	strb	r3, [r7, #15]
    break;
 800f3d4:	bf00      	nop
  }
  return usb_status;
 800f3d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3d8:	4618      	mov	r0, r3
 800f3da:	3714      	adds	r7, #20
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e2:	4770      	bx	lr

0800f3e4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b084      	sub	sp, #16
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	4603      	mov	r3, r0
 800f3ec:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800f3ee:	79fb      	ldrb	r3, [r7, #7]
 800f3f0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800f3f2:	79fb      	ldrb	r3, [r7, #7]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d102      	bne.n	800f3fe <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800f3f8:	2301      	movs	r3, #1
 800f3fa:	73fb      	strb	r3, [r7, #15]
 800f3fc:	e001      	b.n	800f402 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800f3fe:	2300      	movs	r3, #0
 800f400:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800f402:	7bfb      	ldrb	r3, [r7, #15]
 800f404:	461a      	mov	r2, r3
 800f406:	2101      	movs	r1, #1
 800f408:	4803      	ldr	r0, [pc, #12]	; (800f418 <MX_DriverVbusFS+0x34>)
 800f40a:	f7f3 fde7 	bl	8002fdc <HAL_GPIO_WritePin>
}
 800f40e:	bf00      	nop
 800f410:	3710      	adds	r7, #16
 800f412:	46bd      	mov	sp, r7
 800f414:	bd80      	pop	{r7, pc}
 800f416:	bf00      	nop
 800f418:	40020800 	.word	0x40020800

0800f41c <__errno>:
 800f41c:	4b01      	ldr	r3, [pc, #4]	; (800f424 <__errno+0x8>)
 800f41e:	6818      	ldr	r0, [r3, #0]
 800f420:	4770      	bx	lr
 800f422:	bf00      	nop
 800f424:	20000068 	.word	0x20000068

0800f428 <__libc_init_array>:
 800f428:	b570      	push	{r4, r5, r6, lr}
 800f42a:	4d0d      	ldr	r5, [pc, #52]	; (800f460 <__libc_init_array+0x38>)
 800f42c:	4c0d      	ldr	r4, [pc, #52]	; (800f464 <__libc_init_array+0x3c>)
 800f42e:	1b64      	subs	r4, r4, r5
 800f430:	10a4      	asrs	r4, r4, #2
 800f432:	2600      	movs	r6, #0
 800f434:	42a6      	cmp	r6, r4
 800f436:	d109      	bne.n	800f44c <__libc_init_array+0x24>
 800f438:	4d0b      	ldr	r5, [pc, #44]	; (800f468 <__libc_init_array+0x40>)
 800f43a:	4c0c      	ldr	r4, [pc, #48]	; (800f46c <__libc_init_array+0x44>)
 800f43c:	f000 f966 	bl	800f70c <_init>
 800f440:	1b64      	subs	r4, r4, r5
 800f442:	10a4      	asrs	r4, r4, #2
 800f444:	2600      	movs	r6, #0
 800f446:	42a6      	cmp	r6, r4
 800f448:	d105      	bne.n	800f456 <__libc_init_array+0x2e>
 800f44a:	bd70      	pop	{r4, r5, r6, pc}
 800f44c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f450:	4798      	blx	r3
 800f452:	3601      	adds	r6, #1
 800f454:	e7ee      	b.n	800f434 <__libc_init_array+0xc>
 800f456:	f855 3b04 	ldr.w	r3, [r5], #4
 800f45a:	4798      	blx	r3
 800f45c:	3601      	adds	r6, #1
 800f45e:	e7f2      	b.n	800f446 <__libc_init_array+0x1e>
 800f460:	0800fc54 	.word	0x0800fc54
 800f464:	0800fc54 	.word	0x0800fc54
 800f468:	0800fc54 	.word	0x0800fc54
 800f46c:	0800fc58 	.word	0x0800fc58

0800f470 <malloc>:
 800f470:	4b02      	ldr	r3, [pc, #8]	; (800f47c <malloc+0xc>)
 800f472:	4601      	mov	r1, r0
 800f474:	6818      	ldr	r0, [r3, #0]
 800f476:	f000 b88d 	b.w	800f594 <_malloc_r>
 800f47a:	bf00      	nop
 800f47c:	20000068 	.word	0x20000068

0800f480 <free>:
 800f480:	4b02      	ldr	r3, [pc, #8]	; (800f48c <free+0xc>)
 800f482:	4601      	mov	r1, r0
 800f484:	6818      	ldr	r0, [r3, #0]
 800f486:	f000 b819 	b.w	800f4bc <_free_r>
 800f48a:	bf00      	nop
 800f48c:	20000068 	.word	0x20000068

0800f490 <memcpy>:
 800f490:	440a      	add	r2, r1
 800f492:	4291      	cmp	r1, r2
 800f494:	f100 33ff 	add.w	r3, r0, #4294967295
 800f498:	d100      	bne.n	800f49c <memcpy+0xc>
 800f49a:	4770      	bx	lr
 800f49c:	b510      	push	{r4, lr}
 800f49e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f4a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f4a6:	4291      	cmp	r1, r2
 800f4a8:	d1f9      	bne.n	800f49e <memcpy+0xe>
 800f4aa:	bd10      	pop	{r4, pc}

0800f4ac <memset>:
 800f4ac:	4402      	add	r2, r0
 800f4ae:	4603      	mov	r3, r0
 800f4b0:	4293      	cmp	r3, r2
 800f4b2:	d100      	bne.n	800f4b6 <memset+0xa>
 800f4b4:	4770      	bx	lr
 800f4b6:	f803 1b01 	strb.w	r1, [r3], #1
 800f4ba:	e7f9      	b.n	800f4b0 <memset+0x4>

0800f4bc <_free_r>:
 800f4bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f4be:	2900      	cmp	r1, #0
 800f4c0:	d044      	beq.n	800f54c <_free_r+0x90>
 800f4c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f4c6:	9001      	str	r0, [sp, #4]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	f1a1 0404 	sub.w	r4, r1, #4
 800f4ce:	bfb8      	it	lt
 800f4d0:	18e4      	addlt	r4, r4, r3
 800f4d2:	f000 f90d 	bl	800f6f0 <__malloc_lock>
 800f4d6:	4a1e      	ldr	r2, [pc, #120]	; (800f550 <_free_r+0x94>)
 800f4d8:	9801      	ldr	r0, [sp, #4]
 800f4da:	6813      	ldr	r3, [r2, #0]
 800f4dc:	b933      	cbnz	r3, 800f4ec <_free_r+0x30>
 800f4de:	6063      	str	r3, [r4, #4]
 800f4e0:	6014      	str	r4, [r2, #0]
 800f4e2:	b003      	add	sp, #12
 800f4e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f4e8:	f000 b908 	b.w	800f6fc <__malloc_unlock>
 800f4ec:	42a3      	cmp	r3, r4
 800f4ee:	d908      	bls.n	800f502 <_free_r+0x46>
 800f4f0:	6825      	ldr	r5, [r4, #0]
 800f4f2:	1961      	adds	r1, r4, r5
 800f4f4:	428b      	cmp	r3, r1
 800f4f6:	bf01      	itttt	eq
 800f4f8:	6819      	ldreq	r1, [r3, #0]
 800f4fa:	685b      	ldreq	r3, [r3, #4]
 800f4fc:	1949      	addeq	r1, r1, r5
 800f4fe:	6021      	streq	r1, [r4, #0]
 800f500:	e7ed      	b.n	800f4de <_free_r+0x22>
 800f502:	461a      	mov	r2, r3
 800f504:	685b      	ldr	r3, [r3, #4]
 800f506:	b10b      	cbz	r3, 800f50c <_free_r+0x50>
 800f508:	42a3      	cmp	r3, r4
 800f50a:	d9fa      	bls.n	800f502 <_free_r+0x46>
 800f50c:	6811      	ldr	r1, [r2, #0]
 800f50e:	1855      	adds	r5, r2, r1
 800f510:	42a5      	cmp	r5, r4
 800f512:	d10b      	bne.n	800f52c <_free_r+0x70>
 800f514:	6824      	ldr	r4, [r4, #0]
 800f516:	4421      	add	r1, r4
 800f518:	1854      	adds	r4, r2, r1
 800f51a:	42a3      	cmp	r3, r4
 800f51c:	6011      	str	r1, [r2, #0]
 800f51e:	d1e0      	bne.n	800f4e2 <_free_r+0x26>
 800f520:	681c      	ldr	r4, [r3, #0]
 800f522:	685b      	ldr	r3, [r3, #4]
 800f524:	6053      	str	r3, [r2, #4]
 800f526:	4421      	add	r1, r4
 800f528:	6011      	str	r1, [r2, #0]
 800f52a:	e7da      	b.n	800f4e2 <_free_r+0x26>
 800f52c:	d902      	bls.n	800f534 <_free_r+0x78>
 800f52e:	230c      	movs	r3, #12
 800f530:	6003      	str	r3, [r0, #0]
 800f532:	e7d6      	b.n	800f4e2 <_free_r+0x26>
 800f534:	6825      	ldr	r5, [r4, #0]
 800f536:	1961      	adds	r1, r4, r5
 800f538:	428b      	cmp	r3, r1
 800f53a:	bf04      	itt	eq
 800f53c:	6819      	ldreq	r1, [r3, #0]
 800f53e:	685b      	ldreq	r3, [r3, #4]
 800f540:	6063      	str	r3, [r4, #4]
 800f542:	bf04      	itt	eq
 800f544:	1949      	addeq	r1, r1, r5
 800f546:	6021      	streq	r1, [r4, #0]
 800f548:	6054      	str	r4, [r2, #4]
 800f54a:	e7ca      	b.n	800f4e2 <_free_r+0x26>
 800f54c:	b003      	add	sp, #12
 800f54e:	bd30      	pop	{r4, r5, pc}
 800f550:	2000248c 	.word	0x2000248c

0800f554 <sbrk_aligned>:
 800f554:	b570      	push	{r4, r5, r6, lr}
 800f556:	4e0e      	ldr	r6, [pc, #56]	; (800f590 <sbrk_aligned+0x3c>)
 800f558:	460c      	mov	r4, r1
 800f55a:	6831      	ldr	r1, [r6, #0]
 800f55c:	4605      	mov	r5, r0
 800f55e:	b911      	cbnz	r1, 800f566 <sbrk_aligned+0x12>
 800f560:	f000 f88c 	bl	800f67c <_sbrk_r>
 800f564:	6030      	str	r0, [r6, #0]
 800f566:	4621      	mov	r1, r4
 800f568:	4628      	mov	r0, r5
 800f56a:	f000 f887 	bl	800f67c <_sbrk_r>
 800f56e:	1c43      	adds	r3, r0, #1
 800f570:	d00a      	beq.n	800f588 <sbrk_aligned+0x34>
 800f572:	1cc4      	adds	r4, r0, #3
 800f574:	f024 0403 	bic.w	r4, r4, #3
 800f578:	42a0      	cmp	r0, r4
 800f57a:	d007      	beq.n	800f58c <sbrk_aligned+0x38>
 800f57c:	1a21      	subs	r1, r4, r0
 800f57e:	4628      	mov	r0, r5
 800f580:	f000 f87c 	bl	800f67c <_sbrk_r>
 800f584:	3001      	adds	r0, #1
 800f586:	d101      	bne.n	800f58c <sbrk_aligned+0x38>
 800f588:	f04f 34ff 	mov.w	r4, #4294967295
 800f58c:	4620      	mov	r0, r4
 800f58e:	bd70      	pop	{r4, r5, r6, pc}
 800f590:	20002490 	.word	0x20002490

0800f594 <_malloc_r>:
 800f594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f598:	1ccd      	adds	r5, r1, #3
 800f59a:	f025 0503 	bic.w	r5, r5, #3
 800f59e:	3508      	adds	r5, #8
 800f5a0:	2d0c      	cmp	r5, #12
 800f5a2:	bf38      	it	cc
 800f5a4:	250c      	movcc	r5, #12
 800f5a6:	2d00      	cmp	r5, #0
 800f5a8:	4607      	mov	r7, r0
 800f5aa:	db01      	blt.n	800f5b0 <_malloc_r+0x1c>
 800f5ac:	42a9      	cmp	r1, r5
 800f5ae:	d905      	bls.n	800f5bc <_malloc_r+0x28>
 800f5b0:	230c      	movs	r3, #12
 800f5b2:	603b      	str	r3, [r7, #0]
 800f5b4:	2600      	movs	r6, #0
 800f5b6:	4630      	mov	r0, r6
 800f5b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5bc:	4e2e      	ldr	r6, [pc, #184]	; (800f678 <_malloc_r+0xe4>)
 800f5be:	f000 f897 	bl	800f6f0 <__malloc_lock>
 800f5c2:	6833      	ldr	r3, [r6, #0]
 800f5c4:	461c      	mov	r4, r3
 800f5c6:	bb34      	cbnz	r4, 800f616 <_malloc_r+0x82>
 800f5c8:	4629      	mov	r1, r5
 800f5ca:	4638      	mov	r0, r7
 800f5cc:	f7ff ffc2 	bl	800f554 <sbrk_aligned>
 800f5d0:	1c43      	adds	r3, r0, #1
 800f5d2:	4604      	mov	r4, r0
 800f5d4:	d14d      	bne.n	800f672 <_malloc_r+0xde>
 800f5d6:	6834      	ldr	r4, [r6, #0]
 800f5d8:	4626      	mov	r6, r4
 800f5da:	2e00      	cmp	r6, #0
 800f5dc:	d140      	bne.n	800f660 <_malloc_r+0xcc>
 800f5de:	6823      	ldr	r3, [r4, #0]
 800f5e0:	4631      	mov	r1, r6
 800f5e2:	4638      	mov	r0, r7
 800f5e4:	eb04 0803 	add.w	r8, r4, r3
 800f5e8:	f000 f848 	bl	800f67c <_sbrk_r>
 800f5ec:	4580      	cmp	r8, r0
 800f5ee:	d13a      	bne.n	800f666 <_malloc_r+0xd2>
 800f5f0:	6821      	ldr	r1, [r4, #0]
 800f5f2:	3503      	adds	r5, #3
 800f5f4:	1a6d      	subs	r5, r5, r1
 800f5f6:	f025 0503 	bic.w	r5, r5, #3
 800f5fa:	3508      	adds	r5, #8
 800f5fc:	2d0c      	cmp	r5, #12
 800f5fe:	bf38      	it	cc
 800f600:	250c      	movcc	r5, #12
 800f602:	4629      	mov	r1, r5
 800f604:	4638      	mov	r0, r7
 800f606:	f7ff ffa5 	bl	800f554 <sbrk_aligned>
 800f60a:	3001      	adds	r0, #1
 800f60c:	d02b      	beq.n	800f666 <_malloc_r+0xd2>
 800f60e:	6823      	ldr	r3, [r4, #0]
 800f610:	442b      	add	r3, r5
 800f612:	6023      	str	r3, [r4, #0]
 800f614:	e00e      	b.n	800f634 <_malloc_r+0xa0>
 800f616:	6822      	ldr	r2, [r4, #0]
 800f618:	1b52      	subs	r2, r2, r5
 800f61a:	d41e      	bmi.n	800f65a <_malloc_r+0xc6>
 800f61c:	2a0b      	cmp	r2, #11
 800f61e:	d916      	bls.n	800f64e <_malloc_r+0xba>
 800f620:	1961      	adds	r1, r4, r5
 800f622:	42a3      	cmp	r3, r4
 800f624:	6025      	str	r5, [r4, #0]
 800f626:	bf18      	it	ne
 800f628:	6059      	strne	r1, [r3, #4]
 800f62a:	6863      	ldr	r3, [r4, #4]
 800f62c:	bf08      	it	eq
 800f62e:	6031      	streq	r1, [r6, #0]
 800f630:	5162      	str	r2, [r4, r5]
 800f632:	604b      	str	r3, [r1, #4]
 800f634:	4638      	mov	r0, r7
 800f636:	f104 060b 	add.w	r6, r4, #11
 800f63a:	f000 f85f 	bl	800f6fc <__malloc_unlock>
 800f63e:	f026 0607 	bic.w	r6, r6, #7
 800f642:	1d23      	adds	r3, r4, #4
 800f644:	1af2      	subs	r2, r6, r3
 800f646:	d0b6      	beq.n	800f5b6 <_malloc_r+0x22>
 800f648:	1b9b      	subs	r3, r3, r6
 800f64a:	50a3      	str	r3, [r4, r2]
 800f64c:	e7b3      	b.n	800f5b6 <_malloc_r+0x22>
 800f64e:	6862      	ldr	r2, [r4, #4]
 800f650:	42a3      	cmp	r3, r4
 800f652:	bf0c      	ite	eq
 800f654:	6032      	streq	r2, [r6, #0]
 800f656:	605a      	strne	r2, [r3, #4]
 800f658:	e7ec      	b.n	800f634 <_malloc_r+0xa0>
 800f65a:	4623      	mov	r3, r4
 800f65c:	6864      	ldr	r4, [r4, #4]
 800f65e:	e7b2      	b.n	800f5c6 <_malloc_r+0x32>
 800f660:	4634      	mov	r4, r6
 800f662:	6876      	ldr	r6, [r6, #4]
 800f664:	e7b9      	b.n	800f5da <_malloc_r+0x46>
 800f666:	230c      	movs	r3, #12
 800f668:	603b      	str	r3, [r7, #0]
 800f66a:	4638      	mov	r0, r7
 800f66c:	f000 f846 	bl	800f6fc <__malloc_unlock>
 800f670:	e7a1      	b.n	800f5b6 <_malloc_r+0x22>
 800f672:	6025      	str	r5, [r4, #0]
 800f674:	e7de      	b.n	800f634 <_malloc_r+0xa0>
 800f676:	bf00      	nop
 800f678:	2000248c 	.word	0x2000248c

0800f67c <_sbrk_r>:
 800f67c:	b538      	push	{r3, r4, r5, lr}
 800f67e:	4d06      	ldr	r5, [pc, #24]	; (800f698 <_sbrk_r+0x1c>)
 800f680:	2300      	movs	r3, #0
 800f682:	4604      	mov	r4, r0
 800f684:	4608      	mov	r0, r1
 800f686:	602b      	str	r3, [r5, #0]
 800f688:	f7f2 fa2a 	bl	8001ae0 <_sbrk>
 800f68c:	1c43      	adds	r3, r0, #1
 800f68e:	d102      	bne.n	800f696 <_sbrk_r+0x1a>
 800f690:	682b      	ldr	r3, [r5, #0]
 800f692:	b103      	cbz	r3, 800f696 <_sbrk_r+0x1a>
 800f694:	6023      	str	r3, [r4, #0]
 800f696:	bd38      	pop	{r3, r4, r5, pc}
 800f698:	20002494 	.word	0x20002494

0800f69c <strncpy>:
 800f69c:	b510      	push	{r4, lr}
 800f69e:	3901      	subs	r1, #1
 800f6a0:	4603      	mov	r3, r0
 800f6a2:	b132      	cbz	r2, 800f6b2 <strncpy+0x16>
 800f6a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f6a8:	f803 4b01 	strb.w	r4, [r3], #1
 800f6ac:	3a01      	subs	r2, #1
 800f6ae:	2c00      	cmp	r4, #0
 800f6b0:	d1f7      	bne.n	800f6a2 <strncpy+0x6>
 800f6b2:	441a      	add	r2, r3
 800f6b4:	2100      	movs	r1, #0
 800f6b6:	4293      	cmp	r3, r2
 800f6b8:	d100      	bne.n	800f6bc <strncpy+0x20>
 800f6ba:	bd10      	pop	{r4, pc}
 800f6bc:	f803 1b01 	strb.w	r1, [r3], #1
 800f6c0:	e7f9      	b.n	800f6b6 <strncpy+0x1a>

0800f6c2 <strstr>:
 800f6c2:	780a      	ldrb	r2, [r1, #0]
 800f6c4:	b570      	push	{r4, r5, r6, lr}
 800f6c6:	b96a      	cbnz	r2, 800f6e4 <strstr+0x22>
 800f6c8:	bd70      	pop	{r4, r5, r6, pc}
 800f6ca:	429a      	cmp	r2, r3
 800f6cc:	d109      	bne.n	800f6e2 <strstr+0x20>
 800f6ce:	460c      	mov	r4, r1
 800f6d0:	4605      	mov	r5, r0
 800f6d2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d0f6      	beq.n	800f6c8 <strstr+0x6>
 800f6da:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800f6de:	429e      	cmp	r6, r3
 800f6e0:	d0f7      	beq.n	800f6d2 <strstr+0x10>
 800f6e2:	3001      	adds	r0, #1
 800f6e4:	7803      	ldrb	r3, [r0, #0]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d1ef      	bne.n	800f6ca <strstr+0x8>
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	e7ec      	b.n	800f6c8 <strstr+0x6>
	...

0800f6f0 <__malloc_lock>:
 800f6f0:	4801      	ldr	r0, [pc, #4]	; (800f6f8 <__malloc_lock+0x8>)
 800f6f2:	f000 b809 	b.w	800f708 <__retarget_lock_acquire_recursive>
 800f6f6:	bf00      	nop
 800f6f8:	20002498 	.word	0x20002498

0800f6fc <__malloc_unlock>:
 800f6fc:	4801      	ldr	r0, [pc, #4]	; (800f704 <__malloc_unlock+0x8>)
 800f6fe:	f000 b804 	b.w	800f70a <__retarget_lock_release_recursive>
 800f702:	bf00      	nop
 800f704:	20002498 	.word	0x20002498

0800f708 <__retarget_lock_acquire_recursive>:
 800f708:	4770      	bx	lr

0800f70a <__retarget_lock_release_recursive>:
 800f70a:	4770      	bx	lr

0800f70c <_init>:
 800f70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f70e:	bf00      	nop
 800f710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f712:	bc08      	pop	{r3}
 800f714:	469e      	mov	lr, r3
 800f716:	4770      	bx	lr

0800f718 <_fini>:
 800f718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f71a:	bf00      	nop
 800f71c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f71e:	bc08      	pop	{r3}
 800f720:	469e      	mov	lr, r3
 800f722:	4770      	bx	lr
