Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 26 16:53:26 2018
| Host         : DESKTOP-HJF36BA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Vgamain_control_sets_placed.rpt
| Design       : Vgamain
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1060 |          287 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+--------------------------------------+------------------+----------------+
|     Clock Signal    |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------+--------------------------------------+------------------+----------------+
|  topclock_IBUF_BUFG | syncronization/SHpos[10]_i_1_n_0 | syncronization/SVpos                 |                3 |             20 |
|  topclock_IBUF_BUFG |                                  | syncronization/SHpos[10]_i_1_n_0     |                4 |             22 |
|  topclock_IBUF_BUFG |                                  | syncronization/drawBackground119_out |                4 |             24 |
|  topclock_IBUF_BUFG |                                  |                                      |               51 |            202 |
|  moveclock_reg[21]  |                                  |                                      |              237 |            860 |
+---------------------+----------------------------------+--------------------------------------+------------------+----------------+


