Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Feb  8 04:58:07 2023
    Info: System process ID: 6049
Info: Command: quartus_sh --flow compile add.qpf -c add
Info: Quartus(args): compile add.qpf -c add
Info: Project Name = /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add
Info: Revision Name = add
Info: Run task: IP Generation
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Wed Feb  8 04:58:09 2023
    Info: System process ID: 6085
Info: Command: quartus_ipgenerate add -c add --run_default_mode_op
Info: Found 5 IP file(s) in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper.qsys was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0.ip was found in the project.
Info: Started running qsys-validate on Platform Designer system add_kernel_wrapper.qsys
Info: Performing Platform Designer system validation using the command line: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/../qsys/bin/qsys-validate add_kernel_wrapper.qsys
Warning: add_kernel_wrapper: add_fpga_ip_export_1_di_0 has port resetn declared with role reset_n which is declared as reset in file add_kernel_wrapper_add_fpga_ip_export_1_di_0.ip
Info: Finished running qsys-validate on Platform Designer system add_kernel_wrapper.qsys
Info: Only synthesis files will be generated.
Info: Performing IP Generation using the command line: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/sopc_builder/bin/qsys-generate {--family=Arria 10} --part=10AS066N3F40E2SG --block-symbol-file --quartus-project=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add --rev=add --top-level-generation=true {--bypass-quartus-project } --synthesis=verilog --parallel --batch=ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0.ip --batch=ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip --batch=ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip --batch=ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip add_kernel_wrapper.qsys
Info: Batch generation will generate the listed files in this order: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper.qsys, ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0.ip, ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip, ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip, ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip
Info: Parallel IP Generation is enabled. 
Info: Platform Designer will attempt to use 5 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
Info: Starting: Platform Designer system generation
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in/add_kernel_wrapper_clock_in_generation.rpt
Info: Generated by version: 22.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: add_kernel_wrapper_clock_in: "Transforming system: add_kernel_wrapper_clock_in"
Info: add_kernel_wrapper_clock_in: "Naming system components in system: add_kernel_wrapper_clock_in"
Info: add_kernel_wrapper_clock_in: "Processing generation queue"
Info: add_kernel_wrapper_clock_in: "Generating: add_kernel_wrapper_clock_in"
Info: add_kernel_wrapper_clock_in: Done "add_kernel_wrapper_clock_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip (add_kernel_wrapper_clock_in) took 1465 ms
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_kernel_wrapper_add_fpga_ip_export_1_di_0_generation.rpt
Info: Generated by version: 22.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0.ip --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: add_kernel_wrapper_add_fpga_ip_export_1_di_0: "Transforming system: add_kernel_wrapper_add_fpga_ip_export_1_di_0"
Info: add_kernel_wrapper_add_fpga_ip_export_1_di_0: "Naming system components in system: add_kernel_wrapper_add_fpga_ip_export_1_di_0"
Info: add_kernel_wrapper_add_fpga_ip_export_1_di_0: "Processing generation queue"
Info: add_kernel_wrapper_add_fpga_ip_export_1_di_0: "Generating: add_kernel_wrapper_add_fpga_ip_export_1_di_0"
Info: add_kernel_wrapper_add_fpga_ip_export_1_di_0: "Generating: add_fpga_ip_export_1_di"
Info: add_kernel_wrapper_add_fpga_ip_export_1_di_0: Done "add_kernel_wrapper_add_fpga_ip_export_1_di_0" with 2 modules, 71 files
Info: Finished: Create HDL design files for synthesis
Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0.ip (add_kernel_wrapper_add_fpga_ip_export_1_di_0) took 2181 ms
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in/add_kernel_wrapper_reset_in_generation.rpt
Info: Generated by version: 22.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: add_kernel_wrapper_reset_in: "Transforming system: add_kernel_wrapper_reset_in"
Info: add_kernel_wrapper_reset_in: "Naming system components in system: add_kernel_wrapper_reset_in"
Info: add_kernel_wrapper_reset_in: "Processing generation queue"
Info: add_kernel_wrapper_reset_in: "Generating: add_kernel_wrapper_reset_in"
Info: add_kernel_wrapper_reset_in: Done "add_kernel_wrapper_reset_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip (add_kernel_wrapper_reset_in) took 1414 ms
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0/add_kernel_wrapper_master_0_generation.rpt
Info: Generated by version: 22.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: add_kernel_wrapper_master_0: "Transforming system: add_kernel_wrapper_master_0"
Info: add_kernel_wrapper_master_0: "Naming system components in system: add_kernel_wrapper_master_0"
Info: add_kernel_wrapper_master_0: "Processing generation queue"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_altera_jtag_avalon_master_191_xta54la"
Info: add_kernel_wrapper_master_0: "Generating: altera_avalon_st_jtag_interface"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_timing_adapter_1930_iogftka"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_altera_avalon_sc_fifo_1931_fzgstwy"
Info: add_kernel_wrapper_master_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: add_kernel_wrapper_master_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: add_kernel_wrapper_master_0: "Generating: altera_avalon_packets_to_master"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_channel_adapter_1921_5wnzrci"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_channel_adapter_1921_fkajlia"
Info: add_kernel_wrapper_master_0: "Generating: altera_reset_controller"
Info: add_kernel_wrapper_master_0: Done "add_kernel_wrapper_master_0" with 11 modules, 23 files
Info: Finished: Create HDL design files for synthesis
Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip (add_kernel_wrapper_master_0) took 1612 ms
Warning: add_kernel_wrapper: add_fpga_ip_export_1_di_0 has port resetn declared with role reset_n which is declared as reset in file add_kernel_wrapper_add_fpga_ip_export_1_di_0.ip
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper/add_kernel_wrapper_generation.rpt
Info: Generated by version: 22.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper.qsys --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper --family="Arria 10" --part=10AS066N3F40E2SG
Info: Loading add-quartus/add_kernel_wrapper.qsys
Info: Reading input file
Info: Parameterizing module add_fpga_ip_export_1_di_0
Info: Parameterizing module clock_in
Info: Parameterizing module master_0
Info: Parameterizing module reset_in
Info: Building connections
Info: Parameterizing connections
Info: Validating
Info: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper.qsys --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper --family="Arria 10" --part=10AS066N3F40E2SG
Info: Loading add-quartus/add_kernel_wrapper.qsys
Info: Reading input file
Info: Parameterizing module add_fpga_ip_export_1_di_0
Info: Parameterizing module clock_in
Info: Parameterizing module master_0
Info: Parameterizing module reset_in
Info: Building connections
Info: Parameterizing connections
Info: Validating
Info: Done reading input file
Info: add_kernel_wrapper: "Transforming system: add_kernel_wrapper"
Info: Interconnect is inserted between master master_0.master and slave add_fpga_ip_export_1_di_0.csr_ring_root_avs because the master has address signal 32 bit wide, but the slave is 5 bit wide.
Info: Interconnect is inserted between master master_0.master and slave add_fpga_ip_export_1_di_0.csr_ring_root_avs because the master has readdata signal 32 bit wide, but the slave is 64 bit wide.
Info: Interconnect is inserted between master master_0.master and slave add_fpga_ip_export_1_di_0.csr_ring_root_avs because the master has writedata signal 32 bit wide, but the slave is 64 bit wide.
Info: Interconnect is inserted between master master_0.master and slave add_fpga_ip_export_1_di_0.csr_ring_root_avs because the master has byteenable signal 4 bit wide, but the slave is 8 bit wide.
Info: add_kernel_wrapper: "Naming system components in system: add_kernel_wrapper"
Info: add_kernel_wrapper: "Processing generation queue"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_add_fpga_ip_export_1_di_0"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_clock_in"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_master_0"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_reset_in"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_mm_interconnect_1920_r7ss2sq"
Info: add_kernel_wrapper: "Generating: altera_reset_controller"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_master_translator_191_g7h47bq"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_slave_translator_191_x56fcki"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_master_agent_191_mpbm6tq"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_slave_agent_191_ncfkfri"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_avalon_sc_fifo_1931_fzgstwy"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_router_1921_lzreodq"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_router_1921_4dfykji"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_demultiplexer_1921_cxey4iy"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_multiplexer_1921_yont6ya"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_multiplexer_1921_deglkyq"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_width_adapter_1920_qo37njq"
Info: add_kernel_wrapper: "Generating: add_kernel_wrapper_altera_merlin_width_adapter_1920_xqv2fwa"
Info: add_kernel_wrapper: Done "add_kernel_wrapper" with 19 modules, 24 files
Info: Finished: Create HDL design files for synthesis
Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper.qsys (add_kernel_wrapper) took 2652 ms
Info: Finished: Platform Designer system generation
Info: Finished generating IP file(s) in the project.
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 982 megabytes
    Info: Processing ended: Wed Feb  8 04:58:37 2023
    Info: Elapsed time: 00:00:28
    Info: System process ID: 6085
Info: Run task: Analysis & Synthesis
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Wed Feb  8 04:58:39 2023
    Info: System process ID: 6685
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off add -c add
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "add"
Info: Revision = "add"
Info: Analyzing source files
Info (18237): File "/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0/altera_reset_controller_1921/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper/altera_reset_controller_1921/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(246): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_altera_syncram_wrapped.sv Line: 246
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(249): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_altera_syncram_wrapped.sv Line: 249
Info (16884): Verilog HDL info at hld_fifo.sv(146): analyzing included file ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_fifo.sv Line: 146
Info (19624): Verilog HDL info at hld_fifo.sv(146): back to file 'ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_fifo.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_fifo.sv Line: 146
Info (16884): Verilog HDL info at acl_mid_speed_fifo.sv(85): analyzing included file ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mid_speed_fifo.sv Line: 85
Info (19624): Verilog HDL info at acl_mid_speed_fifo.sv(85): back to file 'ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mid_speed_fifo.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mid_speed_fifo.sv Line: 85
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(196): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 196
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(199): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 199
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(202): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 202
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(205): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 205
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(208): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 208
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(211): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 211
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(214): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 214
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(217): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 217
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(220): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 220
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(126): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 126
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(129): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 129
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(132): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 132
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(135): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 135
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(138): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 138
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(141): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 141
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(144): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 144
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(147): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 147
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(150): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 150
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(218): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 218
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(221): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 221
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(224): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 224
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(227): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 227
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(230): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 230
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(233): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 233
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(236): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 236
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(239): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 239
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(242): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 242
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(157): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 157
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(160): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 160
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(163): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 163
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(166): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 166
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(169): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 169
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(172): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 172
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(175): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 175
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(178): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 178
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(181): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 181
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(161): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 161
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(164): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 164
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(167): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 167
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(170): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 170
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(173): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 173
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(176): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 176
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(179): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 179
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(182): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 182
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(185): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 185
Info (16884): Verilog HDL info at acl_mlab_fifo.sv(32): analyzing included file ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mlab_fifo.sv Line: 32
Info (19624): Verilog HDL info at acl_mlab_fifo.sv(32): back to file 'ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mlab_fifo.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mlab_fifo.sv Line: 32
Info (16884): Verilog HDL info at hld_iowr.sv(34): analyzing included file ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv Line: 34
Info (19624): Verilog HDL info at hld_iowr.sv(34): back to file 'ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv Line: 34
Warning (17326): Verilog HDL warning at acl_push.v(100): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_push.v Line: 100
Info: Elaborating from top-level entity "add"
Info (18235): Library search order is as follows: "add_kernel_wrapper_clock_in; add_kernel_wrapper_reset_in; altera_merlin_master_translator_191; altera_merlin_slave_translator_191; altera_merlin_master_agent_191; altera_merlin_slave_agent_191; altera_avalon_sc_fifo_1931; altera_merlin_router_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1921; altera_merlin_width_adapter_1920; altera_mm_interconnect_1920; altera_reset_controller_1921; add_kernel_wrapper; altera_jtag_dc_streaming_191; timing_adapter_1930; altera_avalon_st_bytes_to_packets_1920; altera_avalon_st_packets_to_bytes_1920; altera_avalon_packets_to_master_1920; channel_adapter_1921; altera_jtag_avalon_master_191; add_kernel_wrapper_master_0; add_fpga_ip_export_1_di_10; add_kernel_wrapper_add_fpga_ip_export_1_di_0". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(201): truncated value with size 115 to match size of target (96) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 201
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(201): truncated value with size 115 to match size of target (96) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 201
Warning (13469): Verilog HDL assignment warning at acl_multistage_adder.v(168): truncated value with size 19 to match size of target (14) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_adder.v Line: 168
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(131): truncated value with size 2 to match size of target (1) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_token_fifo_counter.v Line: 131
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(147): truncated value with size 2 to match size of target (1) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_token_fifo_counter.v Line: 147
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(156): truncated value with size 3 to match size of target (2) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_token_fifo_counter.v Line: 156
Warning (16735): Verilog HDL warning at hld_iowr.sv(419): actual bit length 35 differs from formal bit length 34 for port "i_data" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv Line: 419
Warning (16735): Verilog HDL warning at hld_iowr.sv(429): actual bit length 35 differs from formal bit length 34 for port "o_fifodata" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv Line: 429
Info (19337): VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index="YES",sld_node_info_internal=203451904)(1,1)(1,3)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 96
Info (19337): VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=5,receive_width=26,settings="{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host { } psig 9b67919e}")(1,127)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at add_kernel_wrapper_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0/altera_avalon_sc_fifo_1931/synth/add_kernel_wrapper_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 125
Info (22567): Verilog HDL info at add_kernel_wrapper_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_master_0/altera_avalon_sc_fifo_1931/synth/add_kernel_wrapper_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at add_kernel_wrapper_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper/altera_avalon_sc_fifo_1931/synth/add_kernel_wrapper_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at add_kernel_wrapper_altera_merlin_width_adapter_1920_qo37njq.sv(317): extracting RAM for identifier 'data_array' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper/altera_merlin_width_adapter_1920/synth/add_kernel_wrapper_altera_merlin_width_adapter_1920_qo37njq.sv Line: 317
Info (22567): Verilog HDL info at add_kernel_wrapper_altera_merlin_width_adapter_1920_qo37njq.sv(318): extracting RAM for identifier 'byteen_array' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper/altera_merlin_width_adapter_1920/synth/add_kernel_wrapper_altera_merlin_width_adapter_1920_qo37njq.sv Line: 318
Info (22567): Verilog HDL info at add_kernel_wrapper_altera_merlin_width_adapter_1920_xqv2fwa.sv(317): extracting RAM for identifier 'data_array' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper/altera_merlin_width_adapter_1920/synth/add_kernel_wrapper_altera_merlin_width_adapter_1920_xqv2fwa.sv Line: 317
Info (22567): Verilog HDL info at add_kernel_wrapper_altera_merlin_width_adapter_1920_xqv2fwa.sv(318): extracting RAM for identifier 'byteen_array' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper/altera_merlin_width_adapter_1920/synth/add_kernel_wrapper_altera_merlin_width_adapter_1920_xqv2fwa.sv Line: 318
Warning (16753): Verilog HDL warning at add_kernel_wrapper_altera_merlin_width_adapter_1920_xqv2fwa.sv(477): right shift count is greater than or equal to the width of the value File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/add_kernel_wrapper/altera_merlin_width_adapter_1920/synth/add_kernel_wrapper_altera_merlin_width_adapter_1920_xqv2fwa.sv Line: 477
Warning (21610): Output port "device_exception_bus[0..63]" in instance "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0" of entity "add_fpga_ip_export_1_di" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/add_fpga_ip_export_1_di.sv Line: 26
Warning (21610): Output port "stall_out_lookahead" in instance "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTS7AdderID_std_ic_inst|ZTS7AdderID_id_iter_inst_0" of entity "acl_id_iterator" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_id_iterator.v Line: 70
Warning (21610): Output port "avm_burstcount" in instance "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|cra_ring_wrapper_inst|csr_ring_node_avm_wire_0_cra_ring_inst_0" of entity "cra_ring_node" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/cra_ring_node.sv Line: 47
Warning (21610): Output port "avm_enable" in instance "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|cra_ring_wrapper_inst|csr_ring_node_avm_wire_0_cra_ring_inst_0" of entity "cra_ring_node" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/cra_ring_node.sv Line: 45
Info: Found 147 design entities
Info: There are 195 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab_0.
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Deploying alt_sld_fab_0 to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt
Info (11172): Generated by version: 22.3 build 104
Info (11172): Starting: Create HDL design files for synthesis
Info (11172): Qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Processing generation queue"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_fnonq3i"
Info (11172): Alt_sld_fab_0: "Generating: altera_signaltap_agent_wrapper"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_yq5fuqa"
Info (11172): Alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_ashi6lq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_cpxib3y"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_vuwprxq"
Info (11172): Conf_reset_src: "Generating: conf_reset_src"
Info (11172): Grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info (11172): Alt_sld_fab_0: Done "alt_sld_fab_0" with 13 modules, 14 files
Info (11172): Finished: Create HDL design files for synthesis
Info (11172): Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip (alt_sld_fab_0) took 577 ms
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab_0.
Info (19337): VHDL info at sld_signaltap.vhd(39): executing entity "sld_signaltap(sld_node_info=805334528,sld_section_id="auto_signaltap_0",sld_data_bits=215,sld_trigger_bits=215,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=131072,sld_segment_size=131072,sld_trigger_level=2,sld_advanced_trigger_entity="basic,1,sld_reserved_add_auto_signaltap_0_2_3f40,",sld_enable_advanced_trigger=1,sld_inversion_mask_length=676,sld_inversion_mask="0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_current_resource_width=1,sld_create_monitor_interface=1,sld_use_jtag_signal_adapter=0)(1,13)(1,16)(1,4)(1,49)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,675)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 39
Info (19337): VHDL info at sld_signaltap_impl.vhd(167): executing entity "sld_signaltap_impl(sld_data_bits=215,sld_trigger_bits=215,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=131072,sld_segment_size=131072,sld_state_bits=11,sld_trigger_level=2,sld_advanced_trigger_entity="basic,1,sld_reserved_add_auto_signaltap_0_2_3f40,",sld_enable_advanced_trigger=1,sld_inversion_mask_length=676,sld_inversion_mask="0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_current_resource_width=1,sld_trigger_pipeline=0,sld_ram_pipeline=0,sld_counter_pipeline=0)(1,13)(1,4)(1,49)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,675)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 167
Info (19337): VHDL info at sld_signaltap_impl.vhd(522): executing entity "sld_signaltap_jtag(sld_data_bits=215,sld_trigger_bits=215,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=131072,sld_segment_size=131072,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_level=2,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,sld_reserved_add_auto_signaltap_0_2_3f40,",sld_enable_advanced_trigger=1,sld_inversion_mask_length=676,sld_inversion_mask="0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1)(1,4)(1,49)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,675)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 522
Info (19337): VHDL info at sld_stp_acq_core.vhd(16): executing entity "sld_stp_acq_core(sld_data_bits=215,sld_trigger_bits=215,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=131072,sld_segment_size=131072,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_level=2,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,sld_reserved_add_auto_signaltap_0_2_3f40,",sld_enable_advanced_trigger=1,sld_inversion_mask_length=676,sld_inversion_mask="0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1)(16,0)(16,0)(16,0)(34,0)(0,0)(16,0)(1,4)(1,49)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,675)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_stp_acq_core.vhd Line: 16
Info (19337): VHDL info at sld_ela_control.vhd(72): executing entity "sld_ela_control(ip_major_version=6,trigger_input_width=215,trigger_level=2,advanced_trigger_entity="basic,1,sld_reserved_add_auto_signaltap_0_2_3f40,",enable_advanced_trigger=1,mem_address_bits=17,sample_depth=131072,state_bits=11,segment_size_bits=17,state_flow_mgr_entity="state_flow_mgr_entity.vhd",storage_qualifier_inversion_mask_length=0,storage_qualifier_advanced_condition_entity="basic")(1,49)(675,675)(1,25)(1,3)(1,5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_ela_control.vhd Line: 72
Info (19337): VHDL info at sld_ela_trigger_flow_mgr.vhd(10): executing entity "sld_ela_trigger_flow_mgr(ip_major_version=6,segment_size_bits=17)(0,0)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd Line: 10
Info (19337): VHDL info at sld_buffer_manager.vhd(47): executing entity "sld_buffer_manager(ip_major_version=6,address_bits=17,segment_size_bits=17,num_segments_bits=1)(1,3)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 47
Info (19337): VHDL info at sld_stp_comm_acq_domain_xing.vhd(21): executing entity "sld_stp_comm_acq_domain_xing(sld_data_bits=215,sld_trigger_bits=215,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=131072,sld_segment_size=131072,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_level=2,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,sld_reserved_add_auto_signaltap_0_2_3f40,",sld_enable_advanced_trigger=1,sld_inversion_mask_length=676,sld_inversion_mask="0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1)(16,0)(34,0)(0,0)(16,0)(16,0)(16,0)(16,0)(16,0)(16,0)(34,0)(0,0)(16,0)(1,4)(1,49)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,675)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd Line: 21
Info (19337): VHDL info at intel_stp_status_bits_cdc.vhd(26): executing entity "intel_stp_status_bits_cdc(stp_status_bits_width=17)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd Line: 26
Info (19337): VHDL info at sld_stp_comm_jtag.vhd(16): executing entity "sld_stp_comm_jtag(sld_data_bits=215,sld_trigger_bits=215,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=131072,sld_segment_size=131072,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_level=2,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,sld_reserved_add_auto_signaltap_0_2_3f40,",sld_enable_advanced_trigger=1,sld_inversion_mask_length=676,sld_inversion_mask="0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1)(16,0)(16,0)(16,0)(34,0)(0,0)(16,0)(1,4)(1,49)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,675)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd Line: 16
Info (19337): VHDL info at sld_buffer_manager.vhd(563): executing entity "sld_offload_buffer_mgr(ip_major_version=6,buffer_depth=131072,segment_count=1,mem_address_bits=17,data_bits=215,status_bits=35,data_bit_cntr_bits=8,status_bit_cntr_bits=6,ela_status_bits=4)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 563
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr" with architecture "INFO_REG" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Info (19337): VHDL info at sld_stp_comm_jtag.vhd(849): executing entity "serial_crc_16" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd Line: 849
Info (19337): VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_ashi6lq.vhd(13): executing entity "alt_sld_fab_0_altera_sld_jtag_hub_1920_ashi6lq(device_family="Arria 10",count=2,n_node_ir_bits=10,node_info="0000110000100000011011100000000000110000000000000110111000000000",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(1,0)(1,64)" with architecture "rtl" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_ashi6lq.vhd Line: 13
Info (19337): VHDL info at sld_jtag_hub.vhd(89): executing entity "sld_jtag_hub(device_family="Arria 10",n_nodes=2,n_node_ir_bits=10,node_info="0000110000100000011011100000000000110000000000000110111000000000",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(63,0)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 89
Info (19337): VHDL info at sld_hub.vhd(1554): executing entity "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_hub.vhd Line: 1554
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr(n_bits=96)" with architecture "INFO_REG" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Info (19337): VHDL info at sld_ela_control.vhd(1174): executing entity "sld_ela_basic_multi_level_trigger(ip_major_version=6,data_bits=215)(0,0)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_ela_control.vhd Line: 1174
Info (19337): VHDL info at sld_mbpmg.vhd(37): executing entity "sld_mbpmg(ip_major_version=6,data_bits=215)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_mbpmg.vhd Line: 37
Info (19337): VHDL info at sld_mbpmg.vhd(257): executing entity "sld_sbpmg(ip_major_version=6)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_mbpmg.vhd Line: 257
Info (19337): VHDL info at sld_alt_reduction.vhd(143): executing entity "sld_alt_reduction(ip_major_version=6,data_bits=15)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_alt_reduction.vhd Line: 143
Info (19337): VHDL info at sld_alt_reduction.vhd(143): executing entity "sld_alt_reduction(ip_major_version=6,data_bits=64)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_alt_reduction.vhd Line: 143
Info (19337): VHDL info at sld_alt_reduction.vhd(143): executing entity "sld_alt_reduction(ip_major_version=6,data_bits=8)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_alt_reduction.vhd Line: 143
Info (19337): VHDL info at sld_alt_reduction.vhd(143): executing entity "sld_alt_reduction(ip_major_version=6,data_bits=5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_alt_reduction.vhd Line: 143
Info (19337): VHDL info at sld_mbpmg.vhd(37): executing entity "sld_mbpmg(ip_major_version=6,pipeline=0)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_mbpmg.vhd Line: 37
Info (19337): VHDL info at sld_mbpmg.vhd(257): executing entity "sld_sbpmg(ip_major_version=6,pipeline=0)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_mbpmg.vhd Line: 257
Info: found pre-synthesis snapshots for 2 partition(s)
Info: Synthesizing partition "root_partition"
Info (286031): Timing-Driven Synthesis is running on partition "root_partition"
Info (19000): Inferred 4 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTS7AdderID_std_ic_inst|ZTS7AdderID_finish_detector|ndrange_sum|pipelined_data_rtl_0" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTS7AdderID_std_ic_inst|ZTS7AdderID_finish_detector|ndrange_completed|pipelined_data_rtl_0" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTS7AdderID_std_ic_inst|ZTS7AdderID_finish_detector|ndrange_sum|pipelined_data_rtl_1" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTS7AdderID_std_ic_inst|ZTS7AdderID_finish_detector|ndrange_completed|pipelined_data_rtl_1" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (18062): Inserted logic cells for Maximum Fan-Out assignment
    Info (18058): Inserted 5 logic cells for Maximum Fan-Out assignment on "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTS7AdderID_std_ic_inst|ZTS7AdderID_inst_0|kernel|theZTS7AdderID_function|thebb_ZTS7AdderID_B0|thebb_ZTS7AdderID_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_zts7adderid_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_zts7adderid_94_1gr|fifo|valid_counter[0]" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/ip/add_kernel_wrapper/add_kernel_wrapper_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_token_fifo_counter.v Line: 97
Info (17049): 3264 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 3474 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 3382 logic cells
    Info (21064): Implemented 84 RAM segments
    Info (21071): Implemented 1 partitions
Info: Successfully synthesized partition
Info: Synthesizing partition "auto_fab_0"
Info (286031): Timing-Driven Synthesis is running on partition "auto_fab_0"
Info (17049): 21 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|universal.lc" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_reset_release_for_debug_203/synth/intel_configuration_reset_release_for_debug.v Line: 45
Info (21057): Implemented 7600 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 475 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 5374 logic cells
    Info (21064): Implemented 1720 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 2 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 1798 megabytes
    Info: Processing ended: Wed Feb  8 04:59:25 2023
    Info: Elapsed time: 00:00:46
    Info: System process ID: 6685
Info (19538): Reading SDC files took 00:00:01 cumulatively in this process.
Info: Run task: Fitter
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Wed Feb  8 04:59:27 2023
    Info: System process ID: 7230
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off add -c add
Info: qfit2_default_script.tcl version: #1
Info: Project  = add
Info: Revision = add
Info (16677): Loading synthesized database.
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16734): Loading "synthesized" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02.
Info (119006): Selected device 10AS066N3F40E2SG for design "add"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (18824): Fitter is performing the Signal Tap Post-Fit tapping flow.
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:24
Critical Warning (16643): Found CONNECT_TO_SLD_NODE_ENTITY_PORT assignments found for "fpga_led" pin with multiple values. Using value: "acq_data_in[0]"
    Info (16644): Assignment value for "fpga_led": "acq_data_in[0]"
    Info (16644): Assignment value for "fpga_led": "acq_trigger_in[0]"
Critical Warning (16643): Found CONNECT_TO_SLD_NODE_ENTITY_PORT assignments found for "reset_button_n" pin with multiple values. Using value: "acq_data_in[1]"
    Info (16644): Assignment value for "reset_button_n": "acq_data_in[1]"
    Info (16644): Assignment value for "reset_button_n": "acq_trigger_in[1]"
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 48 unused RX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Critical Warning (18655): There are 48 unused TX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (13173): auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tck~CLKENA0 (4062 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I28
    Info (13173): i_clk~inputCLKENA0 (6510 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I21
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_synchronizer_no_reset
        Info (332166): set_false_path -to [get_keepers {*sld_synchronizer_no_reset:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'jtag.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'add_kernel_wrapper/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/add_kernel_wrapper/add_kernel_wrapper_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/add_kernel_wrapper/add_kernel_wrapper_master_0/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'add.sdc'
Info (18794): Reading SDC File: '/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (332104): Reading SDC File: '/p/psg/swip/releases5/acds/22.3/104/linux64/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   41.666 altera_reserved_tck
    Info (332111):   10.000        i_clk
Info (176233): Starting register packing
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:00:43
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:40
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:19
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:06
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (11888): Total time spent on timing analysis during Placement is 1.87 seconds.
Info (170193): Fitter routing operations beginning
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (11888): Total time spent on timing analysis during Routing is 4.85 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:02:06
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (11888): Total time spent on timing analysis during Post-Routing is 0.00 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:01:59
Info (20274): Successfully committed final database.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 6123 megabytes
    Info: Processing ended: Wed Feb  8 05:06:18 2023
    Info: Elapsed time: 00:06:51
    Info: System process ID: 7230
Info: Run task: Timing Analysis (Signoff)
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Wed Feb  8 05:06:20 2023
    Info: System process ID: 10997
Info: Command: quartus_sta add -c add --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:03.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_synchronizer_no_reset
        Info (332166): set_false_path -to [get_keepers {*sld_synchronizer_no_reset:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'jtag.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'add_kernel_wrapper/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/add_kernel_wrapper/add_kernel_wrapper_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/add_kernel_wrapper/add_kernel_wrapper_master_0/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'add.sdc'
Info (18794): Reading SDC File: '/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (332104): Reading SDC File: '/p/psg/swip/releases5/acds/22.3/104/linux64/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.554
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.554               0.000         0      i_clk Slow 900mV 100C Model 
    Info (332119):     1.464               0.000         0 altera_reserved_tck   Slow 900mV 0C Model 
Info (332146): Worst-case hold slack is 0.018
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.018               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
    Info (332119):     0.019               0.000         0      i_clk   Fast 900mV 0C Model 
Info (332146): Worst-case recovery slack is 6.330
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     6.330               0.000         0      i_clk Slow 900mV 100C Model 
    Info (332119):    35.471               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.160
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.160               0.000         0      i_clk   Fast 900mV 0C Model 
    Info (332119):     0.202               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 4.402
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     4.402               0.000         0      i_clk   Slow 900mV 0C Model 
    Info (332119):    20.328               0.000         0 altera_reserved_tck   Slow 900mV 0C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 56, or 78.9%
    Info (332114): 
Worst Case Available Settling Time: 12.460 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 56, or 78.9%
    Info (332114): 
Worst Case Available Settling Time: 12.860 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 56, or 78.9%
    Info (332114): 
Worst Case Available Settling Time: 14.458 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 56, or 78.9%
    Info (332114): 
Worst Case Available Settling Time: 15.301 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 2594 megabytes
    Info: Processing ended: Wed Feb  8 05:06:28 2023
    Info: Elapsed time: 00:00:08
    Info: System process ID: 10997
Info: Run task: Assembler (Generate programming files)
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Wed Feb  8 05:06:30 2023
    Info: System process ID: 11037
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off add -c add
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:03.
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5128 megabytes
    Info: Processing ended: Wed Feb  8 05:07:05 2023
    Info: Elapsed time: 00:00:35
    Info: System process ID: 11037
Info (21793): Quartus Prime Full Compilation was successful. 0 errors, 69 warnings
Info (23030): Evaluation of Tcl script /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/common/tcl/internal/qsh_flowengine.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 1048 megabytes
    Info: Processing ended: Wed Feb  8 05:07:16 2023
    Info: Elapsed time: 00:09:09
    Info: System process ID: 6049
