timestamp 1730269282
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_7XSGLL sky130_fd_pr__nfet_01v8_7XSGLL_3 1 0 281 0 1 -208
use sky130_fd_pr__nfet_01v8_7XSGLL sky130_fd_pr__nfet_01v8_7XSGLL_2 1 0 281 0 -1 45
use sky130_fd_pr__nfet_01v8_7XSGLL sky130_fd_pr__nfet_01v8_7XSGLL_1 1 0 81 0 1 107
use sky130_fd_pr__nfet_01v8_7XSGLL sky130_fd_pr__nfet_01v8_7XSGLL_0 1 0 81 0 -1 -270
port "rst" 4 80 -366 80 -366 m1
port "preOut" 3 326 -204 326 -204 m1
port "drain2" 2 356 -56 356 -56 m1
port "drain1" 6 170 -27 170 -26 m1
port "vin" 5 76 200 76 200 m1
port "DVSS" 0 -20 84 -20 84 m1
node "rst" 0 0 80 -366 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "preOut" 0 0 326 -204 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "drain2" 0 0 356 -56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "drain1" 0 0 170 -27 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_102_34#" 0 0 102 34 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vin" 0 0 76 200 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "DVSS" 0 0 -20 84 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n73_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_n33_33#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_n33_33#" "drain1"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_n73_n73#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_n73_n73#" "m1_102_34#"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_0/VSUBS" "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_1/VSUBS"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_1/VSUBS" "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n73_n73#"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n73_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_2/VSUBS"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_2/VSUBS" "sky130_fd_pr__nfet_01v8_7XSGLL_3/VSUBS"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_3/VSUBS" "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_n73_n73#"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_n73_n73#" "DVSS"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n33_33#" "vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_n33_33#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_n33_33#" "drain2"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n33_33#" "rst" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_15_n73#" "preOut" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
