<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="divisore_restoring.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divisore_restoring_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Divisore_restoring_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Divisore_restoring_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Divisore_restoring_testbench_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Divisore_restoring_testbench_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divisore_restoring_testbench_par.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="divisore_restoring.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="divisore_restoring.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="divisore_restoring.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="divisore_restoring.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="divisore_restoring.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="divisore_restoring.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="divisore_restoring.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="divisore_restoring.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="divisore_restoring.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="divisore_restoring.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisore_restoring.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="divisore_restoring.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="divisore_restoring.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="divisore_restoring.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="divisore_restoring.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="divisore_restoring.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="divisore_restoring.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="divisore_restoring.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="divisore_restoring.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divisore_restoring_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="divisore_restoring_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divisore_restoring_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="divisore_restoring_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="divisore_restoring_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="divisore_restoring_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="divisore_restoring_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisore_restoring_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisore_restoring_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="divisore_restoring_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="divisore_restoring_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisore_restoring_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divisore_restoring_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="divisore_restoring_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="divisore_restoring_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisore_restoring_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisore_restoring_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/Booth_multiplier_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/Booth_multiplier_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/Booth_multiplier_timesim.vhd"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tester_dispositivi_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1515624350" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1515624350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515624945" xil_pn:in_ck="-7185483989834182117" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1515624945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="add_sub.vhd"/>
      <outfile xil_pn:name="anode_manager.vhd"/>
      <outfile xil_pn:name="cathode_encoder.vhd"/>
      <outfile xil_pn:name="cathode_manager.vhd"/>
      <outfile xil_pn:name="clock_filter.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4.vhd"/>
      <outfile xil_pn:name="counter_mod2n.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
      <outfile xil_pn:name="demux1_n.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="display_on_board.vhd"/>
      <outfile xil_pn:name="display_top_level.vhd"/>
      <outfile xil_pn:name="divisore_restoring.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="latch_d_en.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
      <outfile xil_pn:name="muxn_1.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder.vhd"/>
      <outfile xil_pn:name="serial_div_restoring.vhd"/>
      <outfile xil_pn:name="shifter_a_sinistra.vhd"/>
      <outfile xil_pn:name="tester_dispositivi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515624530" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4555713820251907670" xil_pn:start_ts="1515624530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515624530" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-593555348875711016" xil_pn:start_ts="1515624530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515624350" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2355397266303801183" xil_pn:start_ts="1515624350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515624737" xil_pn:in_ck="-5372251189393046261" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1515624737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1515624741" xil_pn:in_ck="-5372251189393046261" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5942230908929242290" xil_pn:start_ts="1515624737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1515624741" xil_pn:in_ck="5215656834193738079" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2145302098735336219" xil_pn:start_ts="1515624741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1515573449" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5268734672645722370" xil_pn:start_ts="1515573449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515573449" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2355397266303801183" xil_pn:start_ts="1515573449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515573449" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1515573449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515573449" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3467731421085183040" xil_pn:start_ts="1515573449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515573449" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1515573449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515573449" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3923323405631587243" xil_pn:start_ts="1515573449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515624767" xil_pn:in_ck="-7185483989834182117" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2059563041484746882" xil_pn:start_ts="1515624758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="divisore_restoring.lso"/>
      <outfile xil_pn:name="divisore_restoring.ngc"/>
      <outfile xil_pn:name="divisore_restoring.ngr"/>
      <outfile xil_pn:name="divisore_restoring.prj"/>
      <outfile xil_pn:name="divisore_restoring.stx"/>
      <outfile xil_pn:name="divisore_restoring.syr"/>
      <outfile xil_pn:name="divisore_restoring.xst"/>
      <outfile xil_pn:name="divisore_restoring_vhdl.prj"/>
      <outfile xil_pn:name="divisore_restoring_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1515573459" xil_pn:in_ck="-7926730541359275042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8624196939167845365" xil_pn:start_ts="1515573459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515624772" xil_pn:in_ck="7709247830249098149" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8736593109198057810" xil_pn:start_ts="1515624767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="divisore_restoring.bld"/>
      <outfile xil_pn:name="divisore_restoring.ngd"/>
      <outfile xil_pn:name="divisore_restoring_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515624778" xil_pn:in_ck="7709247830249098150" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1515624772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="divisore_restoring.pcf"/>
      <outfile xil_pn:name="divisore_restoring_map.map"/>
      <outfile xil_pn:name="divisore_restoring_map.mrp"/>
      <outfile xil_pn:name="divisore_restoring_map.ncd"/>
      <outfile xil_pn:name="divisore_restoring_map.ngm"/>
      <outfile xil_pn:name="divisore_restoring_map.xrpt"/>
      <outfile xil_pn:name="divisore_restoring_summary.xml"/>
      <outfile xil_pn:name="divisore_restoring_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1515624791" xil_pn:in_ck="2045031073258208703" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1515624778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="divisore_restoring.ncd"/>
      <outfile xil_pn:name="divisore_restoring.pad"/>
      <outfile xil_pn:name="divisore_restoring.par"/>
      <outfile xil_pn:name="divisore_restoring.ptwx"/>
      <outfile xil_pn:name="divisore_restoring.unroutes"/>
      <outfile xil_pn:name="divisore_restoring.xpi"/>
      <outfile xil_pn:name="divisore_restoring_pad.csv"/>
      <outfile xil_pn:name="divisore_restoring_pad.txt"/>
      <outfile xil_pn:name="divisore_restoring_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515624966" xil_pn:in_ck="4294521018246266052" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="7616232970000811271" xil_pn:start_ts="1515624962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/Booth_multiplier_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/Booth_multiplier_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/Booth_multiplier_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515624804" xil_pn:in_ck="1731927528155323009" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1515624804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1515624807" xil_pn:in_ck="26559701325681595" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-4712795767904307698" xil_pn:start_ts="1515624804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1515624808" xil_pn:in_ck="-5599224139723498269" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="2098563253741763725" xil_pn:start_ts="1515624807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1515624791" xil_pn:in_ck="7709247830249098018" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1515624787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="divisore_restoring.twr"/>
      <outfile xil_pn:name="divisore_restoring.twx"/>
    </transform>
  </transforms>

</generated_project>
