

================================================================
== Vivado HLS Report for 'sha256_transform'
================================================================
* Date:           Sat Jul 27 14:17:03 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.796 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      314|      314| 3.140 us | 3.140 us |  314|  314|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 2  |      144|      144|         3|          -|          -|    48|    no    |
        |- Loop 3  |      128|      128|         2|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1317|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        3|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     360|    -|
|Register         |        -|      -|     866|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      0|     866|    1677|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |K_V_U  |sha256_transform_cud  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |m_V_U  |sha256_transform_dEe  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        3|  0|   0|    0|   128|   64|     2|         4096|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |a_V_2_fu_999_p2          |     +    |      0|  0|  32|          32|          32|
    |add_ln209_10_fu_686_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln209_11_fu_898_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_12_fu_825_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_13_fu_831_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_16_fu_993_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_fu_681_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_10_fu_893_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_3_fu_861_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln700_4_fu_867_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln700_5_fu_873_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln700_6_fu_1004_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_7_fu_878_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln700_8_fu_883_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln700_9_fu_888_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_445_p2      |     +    |      0|  0|  15|           5|           1|
    |e_V_2_fu_987_p2          |     +    |      0|  0|  39|          32|          32|
    |i_V_2_fu_711_p2          |     +    |      0|  0|  15|           7|           1|
    |i_V_fu_699_p2            |     +    |      0|  0|  15|           1|           7|
    |j_V_fu_473_p2            |     +    |      0|  0|  15|           3|           7|
    |m_V_d1                   |     +    |      0|  0|  32|          32|          32|
    |ret_V_41_fu_499_p2       |     +    |      0|  0|  15|           3|           6|
    |ret_V_45_fu_510_p2       |     +    |      0|  0|  15|           4|           6|
    |ret_V_46_fu_521_p2       |     +    |      0|  0|  15|           5|           6|
    |ret_V_50_fu_531_p2       |     +    |      0|  0|  15|           6|           6|
    |t1_V_fu_904_p2           |     +    |      0|  0|  32|          32|          32|
    |ret_V_72_fu_795_p2       |    and   |      0|  0|  32|          32|          32|
    |ret_V_73_fu_807_p2       |    and   |      0|  0|  32|          32|          32|
    |ret_V_77_fu_843_p2       |    and   |      0|  0|  32|          32|          32|
    |ret_V_78_fu_849_p2       |    and   |      0|  0|  32|          32|          32|
    |icmp_ln40_fu_489_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_1_fu_705_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_fu_439_p2     |   icmp   |      0|  0|  11|           5|           6|
    |ret_V_fu_455_p2          |    or    |      0|  0|   6|           6|           2|
    |r_V_26_fu_801_p2         |    xor   |      0|  0|  32|          32|           2|
    |ret_V_44_fu_605_p2       |    xor   |      0|  0|  32|          32|          32|
    |ret_V_49_fu_675_p2       |    xor   |      0|  0|  32|          32|          32|
    |ret_V_54_fu_789_p2       |    xor   |      0|  0|  32|          32|          32|
    |ret_V_57_fu_813_p2       |    xor   |      0|  0|  32|          32|          32|
    |ret_V_61_fu_981_p2       |    xor   |      0|  0|  32|          32|          32|
    |ret_V_64_fu_855_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_12_fu_669_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_14_fu_783_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_17_fu_975_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_9_fu_837_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_fu_599_p2     |    xor   |      0|  0|  32|          32|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|1317|        1147|        1122|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |lhs_V_20_reg_354   |   9|          2|   32|         64|
    |lhs_V_reg_397      |   9|          2|   32|         64|
    |m_V_address0       |  27|          5|    6|         30|
    |m_V_address1       |  21|          4|    6|         24|
    |p_01115_0_reg_319  |   9|          2|    5|         10|
    |p_01115_1_reg_331  |   9|          2|    7|         14|
    |p_01115_2_reg_343  |   9|          2|    7|         14|
    |p_01439_0_reg_429  |   9|          2|   32|         64|
    |p_01587_0_reg_386  |   9|          2|   32|         64|
    |p_0262_0_reg_308   |   9|          2|    7|         14|
    |rhs_V_32_reg_418   |   9|          2|   32|         64|
    |rhs_V_33_reg_364   |   9|          2|   32|         64|
    |rhs_V_34_reg_375   |   9|          2|   32|         64|
    |rhs_V_reg_407      |   9|          2|   32|         64|
    |state_V_address0   |  41|          8|    3|         24|
    |state_V_address1   |  44|          9|    3|         27|
    |state_V_d0         |  27|          5|   32|        160|
    |state_V_d1         |  27|          5|   32|        160|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 360|         76|  365|       1005|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_V_reg_1091            |  32|   0|   32|          0|
    |add_ln209_13_reg_1187   |  32|   0|   32|          0|
    |add_ln700_10_reg_1217   |  32|   0|   32|          0|
    |add_ln700_5_reg_1197    |  32|   0|   32|          0|
    |add_ln700_7_reg_1202    |  32|   0|   32|          0|
    |add_ln700_8_reg_1207    |  32|   0|   32|          0|
    |add_ln700_9_reg_1212    |  32|   0|   32|          0|
    |add_ln700_reg_1023      |   5|   0|    5|          0|
    |ap_CS_fsm               |  15|   0|   15|          0|
    |b_V_reg_1097            |  32|   0|   32|          0|
    |c_V_reg_1113            |  32|   0|   32|          0|
    |d_V_reg_1119            |  32|   0|   32|          0|
    |e_V_reg_1135            |  32|   0|   32|          0|
    |f_V_reg_1141            |  32|   0|   32|          0|
    |g_V_reg_1157            |  32|   0|   32|          0|
    |h_V_reg_1163            |  32|   0|   32|          0|
    |i_V_2_reg_1172          |   7|   0|    7|          0|
    |j_V_reg_1033            |   7|   0|    7|          0|
    |lhs_V_20_reg_354        |  32|   0|   32|          0|
    |lhs_V_reg_397           |  32|   0|   32|          0|
    |m_V_load_1_reg_1071     |  32|   0|   32|          0|
    |m_V_load_reg_1062       |  32|   0|   32|          0|
    |p_01115_0_reg_319       |   5|   0|    5|          0|
    |p_01115_1_reg_331       |   7|   0|    7|          0|
    |p_01115_2_reg_343       |   7|   0|    7|          0|
    |p_01439_0_reg_429       |  32|   0|   32|          0|
    |p_01587_0_reg_386       |  32|   0|   32|          0|
    |p_0262_0_reg_308        |   7|   0|    7|          0|
    |ret_V_64_reg_1192       |  32|   0|   32|          0|
    |rhs_V_32_reg_418        |  32|   0|   32|          0|
    |rhs_V_33_reg_364        |  32|   0|   32|          0|
    |rhs_V_34_reg_375        |  32|   0|   32|          0|
    |rhs_V_reg_407           |  32|   0|   32|          0|
    |trunc_ln215_2_reg_1041  |   6|   0|    6|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 866|   0|  866|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_start          |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_done           | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_idle           | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_ready          | out |    1| ap_ctrl_hs | sha256_transform | return value |
|state_V_address0  | out |    3|  ap_memory |      state_V     |     array    |
|state_V_ce0       | out |    1|  ap_memory |      state_V     |     array    |
|state_V_we0       | out |    1|  ap_memory |      state_V     |     array    |
|state_V_d0        | out |   32|  ap_memory |      state_V     |     array    |
|state_V_q0        |  in |   32|  ap_memory |      state_V     |     array    |
|state_V_address1  | out |    3|  ap_memory |      state_V     |     array    |
|state_V_ce1       | out |    1|  ap_memory |      state_V     |     array    |
|state_V_we1       | out |    1|  ap_memory |      state_V     |     array    |
|state_V_d1        | out |   32|  ap_memory |      state_V     |     array    |
|state_V_q1        |  in |   32|  ap_memory |      state_V     |     array    |
|data_V_address0   | out |    7|  ap_memory |      data_V      |     array    |
|data_V_ce0        | out |    1|  ap_memory |      data_V      |     array    |
|data_V_q0         |  in |    8|  ap_memory |      data_V      |     array    |
|data_V_offset     |  in |    1|   ap_none  |   data_V_offset  |    scalar    |
+------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 13 
12 --> 11 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_V_offset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %data_V_offset)" [sha256d/sha256d.cpp:35]   --->   Operation 16 'read' 'data_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [8 x i32]* %state_V, i64 0, i64 0" [sha256d/sha256d.cpp:35]   --->   Operation 17 'getelementptr' 'state_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.35ns)   --->   "%m_V = alloca [64 x i32], align 4" [sha256d/sha256d.cpp:36]   --->   Operation 18 'alloca' 'm_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (0.75ns)   --->   "br label %.preheader2532" [sha256d/sha256d.cpp:38]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_0262_0 = phi i7 [ %j_V, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203 ], [ 0, %.preheader2532.preheader ]"   --->   Operation 20 'phi' 'p_0262_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_01115_0 = phi i5 [ %add_ln700, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203 ], [ 0, %.preheader2532.preheader ]" [sha256d/sha256d.cpp:38]   --->   Operation 21 'phi' 'p_01115_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.87ns)   --->   "%icmp_ln887 = icmp eq i5 %p_01115_0, -16" [sha256d/sha256d.cpp:38]   --->   Operation 22 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%add_ln700 = add i5 %p_01115_0, 1" [sha256d/sha256d.cpp:38]   --->   Operation 24 'add' 'add_ln700' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader.preheader, label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203" [sha256d/sha256d.cpp:38]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %p_0262_0 to i6" [sha256d/sha256d.cpp:39]   --->   Operation 26 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_V = or i6 %trunc_ln215, 3" [sha256d/sha256d.cpp:39]   --->   Operation 27 'or' 'ret_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %data_V_offset_read, i6 %ret_V)" [sha256d/sha256d.cpp:39]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1356 = zext i7 %tmp to i64" [sha256d/sha256d.cpp:39]   --->   Operation 29 'zext' 'zext_ln1356' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [128 x i8]* %data_V, i64 0, i64 %zext_ln1356" [sha256d/sha256d.cpp:39]   --->   Operation 30 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%rhs_V_31 = load i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:39]   --->   Operation 31 'load' 'rhs_V_31' <Predicate = (!icmp_ln887)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 32 [1/1] (0.89ns)   --->   "%j_V = add i7 4, %p_0262_0" [sha256d/sha256d.cpp:38]   --->   Operation 32 'add' 'j_V' <Predicate = (!icmp_ln887)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.75ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:40]   --->   Operation 33 'br' <Predicate = (icmp_ln887)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %p_01115_0 to i64" [sha256d/sha256d.cpp:39]   --->   Operation 34 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%rhs_V_31 = load i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:39]   --->   Operation 35 'load' 'rhs_V_31' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i8 %rhs_V_31 to i32" [sha256d/sha256d.cpp:39]   --->   Operation 36 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544" [sha256d/sha256d.cpp:39]   --->   Operation 37 'getelementptr' 'm_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.35ns)   --->   "store i32 %zext_ln209, i32* %m_V_addr, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 38 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader2532" [sha256d/sha256d.cpp:38]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.23>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_01115_1 = phi i7 [ %i_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177 ], [ 16, %.preheader.preheader ]"   --->   Operation 40 'phi' 'p_01115_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln40 = icmp eq i7 %p_01115_1, -64" [sha256d/sha256d.cpp:40]   --->   Operation 41 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 42 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %0, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177" [sha256d/sha256d.cpp:40]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = trunc i7 %p_01115_1 to i6" [sha256d/sha256d.cpp:41]   --->   Operation 44 'trunc' 'trunc_ln215_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.88ns)   --->   "%ret_V_41 = add i6 -2, %trunc_ln215_2" [sha256d/sha256d.cpp:41]   --->   Operation 45 'add' 'ret_V_41' <Predicate = (!icmp_ln40)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i6 %ret_V_41 to i64" [sha256d/sha256d.cpp:41]   --->   Operation 46 'zext' 'zext_ln544_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_8" [sha256d/sha256d.cpp:41]   --->   Operation 47 'getelementptr' 'm_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.35ns)   --->   "%m_V_load = load i32* %m_V_addr_1, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 48 'load' 'm_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 49 [1/1] (0.88ns)   --->   "%ret_V_45 = add i6 -7, %trunc_ln215_2" [sha256d/sha256d.cpp:41]   --->   Operation 49 'add' 'ret_V_45' <Predicate = (!icmp_ln40)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i6 %ret_V_45 to i64" [sha256d/sha256d.cpp:41]   --->   Operation 50 'zext' 'zext_ln544_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_9" [sha256d/sha256d.cpp:41]   --->   Operation 51 'getelementptr' 'm_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.35ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_2, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 52 'load' 'm_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 53 [2/2] (0.79ns)   --->   "%a_V = load i32* %state_V_addr, align 4" [sha256d/sha256d.cpp:43]   --->   Operation 53 'load' 'a_V' <Predicate = (icmp_ln40)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%state_V_addr_8 = getelementptr [8 x i32]* %state_V, i64 0, i64 1" [sha256d/sha256d.cpp:44]   --->   Operation 54 'getelementptr' 'state_V_addr_8' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.79ns)   --->   "%b_V = load i32* %state_V_addr_8, align 4" [sha256d/sha256d.cpp:44]   --->   Operation 55 'load' 'b_V' <Predicate = (icmp_ln40)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 3> <Delay = 2.23>
ST_5 : Operation 56 [1/2] (1.35ns)   --->   "%m_V_load = load i32* %m_V_addr_1, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 56 'load' 'm_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 57 [1/2] (1.35ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_2, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 57 'load' 'm_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 58 [1/1] (0.88ns)   --->   "%ret_V_46 = add i6 -15, %trunc_ln215_2" [sha256d/sha256d.cpp:41]   --->   Operation 58 'add' 'ret_V_46' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln544_10 = zext i6 %ret_V_46 to i64" [sha256d/sha256d.cpp:41]   --->   Operation 59 'zext' 'zext_ln544_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_10" [sha256d/sha256d.cpp:41]   --->   Operation 60 'getelementptr' 'm_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (1.35ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_3, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 61 'load' 'm_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 62 [1/1] (0.88ns)   --->   "%ret_V_50 = add i6 -16, %trunc_ln215_2" [sha256d/sha256d.cpp:41]   --->   Operation 62 'add' 'ret_V_50' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln544_11 = zext i6 %ret_V_50 to i64" [sha256d/sha256d.cpp:41]   --->   Operation 63 'zext' 'zext_ln544_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_11" [sha256d/sha256d.cpp:41]   --->   Operation 64 'getelementptr' 'm_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (1.35ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_4, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 65 'load' 'm_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 4.79>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i7 %p_01115_1 to i64" [sha256d/sha256d.cpp:41]   --->   Operation 66 'zext' 'zext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_V_load, i32 17, i32 31)" [sha256d/sha256d.cpp:41]   --->   Operation 67 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%trunc_ln1503 = trunc i32 %m_V_load to i17" [sha256d/sha256d.cpp:41]   --->   Operation 68 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%ret_V_65 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln1503, i15 %r_V)" [sha256d/sha256d.cpp:41]   --->   Operation 69 'bitconcatenate' 'ret_V_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_s = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_V_load, i32 19, i32 31)" [sha256d/sha256d.cpp:41]   --->   Operation 70 'partselect' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%trunc_ln1503_10 = trunc i32 %m_V_load to i19" [sha256d/sha256d.cpp:41]   --->   Operation 71 'trunc' 'trunc_ln1503_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%ret_V_66 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln1503_10, i13 %r_V_s)" [sha256d/sha256d.cpp:41]   --->   Operation 72 'bitconcatenate' 'ret_V_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_11 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_V_load, i32 10, i32 31)" [sha256d/sha256d.cpp:41]   --->   Operation 73 'partselect' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_24 = zext i22 %r_V_11 to i32" [sha256d/sha256d.cpp:41]   --->   Operation 74 'zext' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%xor_ln1357 = xor i32 %r_V_24, %ret_V_66" [sha256d/sha256d.cpp:41]   --->   Operation 75 'xor' 'xor_ln1357' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%ret_V_44 = xor i32 %xor_ln1357, %ret_V_65" [sha256d/sha256d.cpp:41]   --->   Operation 76 'xor' 'ret_V_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/2] (1.35ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_3, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 77 'load' 'm_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_12 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_V_load_2, i32 7, i32 31)" [sha256d/sha256d.cpp:41]   --->   Operation 78 'partselect' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%trunc_ln1503_11 = trunc i32 %m_V_load_2 to i7" [sha256d/sha256d.cpp:41]   --->   Operation 79 'trunc' 'trunc_ln1503_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%ret_V_67 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln1503_11, i25 %r_V_12)" [sha256d/sha256d.cpp:41]   --->   Operation 80 'bitconcatenate' 'ret_V_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_13 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_V_load_2, i32 18, i32 31)" [sha256d/sha256d.cpp:41]   --->   Operation 81 'partselect' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%trunc_ln1503_12 = trunc i32 %m_V_load_2 to i18" [sha256d/sha256d.cpp:41]   --->   Operation 82 'trunc' 'trunc_ln1503_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%ret_V_68 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln1503_12, i14 %r_V_13)" [sha256d/sha256d.cpp:41]   --->   Operation 83 'bitconcatenate' 'ret_V_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_14 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_V_load_2, i32 3, i32 31)" [sha256d/sha256d.cpp:41]   --->   Operation 84 'partselect' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_25 = zext i29 %r_V_14 to i32" [sha256d/sha256d.cpp:41]   --->   Operation 85 'zext' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%xor_ln1357_12 = xor i32 %r_V_25, %ret_V_68" [sha256d/sha256d.cpp:41]   --->   Operation 86 'xor' 'xor_ln1357_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%ret_V_49 = xor i32 %xor_ln1357_12, %ret_V_67" [sha256d/sha256d.cpp:41]   --->   Operation 87 'xor' 'ret_V_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/2] (1.35ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_4, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 88 'load' 'm_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i32 %m_V_load_1, %m_V_load_3" [sha256d/sha256d.cpp:41]   --->   Operation 89 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln209_10 = add i32 %ret_V_44, %ret_V_49" [sha256d/sha256d.cpp:41]   --->   Operation 90 'add' 'add_ln209_10' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i32 %add_ln209_10, %add_ln209" [sha256d/sha256d.cpp:41]   --->   Operation 91 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_5" [sha256d/sha256d.cpp:41]   --->   Operation 92 'getelementptr' 'm_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.35ns)   --->   "store i32 %add_ln209_2, i32* %m_V_addr_5, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 94 [1/1] (0.89ns)   --->   "%i_V = add i7 1, %p_01115_1" [sha256d/sha256d.cpp:40]   --->   Operation 94 'add' 'i_V' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:40]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.79>
ST_7 : Operation 96 [1/2] (0.79ns)   --->   "%a_V = load i32* %state_V_addr, align 4" [sha256d/sha256d.cpp:43]   --->   Operation 96 'load' 'a_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 97 [1/2] (0.79ns)   --->   "%b_V = load i32* %state_V_addr_8, align 4" [sha256d/sha256d.cpp:44]   --->   Operation 97 'load' 'b_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%state_V_addr_9 = getelementptr [8 x i32]* %state_V, i64 0, i64 2" [sha256d/sha256d.cpp:45]   --->   Operation 98 'getelementptr' 'state_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (0.79ns)   --->   "%c_V = load i32* %state_V_addr_9, align 4" [sha256d/sha256d.cpp:45]   --->   Operation 99 'load' 'c_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%state_V_addr_10 = getelementptr [8 x i32]* %state_V, i64 0, i64 3" [sha256d/sha256d.cpp:46]   --->   Operation 100 'getelementptr' 'state_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [2/2] (0.79ns)   --->   "%d_V = load i32* %state_V_addr_10, align 4" [sha256d/sha256d.cpp:46]   --->   Operation 101 'load' 'd_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 4> <Delay = 0.79>
ST_8 : Operation 102 [1/2] (0.79ns)   --->   "%c_V = load i32* %state_V_addr_9, align 4" [sha256d/sha256d.cpp:45]   --->   Operation 102 'load' 'c_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 103 [1/2] (0.79ns)   --->   "%d_V = load i32* %state_V_addr_10, align 4" [sha256d/sha256d.cpp:46]   --->   Operation 103 'load' 'd_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%state_V_addr_11 = getelementptr [8 x i32]* %state_V, i64 0, i64 4" [sha256d/sha256d.cpp:47]   --->   Operation 104 'getelementptr' 'state_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [2/2] (0.79ns)   --->   "%e_V = load i32* %state_V_addr_11, align 4" [sha256d/sha256d.cpp:47]   --->   Operation 105 'load' 'e_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%state_V_addr_12 = getelementptr [8 x i32]* %state_V, i64 0, i64 5" [sha256d/sha256d.cpp:48]   --->   Operation 106 'getelementptr' 'state_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (0.79ns)   --->   "%f_V = load i32* %state_V_addr_12, align 4" [sha256d/sha256d.cpp:48]   --->   Operation 107 'load' 'f_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 5> <Delay = 0.79>
ST_9 : Operation 108 [1/2] (0.79ns)   --->   "%e_V = load i32* %state_V_addr_11, align 4" [sha256d/sha256d.cpp:47]   --->   Operation 108 'load' 'e_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 109 [1/2] (0.79ns)   --->   "%f_V = load i32* %state_V_addr_12, align 4" [sha256d/sha256d.cpp:48]   --->   Operation 109 'load' 'f_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%state_V_addr_13 = getelementptr [8 x i32]* %state_V, i64 0, i64 6" [sha256d/sha256d.cpp:49]   --->   Operation 110 'getelementptr' 'state_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.79ns)   --->   "%g_V = load i32* %state_V_addr_13, align 4" [sha256d/sha256d.cpp:49]   --->   Operation 111 'load' 'g_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%state_V_addr_14 = getelementptr [8 x i32]* %state_V, i64 0, i64 7" [sha256d/sha256d.cpp:50]   --->   Operation 112 'getelementptr' 'state_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [2/2] (0.79ns)   --->   "%h_V = load i32* %state_V_addr_14, align 4" [sha256d/sha256d.cpp:50]   --->   Operation 113 'load' 'h_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 6> <Delay = 0.79>
ST_10 : Operation 114 [1/2] (0.79ns)   --->   "%g_V = load i32* %state_V_addr_13, align 4" [sha256d/sha256d.cpp:49]   --->   Operation 114 'load' 'g_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 115 [1/2] (0.79ns)   --->   "%h_V = load i32* %state_V_addr_14, align 4" [sha256d/sha256d.cpp:50]   --->   Operation 115 'load' 'h_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 116 [1/1] (0.75ns)   --->   "br label %1" [sha256d/sha256d.cpp:52]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.75>

State 11 <SV = 7> <Delay = 1.99>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%p_01115_2 = phi i7 [ 0, %0 ], [ %i_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 117 'phi' 'p_01115_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%lhs_V_20 = phi i32 [ %a_V, %0 ], [ %a_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 118 'phi' 'lhs_V_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%rhs_V_33 = phi i32 [ %b_V, %0 ], [ %lhs_V_20, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 119 'phi' 'rhs_V_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_V_34 = phi i32 [ %c_V, %0 ], [ %rhs_V_33, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 120 'phi' 'rhs_V_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%p_01587_0 = phi i32 [ %d_V, %0 ], [ %rhs_V_34, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 121 'phi' 'p_01587_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_V = phi i32 [ %e_V, %0 ], [ %e_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 122 'phi' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%rhs_V = phi i32 [ %f_V, %0 ], [ %lhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 123 'phi' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%rhs_V_32 = phi i32 [ %g_V, %0 ], [ %rhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 124 'phi' 'rhs_V_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%p_01439_0 = phi i32 [ %h_V, %0 ], [ %rhs_V_32, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 125 'phi' 'p_01439_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.86ns)   --->   "%icmp_ln887_1 = icmp eq i7 %p_01115_2, -64" [sha256d/sha256d.cpp:52]   --->   Operation 126 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 127 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.89ns)   --->   "%i_V_2 = add i7 %p_01115_2, 1" [sha256d/sha256d.cpp:52]   --->   Operation 128 'add' 'i_V_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %2, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94" [sha256d/sha256d.cpp:52]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%r_V_15 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %lhs_V, i32 6, i32 31)" [sha256d/sha256d.cpp:53]   --->   Operation 130 'partselect' 'r_V_15' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%trunc_ln1503_13 = trunc i32 %lhs_V to i6" [sha256d/sha256d.cpp:53]   --->   Operation 131 'trunc' 'trunc_ln1503_13' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%ret_V_69 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln1503_13, i26 %r_V_15)" [sha256d/sha256d.cpp:53]   --->   Operation 132 'bitconcatenate' 'ret_V_69' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%r_V_16 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %lhs_V, i32 11, i32 31)" [sha256d/sha256d.cpp:53]   --->   Operation 133 'partselect' 'r_V_16' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%trunc_ln1503_14 = trunc i32 %lhs_V to i11" [sha256d/sha256d.cpp:53]   --->   Operation 134 'trunc' 'trunc_ln1503_14' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%ret_V_70 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln1503_14, i21 %r_V_16)" [sha256d/sha256d.cpp:53]   --->   Operation 135 'bitconcatenate' 'ret_V_70' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%r_V_17 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %lhs_V, i32 25, i32 31)" [sha256d/sha256d.cpp:53]   --->   Operation 136 'partselect' 'r_V_17' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%trunc_ln1503_15 = trunc i32 %lhs_V to i25" [sha256d/sha256d.cpp:53]   --->   Operation 137 'trunc' 'trunc_ln1503_15' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%ret_V_71 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln1503_15, i7 %r_V_17)" [sha256d/sha256d.cpp:53]   --->   Operation 138 'bitconcatenate' 'ret_V_71' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%xor_ln1357_14 = xor i32 %ret_V_69, %ret_V_70" [sha256d/sha256d.cpp:53]   --->   Operation 139 'xor' 'xor_ln1357_14' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_54 = xor i32 %xor_ln1357_14, %ret_V_71" [sha256d/sha256d.cpp:53]   --->   Operation 140 'xor' 'ret_V_54' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node ret_V_57)   --->   "%ret_V_72 = and i32 %rhs_V, %lhs_V" [sha256d/sha256d.cpp:53]   --->   Operation 141 'and' 'ret_V_72' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node ret_V_57)   --->   "%r_V_26 = xor i32 %lhs_V, -1" [sha256d/sha256d.cpp:53]   --->   Operation 142 'xor' 'r_V_26' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node ret_V_57)   --->   "%ret_V_73 = and i32 %rhs_V_32, %r_V_26" [sha256d/sha256d.cpp:53]   --->   Operation 143 'and' 'ret_V_73' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_57 = xor i32 %ret_V_73, %ret_V_72" [sha256d/sha256d.cpp:53]   --->   Operation 144 'xor' 'ret_V_57' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i7 %p_01115_2 to i64" [sha256d/sha256d.cpp:53]   --->   Operation 145 'zext' 'zext_ln544_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%K_V_addr = getelementptr [64 x i32]* @K_V, i64 0, i64 %zext_ln544_6" [sha256d/sha256d.cpp:53]   --->   Operation 146 'getelementptr' 'K_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 147 [2/2] (1.35ns)   --->   "%K_V_load = load i32* %K_V_addr, align 4" [sha256d/sha256d.cpp:53]   --->   Operation 147 'load' 'K_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%m_V_addr_6 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_6" [sha256d/sha256d.cpp:53]   --->   Operation 148 'getelementptr' 'm_V_addr_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (1.35ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_6, align 4" [sha256d/sha256d.cpp:53]   --->   Operation 149 'load' 'm_V_load_4' <Predicate = (!icmp_ln887_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_12 = add i32 %ret_V_57, %ret_V_54" [sha256d/sha256d.cpp:53]   --->   Operation 150 'add' 'add_ln209_12' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 151 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_13 = add i32 %add_ln209_12, %p_01439_0" [sha256d/sha256d.cpp:53]   --->   Operation 151 'add' 'add_ln209_13' <Predicate = (!icmp_ln887_1)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%xor_ln1357_9 = xor i32 %rhs_V_34, %rhs_V_33" [sha256d/sha256d.cpp:54]   --->   Operation 152 'xor' 'xor_ln1357_9' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%ret_V_77 = and i32 %xor_ln1357_9, %lhs_V_20" [sha256d/sha256d.cpp:54]   --->   Operation 153 'and' 'ret_V_77' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%ret_V_78 = and i32 %rhs_V_34, %rhs_V_33" [sha256d/sha256d.cpp:54]   --->   Operation 154 'and' 'ret_V_78' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_64 = xor i32 %ret_V_77, %ret_V_78" [sha256d/sha256d.cpp:54]   --->   Operation 155 'xor' 'ret_V_64' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (1.20ns)   --->   "%add_ln700_3 = add i32 %a_V, %lhs_V_20" [sha256d/sha256d.cpp:65]   --->   Operation 156 'add' 'add_ln700_3' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.79ns)   --->   "store i32 %add_ln700_3, i32* %state_V_addr, align 4" [sha256d/sha256d.cpp:65]   --->   Operation 157 'store' <Predicate = (icmp_ln887_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 158 [1/1] (1.20ns)   --->   "%add_ln700_4 = add i32 %b_V, %rhs_V_33" [sha256d/sha256d.cpp:66]   --->   Operation 158 'add' 'add_ln700_4' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.79ns)   --->   "store i32 %add_ln700_4, i32* %state_V_addr_8, align 4" [sha256d/sha256d.cpp:66]   --->   Operation 159 'store' <Predicate = (icmp_ln887_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 160 [1/1] (1.20ns)   --->   "%add_ln700_5 = add i32 %c_V, %rhs_V_34" [sha256d/sha256d.cpp:67]   --->   Operation 160 'add' 'add_ln700_5' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (1.20ns)   --->   "%add_ln700_7 = add i32 %e_V, %lhs_V" [sha256d/sha256d.cpp:69]   --->   Operation 161 'add' 'add_ln700_7' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (1.20ns)   --->   "%add_ln700_8 = add i32 %f_V, %rhs_V" [sha256d/sha256d.cpp:70]   --->   Operation 162 'add' 'add_ln700_8' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (1.20ns)   --->   "%add_ln700_9 = add i32 %g_V, %rhs_V_32" [sha256d/sha256d.cpp:71]   --->   Operation 163 'add' 'add_ln700_9' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (1.20ns)   --->   "%add_ln700_10 = add i32 %h_V, %p_01439_0" [sha256d/sha256d.cpp:72]   --->   Operation 164 'add' 'add_ln700_10' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 3.44>
ST_12 : Operation 165 [1/2] (1.35ns)   --->   "%K_V_load = load i32* %K_V_addr, align 4" [sha256d/sha256d.cpp:53]   --->   Operation 165 'load' 'K_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 166 [1/2] (1.35ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_6, align 4" [sha256d/sha256d.cpp:53]   --->   Operation 166 'load' 'm_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_11 = add i32 %K_V_load, %m_V_load_4" [sha256d/sha256d.cpp:53]   --->   Operation 167 'add' 'add_ln209_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 168 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%t1_V = add i32 %add_ln209_13, %add_ln209_11" [sha256d/sha256d.cpp:53]   --->   Operation 168 'add' 't1_V' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%r_V_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lhs_V_20, i32 2, i32 31)" [sha256d/sha256d.cpp:54]   --->   Operation 169 'partselect' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%trunc_ln1503_16 = trunc i32 %lhs_V_20 to i2" [sha256d/sha256d.cpp:54]   --->   Operation 170 'trunc' 'trunc_ln1503_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%ret_V_74 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln1503_16, i30 %r_V_18)" [sha256d/sha256d.cpp:54]   --->   Operation 171 'bitconcatenate' 'ret_V_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%r_V_19 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %lhs_V_20, i32 13, i32 31)" [sha256d/sha256d.cpp:54]   --->   Operation 172 'partselect' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%trunc_ln1503_17 = trunc i32 %lhs_V_20 to i13" [sha256d/sha256d.cpp:54]   --->   Operation 173 'trunc' 'trunc_ln1503_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%ret_V_75 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln1503_17, i19 %r_V_19)" [sha256d/sha256d.cpp:54]   --->   Operation 174 'bitconcatenate' 'ret_V_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%r_V_20 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %lhs_V_20, i32 22, i32 31)" [sha256d/sha256d.cpp:54]   --->   Operation 175 'partselect' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%trunc_ln1503_18 = trunc i32 %lhs_V_20 to i22" [sha256d/sha256d.cpp:54]   --->   Operation 176 'trunc' 'trunc_ln1503_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%ret_V_76 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln1503_18, i10 %r_V_20)" [sha256d/sha256d.cpp:54]   --->   Operation 177 'bitconcatenate' 'ret_V_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%xor_ln1357_17 = xor i32 %ret_V_74, %ret_V_75" [sha256d/sha256d.cpp:54]   --->   Operation 178 'xor' 'xor_ln1357_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_61 = xor i32 %xor_ln1357_17, %ret_V_76" [sha256d/sha256d.cpp:54]   --->   Operation 179 'xor' 'ret_V_61' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (1.20ns)   --->   "%e_V_2 = add i32 %t1_V, %p_01587_0" [sha256d/sha256d.cpp:58]   --->   Operation 180 'add' 'e_V_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_16 = add i32 %ret_V_61, %t1_V" [sha256d/sha256d.cpp:62]   --->   Operation 181 'add' 'add_ln209_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 182 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%a_V_2 = add i32 %add_ln209_16, %ret_V_64" [sha256d/sha256d.cpp:62]   --->   Operation 182 'add' 'a_V_2' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "br label %1" [sha256d/sha256d.cpp:52]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 1.99>
ST_13 : Operation 184 [1/1] (0.79ns)   --->   "store i32 %add_ln700_5, i32* %state_V_addr_9, align 4" [sha256d/sha256d.cpp:67]   --->   Operation 184 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 185 [1/1] (1.20ns)   --->   "%add_ln700_6 = add i32 %d_V, %p_01587_0" [sha256d/sha256d.cpp:68]   --->   Operation 185 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.79ns)   --->   "store i32 %add_ln700_6, i32* %state_V_addr_10, align 4" [sha256d/sha256d.cpp:68]   --->   Operation 186 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 9> <Delay = 0.79>
ST_14 : Operation 187 [1/1] (0.79ns)   --->   "store i32 %add_ln700_7, i32* %state_V_addr_11, align 4" [sha256d/sha256d.cpp:69]   --->   Operation 187 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 188 [1/1] (0.79ns)   --->   "store i32 %add_ln700_8, i32* %state_V_addr_12, align 4" [sha256d/sha256d.cpp:70]   --->   Operation 188 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 10> <Delay = 0.79>
ST_15 : Operation 189 [1/1] (0.79ns)   --->   "store i32 %add_ln700_9, i32* %state_V_addr_13, align 4" [sha256d/sha256d.cpp:71]   --->   Operation 189 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 190 [1/1] (0.79ns)   --->   "store i32 %add_ln700_10, i32* %state_V_addr_14, align 4" [sha256d/sha256d.cpp:72]   --->   Operation 190 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "ret void" [sha256d/sha256d.cpp:73]   --->   Operation 191 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_offset_read (read             ) [ 0011000000000000]
state_V_addr       (getelementptr    ) [ 0011111111111000]
m_V                (alloca           ) [ 0011111111111000]
br_ln38            (br               ) [ 0111000000000000]
p_0262_0           (phi              ) [ 0010000000000000]
p_01115_0          (phi              ) [ 0011000000000000]
icmp_ln887         (icmp             ) [ 0011000000000000]
empty              (speclooptripcount) [ 0000000000000000]
add_ln700          (add              ) [ 0111000000000000]
br_ln38            (br               ) [ 0000000000000000]
trunc_ln215        (trunc            ) [ 0000000000000000]
ret_V              (or               ) [ 0000000000000000]
tmp                (bitconcatenate   ) [ 0000000000000000]
zext_ln1356        (zext             ) [ 0000000000000000]
data_V_addr        (getelementptr    ) [ 0001000000000000]
j_V                (add              ) [ 0111000000000000]
br_ln40            (br               ) [ 0011111000000000]
zext_ln544         (zext             ) [ 0000000000000000]
rhs_V_31           (load             ) [ 0000000000000000]
zext_ln209         (zext             ) [ 0000000000000000]
m_V_addr           (getelementptr    ) [ 0000000000000000]
store_ln39         (store            ) [ 0000000000000000]
br_ln38            (br               ) [ 0111000000000000]
p_01115_1          (phi              ) [ 0000111000000000]
icmp_ln40          (icmp             ) [ 0000111000000000]
empty_10           (speclooptripcount) [ 0000000000000000]
br_ln40            (br               ) [ 0000000000000000]
trunc_ln215_2      (trunc            ) [ 0000010000000000]
ret_V_41           (add              ) [ 0000000000000000]
zext_ln544_8       (zext             ) [ 0000000000000000]
m_V_addr_1         (getelementptr    ) [ 0000010000000000]
ret_V_45           (add              ) [ 0000000000000000]
zext_ln544_9       (zext             ) [ 0000000000000000]
m_V_addr_2         (getelementptr    ) [ 0000010000000000]
state_V_addr_8     (getelementptr    ) [ 0000000111111000]
m_V_load           (load             ) [ 0000001000000000]
m_V_load_1         (load             ) [ 0000001000000000]
ret_V_46           (add              ) [ 0000000000000000]
zext_ln544_10      (zext             ) [ 0000000000000000]
m_V_addr_3         (getelementptr    ) [ 0000001000000000]
ret_V_50           (add              ) [ 0000000000000000]
zext_ln544_11      (zext             ) [ 0000000000000000]
m_V_addr_4         (getelementptr    ) [ 0000001000000000]
zext_ln544_5       (zext             ) [ 0000000000000000]
r_V                (partselect       ) [ 0000000000000000]
trunc_ln1503       (trunc            ) [ 0000000000000000]
ret_V_65           (bitconcatenate   ) [ 0000000000000000]
r_V_s              (partselect       ) [ 0000000000000000]
trunc_ln1503_10    (trunc            ) [ 0000000000000000]
ret_V_66           (bitconcatenate   ) [ 0000000000000000]
r_V_11             (partselect       ) [ 0000000000000000]
r_V_24             (zext             ) [ 0000000000000000]
xor_ln1357         (xor              ) [ 0000000000000000]
ret_V_44           (xor              ) [ 0000000000000000]
m_V_load_2         (load             ) [ 0000000000000000]
r_V_12             (partselect       ) [ 0000000000000000]
trunc_ln1503_11    (trunc            ) [ 0000000000000000]
ret_V_67           (bitconcatenate   ) [ 0000000000000000]
r_V_13             (partselect       ) [ 0000000000000000]
trunc_ln1503_12    (trunc            ) [ 0000000000000000]
ret_V_68           (bitconcatenate   ) [ 0000000000000000]
r_V_14             (partselect       ) [ 0000000000000000]
r_V_25             (zext             ) [ 0000000000000000]
xor_ln1357_12      (xor              ) [ 0000000000000000]
ret_V_49           (xor              ) [ 0000000000000000]
m_V_load_3         (load             ) [ 0000000000000000]
add_ln209          (add              ) [ 0000000000000000]
add_ln209_10       (add              ) [ 0000000000000000]
add_ln209_2        (add              ) [ 0000000000000000]
m_V_addr_5         (getelementptr    ) [ 0000000000000000]
store_ln41         (store            ) [ 0000000000000000]
i_V                (add              ) [ 0010111000000000]
br_ln40            (br               ) [ 0010111000000000]
a_V                (load             ) [ 0000000011111000]
b_V                (load             ) [ 0000000011111000]
state_V_addr_9     (getelementptr    ) [ 0000000011111100]
state_V_addr_10    (getelementptr    ) [ 0000000011111100]
c_V                (load             ) [ 0000000001111000]
d_V                (load             ) [ 0000000001111100]
state_V_addr_11    (getelementptr    ) [ 0000000001111110]
state_V_addr_12    (getelementptr    ) [ 0000000001111110]
e_V                (load             ) [ 0000000000111000]
f_V                (load             ) [ 0000000000111000]
state_V_addr_13    (getelementptr    ) [ 0000000000111111]
state_V_addr_14    (getelementptr    ) [ 0000000000111111]
g_V                (load             ) [ 0000000000111000]
h_V                (load             ) [ 0000000000111000]
br_ln52            (br               ) [ 0000000000111000]
p_01115_2          (phi              ) [ 0000000000010000]
lhs_V_20           (phi              ) [ 0000000000111000]
rhs_V_33           (phi              ) [ 0000000000111000]
rhs_V_34           (phi              ) [ 0000000000111000]
p_01587_0          (phi              ) [ 0000000000011100]
lhs_V              (phi              ) [ 0000000000111000]
rhs_V              (phi              ) [ 0000000000111000]
rhs_V_32           (phi              ) [ 0000000000111000]
p_01439_0          (phi              ) [ 0000000000010000]
icmp_ln887_1       (icmp             ) [ 0000000000011000]
empty_11           (speclooptripcount) [ 0000000000000000]
i_V_2              (add              ) [ 0000000000111000]
br_ln52            (br               ) [ 0000000000000000]
r_V_15             (partselect       ) [ 0000000000000000]
trunc_ln1503_13    (trunc            ) [ 0000000000000000]
ret_V_69           (bitconcatenate   ) [ 0000000000000000]
r_V_16             (partselect       ) [ 0000000000000000]
trunc_ln1503_14    (trunc            ) [ 0000000000000000]
ret_V_70           (bitconcatenate   ) [ 0000000000000000]
r_V_17             (partselect       ) [ 0000000000000000]
trunc_ln1503_15    (trunc            ) [ 0000000000000000]
ret_V_71           (bitconcatenate   ) [ 0000000000000000]
xor_ln1357_14      (xor              ) [ 0000000000000000]
ret_V_54           (xor              ) [ 0000000000000000]
ret_V_72           (and              ) [ 0000000000000000]
r_V_26             (xor              ) [ 0000000000000000]
ret_V_73           (and              ) [ 0000000000000000]
ret_V_57           (xor              ) [ 0000000000000000]
zext_ln544_6       (zext             ) [ 0000000000000000]
K_V_addr           (getelementptr    ) [ 0000000000001000]
m_V_addr_6         (getelementptr    ) [ 0000000000001000]
add_ln209_12       (add              ) [ 0000000000000000]
add_ln209_13       (add              ) [ 0000000000001000]
xor_ln1357_9       (xor              ) [ 0000000000000000]
ret_V_77           (and              ) [ 0000000000000000]
ret_V_78           (and              ) [ 0000000000000000]
ret_V_64           (xor              ) [ 0000000000001000]
add_ln700_3        (add              ) [ 0000000000000000]
store_ln65         (store            ) [ 0000000000000000]
add_ln700_4        (add              ) [ 0000000000000000]
store_ln66         (store            ) [ 0000000000000000]
add_ln700_5        (add              ) [ 0000000000000100]
add_ln700_7        (add              ) [ 0000000000000110]
add_ln700_8        (add              ) [ 0000000000000110]
add_ln700_9        (add              ) [ 0000000000000111]
add_ln700_10       (add              ) [ 0000000000000111]
K_V_load           (load             ) [ 0000000000000000]
m_V_load_4         (load             ) [ 0000000000000000]
add_ln209_11       (add              ) [ 0000000000000000]
t1_V               (add              ) [ 0000000000000000]
r_V_18             (partselect       ) [ 0000000000000000]
trunc_ln1503_16    (trunc            ) [ 0000000000000000]
ret_V_74           (bitconcatenate   ) [ 0000000000000000]
r_V_19             (partselect       ) [ 0000000000000000]
trunc_ln1503_17    (trunc            ) [ 0000000000000000]
ret_V_75           (bitconcatenate   ) [ 0000000000000000]
r_V_20             (partselect       ) [ 0000000000000000]
trunc_ln1503_18    (trunc            ) [ 0000000000000000]
ret_V_76           (bitconcatenate   ) [ 0000000000000000]
xor_ln1357_17      (xor              ) [ 0000000000000000]
ret_V_61           (xor              ) [ 0000000000000000]
e_V_2              (add              ) [ 0000000000111000]
add_ln209_16       (add              ) [ 0000000000000000]
a_V_2              (add              ) [ 0000000000111000]
br_ln52            (br               ) [ 0000000000111000]
store_ln67         (store            ) [ 0000000000000000]
add_ln700_6        (add              ) [ 0000000000000000]
store_ln68         (store            ) [ 0000000000000000]
store_ln69         (store            ) [ 0000000000000000]
store_ln70         (store            ) [ 0000000000000000]
store_ln71         (store            ) [ 0000000000000000]
store_ln72         (store            ) [ 0000000000000000]
ret_ln73           (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i21"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="m_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_V_offset_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_offset_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="state_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_31/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="m_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="6" slack="0"/>
<pin id="191" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
<pin id="193" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln39/3 m_V_load/4 m_V_load_1/4 m_V_load_2/5 m_V_load_3/5 store_ln41/6 m_V_load_4/11 "/>
</bind>
</comp>

<comp id="177" class="1004" name="m_V_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_1/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="m_V_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_2/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="3" slack="0"/>
<pin id="209" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
<pin id="211" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_V/4 b_V/4 c_V/7 d_V/7 e_V/8 f_V/8 g_V/9 h_V/9 store_ln65/11 store_ln66/11 store_ln67/13 store_ln68/13 store_ln69/14 store_ln70/14 store_ln71/15 store_ln72/15 "/>
</bind>
</comp>

<comp id="200" class="1004" name="state_V_addr_8_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_8/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="m_V_addr_3_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_3/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="m_V_addr_4_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_4/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="m_V_addr_5_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_5/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="state_V_addr_9_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_9/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="state_V_addr_10_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_10/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="state_V_addr_11_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_11/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="state_V_addr_12_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_12/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="state_V_addr_13_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_13/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="state_V_addr_14_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_14/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="K_V_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_V_addr/11 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="K_V_load/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="m_V_addr_6_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_6/11 "/>
</bind>
</comp>

<comp id="308" class="1005" name="p_0262_0_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="1"/>
<pin id="310" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0262_0 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_0262_0_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0262_0/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="p_01115_0_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_01115_0 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_01115_0_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01115_0/2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="p_01115_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="1"/>
<pin id="333" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_01115_1 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_01115_1_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="6" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01115_1/4 "/>
</bind>
</comp>

<comp id="343" class="1005" name="p_01115_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="1"/>
<pin id="345" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_01115_2 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_01115_2_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01115_2/11 "/>
</bind>
</comp>

<comp id="354" class="1005" name="lhs_V_20_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_20 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="lhs_V_20_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="4"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="32" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V_20/11 "/>
</bind>
</comp>

<comp id="364" class="1005" name="rhs_V_33_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V_33 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="rhs_V_33_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="4"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V_33/11 "/>
</bind>
</comp>

<comp id="375" class="1005" name="rhs_V_34_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V_34 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="rhs_V_34_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="3"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V_34/11 "/>
</bind>
</comp>

<comp id="386" class="1005" name="p_01587_0_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_01587_0 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_01587_0_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="3"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01587_0/11 "/>
</bind>
</comp>

<comp id="397" class="1005" name="lhs_V_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="lhs_V_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="2"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="32" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="407" class="1005" name="rhs_V_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="rhs_V_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V/11 "/>
</bind>
</comp>

<comp id="418" class="1005" name="rhs_V_32_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V_32 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="rhs_V_32_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="32" slack="0"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V_32/11 "/>
</bind>
</comp>

<comp id="429" class="1005" name="p_01439_0_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="431" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_01439_0 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_01439_0_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01439_0/11 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln887_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln700_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln215_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="ret_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="6" slack="0"/>
<pin id="458" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="1"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln1356_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1356/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="j_V_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="0" index="1" bw="7" slack="0"/>
<pin id="476" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln544_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln209_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln40_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="0" index="1" bw="7" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln215_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_2/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="ret_V_41_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="0" index="1" bw="6" slack="0"/>
<pin id="502" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln544_8_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_8/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="ret_V_45_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="0"/>
<pin id="513" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_45/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln544_9_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_9/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="ret_V_46_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="6" slack="1"/>
<pin id="524" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_46/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln544_10_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_10/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="ret_V_50_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="6" slack="1"/>
<pin id="534" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_50/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln544_11_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_11/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln544_5_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="2"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="r_V_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="15" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="0" index="2" bw="6" slack="0"/>
<pin id="550" dir="0" index="3" bw="6" slack="0"/>
<pin id="551" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln1503_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="ret_V_65_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="17" slack="0"/>
<pin id="561" dir="0" index="2" bw="15" slack="0"/>
<pin id="562" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_65/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="r_V_s_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="13" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_s/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln1503_10_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_10/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="ret_V_66_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="19" slack="0"/>
<pin id="581" dir="0" index="2" bw="13" slack="0"/>
<pin id="582" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_66/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="r_V_11_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="22" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_11/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="r_V_24_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="22" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_24/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="xor_ln1357_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="ret_V_44_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_44/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="r_V_12_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="25" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="4" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_12/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln1503_11_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_11/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="ret_V_67_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="7" slack="0"/>
<pin id="628" dir="0" index="2" bw="25" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_67/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="r_V_13_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="14" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="0" index="3" bw="6" slack="0"/>
<pin id="638" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_13/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln1503_12_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_12/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="ret_V_68_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="18" slack="0"/>
<pin id="650" dir="0" index="2" bw="14" slack="0"/>
<pin id="651" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_68/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="r_V_14_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="29" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="0" index="2" bw="3" slack="0"/>
<pin id="659" dir="0" index="3" bw="6" slack="0"/>
<pin id="660" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_14/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="r_V_25_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="29" slack="0"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_25/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="xor_ln1357_12_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_12/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="ret_V_49_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_49/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln209_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln209_10_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_10/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln209_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="i_V_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="7" slack="2"/>
<pin id="702" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln887_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="0"/>
<pin id="707" dir="0" index="1" bw="7" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/11 "/>
</bind>
</comp>

<comp id="711" class="1004" name="i_V_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="r_V_15_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="26" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="4" slack="0"/>
<pin id="721" dir="0" index="3" bw="6" slack="0"/>
<pin id="722" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_15/11 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln1503_13_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_13/11 "/>
</bind>
</comp>

<comp id="731" class="1004" name="ret_V_69_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="6" slack="0"/>
<pin id="734" dir="0" index="2" bw="26" slack="0"/>
<pin id="735" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_69/11 "/>
</bind>
</comp>

<comp id="739" class="1004" name="r_V_16_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="21" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="5" slack="0"/>
<pin id="743" dir="0" index="3" bw="6" slack="0"/>
<pin id="744" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_16/11 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln1503_14_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_14/11 "/>
</bind>
</comp>

<comp id="753" class="1004" name="ret_V_70_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="11" slack="0"/>
<pin id="756" dir="0" index="2" bw="21" slack="0"/>
<pin id="757" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_70/11 "/>
</bind>
</comp>

<comp id="761" class="1004" name="r_V_17_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="7" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="6" slack="0"/>
<pin id="765" dir="0" index="3" bw="6" slack="0"/>
<pin id="766" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_17/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln1503_15_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_15/11 "/>
</bind>
</comp>

<comp id="775" class="1004" name="ret_V_71_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="25" slack="0"/>
<pin id="778" dir="0" index="2" bw="7" slack="0"/>
<pin id="779" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_71/11 "/>
</bind>
</comp>

<comp id="783" class="1004" name="xor_ln1357_14_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_14/11 "/>
</bind>
</comp>

<comp id="789" class="1004" name="ret_V_54_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_54/11 "/>
</bind>
</comp>

<comp id="795" class="1004" name="ret_V_72_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_72/11 "/>
</bind>
</comp>

<comp id="801" class="1004" name="r_V_26_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_26/11 "/>
</bind>
</comp>

<comp id="807" class="1004" name="ret_V_73_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_73/11 "/>
</bind>
</comp>

<comp id="813" class="1004" name="ret_V_57_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="0"/>
<pin id="816" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_57/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln544_6_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="0"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_6/11 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln209_12_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_12/11 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln209_13_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_13/11 "/>
</bind>
</comp>

<comp id="837" class="1004" name="xor_ln1357_9_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_9/11 "/>
</bind>
</comp>

<comp id="843" class="1004" name="ret_V_77_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="0"/>
<pin id="846" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_77/11 "/>
</bind>
</comp>

<comp id="849" class="1004" name="ret_V_78_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="0"/>
<pin id="852" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_78/11 "/>
</bind>
</comp>

<comp id="855" class="1004" name="ret_V_64_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="0"/>
<pin id="858" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_64/11 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln700_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="4"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln700_4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="4"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/11 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln700_5_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="3"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/11 "/>
</bind>
</comp>

<comp id="878" class="1004" name="add_ln700_7_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="2"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/11 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln700_8_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="2"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_8/11 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln700_9_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_9/11 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln700_10_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="0" index="1" bw="32" slack="0"/>
<pin id="896" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_10/11 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln209_11_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_11/12 "/>
</bind>
</comp>

<comp id="904" class="1004" name="t1_V_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V/12 "/>
</bind>
</comp>

<comp id="909" class="1004" name="r_V_18_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="30" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="1"/>
<pin id="912" dir="0" index="2" bw="3" slack="0"/>
<pin id="913" dir="0" index="3" bw="6" slack="0"/>
<pin id="914" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_18/12 "/>
</bind>
</comp>

<comp id="919" class="1004" name="trunc_ln1503_16_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_16/12 "/>
</bind>
</comp>

<comp id="923" class="1004" name="ret_V_74_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="2" slack="0"/>
<pin id="926" dir="0" index="2" bw="30" slack="0"/>
<pin id="927" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_74/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="r_V_19_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="19" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="1"/>
<pin id="934" dir="0" index="2" bw="5" slack="0"/>
<pin id="935" dir="0" index="3" bw="6" slack="0"/>
<pin id="936" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_19/12 "/>
</bind>
</comp>

<comp id="941" class="1004" name="trunc_ln1503_17_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_17/12 "/>
</bind>
</comp>

<comp id="945" class="1004" name="ret_V_75_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="13" slack="0"/>
<pin id="948" dir="0" index="2" bw="19" slack="0"/>
<pin id="949" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_75/12 "/>
</bind>
</comp>

<comp id="953" class="1004" name="r_V_20_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="1"/>
<pin id="956" dir="0" index="2" bw="6" slack="0"/>
<pin id="957" dir="0" index="3" bw="6" slack="0"/>
<pin id="958" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_20/12 "/>
</bind>
</comp>

<comp id="963" class="1004" name="trunc_ln1503_18_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_18/12 "/>
</bind>
</comp>

<comp id="967" class="1004" name="ret_V_76_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="22" slack="0"/>
<pin id="970" dir="0" index="2" bw="10" slack="0"/>
<pin id="971" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_76/12 "/>
</bind>
</comp>

<comp id="975" class="1004" name="xor_ln1357_17_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_17/12 "/>
</bind>
</comp>

<comp id="981" class="1004" name="ret_V_61_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_61/12 "/>
</bind>
</comp>

<comp id="987" class="1004" name="e_V_2_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="32" slack="1"/>
<pin id="990" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_V_2/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="add_ln209_16_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="0"/>
<pin id="996" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_16/12 "/>
</bind>
</comp>

<comp id="999" class="1004" name="a_V_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="1"/>
<pin id="1002" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_V_2/12 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="add_ln700_6_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="4"/>
<pin id="1006" dir="0" index="1" bw="32" slack="1"/>
<pin id="1007" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/13 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="data_V_offset_read_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="1"/>
<pin id="1012" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="data_V_offset_read "/>
</bind>
</comp>

<comp id="1015" class="1005" name="state_V_addr_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="3" slack="2"/>
<pin id="1017" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="state_V_addr "/>
</bind>
</comp>

<comp id="1023" class="1005" name="add_ln700_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="5" slack="0"/>
<pin id="1025" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="data_V_addr_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="7" slack="1"/>
<pin id="1030" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="1033" class="1005" name="j_V_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="7" slack="0"/>
<pin id="1035" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1041" class="1005" name="trunc_ln215_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="6" slack="1"/>
<pin id="1043" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215_2 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="m_V_addr_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="6" slack="1"/>
<pin id="1049" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="m_V_addr_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="6" slack="1"/>
<pin id="1054" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="state_V_addr_8_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="3" slack="1"/>
<pin id="1059" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_8 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="m_V_load_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load "/>
</bind>
</comp>

<comp id="1071" class="1005" name="m_V_load_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="m_V_addr_3_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="6" slack="1"/>
<pin id="1078" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_3 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="m_V_addr_4_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="6" slack="1"/>
<pin id="1083" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_4 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="i_V_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="7" slack="1"/>
<pin id="1088" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1091" class="1005" name="a_V_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="4"/>
<pin id="1093" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1097" class="1005" name="b_V_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="4"/>
<pin id="1099" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="1103" class="1005" name="state_V_addr_9_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="3" slack="1"/>
<pin id="1105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_9 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="state_V_addr_10_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="3" slack="1"/>
<pin id="1110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_10 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="c_V_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="3"/>
<pin id="1115" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="1119" class="1005" name="d_V_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="3"/>
<pin id="1121" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="1125" class="1005" name="state_V_addr_11_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="3" slack="1"/>
<pin id="1127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_11 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="state_V_addr_12_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="3" slack="1"/>
<pin id="1132" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_12 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="e_V_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="2"/>
<pin id="1137" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="e_V "/>
</bind>
</comp>

<comp id="1141" class="1005" name="f_V_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="2"/>
<pin id="1143" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="f_V "/>
</bind>
</comp>

<comp id="1147" class="1005" name="state_V_addr_13_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="3" slack="1"/>
<pin id="1149" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_13 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="state_V_addr_14_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="3" slack="1"/>
<pin id="1154" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_14 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="g_V_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="1163" class="1005" name="h_V_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="1"/>
<pin id="1165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_V "/>
</bind>
</comp>

<comp id="1172" class="1005" name="i_V_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="7" slack="0"/>
<pin id="1174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="K_V_addr_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="6" slack="1"/>
<pin id="1179" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="K_V_addr "/>
</bind>
</comp>

<comp id="1182" class="1005" name="m_V_addr_6_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="6" slack="1"/>
<pin id="1184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_6 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="add_ln209_13_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="1"/>
<pin id="1189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_13 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="ret_V_64_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_64 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="add_ln700_5_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="1"/>
<pin id="1199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_5 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="add_ln700_7_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="2"/>
<pin id="1204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700_7 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="add_ln700_8_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="2"/>
<pin id="1209" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700_8 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="add_ln700_9_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="3"/>
<pin id="1214" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln700_9 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="add_ln700_10_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="3"/>
<pin id="1219" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln700_10 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="e_V_2_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="1"/>
<pin id="1224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e_V_2 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="a_V_2_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="177" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="82" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="234" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="84" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="251"><net_src comp="243" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="260"><net_src comp="252" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="266"><net_src comp="0" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="88" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="10" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="92" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="279" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="10" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="301" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="363"><net_src comp="357" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="373"><net_src comp="354" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="384"><net_src comp="364" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="385"><net_src comp="378" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="395"><net_src comp="375" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="396"><net_src comp="389" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="406"><net_src comp="400" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="416"><net_src comp="397" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="417"><net_src comp="410" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="427"><net_src comp="407" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="428"><net_src comp="421" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="438"><net_src comp="418" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="323" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="323" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="24" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="312" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="28" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="455" pin="2"/><net_sink comp="461" pin=2"/></net>

<net id="471"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="312" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="319" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="487"><net_src comp="159" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="493"><net_src comp="335" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="34" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="335" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="38" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="514"><net_src comp="40" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="495" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="525"><net_src comp="42" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="535"><net_src comp="44" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="544"><net_src comp="331" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="552"><net_src comp="46" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="48" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="563"><net_src comp="52" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="555" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="546" pin="4"/><net_sink comp="558" pin=2"/></net>

<net id="572"><net_src comp="54" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="56" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="50" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="583"><net_src comp="58" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="566" pin="4"/><net_sink comp="578" pin=2"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="62" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="594"><net_src comp="50" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="598"><net_src comp="586" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="578" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="558" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="64" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="171" pin="7"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="66" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="50" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="171" pin="7"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="68" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="611" pin="4"/><net_sink comp="625" pin=2"/></net>

<net id="639"><net_src comp="70" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="171" pin="7"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="72" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="50" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="646"><net_src comp="171" pin="7"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="74" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="633" pin="4"/><net_sink comp="647" pin=2"/></net>

<net id="661"><net_src comp="76" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="171" pin="7"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="78" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="50" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="668"><net_src comp="655" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="647" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="625" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="171" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="605" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="675" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="681" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="692" pin="2"/><net_sink comp="171" pin=4"/></net>

<net id="703"><net_src comp="80" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="331" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="347" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="34" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="347" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="80" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="723"><net_src comp="96" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="400" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="98" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="50" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="730"><net_src comp="400" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="100" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="717" pin="4"/><net_sink comp="731" pin=2"/></net>

<net id="745"><net_src comp="102" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="400" pin="4"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="104" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="50" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="752"><net_src comp="400" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="106" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="739" pin="4"/><net_sink comp="753" pin=2"/></net>

<net id="767"><net_src comp="108" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="400" pin="4"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="110" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="50" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="774"><net_src comp="400" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="112" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="771" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="761" pin="4"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="731" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="753" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="775" pin="3"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="410" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="400" pin="4"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="400" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="114" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="421" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="795" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="347" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="829"><net_src comp="813" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="789" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="432" pin="4"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="378" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="367" pin="4"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="357" pin="4"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="378" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="367" pin="4"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="843" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="849" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="357" pin="4"/><net_sink comp="861" pin=1"/></net>

<net id="866"><net_src comp="861" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="871"><net_src comp="367" pin="4"/><net_sink comp="867" pin=1"/></net>

<net id="872"><net_src comp="867" pin="2"/><net_sink comp="195" pin=4"/></net>

<net id="877"><net_src comp="378" pin="4"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="400" pin="4"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="410" pin="4"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="421" pin="4"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="432" pin="4"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="295" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="171" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="898" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="915"><net_src comp="116" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="354" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="118" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="50" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="922"><net_src comp="354" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="120" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="919" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="909" pin="4"/><net_sink comp="923" pin=2"/></net>

<net id="937"><net_src comp="122" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="354" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="124" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="50" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="944"><net_src comp="354" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="126" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="941" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="931" pin="4"/><net_sink comp="945" pin=2"/></net>

<net id="959"><net_src comp="128" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="354" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="961"><net_src comp="130" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="962"><net_src comp="50" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="966"><net_src comp="354" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="132" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="963" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="953" pin="4"/><net_sink comp="967" pin=2"/></net>

<net id="979"><net_src comp="923" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="945" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="975" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="967" pin="3"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="904" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="386" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="981" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="904" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="993" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="386" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="2"/><net_sink comp="195" pin=4"/></net>

<net id="1013"><net_src comp="138" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1018"><net_src comp="144" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1026"><net_src comp="445" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1031"><net_src comp="152" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1036"><net_src comp="473" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1044"><net_src comp="495" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1050"><net_src comp="177" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1055"><net_src comp="184" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1060"><net_src comp="200" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1065"><net_src comp="171" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1068"><net_src comp="1062" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1069"><net_src comp="1062" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1074"><net_src comp="171" pin="7"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1079"><net_src comp="213" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1084"><net_src comp="220" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1089"><net_src comp="699" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1094"><net_src comp="195" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1100"><net_src comp="195" pin="7"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1106"><net_src comp="234" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1111"><net_src comp="243" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1116"><net_src comp="195" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1122"><net_src comp="195" pin="7"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1128"><net_src comp="252" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1133"><net_src comp="261" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1138"><net_src comp="195" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1144"><net_src comp="195" pin="7"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1150"><net_src comp="270" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1155"><net_src comp="279" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1160"><net_src comp="195" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1166"><net_src comp="195" pin="7"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1175"><net_src comp="711" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1180"><net_src comp="288" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1185"><net_src comp="301" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1190"><net_src comp="831" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1195"><net_src comp="855" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1200"><net_src comp="873" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1205"><net_src comp="878" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1210"><net_src comp="883" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="1215"><net_src comp="888" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1220"><net_src comp="893" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="1225"><net_src comp="987" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1230"><net_src comp="999" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="357" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {11 13 14 15 }
	Port: K_V | {}
 - Input state : 
	Port: sha256_transform : state_V | {4 7 8 9 10 }
	Port: sha256_transform : data_V | {2 3 }
	Port: sha256_transform : data_V_offset | {1 }
	Port: sha256_transform : K_V | {11 12 }
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		add_ln700 : 1
		br_ln38 : 2
		trunc_ln215 : 1
		ret_V : 2
		tmp : 2
		zext_ln1356 : 3
		data_V_addr : 4
		rhs_V_31 : 5
		j_V : 1
	State 3
		zext_ln209 : 1
		m_V_addr : 1
		store_ln39 : 2
	State 4
		icmp_ln40 : 1
		br_ln40 : 2
		trunc_ln215_2 : 1
		ret_V_41 : 2
		zext_ln544_8 : 3
		m_V_addr_1 : 4
		m_V_load : 5
		ret_V_45 : 2
		zext_ln544_9 : 3
		m_V_addr_2 : 4
		m_V_load_1 : 5
		b_V : 1
	State 5
		zext_ln544_10 : 1
		m_V_addr_3 : 2
		m_V_load_2 : 3
		zext_ln544_11 : 1
		m_V_addr_4 : 2
		m_V_load_3 : 3
	State 6
		ret_V_65 : 1
		ret_V_66 : 1
		r_V_24 : 1
		xor_ln1357 : 2
		ret_V_44 : 2
		r_V_12 : 1
		trunc_ln1503_11 : 1
		ret_V_67 : 2
		r_V_13 : 1
		trunc_ln1503_12 : 1
		ret_V_68 : 2
		r_V_14 : 1
		r_V_25 : 2
		xor_ln1357_12 : 3
		ret_V_49 : 3
		add_ln209 : 1
		add_ln209_10 : 3
		add_ln209_2 : 4
		m_V_addr_5 : 1
		store_ln41 : 5
	State 7
		c_V : 1
		d_V : 1
	State 8
		e_V : 1
		f_V : 1
	State 9
		g_V : 1
		h_V : 1
	State 10
	State 11
		icmp_ln887_1 : 1
		i_V_2 : 1
		br_ln52 : 2
		r_V_15 : 1
		trunc_ln1503_13 : 1
		ret_V_69 : 2
		r_V_16 : 1
		trunc_ln1503_14 : 1
		ret_V_70 : 2
		r_V_17 : 1
		trunc_ln1503_15 : 1
		ret_V_71 : 2
		xor_ln1357_14 : 3
		ret_V_54 : 3
		ret_V_72 : 1
		r_V_26 : 1
		ret_V_73 : 1
		ret_V_57 : 1
		zext_ln544_6 : 1
		K_V_addr : 2
		K_V_load : 3
		m_V_addr_6 : 2
		m_V_load_4 : 3
		add_ln209_12 : 3
		add_ln209_13 : 4
		xor_ln1357_9 : 1
		ret_V_77 : 1
		ret_V_78 : 1
		ret_V_64 : 1
		add_ln700_3 : 1
		store_ln65 : 2
		add_ln700_4 : 1
		store_ln66 : 2
		add_ln700_5 : 1
		add_ln700_7 : 1
		add_ln700_8 : 1
		add_ln700_9 : 1
		add_ln700_10 : 1
	State 12
		add_ln209_11 : 1
		t1_V : 2
		ret_V_74 : 1
		ret_V_75 : 1
		ret_V_76 : 1
		xor_ln1357_17 : 2
		ret_V_61 : 2
		e_V_2 : 3
		add_ln209_16 : 2
		a_V_2 : 3
	State 13
		store_ln68 : 1
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln700_fu_445        |    0    |    15   |
|          |           j_V_fu_473           |    0    |    15   |
|          |         ret_V_41_fu_499        |    0    |    15   |
|          |         ret_V_45_fu_510        |    0    |    15   |
|          |         ret_V_46_fu_521        |    0    |    15   |
|          |         ret_V_50_fu_531        |    0    |    15   |
|          |        add_ln209_fu_681        |    0    |    32   |
|          |       add_ln209_10_fu_686      |    0    |    39   |
|          |       add_ln209_2_fu_692       |    0    |    32   |
|          |           i_V_fu_699           |    0    |    15   |
|          |          i_V_2_fu_711          |    0    |    15   |
|          |       add_ln209_12_fu_825      |    0    |    32   |
|    add   |       add_ln209_13_fu_831      |    0    |    32   |
|          |       add_ln700_3_fu_861       |    0    |    39   |
|          |       add_ln700_4_fu_867       |    0    |    39   |
|          |       add_ln700_5_fu_873       |    0    |    39   |
|          |       add_ln700_7_fu_878       |    0    |    39   |
|          |       add_ln700_8_fu_883       |    0    |    39   |
|          |       add_ln700_9_fu_888       |    0    |    39   |
|          |       add_ln700_10_fu_893      |    0    |    39   |
|          |       add_ln209_11_fu_898      |    0    |    32   |
|          |           t1_V_fu_904          |    0    |    32   |
|          |          e_V_2_fu_987          |    0    |    39   |
|          |       add_ln209_16_fu_993      |    0    |    32   |
|          |          a_V_2_fu_999          |    0    |    32   |
|          |       add_ln700_6_fu_1004      |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |        xor_ln1357_fu_599       |    0    |    32   |
|          |         ret_V_44_fu_605        |    0    |    32   |
|          |      xor_ln1357_12_fu_669      |    0    |    32   |
|          |         ret_V_49_fu_675        |    0    |    32   |
|          |      xor_ln1357_14_fu_783      |    0    |    32   |
|    xor   |         ret_V_54_fu_789        |    0    |    32   |
|          |          r_V_26_fu_801         |    0    |    32   |
|          |         ret_V_57_fu_813        |    0    |    32   |
|          |       xor_ln1357_9_fu_837      |    0    |    32   |
|          |         ret_V_64_fu_855        |    0    |    32   |
|          |      xor_ln1357_17_fu_975      |    0    |    32   |
|          |         ret_V_61_fu_981        |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         ret_V_72_fu_795        |    0    |    32   |
|    and   |         ret_V_73_fu_807        |    0    |    32   |
|          |         ret_V_77_fu_843        |    0    |    32   |
|          |         ret_V_78_fu_849        |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln887_fu_439       |    0    |    11   |
|   icmp   |        icmp_ln40_fu_489        |    0    |    11   |
|          |       icmp_ln887_1_fu_705      |    0    |    11   |
|----------|--------------------------------|---------|---------|
|   read   | data_V_offset_read_read_fu_138 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln215_fu_451       |    0    |    0    |
|          |      trunc_ln215_2_fu_495      |    0    |    0    |
|          |       trunc_ln1503_fu_555      |    0    |    0    |
|          |     trunc_ln1503_10_fu_575     |    0    |    0    |
|          |     trunc_ln1503_11_fu_621     |    0    |    0    |
|   trunc  |     trunc_ln1503_12_fu_643     |    0    |    0    |
|          |     trunc_ln1503_13_fu_727     |    0    |    0    |
|          |     trunc_ln1503_14_fu_749     |    0    |    0    |
|          |     trunc_ln1503_15_fu_771     |    0    |    0    |
|          |     trunc_ln1503_16_fu_919     |    0    |    0    |
|          |     trunc_ln1503_17_fu_941     |    0    |    0    |
|          |     trunc_ln1503_18_fu_963     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    or    |          ret_V_fu_455          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_461           |    0    |    0    |
|          |         ret_V_65_fu_558        |    0    |    0    |
|          |         ret_V_66_fu_578        |    0    |    0    |
|          |         ret_V_67_fu_625        |    0    |    0    |
|          |         ret_V_68_fu_647        |    0    |    0    |
|bitconcatenate|         ret_V_69_fu_731        |    0    |    0    |
|          |         ret_V_70_fu_753        |    0    |    0    |
|          |         ret_V_71_fu_775        |    0    |    0    |
|          |         ret_V_74_fu_923        |    0    |    0    |
|          |         ret_V_75_fu_945        |    0    |    0    |
|          |         ret_V_76_fu_967        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       zext_ln1356_fu_468       |    0    |    0    |
|          |        zext_ln544_fu_479       |    0    |    0    |
|          |        zext_ln209_fu_484       |    0    |    0    |
|          |       zext_ln544_8_fu_505      |    0    |    0    |
|          |       zext_ln544_9_fu_516      |    0    |    0    |
|   zext   |      zext_ln544_10_fu_526      |    0    |    0    |
|          |      zext_ln544_11_fu_536      |    0    |    0    |
|          |       zext_ln544_5_fu_541      |    0    |    0    |
|          |          r_V_24_fu_595         |    0    |    0    |
|          |          r_V_25_fu_665         |    0    |    0    |
|          |       zext_ln544_6_fu_819      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           r_V_fu_546           |    0    |    0    |
|          |          r_V_s_fu_566          |    0    |    0    |
|          |          r_V_11_fu_586         |    0    |    0    |
|          |          r_V_12_fu_611         |    0    |    0    |
|          |          r_V_13_fu_633         |    0    |    0    |
|partselect|          r_V_14_fu_655         |    0    |    0    |
|          |          r_V_15_fu_717         |    0    |    0    |
|          |          r_V_16_fu_739         |    0    |    0    |
|          |          r_V_17_fu_761         |    0    |    0    |
|          |          r_V_18_fu_909         |    0    |    0    |
|          |          r_V_19_fu_931         |    0    |    0    |
|          |          r_V_20_fu_953         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1311  |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| m_V|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     K_V_addr_reg_1177     |    6   |
|       a_V_2_reg_1227      |   32   |
|        a_V_reg_1091       |   32   |
|   add_ln209_13_reg_1187   |   32   |
|   add_ln700_10_reg_1217   |   32   |
|    add_ln700_5_reg_1197   |   32   |
|    add_ln700_7_reg_1202   |   32   |
|    add_ln700_8_reg_1207   |   32   |
|    add_ln700_9_reg_1212   |   32   |
|     add_ln700_reg_1023    |    5   |
|        b_V_reg_1097       |   32   |
|        c_V_reg_1113       |   32   |
|        d_V_reg_1119       |   32   |
|    data_V_addr_reg_1028   |    7   |
|data_V_offset_read_reg_1010|    1   |
|       e_V_2_reg_1222      |   32   |
|        e_V_reg_1135       |   32   |
|        f_V_reg_1141       |   32   |
|        g_V_reg_1157       |   32   |
|        h_V_reg_1163       |   32   |
|       i_V_2_reg_1172      |    7   |
|        i_V_reg_1086       |    7   |
|        j_V_reg_1033       |    7   |
|      lhs_V_20_reg_354     |   32   |
|       lhs_V_reg_397       |   32   |
|    m_V_addr_1_reg_1047    |    6   |
|    m_V_addr_2_reg_1052    |    6   |
|    m_V_addr_3_reg_1076    |    6   |
|    m_V_addr_4_reg_1081    |    6   |
|    m_V_addr_6_reg_1182    |    6   |
|    m_V_load_1_reg_1071    |   32   |
|     m_V_load_reg_1062     |   32   |
|     p_01115_0_reg_319     |    5   |
|     p_01115_1_reg_331     |    7   |
|     p_01115_2_reg_343     |    7   |
|     p_01439_0_reg_429     |   32   |
|     p_01587_0_reg_386     |   32   |
|      p_0262_0_reg_308     |    7   |
|     ret_V_64_reg_1192     |   32   |
|      rhs_V_32_reg_418     |   32   |
|      rhs_V_33_reg_364     |   32   |
|      rhs_V_34_reg_375     |   32   |
|       rhs_V_reg_407       |   32   |
|  state_V_addr_10_reg_1108 |    3   |
|  state_V_addr_11_reg_1125 |    3   |
|  state_V_addr_12_reg_1130 |    3   |
|  state_V_addr_13_reg_1147 |    3   |
|  state_V_addr_14_reg_1152 |    3   |
|  state_V_addr_8_reg_1057  |    3   |
|  state_V_addr_9_reg_1103  |    3   |
|   state_V_addr_reg_1015   |    3   |
|   trunc_ln215_2_reg_1041  |    6   |
+---------------------------+--------+
|           Total           |   990  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_171 |  p0  |   7  |   6  |   42   ||    38   |
| grp_access_fu_171 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_195 |  p0  |   7  |   3  |   21   ||    38   |
| grp_access_fu_195 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_195 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_195 |  p4  |   4  |   3  |   12   ||    21   |
| grp_access_fu_295 |  p0  |   2  |   6  |   12   ||    9    |
| p_01115_0_reg_319 |  p0  |   2  |   5  |   10   ||    9    |
| p_01115_1_reg_331 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   253  || 15.2213 ||   222   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1311  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   15   |    -   |   222  |    -   |
|  Register |    -   |    -   |   990  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   15   |   990  |  1533  |    0   |
+-----------+--------+--------+--------+--------+--------+
