// Seed: 1081959022
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd60,
    parameter id_4 = 32'd49,
    parameter id_7 = 32'd14
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_11,
      id_1,
      id_1,
      id_1,
      id_1,
      id_10,
      id_10,
      id_11,
      id_9,
      id_1
  );
  inout wire _id_4;
  output wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic id_12[id_2 : id_7  -  id_4];
endmodule
