git clone --depth 1 --no-tags https://github.com/h8191/EE2003.git f:/verilog_sva_gh_scraper/data/full_repos/213293380
git clone --depth 1 --no-tags https://github.com/OscarCorzoVargas/Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/213676262
git clone --depth 1 --no-tags https://github.com/jpatel8886/Segway-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/212211151
git clone --depth 1 --no-tags https://github.com/jianhao-nihao/test.git f:/verilog_sva_gh_scraper/data/full_repos/213311788
git clone --depth 1 --no-tags https://github.com/iqraahmad4/371minipro.git f:/verilog_sva_gh_scraper/data/full_repos/211239284
git clone --depth 1 --no-tags https://github.com/eejongyun/Ultra96_Study.git f:/verilog_sva_gh_scraper/data/full_repos/211209500
git clone --depth 1 --no-tags https://github.com/zaidMughal/Riscv-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/211167424
git clone --depth 1 --no-tags https://github.com/zq24/soccer_penalty_game.git f:/verilog_sva_gh_scraper/data/full_repos/213099932
git clone --depth 1 --no-tags https://github.com/saranyab9064/Algorithm_to_architecture_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/213115734
git clone --depth 1 --no-tags https://github.com/mrgucci1/systemsynth-onecounter.git f:/verilog_sva_gh_scraper/data/full_repos/214016158
git clone --depth 1 --no-tags https://github.com/ItzaMeLuigi/FPGAgame.git f:/verilog_sva_gh_scraper/data/full_repos/214049923
git clone --depth 1 --no-tags https://github.com/DasAnish/verilogLabs.git f:/verilog_sva_gh_scraper/data/full_repos/216830382
git clone --depth 1 --no-tags https://github.com/RishabhAgarwal-2001/Hamming-Code-Structural-Code-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/217850919
git clone --depth 1 --no-tags https://github.com/pleiadesian/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/215804306
git clone --depth 1 --no-tags https://github.com/heyask/PNU-logic-gate-design.git f:/verilog_sva_gh_scraper/data/full_repos/210290155
git clone --depth 1 --no-tags https://github.com/BasharHabash/Music-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/210282156
git clone --depth 1 --no-tags https://github.com/DuskwatcherLT/sdram_axi_apb.git f:/verilog_sva_gh_scraper/data/full_repos/210731478
git clone --depth 1 --no-tags https://github.com/SaxoCup/SEC.git f:/verilog_sva_gh_scraper/data/full_repos/210381294
git clone --depth 1 --no-tags https://github.com/ah1415/Verilog-Rover.git f:/verilog_sva_gh_scraper/data/full_repos/217415913
git clone --depth 1 --no-tags https://github.com/nkrama-99/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/216157844
git clone --depth 1 --no-tags https://github.com/Prateek7805/Alarm-Clock-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/216367722
git clone --depth 1 --no-tags https://github.com/KarthiVi95/8BitsMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/212002844
git clone --depth 1 --no-tags https://github.com/namachan10777/cpu-ex-team1.git f:/verilog_sva_gh_scraper/data/full_repos/214126507
git clone --depth 1 --no-tags https://github.com/nadaol/AdComputadoras_2019.git f:/verilog_sva_gh_scraper/data/full_repos/215612465
git clone --depth 1 --no-tags https://github.com/grimmweeper/MHP.git f:/verilog_sva_gh_scraper/data/full_repos/214481016
git clone --depth 1 --no-tags https://github.com/eerkaijun/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/217521183
git clone --depth 1 --no-tags https://github.com/Yuzain/Supercar.git f:/verilog_sva_gh_scraper/data/full_repos/217326059
git clone --depth 1 --no-tags https://github.com/jason841226/random_t-small_polynomial_generator.git f:/verilog_sva_gh_scraper/data/full_repos/216887257
git clone --depth 1 --no-tags https://github.com/lastVIZSLA/FPGA-Robocup19.git f:/verilog_sva_gh_scraper/data/full_repos/217065898
git clone --depth 1 --no-tags https://github.com/sodipot/venus_processor.git f:/verilog_sva_gh_scraper/data/full_repos/216978838
git clone --depth 1 --no-tags https://github.com/SimonVictorLy/HW-Image-Decompressor.git f:/verilog_sva_gh_scraper/data/full_repos/210723832
git clone --depth 1 --no-tags https://github.com/Voldivh/Arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/210859917
git clone --depth 1 --no-tags https://github.com/parimalarenga/Verilog-designs-with-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/210636832
git clone --depth 1 --no-tags https://github.com/tapasvipatel/Jeopardy.git f:/verilog_sva_gh_scraper/data/full_repos/210752769
git clone --depth 1 --no-tags https://github.com/Ehsan2754/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/212927534
git clone --depth 1 --no-tags https://github.com/sehuang/phyrilog.git f:/verilog_sva_gh_scraper/data/full_repos/210428215
git clone --depth 1 --no-tags https://github.com/pedropstuba/SEC.git f:/verilog_sva_gh_scraper/data/full_repos/210358352
git clone --depth 1 --no-tags https://github.com/matthuszagh/libdigital.git f:/verilog_sva_gh_scraper/data/full_repos/210479678
git clone --depth 1 --no-tags https://github.com/wangk2017/krv_c1.git f:/verilog_sva_gh_scraper/data/full_repos/211748148
git clone --depth 1 --no-tags https://github.com/ClSlaid/StepFpgaProjects_CE_BUPT.git f:/verilog_sva_gh_scraper/data/full_repos/214087426
git clone --depth 1 --no-tags https://github.com/Pinacolada8/DataPathVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/216089415
git clone --depth 1 --no-tags https://github.com/lizhongwang520/IOPAT.git f:/verilog_sva_gh_scraper/data/full_repos/214836903
git clone --depth 1 --no-tags https://github.com/AudunAsdal/TFE4152_IC_project.git f:/verilog_sva_gh_scraper/data/full_repos/215229866
git clone --depth 1 --no-tags https://github.com/XinqiaoLiu/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/215295860
git clone --depth 1 --no-tags https://github.com/iri16009/Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/215648344
git clone --depth 1 --no-tags https://github.com/Kowus/or_gate_intro.git f:/verilog_sva_gh_scraper/data/full_repos/216627905
git clone --depth 1 --no-tags https://github.com/cope3319/Project2DigitalLogic.git f:/verilog_sva_gh_scraper/data/full_repos/217620955
git clone --depth 1 --no-tags https://github.com/jordan1204/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/217544732
git clone --depth 1 --no-tags https://github.com/tanbour/gmii_mirror_xgmii.git f:/verilog_sva_gh_scraper/data/full_repos/217571352
git clone --depth 1 --no-tags https://github.com/james330/B0729047_CompOrg.git f:/verilog_sva_gh_scraper/data/full_repos/210627318
git clone --depth 1 --no-tags https://github.com/Niyati18/Wave_Generator_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/210473740
git clone --depth 1 --no-tags https://github.com/gasparmribeiro/EComp.git f:/verilog_sva_gh_scraper/data/full_repos/210640247
git clone --depth 1 --no-tags https://github.com/shipchou/Computer-Organization-2018-spring-NCTU.git f:/verilog_sva_gh_scraper/data/full_repos/210280386
git clone --depth 1 --no-tags https://github.com/wonseobshin/402Project2-RTL-Compiled-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/213445301
git clone --depth 1 --no-tags https://github.com/theoliao1998/Intro-to-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/213678158
git clone --depth 1 --no-tags https://github.com/Dioos/computer-architecture-and-organization.git f:/verilog_sva_gh_scraper/data/full_repos/212139584
git clone --depth 1 --no-tags https://github.com/wetzecam/ECEN350.git f:/verilog_sva_gh_scraper/data/full_repos/212128902
git clone --depth 1 --no-tags https://github.com/blohmeier/FPGA_projects-first_system.git f:/verilog_sva_gh_scraper/data/full_repos/213192810
git clone --depth 1 --no-tags https://github.com/m-zahedi/FPGA-Based-Communication-Bus-With-Error-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/213864432
git clone --depth 1 --no-tags https://github.com/Chenyivi/IC74HC151.git f:/verilog_sva_gh_scraper/data/full_repos/215535712
git clone --depth 1 --no-tags https://github.com/kimjinho1/Verilog_Study_in_SOC_lab.git f:/verilog_sva_gh_scraper/data/full_repos/216454494
git clone --depth 1 --no-tags https://github.com/aahmed7/MULTICYCLE_MIPS_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/213959166
git clone --depth 1 --no-tags https://github.com/UOETianleZhang/Processor_550.git f:/verilog_sva_gh_scraper/data/full_repos/214283342
git clone --depth 1 --no-tags https://github.com/maoa3/Tang_FPGA_Examples.git f:/verilog_sva_gh_scraper/data/full_repos/215946559
git clone --depth 1 --no-tags https://github.com/el72matador/ece6710-Space-Invaders.git f:/verilog_sva_gh_scraper/data/full_repos/216059064
git clone --depth 1 --no-tags https://github.com/miaotsi/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/214808110
git clone --depth 1 --no-tags https://github.com/Sai-Santosh-99/PR_UCB.git f:/verilog_sva_gh_scraper/data/full_repos/214962688
git clone --depth 1 --no-tags https://github.com/AQJED/Rotating-Square-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/212624123
git clone --depth 1 --no-tags https://github.com/startearjimmy/2.computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/214669613
git clone --depth 1 --no-tags https://github.com/y123456y78/CO_LAB_3.git f:/verilog_sva_gh_scraper/data/full_repos/211034586
git clone --depth 1 --no-tags https://github.com/agorararmard/Self-Navigating-Car-with-Track-Based-System.git f:/verilog_sva_gh_scraper/data/full_repos/211834045
git clone --depth 1 --no-tags https://github.com/tyrelkostyk/CME341.git f:/verilog_sva_gh_scraper/data/full_repos/215403618
git clone --depth 1 --no-tags https://github.com/letitbe0201/mini-vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/217141123
git clone --depth 1 --no-tags https://github.com/nicholasbarbosa/Trabalho-OC.git f:/verilog_sva_gh_scraper/data/full_repos/217205528
git clone --depth 1 --no-tags https://github.com/Swetashree91/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/217464471
git clone --depth 1 --no-tags https://github.com/KevinKerliu/ECE311.git f:/verilog_sva_gh_scraper/data/full_repos/217813348
git clone --depth 1 --no-tags https://github.com/tylerhoward15/4360_HW2-2.git f:/verilog_sva_gh_scraper/data/full_repos/213636220
git clone --depth 1 --no-tags https://github.com/akhileshsiddhanti/vliw-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/216930826
git clone --depth 1 --no-tags https://github.com/cyberShaw/MIPS-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/210985183
git clone --depth 1 --no-tags https://github.com/shashank195/Logic-Design-UG-SEM3.git f:/verilog_sva_gh_scraper/data/full_repos/210324439
git clone --depth 1 --no-tags https://github.com/tanglingshu/bsg_microdesign_results.git f:/verilog_sva_gh_scraper/data/full_repos/216720555
git clone --depth 1 --no-tags https://github.com/ecnuwork/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/216568543
git clone --depth 1 --no-tags https://github.com/13717630148/CommunicationEx-THU-EE.git f:/verilog_sva_gh_scraper/data/full_repos/214425352
git clone --depth 1 --no-tags https://github.com/PeterPengWustl/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/213250181
git clone --depth 1 --no-tags https://github.com/leahlt/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/212857411
git clone --depth 1 --no-tags https://github.com/Pigrabbit/digital-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/213401067
git clone --depth 1 --no-tags https://github.com/lrh2000/BabyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/214449852
git clone --depth 1 --no-tags https://github.com/tyrelkostyk/CME433.git f:/verilog_sva_gh_scraper/data/full_repos/216112269
git clone --depth 1 --no-tags https://github.com/Jeremy-Intan/Music_Rockcessor.git f:/verilog_sva_gh_scraper/data/full_repos/215605673
git clone --depth 1 --no-tags https://github.com/MDSHA-maker/Password-Detection-Using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/215702647
git clone --depth 1 --no-tags https://github.com/nipunaupeksha/UART-Implementation-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/216145490
git clone --depth 1 --no-tags https://github.com/dafnamargalit/ecen2350_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/211607456
git clone --depth 1 --no-tags https://github.com/danielkluzner/ece154a_lab01.git f:/verilog_sva_gh_scraper/data/full_repos/212264325
git clone --depth 1 --no-tags https://github.com/fc3stw/CVSD1081.git f:/verilog_sva_gh_scraper/data/full_repos/213307793
git clone --depth 1 --no-tags https://github.com/1510751/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/213327128
git clone --depth 1 --no-tags https://github.com/agorararmard/I2C-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/211832059
git clone --depth 1 --no-tags https://github.com/AndyZhu39/mastermind-recreation.git f:/verilog_sva_gh_scraper/data/full_repos/213127317
git clone --depth 1 --no-tags https://github.com/MaxPettit/ECEN2350_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/211458359
git clone --depth 1 --no-tags https://github.com/sachinkahawala/trafficLightController.git f:/verilog_sva_gh_scraper/data/full_repos/211337191
git clone --depth 1 --no-tags https://github.com/PierreVieira/Datapath-sem-controle.git f:/verilog_sva_gh_scraper/data/full_repos/211387913
