// Seed: 3335225379
module module_0;
  assign id_0 = 1;
  tri0  id_1;
  logic id_2;
  reg   id_3;
  uwire id_4, id_5;
  logic id_6;
  reg   id_7;
  always @(negedge id_1) begin
    if (1) id_7 <= id_3;
    else if (id_3) id_5 = id_1;
    else id_3 <= 1;
  end
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11 = 1'b0;
  assign id_7 = id_3;
  logic id_12 = id_1[SystemTFIdentifier : 1];
endmodule
