<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>xWRL1432 MMWAVE-L-SDK: APIs for SOC Reset and Clock Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="xWRL1432 MMWAVE-L-SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">xWRL1432 MMWAVE-L-SDK
   &#160;<span id="projectnumber">05.05.04.02</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__SOC__RCM__MODULE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">APIs for SOC Reset and Clock Functions<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SOC__MODULE.html">APIs for SOC Specific Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>For more details and example usage, see <a class="el" href="DRIVERS_SOC_PAGE.html">SOC</a> </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga433911efbaa13da80f64fc518c12802b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga433911efbaa13da80f64fc518c12802b">SOC_rcmEnableADPLLClock</a> ()</td></tr>
<tr class="memdesc:ga433911efbaa13da80f64fc518c12802b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ADPLL.  <a href="group__DRV__SOC__RCM__MODULE.html#ga433911efbaa13da80f64fc518c12802b">More...</a><br /></td></tr>
<tr class="separator:ga433911efbaa13da80f64fc518c12802b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a70888c8c934c8256c78159ab79f15c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga1a70888c8c934c8256c78159ab79f15c">SOC_rcmSetM4Clock</a> (uint32_t m4FreqHz)</td></tr>
<tr class="memdesc:ga1a70888c8c934c8256c78159ab79f15c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set M4 frequency.  <a href="group__DRV__SOC__RCM__MODULE.html#ga1a70888c8c934c8256c78159ab79f15c">More...</a><br /></td></tr>
<tr class="separator:ga1a70888c8c934c8256c78159ab79f15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c0aad4ea44553fa2d093a9e105d098"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gac6c0aad4ea44553fa2d093a9e105d098">SOC_rcmSetM4ClockSrc</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga1a2583730d31738c430a4638ce95bc96">SOC_rcmM4ClockSrc</a> m4Src)</td></tr>
<tr class="memdesc:gac6c0aad4ea44553fa2d093a9e105d098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set M4 Clock Source.  <a href="group__DRV__SOC__RCM__MODULE.html#gac6c0aad4ea44553fa2d093a9e105d098">More...</a><br /></td></tr>
<tr class="separator:gac6c0aad4ea44553fa2d093a9e105d098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec534bdfc0b004bb4c0da9c9af1eee1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gafec534bdfc0b004bb4c0da9c9af1eee1">SOC_rcmGetM4Clock</a> (void)</td></tr>
<tr class="memdesc:gafec534bdfc0b004bb4c0da9c9af1eee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get M4 frequency.  <a href="group__DRV__SOC__RCM__MODULE.html#gafec534bdfc0b004bb4c0da9c9af1eee1">More...</a><br /></td></tr>
<tr class="separator:gafec534bdfc0b004bb4c0da9c9af1eee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cdd8c1e06346ff8b94a4c1b052976a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga08cdd8c1e06346ff8b94a4c1b052976a">SOC_rcmSetPeripheralClock</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a> periphId, <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a> clkSource, uint32_t freqHz)</td></tr>
<tr class="memdesc:ga08cdd8c1e06346ff8b94a4c1b052976a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set peripheral frequency.  <a href="group__DRV__SOC__RCM__MODULE.html#ga08cdd8c1e06346ff8b94a4c1b052976a">More...</a><br /></td></tr>
<tr class="separator:ga08cdd8c1e06346ff8b94a4c1b052976a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5321c5e65db382b13f6aad8a9505147"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gad5321c5e65db382b13f6aad8a9505147">SOC_rcmGetPeripheralClock</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a> periphId)</td></tr>
<tr class="memdesc:gad5321c5e65db382b13f6aad8a9505147"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get peripheral frequency.  <a href="group__DRV__SOC__RCM__MODULE.html#gad5321c5e65db382b13f6aad8a9505147">More...</a><br /></td></tr>
<tr class="separator:gad5321c5e65db382b13f6aad8a9505147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21709bdf9c7d935e15bac2564c417981"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga21709bdf9c7d935e15bac2564c417981">SOC_rcmGetResetCause</a> (void)</td></tr>
<tr class="memdesc:ga21709bdf9c7d935e15bac2564c417981"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SOC reset cause.  <a href="group__DRV__SOC__RCM__MODULE.html#ga21709bdf9c7d935e15bac2564c417981">More...</a><br /></td></tr>
<tr class="separator:ga21709bdf9c7d935e15bac2564c417981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305b6ae043f69f05eaf73879ebe47ab3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga305b6ae043f69f05eaf73879ebe47ab3">SOC_rcmEnablePeripheralClock</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a> periphId, <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga2402c1aac740465f2da011d54a2618ab">SOC_RcmPeripheralClockGate</a> enable)</td></tr>
<tr class="memdesc:ga305b6ae043f69f05eaf73879ebe47ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable peripheral Clock gating.  <a href="group__DRV__SOC__RCM__MODULE.html#ga305b6ae043f69f05eaf73879ebe47ab3">More...</a><br /></td></tr>
<tr class="separator:ga305b6ae043f69f05eaf73879ebe47ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f31bc0d8086614eead18cccab9b20a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga0f31bc0d8086614eead18cccab9b20a1">SOC_rcmStartInitSharedRam</a> (uint16_t flag)</td></tr>
<tr class="memdesc:ga0f31bc0d8086614eead18cccab9b20a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start memory initialization for APPSS Shared Memory RAM0, RAM1 and HWASS Shared RAM.  <a href="group__DRV__SOC__RCM__MODULE.html#ga0f31bc0d8086614eead18cccab9b20a1">More...</a><br /></td></tr>
<tr class="separator:ga0f31bc0d8086614eead18cccab9b20a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd4aa909d93fe616912be79b9782f13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6dd4aa909d93fe616912be79b9782f13">SOC_rcmWaitMemInitSharedRam</a> (uint16_t flag)</td></tr>
<tr class="memdesc:ga6dd4aa909d93fe616912be79b9782f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait memory initialization to complete APSS Shared Memory RAM0, RAM1 and HWA Shared RAM.  <a href="group__DRV__SOC__RCM__MODULE.html#ga6dd4aa909d93fe616912be79b9782f13">More...</a><br /></td></tr>
<tr class="separator:ga6dd4aa909d93fe616912be79b9782f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcaaca559b8604664ee367f232f2d68c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gadcaaca559b8604664ee367f232f2d68c">SOC_rcmStartMemInitTpcc</a> (uint16_t flag)</td></tr>
<tr class="memdesc:gadcaaca559b8604664ee367f232f2d68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start memory initialization for TPCCA and TPCCB.  <a href="group__DRV__SOC__RCM__MODULE.html#gadcaaca559b8604664ee367f232f2d68c">More...</a><br /></td></tr>
<tr class="separator:gadcaaca559b8604664ee367f232f2d68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea4bef17769a00b98b086ae6487ff08"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gafea4bef17769a00b98b086ae6487ff08">SOC_rcmWaitMemInitTpcc</a> (uint16_t flag)</td></tr>
<tr class="memdesc:gafea4bef17769a00b98b086ae6487ff08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait memory initialization to complete TPCCA and TPCCB.  <a href="group__DRV__SOC__RCM__MODULE.html#gafea4bef17769a00b98b086ae6487ff08">More...</a><br /></td></tr>
<tr class="separator:gafea4bef17769a00b98b086ae6487ff08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3ac96aa323d5b18afe49291d2f634e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gafe3ac96aa323d5b18afe49291d2f634e">SOC_getEfuseRomVersion</a> (void)</td></tr>
<tr class="memdesc:gafe3ac96aa323d5b18afe49291d2f634e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads EFUSEROM_VER from TOP Efuse memory.  <a href="group__DRV__SOC__RCM__MODULE.html#gafe3ac96aa323d5b18afe49291d2f634e">More...</a><br /></td></tr>
<tr class="separator:gafe3ac96aa323d5b18afe49291d2f634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4362d1a4ff8f01e82c33b6c2417ec7fa"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga4362d1a4ff8f01e82c33b6c2417ec7fa">SOC_rcmReadSynthTrimValid</a> (void)</td></tr>
<tr class="memdesc:ga4362d1a4ff8f01e82c33b6c2417ec7fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads SYNTH_TRIM_VALID field from TOP Efuse memory.  <a href="group__DRV__SOC__RCM__MODULE.html#ga4362d1a4ff8f01e82c33b6c2417ec7fa">More...</a><br /></td></tr>
<tr class="separator:ga4362d1a4ff8f01e82c33b6c2417ec7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460fb8bd7bcd524b5648da5e06e58662"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga460fb8bd7bcd524b5648da5e06e58662">SOC_rcmReadAPLLCalibTrimValid</a> (void)</td></tr>
<tr class="memdesc:ga460fb8bd7bcd524b5648da5e06e58662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads APLL_CALIB_TRIM_VALID field from TOP Efuse memory.  <a href="group__DRV__SOC__RCM__MODULE.html#ga460fb8bd7bcd524b5648da5e06e58662">More...</a><br /></td></tr>
<tr class="separator:ga460fb8bd7bcd524b5648da5e06e58662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30eeaacbce972cf46806ad18ca84086"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaf30eeaacbce972cf46806ad18ca84086">SOC_getEfusePgVersion</a> (void)</td></tr>
<tr class="memdesc:gaf30eeaacbce972cf46806ad18ca84086"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads PG_VER field from TOP Efuse memory.  <a href="group__DRV__SOC__RCM__MODULE.html#gaf30eeaacbce972cf46806ad18ca84086">More...</a><br /></td></tr>
<tr class="separator:gaf30eeaacbce972cf46806ad18ca84086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90063925d5a98658ca0be9759f775b58"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga90063925d5a98658ca0be9759f775b58">SOC_isDeviceAOP</a> (void)</td></tr>
<tr class="memdesc:ga90063925d5a98658ca0be9759f775b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads ANTENNA TYPE field from TOP Efuse memory.  <a href="group__DRV__SOC__RCM__MODULE.html#ga90063925d5a98658ca0be9759f775b58">More...</a><br /></td></tr>
<tr class="separator:ga90063925d5a98658ca0be9759f775b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga1a2583730d31738c430a4638ce95bc96"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga1a2583730d31738c430a4638ce95bc96">SOC_rcmM4ClockSrc</a> { <a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga1a2583730d31738c430a4638ce95bc96a2a2c2053da97c711394334fcc442ae24">SOC_rcmM4ClockSrc_OSC_CLK</a> = 0x000, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga1a2583730d31738c430a4638ce95bc96a7fe51e5f140d1ef87e01e963276ac1bf">SOC_rcmM4ClockSrc_SLOW_CLK</a> = 0x111, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga1a2583730d31738c430a4638ce95bc96ac7dfbabe40cde0d4d2fc1aec8523d161">SOC_rcmM4ClockSrc_MDLL_CLK</a> = 0x222, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga1a2583730d31738c430a4638ce95bc96a97ad893c023322433a2af01e3ffd4e56">SOC_rcmM4ClockSrc_FAST_CLK</a> = 0x333
 }</td></tr>
<tr class="separator:ga1a2583730d31738c430a4638ce95bc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19acd855965ae532f63559e744f74bbe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">SOC_RcmResetCause</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea69281aae57a206b1aff81c010acc27b1">SOC_RcmResetCause_POWER_CAUSE_CLEAR</a> = 0x0U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea9050433c318fbe8f154564a2a9e302ba">SOC_RcmResetCause_POWER_ON_RESET</a> = 0x1U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea58f64ecda6a3a874b2bda9ed05b65236">SOC_RcmResetCause_WARM_RESET</a> = 0x2U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeafbaa51176317af51774e3433ea06df7a">SOC_RcmResetCause_STC_RESET</a> = 0x4U, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea616b2aa703aa4a300409d558f61f60a7">SOC_RcmResetCause_CPU_ONLY_RESET</a> = 0x10U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea65a82bdd1bbba5ecc8bec35b36d7ca7f">SOC_RcmResetCause_CORE_RESET</a> = 0x20U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea1893111f8e05dd6e83b4cc2ee57855d7">SOC_RcmResetCause_MAX_VALUE</a> = 0xFFFFFFFFu
<br />
 }</td></tr>
<tr class="memdesc:ga19acd855965ae532f63559e744f74bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Causes.  <a href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">More...</a><br /></td></tr>
<tr class="separator:ga19acd855965ae532f63559e744f74bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6674bb5c28889ff80f5a352030bfd78f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7cba5029b2e5a6fdb6cf68c5866cd44c">SOC_RcmPeripheralId_APPSS_MCAN</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa62593193aff0fae3c43990cd8479df04">SOC_RcmPeripheralId_APPSS_LIN</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa2a8786300fc6210e8dcceb613d183772">SOC_RcmPeripheralId_APPSS_QSPI</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fac3e621aafd91c1db1b0676226a868fe9">SOC_RcmPeripheralId_APPSS_RTI</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa4fc5001c6ed6d69b6464a2877ca2d757">SOC_RcmPeripheralId_APPSS_WDT</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa24071f73a3311d437e557154e6aca22f">SOC_RcmPeripheralId_APPSS_MCSPIA</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fad2680cade7460bc5ec1a239d146a4a10">SOC_RcmPeripheralId_APPSS_MCSPIB</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa9dbe76d538e72d1aff2bfdd72fe5bf8b">SOC_RcmPeripheralId_APPSS_I2C</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faac84842a4497874936b7f0aa218977ba">SOC_RcmPeripheralId_APPSS_UART0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faafca9232c5c75f1a2d330d300bf64290">SOC_RcmPeripheralId_APPSS_UART1</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fafd9eac8503d18285743d7ef7c83aca5b">SOC_RcmPeripheralId_APPSS_ESM</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa32538bd6e595f8937070dbdeac164500">SOC_RcmPeripheralId_APPSS_EDMA</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa48b089e48470692b7c0f50e55e2f24c1">SOC_RcmPeripheralId_APPSS_CRC</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa3af0091eb3cfb866418a8c92fc6942d0">SOC_RcmPeripheralId_APPSS_PWM</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa89d23913e6e1d1ac47c509304d656aa2">SOC_RcmPeripheralId_APPSS_GIO</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa47b08747520d158ee937e8d665598a73">SOC_RcmPeripheralId_HWASS</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa155fc162676d289b53de4e89f8d60fa9">SOC_RcmPeripheralId_MAX_VALUE</a> = 0xFFFFFFFFu
<br />
 }</td></tr>
<tr class="memdesc:ga6674bb5c28889ff80f5a352030bfd78f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral IDs.  <a href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">More...</a><br /></td></tr>
<tr class="separator:ga6674bb5c28889ff80f5a352030bfd78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049fd9d8d05991ff7c58545e744fa8b6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a94ba9949cdc6b5ddf4f3b9b5c6661c24">SOC_RcmPeripheralClockSource_OSC_CLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6abfef07a52438f3f60e1ff39724350ea9">SOC_RcmPeripheralClockSource_SLOW_CLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6aa31b3efb18722d0f5e0df598b7dd358b">SOC_RcmPeripheralClockSource_MDLL_CLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a6a604e6a743e6e4b71888e350f27bc42">SOC_RcmPeripheralClockSource_FAST_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a736b52cef86c95244031dd7d9712ad07">SOC_RcmPeripheralClockSource_XREF_IN_CLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6aeaf831b3894bb50e5b00f3cc835f4ff6">SOC_RcmPeripheralClockSource_OSC_CLKX2</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6aaccbd0130a34493b3a9886f954caa74c">SOC_RcmPeripheralClockSource_RC_CLK_10M</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a7c683e3218aba1ad2cfc3eee9c03df3e">SOC_RcmPeripheralClockSource_RCCLK32K</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6adc11ad768af77b8d046062400712e6c1">SOC_RcmPeripheralClockSource_MAX_VALUE</a> = 0xFFFFFFFFu
<br />
 }</td></tr>
<tr class="memdesc:ga049fd9d8d05991ff7c58545e744fa8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Sources.  <a href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">More...</a><br /></td></tr>
<tr class="separator:ga049fd9d8d05991ff7c58545e744fa8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b468b7ee60817e4407ff6556a7d10f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga99b468b7ee60817e4407ff6556a7d10f">SOC_RcmM4ClockSource</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga99b468b7ee60817e4407ff6556a7d10fac46366ee42db553ebcd880497a84d4cc">SOC_RcmM4ClockSource_OSC_CLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga99b468b7ee60817e4407ff6556a7d10fa2e957b54f16f79cddf687304163ede58">SOC_RcmM4ClockSource_SLOW_CLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga99b468b7ee60817e4407ff6556a7d10fa4da3a7a4b3f39510a4650479d9434866">SOC_RcmM4ClockSource_MDLL_CLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga99b468b7ee60817e4407ff6556a7d10fabce2bb2bb4acb17769bcc0ac15746248">SOC_RcmM4ClockSource_FAST_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga99b468b7ee60817e4407ff6556a7d10fae104531d63b60d2b58e745c9ca5ebc06">SOC_RcmM4ClockSource_MAX_VALUE</a> = 0xFFFFFFFFu
<br />
 }</td></tr>
<tr class="memdesc:ga99b468b7ee60817e4407ff6556a7d10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">M4 Clock Sources.  <a href="group__DRV__SOC__RCM__MODULE.html#ga99b468b7ee60817e4407ff6556a7d10f">More...</a><br /></td></tr>
<tr class="separator:ga99b468b7ee60817e4407ff6556a7d10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6e2b2275c1514fa513373392b4ad01"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga2a6e2b2275c1514fa513373392b4ad01">SOC_RcmQspiClockFreqId</a> { <a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga2a6e2b2275c1514fa513373392b4ad01a618cceb12b73d1cf7425e1d1981983a5">SOC_RcmQspiClockFreqId_CLK_40MHZ</a> = 0x0, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga2a6e2b2275c1514fa513373392b4ad01abf633d867ee471aea141f2db41bfe6cb">SOC_RcmQspiClockFreqId_CLK_60MHZ</a> = 0x1, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga2a6e2b2275c1514fa513373392b4ad01a735db0e83a64e3e6d54fa6d21ccd5a1b">SOC_RcmQspiClockFreqId_CLK_80MHZ</a> = 0x2, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga2a6e2b2275c1514fa513373392b4ad01ae21654cc941bd9ad3e4303e6a176bc68">SOC_RcmQspiClockFreqId_MAX_VALUE</a> = 0xFFFFFFFFu
 }</td></tr>
<tr class="memdesc:ga2a6e2b2275c1514fa513373392b4ad01"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI frequency values.  <a href="group__DRV__SOC__RCM__MODULE.html#ga2a6e2b2275c1514fa513373392b4ad01">More...</a><br /></td></tr>
<tr class="separator:ga2a6e2b2275c1514fa513373392b4ad01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2402c1aac740465f2da011d54a2618ab"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga2402c1aac740465f2da011d54a2618ab">SOC_RcmPeripheralClockGate</a> { <a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga2402c1aac740465f2da011d54a2618aba0686484ade65bf026e26da6bf1c95f84">SOC_RcmPeripheralClockGateEnable</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga2402c1aac740465f2da011d54a2618abadffc070a44f9dbccb0d933d864ebcc6c">SOC_RcmPeripheralClockGateDisable</a>
 }</td></tr>
<tr class="memdesc:ga2402c1aac740465f2da011d54a2618ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Gate Status.  <a href="group__DRV__SOC__RCM__MODULE.html#ga2402c1aac740465f2da011d54a2618ab">More...</a><br /></td></tr>
<tr class="separator:ga2402c1aac740465f2da011d54a2618ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga654ac031dfce1d47c7194c7702dc05a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga654ac031dfce1d47c7194c7702dc05a8">SOC_RCM_FREQ_HZ2MHZ</a>(hz)&#160;&#160;&#160;((hz)/(1000000U))</td></tr>
<tr class="separator:ga654ac031dfce1d47c7194c7702dc05a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33a59116f8b58485550e0b766423c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gac33a59116f8b58485550e0b766423c0a">SOC_RCM_FREQ_MHZ2HZ</a>(mhz)&#160;&#160;&#160;((mhz)*(1000000U))</td></tr>
<tr class="separator:gac33a59116f8b58485550e0b766423c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddcac7dcc56a5060efde572bc765db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga5ddcac7dcc56a5060efde572bc765db3">SOC_RCM_MEMINIT_APPSS_RAM1A_INIT</a>&#160;&#160;&#160;(1U &lt;&lt; 0U)</td></tr>
<tr class="separator:ga5ddcac7dcc56a5060efde572bc765db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4681f245ad704cb4a27daba26aaf9d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaa4681f245ad704cb4a27daba26aaf9d7">SOC_RCM_MEMINIT_APPSS_RAM2A_INIT</a>&#160;&#160;&#160;(1U &lt;&lt; 1U)</td></tr>
<tr class="separator:gaa4681f245ad704cb4a27daba26aaf9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458224916935f5a6e3493480ac2cdbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga458224916935f5a6e3493480ac2cdbbe">SOC_RCM_MEMINIT_APPSS_RAM3A_INIT</a>&#160;&#160;&#160;(1U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga458224916935f5a6e3493480ac2cdbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0a510f087eb51b2cee58c6381b8681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga9f0a510f087eb51b2cee58c6381b8681">SOC_RCM_MEMINIT_APPSS_ALL_INIT</a></td></tr>
<tr class="separator:ga9f0a510f087eb51b2cee58c6381b8681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23abed4488762536480472803b8b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga3c23abed4488762536480472803b8b0d">SOC_RCM_MEMINIT_APPSS_SHRAM0_INIT</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga3c23abed4488762536480472803b8b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146106fe3bb438c1cc6a68cdb9a3c9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga146106fe3bb438c1cc6a68cdb9a3c9af">SOC_RCM_MEMINIT_APPSS_SHRAM1_INIT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 1U)</td></tr>
<tr class="separator:ga146106fe3bb438c1cc6a68cdb9a3c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37482e871785fd5f0e0580af08f627ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga37482e871785fd5f0e0580af08f627ac">SOC_RCM_MEMINIT_HWA_SHRAM_INIT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga37482e871785fd5f0e0580af08f627ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a94a1bd738a5a023e466771b0db4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga68a94a1bd738a5a023e466771b0db4d8">SOC_RCM_MEMINIT_FECSS_SHRAM_INIT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 3U)</td></tr>
<tr class="separator:ga68a94a1bd738a5a023e466771b0db4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808c6df4cfed94d67a5b2ad118ce9067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga808c6df4cfed94d67a5b2ad118ce9067">SOC_RCM_MEMINIT_TPCCA_INIT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 8U)</td></tr>
<tr class="separator:ga808c6df4cfed94d67a5b2ad118ce9067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee125bc2d2597ee49ebff801c775c557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaee125bc2d2597ee49ebff801c775c557">SOC_RCM_MEMINIT_TPCCB_INIT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 9U)</td></tr>
<tr class="separator:gaee125bc2d2597ee49ebff801c775c557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff989be66da01623eac0eb40fa1abc54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaff989be66da01623eac0eb40fa1abc54">SOC_RCM_EFUSEROM_VER_2</a>&#160;&#160;&#160;((uint8_t)(0x02U))</td></tr>
<tr class="memdesc:gaff989be66da01623eac0eb40fa1abc54"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM version 2 devices.  <a href="group__DRV__SOC__RCM__MODULE.html#gaff989be66da01623eac0eb40fa1abc54">More...</a><br /></td></tr>
<tr class="separator:gaff989be66da01623eac0eb40fa1abc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga654ac031dfce1d47c7194c7702dc05a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga654ac031dfce1d47c7194c7702dc05a8">&#9670;&nbsp;</a></span>SOC_RCM_FREQ_HZ2MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_FREQ_HZ2MHZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">hz</td><td>)</td>
          <td>&#160;&#160;&#160;((hz)/(1000000U))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac33a59116f8b58485550e0b766423c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33a59116f8b58485550e0b766423c0a">&#9670;&nbsp;</a></span>SOC_RCM_FREQ_MHZ2HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_FREQ_MHZ2HZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mhz</td><td>)</td>
          <td>&#160;&#160;&#160;((mhz)*(1000000U))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ddcac7dcc56a5060efde572bc765db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ddcac7dcc56a5060efde572bc765db3">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_APPSS_RAM1A_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_APPSS_RAM1A_INIT&#160;&#160;&#160;(1U &lt;&lt; 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4681f245ad704cb4a27daba26aaf9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4681f245ad704cb4a27daba26aaf9d7">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_APPSS_RAM2A_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_APPSS_RAM2A_INIT&#160;&#160;&#160;(1U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga458224916935f5a6e3493480ac2cdbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458224916935f5a6e3493480ac2cdbbe">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_APPSS_RAM3A_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_APPSS_RAM3A_INIT&#160;&#160;&#160;(1U &lt;&lt; 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f0a510f087eb51b2cee58c6381b8681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f0a510f087eb51b2cee58c6381b8681">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_APPSS_ALL_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_APPSS_ALL_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                               (<a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga5ddcac7dcc56a5060efde572bc765db3">SOC_RCM_MEMINIT_APPSS_RAM1A_INIT</a> | \</div>
<div class="line">                                               SOC_RCM_MEMINIT_APPSS_RAM2A_INIT | \</div>
<div class="line">                                               SOC_RCM_MEMINIT_APPSS_RAM3A_INIT)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3c23abed4488762536480472803b8b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c23abed4488762536480472803b8b0d">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_APPSS_SHRAM0_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_APPSS_SHRAM0_INIT&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga146106fe3bb438c1cc6a68cdb9a3c9af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga146106fe3bb438c1cc6a68cdb9a3c9af">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_APPSS_SHRAM1_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_APPSS_SHRAM1_INIT&#160;&#160;&#160;(0x1U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37482e871785fd5f0e0580af08f627ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37482e871785fd5f0e0580af08f627ac">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_HWA_SHRAM_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_HWA_SHRAM_INIT&#160;&#160;&#160;(0x1U &lt;&lt; 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga68a94a1bd738a5a023e466771b0db4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68a94a1bd738a5a023e466771b0db4d8">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_FECSS_SHRAM_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_FECSS_SHRAM_INIT&#160;&#160;&#160;(0x1U &lt;&lt; 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga808c6df4cfed94d67a5b2ad118ce9067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga808c6df4cfed94d67a5b2ad118ce9067">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_TPCCA_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_TPCCA_INIT&#160;&#160;&#160;(0x1U &lt;&lt; 8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee125bc2d2597ee49ebff801c775c557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee125bc2d2597ee49ebff801c775c557">&#9670;&nbsp;</a></span>SOC_RCM_MEMINIT_TPCCB_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_MEMINIT_TPCCB_INIT&#160;&#160;&#160;(0x1U &lt;&lt; 9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff989be66da01623eac0eb40fa1abc54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff989be66da01623eac0eb40fa1abc54">&#9670;&nbsp;</a></span>SOC_RCM_EFUSEROM_VER_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_EFUSEROM_VER_2&#160;&#160;&#160;((uint8_t)(0x02U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ROM version 2 devices. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga1a2583730d31738c430a4638ce95bc96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a2583730d31738c430a4638ce95bc96">&#9670;&nbsp;</a></span>SOC_rcmM4ClockSrc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga1a2583730d31738c430a4638ce95bc96">SOC_rcmM4ClockSrc</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1a2583730d31738c430a4638ce95bc96a2a2c2053da97c711394334fcc442ae24"></a>SOC_rcmM4ClockSrc_OSC_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga1a2583730d31738c430a4638ce95bc96a7fe51e5f140d1ef87e01e963276ac1bf"></a>SOC_rcmM4ClockSrc_SLOW_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga1a2583730d31738c430a4638ce95bc96ac7dfbabe40cde0d4d2fc1aec8523d161"></a>SOC_rcmM4ClockSrc_MDLL_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga1a2583730d31738c430a4638ce95bc96a97ad893c023322433a2af01e3ffd4e56"></a>SOC_rcmM4ClockSrc_FAST_CLK&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ga19acd855965ae532f63559e744f74bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19acd855965ae532f63559e744f74bbe">&#9670;&nbsp;</a></span>SOC_RcmResetCause</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">SOC_RcmResetCause</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Causes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea69281aae57a206b1aff81c010acc27b1"></a>SOC_RcmResetCause_POWER_CAUSE_CLEAR&#160;</td><td class="fielddoc"><p>Value specifying Reset Cause Clear. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea9050433c318fbe8f154564a2a9e302ba"></a>SOC_RcmResetCause_POWER_ON_RESET&#160;</td><td class="fielddoc"><p>Value specifying Power ON Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea58f64ecda6a3a874b2bda9ed05b65236"></a>SOC_RcmResetCause_WARM_RESET&#160;</td><td class="fielddoc"><p>Value specifying Warm Reset or Subsystem Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbeafbaa51176317af51774e3433ea06df7a"></a>SOC_RcmResetCause_STC_RESET&#160;</td><td class="fielddoc"><p>Value specifying STC Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea616b2aa703aa4a300409d558f61f60a7"></a>SOC_RcmResetCause_CPU_ONLY_RESET&#160;</td><td class="fielddoc"><p>Value specifying M4 CPU Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea65a82bdd1bbba5ecc8bec35b36d7ca7f"></a>SOC_RcmResetCause_CORE_RESET&#160;</td><td class="fielddoc"><p>Value specifying M4 Core Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea1893111f8e05dd6e83b4cc2ee57855d7"></a>SOC_RcmResetCause_MAX_VALUE&#160;</td><td class="fielddoc"><p>max value </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6674bb5c28889ff80f5a352030bfd78f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6674bb5c28889ff80f5a352030bfd78f">&#9670;&nbsp;</a></span>SOC_RcmPeripheralId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral IDs. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa7cba5029b2e5a6fdb6cf68c5866cd44c"></a>SOC_RcmPeripheralId_APPSS_MCAN&#160;</td><td class="fielddoc"><p>Value specifying CAN. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa62593193aff0fae3c43990cd8479df04"></a>SOC_RcmPeripheralId_APPSS_LIN&#160;</td><td class="fielddoc"><p>Value specifying LIN. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa2a8786300fc6210e8dcceb613d183772"></a>SOC_RcmPeripheralId_APPSS_QSPI&#160;</td><td class="fielddoc"><p>Value specifying QSPI (Quad SPI) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fac3e621aafd91c1db1b0676226a868fe9"></a>SOC_RcmPeripheralId_APPSS_RTI&#160;</td><td class="fielddoc"><p>Value specifying APPSS RTIA (Timer) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa4fc5001c6ed6d69b6464a2877ca2d757"></a>SOC_RcmPeripheralId_APPSS_WDT&#160;</td><td class="fielddoc"><p>Value specifying APPSS WatchDog. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa24071f73a3311d437e557154e6aca22f"></a>SOC_RcmPeripheralId_APPSS_MCSPIA&#160;</td><td class="fielddoc"><p>Value specifying APPSS SPI-0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fad2680cade7460bc5ec1a239d146a4a10"></a>SOC_RcmPeripheralId_APPSS_MCSPIB&#160;</td><td class="fielddoc"><p>Value specifying APPSS SPI-1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa9dbe76d538e72d1aff2bfdd72fe5bf8b"></a>SOC_RcmPeripheralId_APPSS_I2C&#160;</td><td class="fielddoc"><p>Value specifying APPSS I2C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78faac84842a4497874936b7f0aa218977ba"></a>SOC_RcmPeripheralId_APPSS_UART0&#160;</td><td class="fielddoc"><p>Value specifying APPSS SCI-A (UART) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78faafca9232c5c75f1a2d330d300bf64290"></a>SOC_RcmPeripheralId_APPSS_UART1&#160;</td><td class="fielddoc"><p>Value specifying APPSS SCI-B (UART) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fafd9eac8503d18285743d7ef7c83aca5b"></a>SOC_RcmPeripheralId_APPSS_ESM&#160;</td><td class="fielddoc"><p>Value specifying APPSS ESM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa32538bd6e595f8937070dbdeac164500"></a>SOC_RcmPeripheralId_APPSS_EDMA&#160;</td><td class="fielddoc"><p>Value specifying APPSS EDMA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa48b089e48470692b7c0f50e55e2f24c1"></a>SOC_RcmPeripheralId_APPSS_CRC&#160;</td><td class="fielddoc"><p>Value specifying APPSS CRC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa3af0091eb3cfb866418a8c92fc6942d0"></a>SOC_RcmPeripheralId_APPSS_PWM&#160;</td><td class="fielddoc"><p>Value specifying APPSS PWM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa89d23913e6e1d1ac47c509304d656aa2"></a>SOC_RcmPeripheralId_APPSS_GIO&#160;</td><td class="fielddoc"><p>Value specifying APPSS PWM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa47b08747520d158ee937e8d665598a73"></a>SOC_RcmPeripheralId_HWASS&#160;</td><td class="fielddoc"><p>Value specifying HWASS. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa155fc162676d289b53de4e89f8d60fa9"></a>SOC_RcmPeripheralId_MAX_VALUE&#160;</td><td class="fielddoc"><p>max value </p>
</td></tr>
</table>

</div>
</div>
<a id="ga049fd9d8d05991ff7c58545e744fa8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049fd9d8d05991ff7c58545e744fa8b6">&#9670;&nbsp;</a></span>SOC_RcmPeripheralClockSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock Sources. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a94ba9949cdc6b5ddf4f3b9b5c6661c24"></a>SOC_RcmPeripheralClockSource_OSC_CLK&#160;</td><td class="fielddoc"><p>Value specifying Crystal Clock (40MHz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6abfef07a52438f3f60e1ff39724350ea9"></a>SOC_RcmPeripheralClockSource_SLOW_CLK&#160;</td><td class="fielddoc"><p>Value specifying Slow Clock (33Khz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6aa31b3efb18722d0f5e0df598b7dd358b"></a>SOC_RcmPeripheralClockSource_MDLL_CLK&#160;</td><td class="fielddoc"><p>Value specifying MDLL Clock (160Mhz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a6a604e6a743e6e4b71888e350f27bc42"></a>SOC_RcmPeripheralClockSource_FAST_CLK&#160;</td><td class="fielddoc"><p>Value specifying Fast Clock (160Mhz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a736b52cef86c95244031dd7d9712ad07"></a>SOC_RcmPeripheralClockSource_XREF_IN_CLK&#160;</td><td class="fielddoc"><p>Value specifying XREF_IN Clock (40MHz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6aeaf831b3894bb50e5b00f3cc835f4ff6"></a>SOC_RcmPeripheralClockSource_OSC_CLKX2&#160;</td><td class="fielddoc"><p>Value specifying OSC_CLKx2 Clock (80Mhz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6aaccbd0130a34493b3a9886f954caa74c"></a>SOC_RcmPeripheralClockSource_RC_CLK_10M&#160;</td><td class="fielddoc"><p>Value specifying RC_CLK_10M Clock (10Mhz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a7c683e3218aba1ad2cfc3eee9c03df3e"></a>SOC_RcmPeripheralClockSource_RCCLK32K&#160;</td><td class="fielddoc"><p>Value specifying RCCLK32K Clock (32KHz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6adc11ad768af77b8d046062400712e6c1"></a>SOC_RcmPeripheralClockSource_MAX_VALUE&#160;</td><td class="fielddoc"><p>max value </p>
</td></tr>
</table>

</div>
</div>
<a id="ga99b468b7ee60817e4407ff6556a7d10f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99b468b7ee60817e4407ff6556a7d10f">&#9670;&nbsp;</a></span>SOC_RcmM4ClockSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga99b468b7ee60817e4407ff6556a7d10f">SOC_RcmM4ClockSource</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>M4 Clock Sources. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga99b468b7ee60817e4407ff6556a7d10fac46366ee42db553ebcd880497a84d4cc"></a>SOC_RcmM4ClockSource_OSC_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga99b468b7ee60817e4407ff6556a7d10fa2e957b54f16f79cddf687304163ede58"></a>SOC_RcmM4ClockSource_SLOW_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga99b468b7ee60817e4407ff6556a7d10fa4da3a7a4b3f39510a4650479d9434866"></a>SOC_RcmM4ClockSource_MDLL_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga99b468b7ee60817e4407ff6556a7d10fabce2bb2bb4acb17769bcc0ac15746248"></a>SOC_RcmM4ClockSource_FAST_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga99b468b7ee60817e4407ff6556a7d10fae104531d63b60d2b58e745c9ca5ebc06"></a>SOC_RcmM4ClockSource_MAX_VALUE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ga2a6e2b2275c1514fa513373392b4ad01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6e2b2275c1514fa513373392b4ad01">&#9670;&nbsp;</a></span>SOC_RcmQspiClockFreqId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga2a6e2b2275c1514fa513373392b4ad01">SOC_RcmQspiClockFreqId</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI frequency values. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2a6e2b2275c1514fa513373392b4ad01a618cceb12b73d1cf7425e1d1981983a5"></a>SOC_RcmQspiClockFreqId_CLK_40MHZ&#160;</td><td class="fielddoc"><p>Value specifying QSPI clock of 40 Mhz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2a6e2b2275c1514fa513373392b4ad01abf633d867ee471aea141f2db41bfe6cb"></a>SOC_RcmQspiClockFreqId_CLK_60MHZ&#160;</td><td class="fielddoc"><p>Value specifying QSPI clock of 60 Mhz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2a6e2b2275c1514fa513373392b4ad01a735db0e83a64e3e6d54fa6d21ccd5a1b"></a>SOC_RcmQspiClockFreqId_CLK_80MHZ&#160;</td><td class="fielddoc"><p>Value specifying QSPI clock of 80 Mhz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2a6e2b2275c1514fa513373392b4ad01ae21654cc941bd9ad3e4303e6a176bc68"></a>SOC_RcmQspiClockFreqId_MAX_VALUE&#160;</td><td class="fielddoc"><p>max value </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2402c1aac740465f2da011d54a2618ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2402c1aac740465f2da011d54a2618ab">&#9670;&nbsp;</a></span>SOC_RcmPeripheralClockGate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga2402c1aac740465f2da011d54a2618ab">SOC_RcmPeripheralClockGate</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock Gate Status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2402c1aac740465f2da011d54a2618aba0686484ade65bf026e26da6bf1c95f84"></a>SOC_RcmPeripheralClockGateEnable&#160;</td><td class="fielddoc"><p>Peripheral Clock Ungate. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2402c1aac740465f2da011d54a2618abadffc070a44f9dbccb0d933d864ebcc6c"></a>SOC_RcmPeripheralClockGateDisable&#160;</td><td class="fielddoc"><p>Peripheral Clock Gate. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga433911efbaa13da80f64fc518c12802b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga433911efbaa13da80f64fc518c12802b">&#9670;&nbsp;</a></span>SOC_rcmEnableADPLLClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmEnableADPLLClock </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable ADPLL. </p>

</div>
</div>
<a id="ga1a70888c8c934c8256c78159ab79f15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a70888c8c934c8256c78159ab79f15c">&#9670;&nbsp;</a></span>SOC_rcmSetM4Clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_rcmSetM4Clock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>m4FreqHz</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set M4 frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">m4FreqHz</td><td>[in] M4 frequency, in Hz</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="gac6c0aad4ea44553fa2d093a9e105d098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c0aad4ea44553fa2d093a9e105d098">&#9670;&nbsp;</a></span>SOC_rcmSetM4ClockSrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_rcmSetM4ClockSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga1a2583730d31738c430a4638ce95bc96">SOC_rcmM4ClockSrc</a>&#160;</td>
          <td class="paramname"><em>m4Src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set M4 Clock Source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">m4Src</td><td>[in] Clock Source Enum</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="gafec534bdfc0b004bb4c0da9c9af1eee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec534bdfc0b004bb4c0da9c9af1eee1">&#9670;&nbsp;</a></span>SOC_rcmGetM4Clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SOC_rcmGetM4Clock </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get M4 frequency. </p>
<dl class="section return"><dt>Returns</dt><dd>M4 frequency, in Hz </dd></dl>

</div>
</div>
<a id="ga08cdd8c1e06346ff8b94a4c1b052976a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08cdd8c1e06346ff8b94a4c1b052976a">&#9670;&nbsp;</a></span>SOC_rcmSetPeripheralClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_rcmSetPeripheralClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a>&#160;</td>
          <td class="paramname"><em>periphId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a>&#160;</td>
          <td class="paramname"><em>clkSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>freqHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set peripheral frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">periphId</td><td>[in] Peripheral ID </td></tr>
    <tr><td class="paramname">clkSource</td><td>[in] Peripheral clock source to use </td></tr>
    <tr><td class="paramname">freqHz</td><td>[in] Peripheral frequency, in Hz</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="gad5321c5e65db382b13f6aad8a9505147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5321c5e65db382b13f6aad8a9505147">&#9670;&nbsp;</a></span>SOC_rcmGetPeripheralClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SOC_rcmGetPeripheralClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a>&#160;</td>
          <td class="paramname"><em>periphId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get peripheral frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">periphId</td><td>[in] Peripheral ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Peripheral frequency, in Hz </dd></dl>

</div>
</div>
<a id="ga21709bdf9c7d935e15bac2564c417981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21709bdf9c7d935e15bac2564c417981">&#9670;&nbsp;</a></span>SOC_rcmGetResetCause()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SOC_rcmGetResetCause </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SOC reset cause. </p>
<dl class="section return"><dt>Returns</dt><dd>SOC reset cause </dd></dl>

</div>
</div>
<a id="ga305b6ae043f69f05eaf73879ebe47ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305b6ae043f69f05eaf73879ebe47ab3">&#9670;&nbsp;</a></span>SOC_rcmEnablePeripheralClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_rcmEnablePeripheralClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a>&#160;</td>
          <td class="paramname"><em>periphId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga2402c1aac740465f2da011d54a2618ab">SOC_RcmPeripheralClockGate</a>&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/Disable peripheral Clock gating. </p>
<pre class="fragment">This API programs the IP clock gates
for a specified peripheral Id.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">periphId</td><td>[in] Peripheral ID </td></tr>
    <tr><td class="paramname">enable</td><td>[in] ungate / gate clock</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga0f31bc0d8086614eead18cccab9b20a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f31bc0d8086614eead18cccab9b20a1">&#9670;&nbsp;</a></span>SOC_rcmStartInitSharedRam()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmStartInitSharedRam </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start memory initialization for APPSS Shared Memory RAM0, RAM1 and HWASS Shared RAM. </p>

</div>
</div>
<a id="ga6dd4aa909d93fe616912be79b9782f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dd4aa909d93fe616912be79b9782f13">&#9670;&nbsp;</a></span>SOC_rcmWaitMemInitSharedRam()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmWaitMemInitSharedRam </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait memory initialization to complete APSS Shared Memory RAM0, RAM1 and HWA Shared RAM. </p>

</div>
</div>
<a id="gadcaaca559b8604664ee367f232f2d68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcaaca559b8604664ee367f232f2d68c">&#9670;&nbsp;</a></span>SOC_rcmStartMemInitTpcc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmStartMemInitTpcc </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start memory initialization for TPCCA and TPCCB. </p>

</div>
</div>
<a id="gafea4bef17769a00b98b086ae6487ff08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafea4bef17769a00b98b086ae6487ff08">&#9670;&nbsp;</a></span>SOC_rcmWaitMemInitTpcc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmWaitMemInitTpcc </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait memory initialization to complete TPCCA and TPCCB. </p>

</div>
</div>
<a id="gafe3ac96aa323d5b18afe49291d2f634e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe3ac96aa323d5b18afe49291d2f634e">&#9670;&nbsp;</a></span>SOC_getEfuseRomVersion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SOC_getEfuseRomVersion </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads EFUSEROM_VER from TOP Efuse memory. </p>

</div>
</div>
<a id="ga4362d1a4ff8f01e82c33b6c2417ec7fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4362d1a4ff8f01e82c33b6c2417ec7fa">&#9670;&nbsp;</a></span>SOC_rcmReadSynthTrimValid()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SOC_rcmReadSynthTrimValid </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads SYNTH_TRIM_VALID field from TOP Efuse memory. </p>

</div>
</div>
<a id="ga460fb8bd7bcd524b5648da5e06e58662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga460fb8bd7bcd524b5648da5e06e58662">&#9670;&nbsp;</a></span>SOC_rcmReadAPLLCalibTrimValid()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SOC_rcmReadAPLLCalibTrimValid </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads APLL_CALIB_TRIM_VALID field from TOP Efuse memory. </p>

</div>
</div>
<a id="gaf30eeaacbce972cf46806ad18ca84086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30eeaacbce972cf46806ad18ca84086">&#9670;&nbsp;</a></span>SOC_getEfusePgVersion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SOC_getEfusePgVersion </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads PG_VER field from TOP Efuse memory. </p>

</div>
</div>
<a id="ga90063925d5a98658ca0be9759f775b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90063925d5a98658ca0be9759f775b58">&#9670;&nbsp;</a></span>SOC_isDeviceAOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SOC_isDeviceAOP </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads ANTENNA TYPE field from TOP Efuse memory. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga5ddcac7dcc56a5060efde572bc765db3"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga5ddcac7dcc56a5060efde572bc765db3">SOC_RCM_MEMINIT_APPSS_RAM1A_INIT</a></div><div class="ttdeci">#define SOC_RCM_MEMINIT_APPSS_RAM1A_INIT</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:57</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
