<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pci › fixup-sni.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>fixup-sni.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * SNI specific PCI support for RM200/RM300.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997 - 2000, 2003, 04 Ralf Baechle (ralf@linux-mips.org)</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>

<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/sni.h&gt;</span>

<span class="cp">#include &lt;irq.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * PCIMT Shortcuts ...</span>
<span class="cm"> */</span>
<span class="cp">#define SCSI	PCIMT_IRQ_SCSI</span>
<span class="cp">#define ETH	PCIMT_IRQ_ETHERNET</span>
<span class="cp">#define INTA	PCIMT_IRQ_INTA</span>
<span class="cp">#define INTB	PCIMT_IRQ_INTB</span>
<span class="cp">#define INTC	PCIMT_IRQ_INTC</span>
<span class="cp">#define INTD	PCIMT_IRQ_INTD</span>

<span class="cm">/*</span>
<span class="cm"> * Device 0: PCI EISA Bridge	(directly routed)</span>
<span class="cm"> * Device 1: NCR53c810 SCSI	(directly routed)</span>
<span class="cm"> * Device 2: PCnet32 Ethernet	(directly routed)</span>
<span class="cm"> * Device 3: VGA		(routed to INTB)</span>
<span class="cm"> * Device 4: Unused</span>
<span class="cm"> * Device 5: Slot 2</span>
<span class="cm"> * Device 6: Slot 3</span>
<span class="cm"> * Device 7: Slot 4</span>
<span class="cm"> *</span>
<span class="cm"> * Documentation says the VGA is device 5 and device 3 is unused but that</span>
<span class="cm"> * seem to be a documentation error.  At least on my RM200C the Cirrus</span>
<span class="cm"> * Logic CL-GD5434 VGA is device 3.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab_rm200</span><span class="p">[</span><span class="mi">8</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*       INTA  INTB  INTC  INTD */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* EISA bridge */</span>
	<span class="p">{</span>  <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span> <span class="p">},</span>	<span class="cm">/* SCSI */</span>
	<span class="p">{</span>   <span class="n">ETH</span><span class="p">,</span>  <span class="n">ETH</span><span class="p">,</span>  <span class="n">ETH</span><span class="p">,</span>  <span class="n">ETH</span><span class="p">,</span>  <span class="n">ETH</span> <span class="p">},</span>	<span class="cm">/* Ethernet */</span>
	<span class="p">{</span>  <span class="n">INTB</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTB</span> <span class="p">},</span>	<span class="cm">/* VGA */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* Unused */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTC</span><span class="p">,</span> <span class="n">INTD</span><span class="p">,</span> <span class="n">INTA</span> <span class="p">},</span>	<span class="cm">/* Slot 2 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTC</span><span class="p">,</span> <span class="n">INTD</span><span class="p">,</span> <span class="n">INTA</span><span class="p">,</span> <span class="n">INTB</span> <span class="p">},</span>	<span class="cm">/* Slot 3 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTD</span><span class="p">,</span> <span class="n">INTA</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTC</span> <span class="p">},</span>	<span class="cm">/* Slot 4 */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * In Revision D of the RM300 Device 2 has become a normal purpose Slot 1</span>
<span class="cm"> *</span>
<span class="cm"> * The VGA card is optional for RM300 systems.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab_rm300d</span><span class="p">[</span><span class="mi">8</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*       INTA  INTB  INTC  INTD */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* EISA bridge */</span>
	<span class="p">{</span>  <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span> <span class="p">},</span>	<span class="cm">/* SCSI */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTC</span><span class="p">,</span> <span class="n">INTD</span><span class="p">,</span> <span class="n">INTA</span><span class="p">,</span> <span class="n">INTB</span> <span class="p">},</span>	<span class="cm">/* Slot 1 */</span>
	<span class="p">{</span>  <span class="n">INTB</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTB</span> <span class="p">},</span>	<span class="cm">/* VGA */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* Unused */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTC</span><span class="p">,</span> <span class="n">INTD</span><span class="p">,</span> <span class="n">INTA</span> <span class="p">},</span>	<span class="cm">/* Slot 2 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTC</span><span class="p">,</span> <span class="n">INTD</span><span class="p">,</span> <span class="n">INTA</span><span class="p">,</span> <span class="n">INTB</span> <span class="p">},</span>	<span class="cm">/* Slot 3 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTD</span><span class="p">,</span> <span class="n">INTA</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTC</span> <span class="p">},</span>	<span class="cm">/* Slot 4 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab_rm300e</span><span class="p">[</span><span class="mi">5</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*       INTA  INTB  INTC  INTD */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* HOST bridge */</span>
	<span class="p">{</span>  <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span><span class="p">,</span> <span class="n">SCSI</span> <span class="p">},</span>	<span class="cm">/* SCSI */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTC</span><span class="p">,</span> <span class="n">INTD</span><span class="p">,</span> <span class="n">INTA</span><span class="p">,</span> <span class="n">INTB</span> <span class="p">},</span>	<span class="cm">/* Bridge/i960 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTD</span><span class="p">,</span> <span class="n">INTA</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTC</span> <span class="p">},</span>	<span class="cm">/* Slot 1 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span> <span class="n">INTA</span><span class="p">,</span> <span class="n">INTB</span><span class="p">,</span> <span class="n">INTC</span><span class="p">,</span> <span class="n">INTD</span> <span class="p">},</span>	<span class="cm">/* Slot 2 */</span>
<span class="p">};</span>
<span class="cp">#undef SCSI</span>
<span class="cp">#undef ETH</span>
<span class="cp">#undef INTA</span>
<span class="cp">#undef INTB</span>
<span class="cp">#undef INTC</span>
<span class="cp">#undef INTD</span>


<span class="cm">/*</span>
<span class="cm"> * PCIT Shortcuts ...</span>
<span class="cm"> */</span>
<span class="cp">#define SCSI0	PCIT_IRQ_SCSI0</span>
<span class="cp">#define SCSI1	PCIT_IRQ_SCSI1</span>
<span class="cp">#define ETH	PCIT_IRQ_ETHERNET</span>
<span class="cp">#define INTA	PCIT_IRQ_INTA</span>
<span class="cp">#define INTB	PCIT_IRQ_INTB</span>
<span class="cp">#define INTC	PCIT_IRQ_INTC</span>
<span class="cp">#define INTD	PCIT_IRQ_INTD</span>

<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab_pcit</span><span class="p">[</span><span class="mi">13</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*       INTA  INTB  INTC  INTD */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* HOST bridge */</span>
	<span class="p">{</span> <span class="n">SCSI0</span><span class="p">,</span> <span class="n">SCSI0</span><span class="p">,</span> <span class="n">SCSI0</span><span class="p">,</span> <span class="n">SCSI0</span><span class="p">,</span> <span class="n">SCSI0</span> <span class="p">},</span>	<span class="cm">/* SCSI */</span>
	<span class="p">{</span> <span class="n">SCSI1</span><span class="p">,</span> <span class="n">SCSI1</span><span class="p">,</span> <span class="n">SCSI1</span><span class="p">,</span> <span class="n">SCSI1</span><span class="p">,</span> <span class="n">SCSI1</span> <span class="p">},</span>	<span class="cm">/* SCSI */</span>
	<span class="p">{</span>   <span class="n">ETH</span><span class="p">,</span>   <span class="n">ETH</span><span class="p">,</span>   <span class="n">ETH</span><span class="p">,</span>   <span class="n">ETH</span><span class="p">,</span>   <span class="n">ETH</span> <span class="p">},</span>	<span class="cm">/* Ethernet */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>  <span class="n">INTA</span><span class="p">,</span>  <span class="n">INTB</span><span class="p">,</span>  <span class="n">INTC</span><span class="p">,</span>  <span class="n">INTD</span> <span class="p">},</span>	<span class="cm">/* PCI-PCI bridge */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* Unused */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* Unused */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* Unused */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>  <span class="n">INTA</span><span class="p">,</span>  <span class="n">INTB</span><span class="p">,</span>  <span class="n">INTC</span><span class="p">,</span>  <span class="n">INTD</span> <span class="p">},</span>	<span class="cm">/* Slot 1 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>  <span class="n">INTB</span><span class="p">,</span>  <span class="n">INTC</span><span class="p">,</span>  <span class="n">INTD</span><span class="p">,</span>  <span class="n">INTA</span> <span class="p">},</span>	<span class="cm">/* Slot 2 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>  <span class="n">INTC</span><span class="p">,</span>  <span class="n">INTD</span><span class="p">,</span>  <span class="n">INTA</span><span class="p">,</span>  <span class="n">INTB</span> <span class="p">},</span>	<span class="cm">/* Slot 3 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>  <span class="n">INTD</span><span class="p">,</span>  <span class="n">INTA</span><span class="p">,</span>  <span class="n">INTB</span><span class="p">,</span>  <span class="n">INTC</span> <span class="p">},</span>	<span class="cm">/* Slot 4 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>  <span class="n">INTA</span><span class="p">,</span>  <span class="n">INTB</span><span class="p">,</span>  <span class="n">INTC</span><span class="p">,</span>  <span class="n">INTD</span> <span class="p">},</span>	<span class="cm">/* Slot 5 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab_pcit_cplus</span><span class="p">[</span><span class="mi">13</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*       INTA  INTB  INTC  INTD */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* HOST bridge */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>  <span class="n">INTB</span><span class="p">,</span>  <span class="n">INTC</span><span class="p">,</span>  <span class="n">INTD</span><span class="p">,</span>  <span class="n">INTA</span> <span class="p">},</span>	<span class="cm">/* PCI Slot 9 */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* PCI-EISA */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* Unused */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>  <span class="n">INTA</span><span class="p">,</span>  <span class="n">INTB</span><span class="p">,</span>  <span class="n">INTC</span><span class="p">,</span>  <span class="n">INTD</span> <span class="p">},</span>	<span class="cm">/* PCI-PCI bridge */</span>
	<span class="p">{</span>     <span class="mi">0</span><span class="p">,</span>  <span class="n">INTB</span><span class="p">,</span>  <span class="n">INTC</span><span class="p">,</span>  <span class="n">INTD</span><span class="p">,</span>  <span class="n">INTA</span> <span class="p">},</span>	<span class="cm">/* fixup */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">is_rm300_revd</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">csmsr</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">PCIMT_CSMSR</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">csmsr</span> <span class="o">&amp;</span> <span class="mh">0xa0</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x20</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">pcibios_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">sni_brd_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SNI_BRD_PCI_TOWER_CPLUS</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">slot</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * SNI messed up interrupt wiring for onboard</span>
<span class="cm">			 * PCI bus 1; we need to fix this up here</span>
<span class="cm">			 */</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&amp;&amp;</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&amp;&amp;</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span> <span class="o">&gt;=</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
				<span class="n">slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="n">irq_tab_pcit_cplus</span><span class="p">[</span><span class="n">slot</span><span class="p">][</span><span class="n">pin</span><span class="p">];</span>
	<span class="k">case</span> <span class="n">SNI_BRD_PCI_TOWER</span>:
	        <span class="k">return</span> <span class="n">irq_tab_pcit</span><span class="p">[</span><span class="n">slot</span><span class="p">][</span><span class="n">pin</span><span class="p">];</span>

	<span class="k">case</span> <span class="n">SNI_BRD_PCI_MTOWER</span>:
	        <span class="k">if</span> <span class="p">(</span><span class="n">is_rm300_revd</span><span class="p">())</span>
		        <span class="k">return</span> <span class="n">irq_tab_rm300d</span><span class="p">[</span><span class="n">slot</span><span class="p">][</span><span class="n">pin</span><span class="p">];</span>
	        <span class="cm">/* fall through */</span>

	<span class="k">case</span> <span class="n">SNI_BRD_PCI_DESKTOP</span>:
	        <span class="k">return</span> <span class="n">irq_tab_rm200</span><span class="p">[</span><span class="n">slot</span><span class="p">][</span><span class="n">pin</span><span class="p">];</span>

	<span class="k">case</span> <span class="n">SNI_BRD_PCI_MTOWER_CPLUS</span>:
	        <span class="k">return</span> <span class="n">irq_tab_rm300e</span><span class="p">[</span><span class="n">slot</span><span class="p">][</span><span class="n">pin</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Do platform specific device initialization at pci_enable_device() time */</span>
<span class="kt">int</span> <span class="nf">pcibios_plat_dev_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
