<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2-Enhanced\impl\gwsynthesis\a2n20v2_enhanced.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2-Enhanced\hdl\a2n20v2_enhanced.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2-Enhanced\hdl\a2n20v2_enhanced.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 08 21:29:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29695</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14590</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>9.259</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>67.639(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>40.917(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.734</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/cpuregs_10188_REDUCAREG_G_s/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.749</td>
</tr>
<tr>
<td>2</td>
<td>4.644</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[5]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.840</td>
</tr>
<tr>
<td>3</td>
<td>4.696</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.788</td>
</tr>
<tr>
<td>4</td>
<td>4.750</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[9]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.733</td>
</tr>
<tr>
<td>5</td>
<td>4.862</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.622</td>
</tr>
<tr>
<td>6</td>
<td>5.051</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.433</td>
</tr>
<tr>
<td>7</td>
<td>5.487</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.997</td>
</tr>
<tr>
<td>8</td>
<td>5.626</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/mem_wordsize_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.858</td>
</tr>
<tr>
<td>9</td>
<td>5.763</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/mem_wordsize_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.720</td>
</tr>
<tr>
<td>10</td>
<td>5.921</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/reg_op1_20_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.562</td>
</tr>
<tr>
<td>11</td>
<td>6.054</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/decoded_rs1_0_s0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.430</td>
</tr>
<tr>
<td>12</td>
<td>6.054</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/decoded_rs1_1_s0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.430</td>
</tr>
<tr>
<td>13</td>
<td>6.054</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/decoded_rs1_2_s0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.430</td>
</tr>
<tr>
<td>14</td>
<td>6.086</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/decoded_rs1_3_s0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.398</td>
</tr>
<tr>
<td>15</td>
<td>6.128</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/reg_op1_10_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.356</td>
</tr>
<tr>
<td>16</td>
<td>6.161</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/reg_op1_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.322</td>
</tr>
<tr>
<td>17</td>
<td>6.175</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/reg_out_29_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.308</td>
</tr>
<tr>
<td>18</td>
<td>6.186</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/reg_op1_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.298</td>
</tr>
<tr>
<td>19</td>
<td>6.186</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/reg_op1_18_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.298</td>
</tr>
<tr>
<td>20</td>
<td>6.188</td>
<td>supersprite/ssp_psg/B_3_s0/Q</td>
<td>audio_out/cr1_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.260</td>
</tr>
<tr>
<td>21</td>
<td>6.197</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/reg_op1_21_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.286</td>
</tr>
<tr>
<td>22</td>
<td>6.200</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/reg_op1_25_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.283</td>
</tr>
<tr>
<td>23</td>
<td>6.200</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
<td>picosoc/cpu/reg_op1_27_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.283</td>
</tr>
<tr>
<td>24</td>
<td>6.204</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.245</td>
</tr>
<tr>
<td>25</td>
<td>6.227</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.221</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.215</td>
<td>sdram_ports/sdram_inst/port_q[2]_10_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>2</td>
<td>0.216</td>
<td>sdram_ports/sdram_inst/port_q[2]_15_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[15]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>3</td>
<td>0.225</td>
<td>sdram_ports/sdram_inst/port_q[2]_29_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[29]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>4</td>
<td>0.239</td>
<td>apple_bus/data_r_4_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>5</td>
<td>0.240</td>
<td>apple_bus/data_r_6_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.489</td>
</tr>
<tr>
<td>6</td>
<td>0.315</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>7</td>
<td>0.315</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>8</td>
<td>0.319</td>
<td>mockingboard/m6522_right/acr_1_s0/Q</td>
<td>mockingboard/m6522_right/irb_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>9</td>
<td>0.323</td>
<td>sdram_ports/sdram_inst/port_q[2]_27_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[27]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>10</td>
<td>0.330</td>
<td>picosoc/cpu/mem_wdata_4_s0/Q</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.579</td>
</tr>
<tr>
<td>11</td>
<td>0.337</td>
<td>sdram_ports/sdram_inst/port_q[2]_30_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[30]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>12</td>
<td>0.337</td>
<td>sdram_ports/sdram_inst/port_q[2]_11_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>13</td>
<td>0.337</td>
<td>sdram_ports/sdram_inst/port_q[2]_8_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>14</td>
<td>0.338</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[22]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
<tr>
<td>15</td>
<td>0.340</td>
<td>sdram_ports/sdram_inst/port_q[2]_9_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[9]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.589</td>
</tr>
<tr>
<td>16</td>
<td>0.346</td>
<td>picosoc/cpu/mem_addr_3_s0/Q</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s/AD[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>17</td>
<td>0.351</td>
<td>sdram_ports/sdram_inst/port_q[2]_25_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[25]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>18</td>
<td>0.352</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s/AD[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>19</td>
<td>0.353</td>
<td>sdram_ports/sdram_inst/port_q[2]_24_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[24]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>20</td>
<td>0.360</td>
<td>apple_bus/data_r_1_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.609</td>
</tr>
<tr>
<td>21</td>
<td>0.360</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>22</td>
<td>0.361</td>
<td>apple_bus/data_r_3_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.610</td>
</tr>
<tr>
<td>23</td>
<td>0.362</td>
<td>apple_bus/data_r_6_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.611</td>
</tr>
<tr>
<td>24</td>
<td>0.362</td>
<td>apple_bus/data_r_1_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.611</td>
</tr>
<tr>
<td>25</td>
<td>0.364</td>
<td>sdram_ports/sdram_inst/port_q[2]_23_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[23]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_3_s1</td>
</tr>
<tr>
<td>2</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_1_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_phi1/fifo_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_wr_prev_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_addr_queue[2]_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_addr_queue[0]_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/delay_counter_29_s1</td>
</tr>
<tr>
<td>9</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>picosoc/uart/simpleuart/recv_buf_data_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>picosoc/cpu/instr_or_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_10188_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>9.728</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>10.913</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s5/I3</td>
</tr>
<tr>
<td>11.284</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s5/F</td>
</tr>
<tr>
<td>11.289</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>11.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>12.544</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_1_s0/I1</td>
</tr>
<tr>
<td>13.099</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_1_s0/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>picosoc/cpu/cpuregs_n5300_DOAL_G_0_s7/I1</td>
</tr>
<tr>
<td>14.250</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/cpuregs_n5300_DOAL_G_0_s7/F</td>
</tr>
<tr>
<td>14.423</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>picosoc/cpu/cpuregs_n5300_DOAL_G_0_s6/I0</td>
</tr>
<tr>
<td>14.993</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/cpuregs_n5300_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>14.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_10188_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>picosoc/cpu/cpuregs_10188_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>picosoc/cpu/cpuregs_10188_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 36.388%; route: 7.122, 48.289%; tC2Q: 2.260, 15.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>9.728</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>10.913</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s5/I3</td>
</tr>
<tr>
<td>11.284</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s5/F</td>
</tr>
<tr>
<td>11.289</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>11.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>12.539</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_0_s0/I2</td>
</tr>
<tr>
<td>12.910</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_0_s0/F</td>
</tr>
<tr>
<td>14.083</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.151, 29.993%; route: 7.429, 53.678%; tC2Q: 2.260, 16.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>9.728</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>10.913</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s5/I3</td>
</tr>
<tr>
<td>11.284</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s5/F</td>
</tr>
<tr>
<td>11.289</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>11.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>12.544</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_1_s0/I1</td>
</tr>
<tr>
<td>13.099</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_1_s0/F</td>
</tr>
<tr>
<td>14.031</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.335, 31.441%; route: 7.193, 52.167%; tC2Q: 2.260, 16.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>9.728</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>10.913</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s5/I3</td>
</tr>
<tr>
<td>11.284</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s5/F</td>
</tr>
<tr>
<td>11.289</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>11.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>12.544</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s0/I2</td>
</tr>
<tr>
<td>13.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s0/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.297, 31.289%; route: 7.176, 52.255%; tC2Q: 2.260, 16.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>9.728</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>10.913</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s5/I3</td>
</tr>
<tr>
<td>11.284</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s5/F</td>
</tr>
<tr>
<td>11.289</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>11.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>12.544</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[2][B]</td>
<td>picosoc/cpu/decoded_rs1_c_3_s0/I2</td>
</tr>
<tr>
<td>13.099</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_3_s0/F</td>
</tr>
<tr>
<td>13.865</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.335, 31.825%; route: 7.027, 51.584%; tC2Q: 2.260, 16.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>9.728</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>10.913</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s5/I3</td>
</tr>
<tr>
<td>11.284</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s5/F</td>
</tr>
<tr>
<td>11.289</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>11.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>12.539</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[2][A]</td>
<td>picosoc/cpu/decoded_rs1_c_2_s0/I2</td>
</tr>
<tr>
<td>12.910</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_2_s0/F</td>
</tr>
<tr>
<td>13.676</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.151, 30.902%; route: 7.022, 52.273%; tC2Q: 2.260, 16.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td>picosoc/iomem_rdata_31_s7/I3</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_31_s7/F</td>
</tr>
<tr>
<td>6.435</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>picosoc/iomem_rdata_31_s1/I3</td>
</tr>
<tr>
<td>6.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_31_s1/F</td>
</tr>
<tr>
<td>7.756</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>picosoc/iomem_rdata_31_s0/I0</td>
</tr>
<tr>
<td>8.311</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_31_s0/F</td>
</tr>
<tr>
<td>9.546</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[3][B]</td>
<td>picosoc/cpu/n3547_s5/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C15[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3547_s5/F</td>
</tr>
<tr>
<td>10.770</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[2][B]</td>
<td>picosoc/cpu/n3547_s4/I3</td>
</tr>
<tr>
<td>11.325</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C11[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3547_s4/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_5_s0/I1</td>
</tr>
<tr>
<td>12.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C10[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_5_s0/F</td>
</tr>
<tr>
<td>13.240</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.417, 33.985%; route: 6.320, 48.627%; tC2Q: 2.260, 17.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/mem_wordsize_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>10.212</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>11.099</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][B]</td>
<td>picosoc/cpu/n7967_s12/I3</td>
</tr>
<tr>
<td>11.654</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n7967_s12/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>picosoc/cpu/n7967_s10/I3</td>
</tr>
<tr>
<td>13.101</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n7967_s10/F</td>
</tr>
<tr>
<td>13.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_wordsize_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>picosoc/cpu/mem_wordsize_0_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>picosoc/cpu/mem_wordsize_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.227, 32.875%; route: 6.371, 49.549%; tC2Q: 2.260, 17.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>10.212</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>11.099</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][A]</td>
<td>picosoc/cpu/n7965_s11/I3</td>
</tr>
<tr>
<td>11.654</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n7965_s11/F</td>
</tr>
<tr>
<td>12.414</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>picosoc/cpu/n7965_s10/I1</td>
</tr>
<tr>
<td>12.963</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n7965_s10/F</td>
</tr>
<tr>
<td>12.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_wordsize_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>picosoc/cpu/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>picosoc/cpu/mem_wordsize_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.227, 33.231%; route: 6.233, 49.002%; tC2Q: 2.260, 17.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.750</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>picosoc/cpu/n9089_s3/I0</td>
</tr>
<tr>
<td>10.203</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9089_s3/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>picosoc/cpu/n8299_s13/I0</td>
</tr>
<tr>
<td>11.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8299_s13/F</td>
</tr>
<tr>
<td>12.235</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>picosoc/cpu/n8321_s12/I0</td>
</tr>
<tr>
<td>12.805</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8321_s12/F</td>
</tr>
<tr>
<td>12.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>picosoc/cpu/reg_op1_20_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>picosoc/cpu/reg_op1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 33.004%; route: 6.156, 49.005%; tC2Q: 2.260, 17.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.181</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12[1][B]</td>
<td>picosoc/cpu/n3490_s10/I3</td>
</tr>
<tr>
<td>9.751</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C12[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3490_s10/F</td>
</tr>
<tr>
<td>9.923</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td>picosoc/cpu/n3490_s7/I3</td>
</tr>
<tr>
<td>10.472</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3490_s7/F</td>
</tr>
<tr>
<td>10.648</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>picosoc/cpu/n3547_s3/I0</td>
</tr>
<tr>
<td>11.165</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R24C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3547_s3/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>12.311</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>12.673</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>picosoc/cpu/decoded_rs1_0_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>picosoc/cpu/decoded_rs1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.397, 35.375%; route: 5.773, 46.443%; tC2Q: 2.260, 18.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.181</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12[1][B]</td>
<td>picosoc/cpu/n3490_s10/I3</td>
</tr>
<tr>
<td>9.751</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C12[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3490_s10/F</td>
</tr>
<tr>
<td>9.923</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td>picosoc/cpu/n3490_s7/I3</td>
</tr>
<tr>
<td>10.472</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3490_s7/F</td>
</tr>
<tr>
<td>10.648</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>picosoc/cpu/n3547_s3/I0</td>
</tr>
<tr>
<td>11.165</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R24C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3547_s3/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>12.311</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>12.673</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[0][B]</td>
<td>picosoc/cpu/decoded_rs1_1_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C9[0][B]</td>
<td>picosoc/cpu/decoded_rs1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.397, 35.375%; route: 5.773, 46.443%; tC2Q: 2.260, 18.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.181</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12[1][B]</td>
<td>picosoc/cpu/n3490_s10/I3</td>
</tr>
<tr>
<td>9.751</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C12[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3490_s10/F</td>
</tr>
<tr>
<td>9.923</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td>picosoc/cpu/n3490_s7/I3</td>
</tr>
<tr>
<td>10.472</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3490_s7/F</td>
</tr>
<tr>
<td>10.648</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>picosoc/cpu/n3547_s3/I0</td>
</tr>
<tr>
<td>11.165</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R24C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3547_s3/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>12.311</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>12.673</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][A]</td>
<td>picosoc/cpu/decoded_rs1_2_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C9[2][A]</td>
<td>picosoc/cpu/decoded_rs1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.397, 35.375%; route: 5.773, 46.443%; tC2Q: 2.260, 18.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.181</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12[1][B]</td>
<td>picosoc/cpu/n3490_s10/I3</td>
</tr>
<tr>
<td>9.751</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C12[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3490_s10/F</td>
</tr>
<tr>
<td>9.923</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td>picosoc/cpu/n3490_s7/I3</td>
</tr>
<tr>
<td>10.472</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3490_s7/F</td>
</tr>
<tr>
<td>10.648</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>picosoc/cpu/n3547_s3/I0</td>
</tr>
<tr>
<td>11.165</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R24C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3547_s3/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>12.311</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>12.641</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>picosoc/cpu/decoded_rs1_3_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>picosoc/cpu/decoded_rs1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.397, 35.466%; route: 5.741, 46.305%; tC2Q: 2.260, 18.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>10.212</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>11.307</td>
<td>1.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td>picosoc/cpu/n8341_s13/I2</td>
</tr>
<tr>
<td>11.856</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8341_s13/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>picosoc/cpu/n8341_s12/I0</td>
</tr>
<tr>
<td>12.599</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8341_s12/F</td>
</tr>
<tr>
<td>12.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>picosoc/cpu/reg_op1_10_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>picosoc/cpu/reg_op1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.242, 34.333%; route: 5.854, 47.376%; tC2Q: 2.260, 18.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>10.212</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>11.553</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td>picosoc/cpu/n8335_s13/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8335_s13/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>picosoc/cpu/n8335_s12/I0</td>
</tr>
<tr>
<td>12.565</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8335_s12/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>picosoc/cpu/reg_op1_13_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>picosoc/cpu/reg_op1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.134, 33.549%; route: 5.928, 48.109%; tC2Q: 2.260, 18.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td>picosoc/iomem_rdata_31_s7/I3</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_31_s7/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>picosoc/iomem_rdata_7_s2/I3</td>
</tr>
<tr>
<td>7.218</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s2/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>picosoc/iomem_rdata_7_s1/I0</td>
</tr>
<tr>
<td>7.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s1/F</td>
</tr>
<tr>
<td>8.672</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>picosoc/cpu/n8191_s13/I2</td>
</tr>
<tr>
<td>9.227</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8191_s13/F</td>
</tr>
<tr>
<td>10.042</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>picosoc/cpu/n8191_s8/I2</td>
</tr>
<tr>
<td>10.559</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8191_s8/F</td>
</tr>
<tr>
<td>11.982</td>
<td>1.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>picosoc/cpu/n8193_s7/I0</td>
</tr>
<tr>
<td>12.552</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8193_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>picosoc/cpu/reg_out_29_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>picosoc/cpu/reg_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.452, 36.171%; route: 5.596, 45.468%; tC2Q: 2.260, 18.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.750</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>picosoc/cpu/n9089_s3/I0</td>
</tr>
<tr>
<td>10.203</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9089_s3/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>picosoc/cpu/n8299_s13/I0</td>
</tr>
<tr>
<td>11.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8299_s13/F</td>
</tr>
<tr>
<td>12.079</td>
<td>0.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>picosoc/cpu/n8337_s12/I0</td>
</tr>
<tr>
<td>12.541</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8337_s12/F</td>
</tr>
<tr>
<td>12.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>picosoc/cpu/reg_op1_12_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>picosoc/cpu/reg_op1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.038, 32.836%; route: 6.000, 48.787%; tC2Q: 2.260, 18.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.750</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>picosoc/cpu/n9089_s3/I0</td>
</tr>
<tr>
<td>10.203</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9089_s3/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>picosoc/cpu/n8299_s13/I0</td>
</tr>
<tr>
<td>11.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8299_s13/F</td>
</tr>
<tr>
<td>12.079</td>
<td>0.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td>picosoc/cpu/n8325_s12/I0</td>
</tr>
<tr>
<td>12.541</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8325_s12/F</td>
</tr>
<tr>
<td>12.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td>picosoc/cpu/reg_op1_18_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C15[0][B]</td>
<td>picosoc/cpu/reg_op1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.038, 32.836%; route: 6.000, 48.787%; tC2Q: 2.260, 18.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>supersprite/ssp_psg/B_3_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_3_s0/Q</td>
</tr>
<tr>
<td>19.670</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s983/I2</td>
</tr>
<tr>
<td>20.041</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s983/F</td>
</tr>
<tr>
<td>20.195</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s971/I1</td>
</tr>
<tr>
<td>20.750</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s971/F</td>
</tr>
<tr>
<td>21.406</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][B]</td>
<td>supersprite/ssp_audio_w_8_s/I1</td>
</tr>
<tr>
<td>21.777</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_8_s/COUT</td>
</tr>
<tr>
<td>21.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td>supersprite/ssp_audio_w_9_s/CIN</td>
</tr>
<tr>
<td>22.247</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_9_s/SUM</td>
</tr>
<tr>
<td>22.660</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>supersprite/ssp_audio_w_9_s0/I0</td>
</tr>
<tr>
<td>23.230</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_9_s0/COUT</td>
</tr>
<tr>
<td>23.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>supersprite/ssp_audio_w_10_s0/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s0/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>supersprite/ssp_audio_w_11_s0/CIN</td>
</tr>
<tr>
<td>23.735</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s0/SUM</td>
</tr>
<tr>
<td>24.937</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C41[0][A]</td>
<td>n1162_s/I0</td>
</tr>
<tr>
<td>25.507</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">n1162_s/COUT</td>
</tr>
<tr>
<td>25.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C41[0][B]</td>
<td>n1161_s/CIN</td>
</tr>
<tr>
<td>25.977</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n1161_s/SUM</td>
</tr>
<tr>
<td>28.724</td>
<td>2.746</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td>n1161_s1/I0</td>
</tr>
<tr>
<td>29.294</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">n1161_s1/COUT</td>
</tr>
<tr>
<td>29.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C4[1][B]</td>
<td>n1160_s1/CIN</td>
</tr>
<tr>
<td>29.764</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">n1160_s1/SUM</td>
</tr>
<tr>
<td>30.452</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][B]</td>
<td>n1172_s3/I1</td>
</tr>
<tr>
<td>31.022</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C2[0][B]</td>
<td style=" background: #97FFFF;">n1172_s3/F</td>
</tr>
<tr>
<td>31.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[0][B]</td>
<td style=" font-weight:bold;">audio_out/cr1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1559</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[0][B]</td>
<td>audio_out/cr1_13_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_13_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C2[0][B]</td>
<td>audio_out/cr1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.492, 44.796%; route: 6.536, 53.311%; tC2Q: 0.232, 1.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.750</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>picosoc/cpu/n9089_s3/I0</td>
</tr>
<tr>
<td>10.203</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9089_s3/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>picosoc/cpu/n8299_s13/I0</td>
</tr>
<tr>
<td>11.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8299_s13/F</td>
</tr>
<tr>
<td>12.068</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>picosoc/cpu/n8319_s12/I0</td>
</tr>
<tr>
<td>12.530</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8319_s12/F</td>
</tr>
<tr>
<td>12.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>picosoc/cpu/reg_op1_21_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>picosoc/cpu/reg_op1_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.038, 32.866%; route: 5.988, 48.739%; tC2Q: 2.260, 18.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.750</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>picosoc/cpu/n9089_s3/I0</td>
</tr>
<tr>
<td>10.203</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9089_s3/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>picosoc/cpu/n8299_s13/I0</td>
</tr>
<tr>
<td>11.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8299_s13/F</td>
</tr>
<tr>
<td>12.156</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>picosoc/cpu/n8311_s12/I0</td>
</tr>
<tr>
<td>12.527</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8311_s12/F</td>
</tr>
<tr>
<td>12.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>picosoc/cpu/reg_op1_25_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>picosoc/cpu/reg_op1_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.947, 32.133%; route: 6.076, 49.468%; tC2Q: 2.260, 18.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_1_s/DO[6]</td>
</tr>
<tr>
<td>3.143</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>picosoc/cpu/mem_xfer_s22/I0</td>
</tr>
<tr>
<td>3.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s22/F</td>
</tr>
<tr>
<td>3.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>picosoc/cpu/mem_xfer_s20/I2</td>
</tr>
<tr>
<td>4.064</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s20/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>picosoc/cpu/mem_xfer_s14/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s14/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>picosoc/cpu/mem_xfer_s4/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s4/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>picosoc/cpu/mem_xfer_s0/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>82</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>picosoc/cpu/n8601_s6/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8601_s6/F</td>
</tr>
<tr>
<td>9.750</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>picosoc/cpu/n9089_s3/I0</td>
</tr>
<tr>
<td>10.203</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9089_s3/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>picosoc/cpu/n8299_s13/I0</td>
</tr>
<tr>
<td>11.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8299_s13/F</td>
</tr>
<tr>
<td>12.156</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>picosoc/cpu/n8307_s12/I0</td>
</tr>
<tr>
<td>12.527</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8307_s12/F</td>
</tr>
<tr>
<td>12.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>picosoc/cpu/reg_op1_27_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>picosoc/cpu/reg_op1_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.947, 32.133%; route: 6.076, 49.468%; tC2Q: 2.260, 18.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R30C35[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.288</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/I2</td>
</tr>
<tr>
<td>20.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R51C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/F</td>
</tr>
<tr>
<td>25.448</td>
<td>4.708</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C46</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_15_1_s/AD[2]</td>
</tr>
<tr>
<td>25.965</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C46</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_15_1_s/DO[3]</td>
</tr>
<tr>
<td>26.726</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/I0</td>
</tr>
<tr>
<td>27.097</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>27.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>27.200</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>27.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>27.303</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>27.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>27.406</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C44[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>27.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>27.509</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>28.718</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>29.180</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>29.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>29.731</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R36C39[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>29.907</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>30.456</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C40[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>30.458</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>31.007</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>31.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1559</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C40[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.862, 31.540%; route: 8.151, 66.565%; tC2Q: 0.232, 1.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R30C35[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.288</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/I2</td>
</tr>
<tr>
<td>20.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R51C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/F</td>
</tr>
<tr>
<td>25.448</td>
<td>4.708</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C46</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_15_1_s/AD[2]</td>
</tr>
<tr>
<td>25.965</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C46</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_15_1_s/DO[3]</td>
</tr>
<tr>
<td>26.726</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/I0</td>
</tr>
<tr>
<td>27.097</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>27.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>27.200</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>27.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>27.303</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>27.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>27.406</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C44[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>27.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>27.509</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>28.718</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>29.180</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>29.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>29.699</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R36C39[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>29.971</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>30.433</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>30.434</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>30.983</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>30.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1559</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C40[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.743, 30.628%; route: 8.246, 67.474%; tC2Q: 0.232, 1.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_10_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_10_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_15_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_15_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_29_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_29_s0/Q</td>
</tr>
<tr>
<td>0.659</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>apple_bus/data_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>56</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_4_s0/Q</td>
</tr>
<tr>
<td>0.672</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 58.567%; tC2Q: 0.202, 41.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>apple_bus/data_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>55</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_6_s0/Q</td>
</tr>
<tr>
<td>0.673</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.287, 58.655%; tC2Q: 0.202, 41.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R31C39[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.511</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C41[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R31C39[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.511</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C41[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/acr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irb_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>mockingboard/m6522_right/acr_1_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/acr_1_s0/Q</td>
</tr>
<tr>
<td>0.515</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irb_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>mockingboard/m6522_right/irb_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>mockingboard/m6522_right/irb_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_27_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_27_s0/Q</td>
</tr>
<tr>
<td>0.756</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 64.665%; tC2Q: 0.202, 35.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>picosoc/cpu/mem_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C10[2][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_wdata_4_s0/Q</td>
</tr>
<tr>
<td>0.764</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">picosoc/sram/mem_0_mem_0_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 65.131%; tC2Q: 0.202, 34.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_30_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[2][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_30_s0/Q</td>
</tr>
<tr>
<td>0.770</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_11_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_11_s0/Q</td>
</tr>
<tr>
<td>0.770</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_8_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_8_s0/Q</td>
</tr>
<tr>
<td>0.770</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C11[2][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_22_s0/Q</td>
</tr>
<tr>
<td>0.771</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.578%; tC2Q: 0.202, 34.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_9_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_9_s0/Q</td>
</tr>
<tr>
<td>0.773</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.865%; tC2Q: 0.201, 34.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>picosoc/cpu/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">picosoc/sram/mem_0_mem_0_0_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.476%; tC2Q: 0.202, 43.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_25_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C11[2][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_25_s0/Q</td>
</tr>
<tr>
<td>0.785</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>0.654</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">picosoc/sram/mem_1_mem_1_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.991%; tC2Q: 0.202, 43.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_24_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C11[2][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_24_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 66.427%; tC2Q: 0.202, 33.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>apple_bus/data_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>60</td>
<td>R18C37[0][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_1_s0/Q</td>
</tr>
<tr>
<td>0.793</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.407, 66.814%; tC2Q: 0.202, 33.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R36C32[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_1_s0/Q</td>
</tr>
<tr>
<td>0.662</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.753%; tC2Q: 0.202, 42.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>apple_bus/data_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>60</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_3_s0/Q</td>
</tr>
<tr>
<td>0.794</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 66.881%; tC2Q: 0.202, 33.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>apple_bus/data_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>55</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_6_s0/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 66.916%; tC2Q: 0.202, 33.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>apple_bus/data_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>60</td>
<td>R18C37[0][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_1_s0/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 66.937%; tC2Q: 0.202, 33.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_23_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_23_s0/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3778</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.040%; tC2Q: 0.202, 32.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_phi1/fifo_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_phi1/fifo_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_phi1/fifo_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_wr_prev_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_wr_prev_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_wr_prev_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_addr_queue[2]_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_addr_queue[2]_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_addr_queue[2]_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_addr_queue[0]_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_addr_queue[0]_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_addr_queue[0]_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/delay_counter_29_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/delay_counter_29_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/delay_counter_29_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>picosoc/uart/simpleuart/recv_buf_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>picosoc/uart/simpleuart/recv_buf_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>picosoc/uart/simpleuart/recv_buf_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>picosoc/cpu/instr_or_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>picosoc/cpu/instr_or_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>picosoc/cpu/instr_or_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3778</td>
<td>clk_logic_w</td>
<td>3.734</td>
<td>0.261</td>
</tr>
<tr>
<td>1559</td>
<td>clk_pixel_w</td>
<td>10.446</td>
<td>0.427</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.664</td>
<td>1.406</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>33.695</td>
<td>2.180</td>
</tr>
<tr>
<td>180</td>
<td>a2bus_if.addr[0]</td>
<td>12.268</td>
<td>2.622</td>
</tr>
<tr>
<td>164</td>
<td>out_l_15_7</td>
<td>33.123</td>
<td>1.324</td>
</tr>
<tr>
<td>164</td>
<td>n957_6</td>
<td>14.866</td>
<td>1.628</td>
</tr>
<tr>
<td>161</td>
<td>reset_n_r</td>
<td>12.421</td>
<td>3.061</td>
</tr>
<tr>
<td>160</td>
<td>addr2[0]</td>
<td>11.277</td>
<td>1.149</td>
</tr>
<tr>
<td>153</td>
<td>gpu_pause</td>
<td>10.885</td>
<td>1.958</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R33C50</td>
<td>94.44%</td>
</tr>
<tr>
<td>R33C54</td>
<td>93.06%</td>
</tr>
<tr>
<td>R44C48</td>
<td>93.06%</td>
</tr>
<tr>
<td>R22C12</td>
<td>91.67%</td>
</tr>
<tr>
<td>R33C51</td>
<td>90.28%</td>
</tr>
<tr>
<td>R34C45</td>
<td>90.28%</td>
</tr>
<tr>
<td>R49C22</td>
<td>90.28%</td>
</tr>
<tr>
<td>R6C44</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C23</td>
<td>90.28%</td>
</tr>
<tr>
<td>R43C46</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
