vhdtdtfi -lib work D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.v -lang verilog -prj core1 -o SPLITER_16_8_1_F_32.spl -module SPLITER_16_8_1_F_32 -template F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 SPLITER_16_8_1_F_32.spl D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.sym 
vhdtdtfi -lib work D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.v -lang verilog -prj core1 -o SPLITER_16_8_1_F_32.spl -module SPLITER_16_8_1_F_32 -template F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 SPLITER_16_8_1_F_32.spl D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.sym 
vhdtdtfi -lang verilog -prj core1 -o D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.tfi -lib work D:/fpga_project/cpu_ise/cpu_wi/core1/core1//SPLITER_16_8_1_F_32.v -module SPLITER_16_8_1_F_32 -template F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj core1 -o D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.tfi -lib work D:/fpga_project/cpu_ise/cpu_wi/core1/core1//SPLITER_16_8_1_F_32.v -module SPLITER_16_8_1_F_32 -template F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj core1 -o D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.tfi -lib work D:/fpga_project/cpu_ise/cpu_wi/core1/core1//SPLITER_16_8_1_F_32.v -module SPLITER_16_8_1_F_32 -template F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.v -lang verilog -prj core1 -o SPLITER_16_8_1_F_32.spl -module SPLITER_16_8_1_F_32 -template F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 SPLITER_16_8_1_F_32.spl D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.sym 
vhdtdtfi -lang verilog -prj core1 -o D:/fpga_project/cpu_ise/cpu_wi/core1/core1/SPLITER_16_8_1_F_32.tfi -lib work D:/fpga_project/cpu_ise/cpu_wi/core1/core1//SPLITER_16_8_1_F_32.v -module SPLITER_16_8_1_F_32 -template F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
