-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\conno\Documents\NIH-GitHub\simulink_models\models\simple_gain\hdlsrc\simple_gain\simple_gain_dataplane_tc.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: simple_gain_dataplane_tc
-- Source Path: dataplane_tc
-- Hierarchy Level: 1
-- 
-- Master clock enable input: clk_enable
-- 
-- enb         : 1024x slower than clk with last phase
-- enb_1_1_1   : 1024x slower than clk with phase 1
-- enb_1024_1_0: identical to clk_enable
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY simple_gain_dataplane_tc IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        enb                               :   OUT   std_logic;
        enb_1_1_1                         :   OUT   std_logic;
        enb_1024_1_0                      :   OUT   std_logic
        );
END simple_gain_dataplane_tc;


ARCHITECTURE rtl OF simple_gain_dataplane_tc IS

  -- Signals
  SIGNAL count1024                        : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL phase_0                          : std_logic;
  SIGNAL phase_0_tmp                      : std_logic;
  SIGNAL phase_1                          : std_logic;
  SIGNAL phase_1_tmp                      : std_logic;
  SIGNAL phase_all                        : std_logic;

BEGIN
  Counter1024 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      count1024 <= to_unsigned(1, 10);
    ELSIF rising_edge(clk) THEN
      IF clk_enable = '1' THEN
        IF count1024 >= to_unsigned(1023, 10) THEN
          count1024 <= to_unsigned(0, 10);
        ELSE
          count1024 <= count1024 + to_unsigned(1, 10);
        END IF;
      END IF;
    END IF; 
  END PROCESS Counter1024;

  temp_process1 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      phase_0 <= '0';
    ELSIF rising_edge(clk) THEN
      IF clk_enable = '1' THEN
        phase_0 <= phase_0_tmp;
      END IF;
    END IF; 
  END PROCESS temp_process1;

  phase_0_tmp <= '1' WHEN count1024 = to_unsigned(1023, 10) AND clk_enable = '1' ELSE '0';

  temp_process2 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      phase_1 <= '1';
    ELSIF rising_edge(clk) THEN
      IF clk_enable = '1' THEN
        phase_1 <= phase_1_tmp;
      END IF;
    END IF; 
  END PROCESS temp_process2;

  phase_1_tmp <= '1' WHEN count1024 = to_unsigned(0, 10) AND clk_enable = '1' ELSE '0';

  phase_all <= '1' WHEN clk_enable = '1' ELSE '0';

  enb <=  phase_0 AND clk_enable;

  enb_1_1_1 <=  phase_1 AND clk_enable;

  enb_1024_1_0 <=  phase_all AND clk_enable;


END rtl;

