
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000076  00800200  00001dc8  00001e5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001dc8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000043  00800276  00800276  00001ed2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001ed2  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000338  00000000  00000000  00001f2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000232a  00000000  00000000  00002266  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001207  00000000  00000000  00004590  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a90  00000000  00000000  00005797  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000078c  00000000  00000000  00007228  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000815  00000000  00000000  000079b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000123d  00000000  00000000  000081c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000258  00000000  00000000  00009406  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	c5 c3       	rjmp	.+1930   	; 0x818 <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c7       	rjmp	.+3862   	; 0xfb4 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f5 07       	cpc	r31, r21
      e6:	47 08       	sbc	r4, r7
      e8:	47 08       	sbc	r4, r7
      ea:	47 08       	sbc	r4, r7
      ec:	47 08       	sbc	r4, r7
      ee:	47 08       	sbc	r4, r7
      f0:	47 08       	sbc	r4, r7
      f2:	47 08       	sbc	r4, r7
      f4:	f5 07       	cpc	r31, r21
      f6:	47 08       	sbc	r4, r7
      f8:	47 08       	sbc	r4, r7
      fa:	47 08       	sbc	r4, r7
      fc:	47 08       	sbc	r4, r7
      fe:	47 08       	sbc	r4, r7
     100:	47 08       	sbc	r4, r7
     102:	47 08       	sbc	r4, r7
     104:	f7 07       	cpc	r31, r23
     106:	47 08       	sbc	r4, r7
     108:	47 08       	sbc	r4, r7
     10a:	47 08       	sbc	r4, r7
     10c:	47 08       	sbc	r4, r7
     10e:	47 08       	sbc	r4, r7
     110:	47 08       	sbc	r4, r7
     112:	47 08       	sbc	r4, r7
     114:	47 08       	sbc	r4, r7
     116:	47 08       	sbc	r4, r7
     118:	47 08       	sbc	r4, r7
     11a:	47 08       	sbc	r4, r7
     11c:	47 08       	sbc	r4, r7
     11e:	47 08       	sbc	r4, r7
     120:	47 08       	sbc	r4, r7
     122:	47 08       	sbc	r4, r7
     124:	f7 07       	cpc	r31, r23
     126:	47 08       	sbc	r4, r7
     128:	47 08       	sbc	r4, r7
     12a:	47 08       	sbc	r4, r7
     12c:	47 08       	sbc	r4, r7
     12e:	47 08       	sbc	r4, r7
     130:	47 08       	sbc	r4, r7
     132:	47 08       	sbc	r4, r7
     134:	47 08       	sbc	r4, r7
     136:	47 08       	sbc	r4, r7
     138:	47 08       	sbc	r4, r7
     13a:	47 08       	sbc	r4, r7
     13c:	47 08       	sbc	r4, r7
     13e:	47 08       	sbc	r4, r7
     140:	47 08       	sbc	r4, r7
     142:	47 08       	sbc	r4, r7
     144:	43 08       	sbc	r4, r3
     146:	47 08       	sbc	r4, r7
     148:	47 08       	sbc	r4, r7
     14a:	47 08       	sbc	r4, r7
     14c:	47 08       	sbc	r4, r7
     14e:	47 08       	sbc	r4, r7
     150:	47 08       	sbc	r4, r7
     152:	47 08       	sbc	r4, r7
     154:	20 08       	sbc	r2, r0
     156:	47 08       	sbc	r4, r7
     158:	47 08       	sbc	r4, r7
     15a:	47 08       	sbc	r4, r7
     15c:	47 08       	sbc	r4, r7
     15e:	47 08       	sbc	r4, r7
     160:	47 08       	sbc	r4, r7
     162:	47 08       	sbc	r4, r7
     164:	47 08       	sbc	r4, r7
     166:	47 08       	sbc	r4, r7
     168:	47 08       	sbc	r4, r7
     16a:	47 08       	sbc	r4, r7
     16c:	47 08       	sbc	r4, r7
     16e:	47 08       	sbc	r4, r7
     170:	47 08       	sbc	r4, r7
     172:	47 08       	sbc	r4, r7
     174:	14 08       	sbc	r1, r4
     176:	47 08       	sbc	r4, r7
     178:	47 08       	sbc	r4, r7
     17a:	47 08       	sbc	r4, r7
     17c:	47 08       	sbc	r4, r7
     17e:	47 08       	sbc	r4, r7
     180:	47 08       	sbc	r4, r7
     182:	47 08       	sbc	r4, r7
     184:	32 08       	sbc	r3, r2

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 ec       	ldi	r30, 0xC8	; 200
     19e:	fd e1       	ldi	r31, 0x1D	; 29
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 37       	cpi	r26, 0x76	; 118
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e7       	ldi	r26, 0x76	; 118
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 3b       	cpi	r26, 0xB9	; 185
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	fc d5       	rcall	.+3064   	; 0xdba <main>
     1c2:	0c 94 e2 0e 	jmp	0x1dc4	; 0x1dc4 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	54 d6       	rcall	.+3240   	; 0xe7c <SPI_init>
     1d4:	ae d5       	rcall	.+2908   	; 0xd32 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	ab d5       	rcall	.+2902   	; 0xd3c <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	83 e1       	ldi	r24, 0x13	; 19
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 d9 0a 	call	0x15b2	; 0x15b2 <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	c6 d5       	rcall	.+2956   	; 0xd92 <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	c2 d5       	rcall	.+2948   	; 0xd92 <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	be d5       	rcall	.+2940   	; 0xd92 <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	91 d5       	rcall	.+2850   	; 0xd3c <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	8e e3       	ldi	r24, 0x3E	; 62
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 d9 0a 	call	0x15b2	; 0x15b2 <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	6c d5       	rcall	.+2776   	; 0xd3c <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	61 d5       	rcall	.+2754   	; 0xd58 <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	5a d5       	rcall	.+2740   	; 0xd58 <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	55 d5       	rcall	.+2730   	; 0xd58 <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	3b d5       	rcall	.+2678   	; 0xd58 <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	41 d5       	rcall	.+2690   	; 0xd76 <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	05 d5       	rcall	.+2570   	; 0xd3c <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	02 d5       	rcall	.+2564   	; 0xd3c <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	f5 d4       	rcall	.+2538   	; 0xd3c <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	db d4       	rcall	.+2486   	; 0xd3c <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 83 02 	sts	0x0283, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	d8 d4       	rcall	.+2480   	; 0xd92 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	d4 d4       	rcall	.+2472   	; 0xd92 <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 83 02 	sts	0x0283, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24
	//Set reference voltage
	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	while(!ADC_ready);
     480:	80 91 8b 02 	lds	r24, 0x028B
     484:	90 91 8c 02 	lds	r25, 0x028C
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 8c 02 	sts	0x028C, r1
     490:	10 92 8b 02 	sts	0x028B, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0
	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:


ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	//wake up the CPU
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 8c 02 	sts	0x028C, r25
     4b8:	80 93 8b 02 	sts	0x028B, r24
	
}
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include "TWI_Master.h"
#include "bit_functions.h"


void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	47 d5       	rcall	.+2702   	; 0xf5c <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli

	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	uint8_t address = 0b01010000;		//8 bits slave address - OUT0
	uint8_t command = 0b00000000;		//command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	40 d5       	rcall	.+2688   	; 0xf70 <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <update_reference_values>:
int last_shooter = 0;
volatile uint8_t rx_int_flag;
extern int max_motor_value; 


void update_reference_values(void){
     4fc:	cf 93       	push	r28
     4fe:	df 93       	push	r29
     500:	cd b7       	in	r28, 0x3d	; 61
     502:	de b7       	in	r29, 0x3e	; 62
     504:	68 97       	sbiw	r28, 0x18	; 24
     506:	0f b6       	in	r0, 0x3f	; 63
     508:	f8 94       	cli
     50a:	de bf       	out	0x3e, r29	; 62
     50c:	0f be       	out	0x3f, r0	; 63
     50e:	cd bf       	out	0x3d, r28	; 61
	//Disable counter 
	clr_bit(TIMSK3, TOIE3);	
     510:	e1 e7       	ldi	r30, 0x71	; 113
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	80 81       	ld	r24, Z
     516:	8e 7f       	andi	r24, 0xFE	; 254
     518:	80 83       	st	Z, r24
	Message recieve_msg = CAN_recieve();
     51a:	ce 01       	movw	r24, r28
     51c:	01 96       	adiw	r24, 0x01	; 1
     51e:	f1 de       	rcall	.-542    	; 0x302 <CAN_recieve>
	if(recieve_msg.ID == PLAY_ID){
     520:	89 81       	ldd	r24, Y+1	; 0x01
     522:	9a 81       	ldd	r25, Y+2	; 0x02
     524:	03 97       	sbiw	r24, 0x03	; 3
     526:	19 f5       	brne	.+70     	; 0x56e <update_reference_values+0x72>
		servo_controller = recieve_msg.data[0];
     528:	8d 81       	ldd	r24, Y+5	; 0x05
     52a:	80 93 91 02 	sts	0x0291, r24
		motor_controller = recieve_msg.data[1];
     52e:	8e 81       	ldd	r24, Y+6	; 0x06
     530:	80 93 92 02 	sts	0x0292, r24
		int shooter = recieve_msg.data[2];
     534:	8f 81       	ldd	r24, Y+7	; 0x07
     536:	90 e0       	ldi	r25, 0x00	; 0
		if (shooter == 0){
     538:	00 97       	sbiw	r24, 0x00	; 0
     53a:	29 f4       	brne	.+10     	; 0x546 <update_reference_values+0x4a>
			last_shooter = 0;
     53c:	10 92 77 02 	sts	0x0277, r1
     540:	10 92 76 02 	sts	0x0276, r1
     544:	0e c0       	rjmp	.+28     	; 0x562 <update_reference_values+0x66>
			}if (shooter != last_shooter){
     546:	20 91 76 02 	lds	r18, 0x0276
     54a:	30 91 77 02 	lds	r19, 0x0277
     54e:	82 17       	cp	r24, r18
     550:	93 07       	cpc	r25, r19
     552:	39 f0       	breq	.+14     	; 0x562 <update_reference_values+0x66>
			solenoid_shoot();
     554:	c2 d3       	rcall	.+1924   	; 0xcda <solenoid_shoot>
			last_shooter = 1;
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	90 93 77 02 	sts	0x0277, r25
     55e:	80 93 76 02 	sts	0x0276, r24
		}
	//Enable counter
	set_bit(TIMSK3, TOIE3);
     562:	e1 e7       	ldi	r30, 0x71	; 113
     564:	f0 e0       	ldi	r31, 0x00	; 0
     566:	80 81       	ld	r24, Z
     568:	81 60       	ori	r24, 0x01	; 1
     56a:	80 83       	st	Z, r24
     56c:	10 c0       	rjmp	.+32     	; 0x58e <update_reference_values+0x92>
	}else{
		Message error_msg = {ERROR_ID, 1, {0}};
     56e:	ce 01       	movw	r24, r28
     570:	0d 96       	adiw	r24, 0x0d	; 13
     572:	2c e0       	ldi	r18, 0x0C	; 12
     574:	fc 01       	movw	r30, r24
     576:	11 92       	st	Z+, r1
     578:	2a 95       	dec	r18
     57a:	e9 f7       	brne	.-6      	; 0x576 <update_reference_values+0x7a>
     57c:	24 e0       	ldi	r18, 0x04	; 4
     57e:	30 e0       	ldi	r19, 0x00	; 0
     580:	3e 87       	std	Y+14, r19	; 0x0e
     582:	2d 87       	std	Y+13, r18	; 0x0d
     584:	21 e0       	ldi	r18, 0x01	; 1
     586:	30 e0       	ldi	r19, 0x00	; 0
     588:	38 8b       	std	Y+16, r19	; 0x10
     58a:	2f 87       	std	Y+15, r18	; 0x0f
		CAN_send(&error_msg);
     58c:	73 de       	rcall	.-794    	; 0x274 <CAN_send>
		current_state == IDLE;
	}
}
     58e:	68 96       	adiw	r28, 0x18	; 24
     590:	0f b6       	in	r0, 0x3f	; 63
     592:	f8 94       	cli
     594:	de bf       	out	0x3e, r29	; 62
     596:	0f be       	out	0x3f, r0	; 63
     598:	cd bf       	out	0x3d, r28	; 61
     59a:	df 91       	pop	r29
     59c:	cf 91       	pop	r28
     59e:	08 95       	ret

000005a0 <update_input>:

void update_input(void){
     5a0:	cf 92       	push	r12
     5a2:	df 92       	push	r13
     5a4:	ef 92       	push	r14
     5a6:	ff 92       	push	r15
     5a8:	0f 93       	push	r16
     5aa:	1f 93       	push	r17
     5ac:	cf 93       	push	r28
     5ae:	df 93       	push	r29
	clr_bit(TIMSK3, TOIE3);
     5b0:	c1 e7       	ldi	r28, 0x71	; 113
     5b2:	d0 e0       	ldi	r29, 0x00	; 0
     5b4:	88 81       	ld	r24, Y
     5b6:	8e 7f       	andi	r24, 0xFE	; 254
     5b8:	88 83       	st	Y, r24
	motor_power(motor_PID(motor_controller, Kp, Ki, Kd));
     5ba:	c0 90 93 02 	lds	r12, 0x0293
     5be:	d0 90 94 02 	lds	r13, 0x0294
     5c2:	e0 90 95 02 	lds	r14, 0x0295
     5c6:	f0 90 96 02 	lds	r15, 0x0296
     5ca:	00 91 8d 02 	lds	r16, 0x028D
     5ce:	10 91 8e 02 	lds	r17, 0x028E
     5d2:	20 91 8f 02 	lds	r18, 0x028F
     5d6:	30 91 90 02 	lds	r19, 0x0290
     5da:	40 91 97 02 	lds	r20, 0x0297
     5de:	50 91 98 02 	lds	r21, 0x0298
     5e2:	60 91 99 02 	lds	r22, 0x0299
     5e6:	70 91 9a 02 	lds	r23, 0x029A
     5ea:	80 91 92 02 	lds	r24, 0x0292
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	4a d2       	rcall	.+1172   	; 0xa86 <motor_PID>
     5f2:	57 d1       	rcall	.+686    	; 0x8a2 <motor_power>
	servo_set_pos(servo_controller);
     5f4:	80 91 91 02 	lds	r24, 0x0291
     5f8:	3d d3       	rcall	.+1658   	; 0xc74 <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     5fa:	88 81       	ld	r24, Y
     5fc:	81 60       	ori	r24, 0x01	; 1
     5fe:	88 83       	st	Y, r24
	timer_flag = 0;
     600:	10 92 79 02 	sts	0x0279, r1
     604:	10 92 78 02 	sts	0x0278, r1
}
     608:	df 91       	pop	r29
     60a:	cf 91       	pop	r28
     60c:	1f 91       	pop	r17
     60e:	0f 91       	pop	r16
     610:	ff 90       	pop	r15
     612:	ef 90       	pop	r14
     614:	df 90       	pop	r13
     616:	cf 90       	pop	r12
     618:	08 95       	ret

0000061a <end_game>:

void end_game(void){
     61a:	cf 93       	push	r28
     61c:	df 93       	push	r29
     61e:	cd b7       	in	r28, 0x3d	; 61
     620:	de b7       	in	r29, 0x3e	; 62
     622:	2c 97       	sbiw	r28, 0x0c	; 12
     624:	0f b6       	in	r0, 0x3f	; 63
     626:	f8 94       	cli
     628:	de bf       	out	0x3e, r29	; 62
     62a:	0f be       	out	0x3f, r0	; 63
     62c:	cd bf       	out	0x3d, r28	; 61
	Message end_game_msg = {END_GAME_ID, 1, {0}};
     62e:	ce 01       	movw	r24, r28
     630:	01 96       	adiw	r24, 0x01	; 1
     632:	2c e0       	ldi	r18, 0x0C	; 12
     634:	fc 01       	movw	r30, r24
     636:	11 92       	st	Z+, r1
     638:	2a 95       	dec	r18
     63a:	e9 f7       	brne	.-6      	; 0x636 <end_game+0x1c>
     63c:	21 e0       	ldi	r18, 0x01	; 1
     63e:	30 e0       	ldi	r19, 0x00	; 0
     640:	3a 83       	std	Y+2, r19	; 0x02
     642:	29 83       	std	Y+1, r18	; 0x01
     644:	3c 83       	std	Y+4, r19	; 0x04
     646:	2b 83       	std	Y+3, r18	; 0x03
	CAN_send(&end_game_msg);
     648:	15 de       	rcall	.-982    	; 0x274 <CAN_send>
}
     64a:	2c 96       	adiw	r28, 0x0c	; 12
     64c:	0f b6       	in	r0, 0x3f	; 63
     64e:	f8 94       	cli
     650:	de bf       	out	0x3e, r29	; 62
     652:	0f be       	out	0x3f, r0	; 63
     654:	cd bf       	out	0x3d, r28	; 61
     656:	df 91       	pop	r29
     658:	cf 91       	pop	r28
     65a:	08 95       	ret

0000065c <USB_play_game>:

void USB_play_game(){		
	while(!IR_end_game() && current_state == USB){
     65c:	11 c0       	rjmp	.+34     	; 0x680 <USB_play_game+0x24>
		if(rx_int_flag){
     65e:	80 91 83 02 	lds	r24, 0x0283
     662:	81 11       	cpse	r24, r1
			update_reference_values();
     664:	4b df       	rcall	.-362    	; 0x4fc <update_reference_values>
		}if(timer_flag == 1){
     666:	80 91 78 02 	lds	r24, 0x0278
     66a:	90 91 79 02 	lds	r25, 0x0279
     66e:	01 97       	sbiw	r24, 0x01	; 1
     670:	09 f4       	brne	.+2      	; 0x674 <USB_play_game+0x18>
			update_input();
     672:	96 df       	rcall	.-212    	; 0x5a0 <update_input>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     674:	8f e3       	ldi	r24, 0x3F	; 63
     676:	9f e1       	ldi	r25, 0x1F	; 31
     678:	01 97       	sbiw	r24, 0x01	; 1
     67a:	f1 f7       	brne	.-4      	; 0x678 <USB_play_game+0x1c>
     67c:	00 c0       	rjmp	.+0      	; 0x67e <USB_play_game+0x22>
     67e:	00 00       	nop
	Message end_game_msg = {END_GAME_ID, 1, {0}};
	CAN_send(&end_game_msg);
}

void USB_play_game(){		
	while(!IR_end_game() && current_state == USB){
     680:	f7 d0       	rcall	.+494    	; 0x870 <IR_end_game>
     682:	89 2b       	or	r24, r25
     684:	21 f4       	brne	.+8      	; 0x68e <USB_play_game+0x32>
     686:	80 91 a2 02 	lds	r24, 0x02A2
     68a:	81 30       	cpi	r24, 0x01	; 1
     68c:	41 f3       	breq	.-48     	; 0x65e <USB_play_game+0x2>
		}if(timer_flag == 1){
			update_input();
		}
	_delay_ms(2);
	}
	end_game();
     68e:	c5 df       	rcall	.-118    	; 0x61a <end_game>
	current_state = IDLE;  //waiting for message about new game
     690:	10 92 a2 02 	sts	0x02A2, r1
     694:	08 95       	ret

00000696 <set_USB_mode>:
}

void set_USB_mode(difficulty mode){
	if(mode == EASY){
     696:	81 11       	cpse	r24, r1
     698:	25 c0       	rjmp	.+74     	; 0x6e4 <set_USB_mode+0x4e>
		Kp = 0.7;
     69a:	83 e3       	ldi	r24, 0x33	; 51
     69c:	93 e3       	ldi	r25, 0x33	; 51
     69e:	a3 e3       	ldi	r26, 0x33	; 51
     6a0:	bf e3       	ldi	r27, 0x3F	; 63
     6a2:	80 93 97 02 	sts	0x0297, r24
     6a6:	90 93 98 02 	sts	0x0298, r25
     6aa:	a0 93 99 02 	sts	0x0299, r26
     6ae:	b0 93 9a 02 	sts	0x029A, r27
		Kd = 0.07;
     6b2:	89 e2       	ldi	r24, 0x29	; 41
     6b4:	9c e5       	ldi	r25, 0x5C	; 92
     6b6:	af e8       	ldi	r26, 0x8F	; 143
     6b8:	bd e3       	ldi	r27, 0x3D	; 61
     6ba:	80 93 93 02 	sts	0x0293, r24
     6be:	90 93 94 02 	sts	0x0294, r25
     6c2:	a0 93 95 02 	sts	0x0295, r26
     6c6:	b0 93 96 02 	sts	0x0296, r27
		Ki = 0.5;
     6ca:	80 e0       	ldi	r24, 0x00	; 0
     6cc:	90 e0       	ldi	r25, 0x00	; 0
     6ce:	a0 e0       	ldi	r26, 0x00	; 0
     6d0:	bf e3       	ldi	r27, 0x3F	; 63
     6d2:	80 93 8d 02 	sts	0x028D, r24
     6d6:	90 93 8e 02 	sts	0x028E, r25
     6da:	a0 93 8f 02 	sts	0x028F, r26
     6de:	b0 93 90 02 	sts	0x0290, r27
     6e2:	08 95       	ret
	}else if(mode == MEDIUM){
     6e4:	81 30       	cpi	r24, 0x01	; 1
     6e6:	09 f5       	brne	.+66     	; 0x72a <set_USB_mode+0x94>
		Kp = 0.95;
     6e8:	83 e3       	ldi	r24, 0x33	; 51
     6ea:	93 e3       	ldi	r25, 0x33	; 51
     6ec:	a3 e7       	ldi	r26, 0x73	; 115
     6ee:	bf e3       	ldi	r27, 0x3F	; 63
     6f0:	80 93 97 02 	sts	0x0297, r24
     6f4:	90 93 98 02 	sts	0x0298, r25
     6f8:	a0 93 99 02 	sts	0x0299, r26
     6fc:	b0 93 9a 02 	sts	0x029A, r27
		Kd = 0.1;
     700:	8d ec       	ldi	r24, 0xCD	; 205
     702:	9c ec       	ldi	r25, 0xCC	; 204
     704:	ac ec       	ldi	r26, 0xCC	; 204
     706:	bd e3       	ldi	r27, 0x3D	; 61
     708:	80 93 93 02 	sts	0x0293, r24
     70c:	90 93 94 02 	sts	0x0294, r25
     710:	a0 93 95 02 	sts	0x0295, r26
     714:	b0 93 96 02 	sts	0x0296, r27
		Ki = 0.1;
     718:	80 93 8d 02 	sts	0x028D, r24
     71c:	90 93 8e 02 	sts	0x028E, r25
     720:	a0 93 8f 02 	sts	0x028F, r26
     724:	b0 93 90 02 	sts	0x0290, r27
     728:	08 95       	ret
	}else if(mode == HARD){
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	21 f5       	brne	.+72     	; 0x776 <set_USB_mode+0xe0>
		Kp = 1;
     72e:	80 e0       	ldi	r24, 0x00	; 0
     730:	90 e0       	ldi	r25, 0x00	; 0
     732:	a0 e8       	ldi	r26, 0x80	; 128
     734:	bf e3       	ldi	r27, 0x3F	; 63
     736:	80 93 97 02 	sts	0x0297, r24
     73a:	90 93 98 02 	sts	0x0298, r25
     73e:	a0 93 99 02 	sts	0x0299, r26
     742:	b0 93 9a 02 	sts	0x029A, r27
		Kd = 0.1;
     746:	8d ec       	ldi	r24, 0xCD	; 205
     748:	9c ec       	ldi	r25, 0xCC	; 204
     74a:	ac ec       	ldi	r26, 0xCC	; 204
     74c:	bd e3       	ldi	r27, 0x3D	; 61
     74e:	80 93 93 02 	sts	0x0293, r24
     752:	90 93 94 02 	sts	0x0294, r25
     756:	a0 93 95 02 	sts	0x0295, r26
     75a:	b0 93 96 02 	sts	0x0296, r27
		Ki = 0.01;
     75e:	8a e0       	ldi	r24, 0x0A	; 10
     760:	97 ed       	ldi	r25, 0xD7	; 215
     762:	a3 e2       	ldi	r26, 0x23	; 35
     764:	bc e3       	ldi	r27, 0x3C	; 60
     766:	80 93 8d 02 	sts	0x028D, r24
     76a:	90 93 8e 02 	sts	0x028E, r25
     76e:	a0 93 8f 02 	sts	0x028F, r26
     772:	b0 93 90 02 	sts	0x0290, r27
     776:	08 95       	ret

00000778 <set_PS2_mode>:
	}
}

void set_PS2_mode(difficulty mode){
	if(mode == EASY){
     778:	81 11       	cpse	r24, r1
     77a:	07 c0       	rjmp	.+14     	; 0x78a <set_PS2_mode+0x12>
		max_motor_value = SPEED_EASY;
     77c:	86 e9       	ldi	r24, 0x96	; 150
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	90 93 81 02 	sts	0x0281, r25
     784:	80 93 80 02 	sts	0x0280, r24
     788:	08 95       	ret
	}else if(mode == MEDIUM){
     78a:	81 30       	cpi	r24, 0x01	; 1
     78c:	39 f4       	brne	.+14     	; 0x79c <set_PS2_mode+0x24>
		max_motor_value = SPEED_MEDIUM;
     78e:	84 eb       	ldi	r24, 0xB4	; 180
     790:	90 e0       	ldi	r25, 0x00	; 0
     792:	90 93 81 02 	sts	0x0281, r25
     796:	80 93 80 02 	sts	0x0280, r24
     79a:	08 95       	ret
	}else if(mode == HARD){
     79c:	82 30       	cpi	r24, 0x02	; 2
     79e:	31 f4       	brne	.+12     	; 0x7ac <set_PS2_mode+0x34>
		max_motor_value = SPEED_HARD;
     7a0:	81 ee       	ldi	r24, 0xE1	; 225
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	90 93 81 02 	sts	0x0281, r25
     7a8:	80 93 80 02 	sts	0x0280, r24
     7ac:	08 95       	ret

000007ae <PS2_update_input>:
	}
}

void PS2_update_input(void){
     7ae:	cf 93       	push	r28
     7b0:	df 93       	push	r29
	
	clr_bit(TIMSK3, TOIE3);
     7b2:	c1 e7       	ldi	r28, 0x71	; 113
     7b4:	d0 e0       	ldi	r29, 0x00	; 0
     7b6:	88 81       	ld	r24, Y
     7b8:	8e 7f       	andi	r24, 0xFE	; 254
     7ba:	88 83       	st	Y, r24
	motor_velocity_control(motor_controller);
     7bc:	80 91 92 02 	lds	r24, 0x0292
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	03 d2       	rcall	.+1030   	; 0xbca <motor_velocity_control>
	servo_set_pos(servo_controller);
     7c4:	80 91 91 02 	lds	r24, 0x0291
     7c8:	55 d2       	rcall	.+1194   	; 0xc74 <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     7ca:	88 81       	ld	r24, Y
     7cc:	81 60       	ori	r24, 0x01	; 1
     7ce:	88 83       	st	Y, r24
	timer_flag = 0;
     7d0:	10 92 79 02 	sts	0x0279, r1
     7d4:	10 92 78 02 	sts	0x0278, r1
}
     7d8:	df 91       	pop	r29
     7da:	cf 91       	pop	r28
     7dc:	08 95       	ret

000007de <PS2_play_game>:

void PS2_play_game(){	
	
	while(!IR_end_game() && current_state == PS2){
     7de:	11 c0       	rjmp	.+34     	; 0x802 <PS2_play_game+0x24>
		if(rx_int_flag){
     7e0:	80 91 83 02 	lds	r24, 0x0283
     7e4:	81 11       	cpse	r24, r1
			update_reference_values();
     7e6:	8a de       	rcall	.-748    	; 0x4fc <update_reference_values>
			}if(timer_flag == 1){
     7e8:	80 91 78 02 	lds	r24, 0x0278
     7ec:	90 91 79 02 	lds	r25, 0x0279
     7f0:	01 97       	sbiw	r24, 0x01	; 1
     7f2:	09 f4       	brne	.+2      	; 0x7f6 <PS2_play_game+0x18>
			PS2_update_input();
     7f4:	dc df       	rcall	.-72     	; 0x7ae <PS2_update_input>
     7f6:	8f e3       	ldi	r24, 0x3F	; 63
     7f8:	9f e1       	ldi	r25, 0x1F	; 31
     7fa:	01 97       	sbiw	r24, 0x01	; 1
     7fc:	f1 f7       	brne	.-4      	; 0x7fa <PS2_play_game+0x1c>
     7fe:	00 c0       	rjmp	.+0      	; 0x800 <PS2_play_game+0x22>
     800:	00 00       	nop
	timer_flag = 0;
}

void PS2_play_game(){	
	
	while(!IR_end_game() && current_state == PS2){
     802:	36 d0       	rcall	.+108    	; 0x870 <IR_end_game>
     804:	89 2b       	or	r24, r25
     806:	21 f4       	brne	.+8      	; 0x810 <PS2_play_game+0x32>
     808:	80 91 a2 02 	lds	r24, 0x02A2
     80c:	82 30       	cpi	r24, 0x02	; 2
     80e:	41 f3       	breq	.-48     	; 0x7e0 <PS2_play_game+0x2>
			}if(timer_flag == 1){
			PS2_update_input();
		}
		_delay_ms(2);
	}	
	end_game();
     810:	04 df       	rcall	.-504    	; 0x61a <end_game>
	current_state = IDLE;  //waiting for message about new game
     812:	10 92 a2 02 	sts	0x02A2, r1
     816:	08 95       	ret

00000818 <__vector_35>:
}


ISR(TIMER3_OVF_vect){
     818:	1f 92       	push	r1
     81a:	0f 92       	push	r0
     81c:	0f b6       	in	r0, 0x3f	; 63
     81e:	0f 92       	push	r0
     820:	11 24       	eor	r1, r1
     822:	8f 93       	push	r24
     824:	9f 93       	push	r25
	timer_flag = 1;
     826:	81 e0       	ldi	r24, 0x01	; 1
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	90 93 79 02 	sts	0x0279, r25
     82e:	80 93 78 02 	sts	0x0278, r24

     832:	9f 91       	pop	r25
     834:	8f 91       	pop	r24
     836:	0f 90       	pop	r0
     838:	0f be       	out	0x3f, r0	; 63
     83a:	0f 90       	pop	r0
     83c:	1f 90       	pop	r1
     83e:	18 95       	reti

00000840 <IR_digital_filter>:
#include "ADC_driver.h"
#include <stdio.h>



int IR_digital_filter(void){
     840:	0f 93       	push	r16
     842:	1f 93       	push	r17
     844:	cf 93       	push	r28
     846:	df 93       	push	r29
     848:	c4 e0       	ldi	r28, 0x04	; 4
     84a:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     84c:	00 e0       	ldi	r16, 0x00	; 0
     84e:	10 e0       	ldi	r17, 0x00	; 0

	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     850:	12 de       	rcall	.-988    	; 0x476 <ADC_read>
     852:	08 0f       	add	r16, r24
     854:	19 1f       	adc	r17, r25
     856:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;

	for(int i = 0 ; i < 4 ; i++){
     858:	20 97       	sbiw	r28, 0x00	; 0
     85a:	d1 f7       	brne	.-12     	; 0x850 <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	return total_read_value/4;
}
     85c:	c8 01       	movw	r24, r16
     85e:	96 95       	lsr	r25
     860:	87 95       	ror	r24
     862:	96 95       	lsr	r25
     864:	87 95       	ror	r24
     866:	df 91       	pop	r29
     868:	cf 91       	pop	r28
     86a:	1f 91       	pop	r17
     86c:	0f 91       	pop	r16
     86e:	08 95       	ret

00000870 <IR_end_game>:

int IR_end_game(){
	if(IR_digital_filter() < 30){
     870:	e7 df       	rcall	.-50     	; 0x840 <IR_digital_filter>
     872:	21 e0       	ldi	r18, 0x01	; 1
     874:	30 e0       	ldi	r19, 0x00	; 0
     876:	4e 97       	sbiw	r24, 0x1e	; 30
     878:	14 f0       	brlt	.+4      	; 0x87e <IR_end_game+0xe>
     87a:	20 e0       	ldi	r18, 0x00	; 0
     87c:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     87e:	c9 01       	movw	r24, r18
     880:	08 95       	ret

00000882 <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     882:	80 91 9d 02 	lds	r24, 0x029D
     886:	81 30       	cpi	r24, 0x01	; 1
     888:	31 f4       	brne	.+12     	; 0x896 <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     88a:	e2 e0       	ldi	r30, 0x02	; 2
     88c:	f1 e0       	ldi	r31, 0x01	; 1
     88e:	80 81       	ld	r24, Z
     890:	8d 7f       	andi	r24, 0xFD	; 253
     892:	80 83       	st	Z, r24
     894:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     896:	e2 e0       	ldi	r30, 0x02	; 2
     898:	f1 e0       	ldi	r31, 0x01	; 1
     89a:	80 81       	ld	r24, Z
     89c:	82 60       	ori	r24, 0x02	; 2
     89e:	80 83       	st	Z, r24
     8a0:	08 95       	ret

000008a2 <motor_power>:
	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
	
}

void motor_power(int motor_input){
     8a2:	cf 93       	push	r28
     8a4:	c8 2f       	mov	r28, r24
	motor_set_dir();
     8a6:	ed df       	rcall	.-38     	; 0x882 <motor_set_dir>
	DAC_send_data(motor_input);
     8a8:	8c 2f       	mov	r24, r28
     8aa:	15 de       	rcall	.-982    	; 0x4d6 <DAC_send_data>
}
     8ac:	cf 91       	pop	r28
     8ae:	08 95       	ret

000008b0 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     8b0:	e2 e0       	ldi	r30, 0x02	; 2
     8b2:	f1 e0       	ldi	r31, 0x01	; 1
     8b4:	80 81       	ld	r24, Z
     8b6:	8f 7b       	andi	r24, 0xBF	; 191
     8b8:	80 83       	st	Z, r24
     8ba:	2f ef       	ldi	r18, 0xFF	; 255
     8bc:	8a e6       	ldi	r24, 0x6A	; 106
     8be:	93 e0       	ldi	r25, 0x03	; 3
     8c0:	21 50       	subi	r18, 0x01	; 1
     8c2:	80 40       	sbci	r24, 0x00	; 0
     8c4:	90 40       	sbci	r25, 0x00	; 0
     8c6:	e1 f7       	brne	.-8      	; 0x8c0 <motor_reset_encoder+0x10>
     8c8:	00 c0       	rjmp	.+0      	; 0x8ca <motor_reset_encoder+0x1a>
     8ca:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     8cc:	80 81       	ld	r24, Z
     8ce:	80 64       	ori	r24, 0x40	; 64
     8d0:	80 83       	st	Z, r24
     8d2:	08 95       	ret

000008d4 <motor_init>:
int max_motor_value = 0; 
int prev_error = 0; 


void motor_init(void){
	DAC_init();
     8d4:	fa dd       	rcall	.-1036   	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     8d6:	e1 e0       	ldi	r30, 0x01	; 1
     8d8:	f1 e0       	ldi	r31, 0x01	; 1
     8da:	80 81       	ld	r24, Z
     8dc:	80 61       	ori	r24, 0x10	; 16
     8de:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     8e0:	a2 e0       	ldi	r26, 0x02	; 2
     8e2:	b1 e0       	ldi	r27, 0x01	; 1
     8e4:	8c 91       	ld	r24, X
     8e6:	80 61       	ori	r24, 0x10	; 16
     8e8:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     8ea:	80 81       	ld	r24, Z
     8ec:	82 60       	ori	r24, 0x02	; 2
     8ee:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     8f0:	80 81       	ld	r24, Z
     8f2:	80 62       	ori	r24, 0x20	; 32
     8f4:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     8f6:	80 81       	ld	r24, Z
     8f8:	88 60       	ori	r24, 0x08	; 8
     8fa:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     8fc:	80 81       	ld	r24, Z
     8fe:	80 64       	ori	r24, 0x40	; 64
     900:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     902:	8c 91       	ld	r24, X
     904:	80 62       	ori	r24, 0x20	; 32
     906:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     908:	8c 91       	ld	r24, X
     90a:	80 64       	ori	r24, 0x40	; 64
     90c:	8c 93       	st	X, r24

	DDRK = 0x00;
     90e:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     912:	ce df       	rcall	.-100    	; 0x8b0 <motor_reset_encoder>
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     914:	e0 e9       	ldi	r30, 0x90	; 144
     916:	f0 e0       	ldi	r31, 0x00	; 0
     918:	80 81       	ld	r24, Z
     91a:	8d 7f       	andi	r24, 0xFD	; 253
     91c:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     91e:	80 81       	ld	r24, Z
     920:	8e 7f       	andi	r24, 0xFE	; 254
     922:	80 83       	st	Z, r24
	
	//Prescaler Fosc/6
	set_bit(TCCR3B, CS31);
     924:	e1 e9       	ldi	r30, 0x91	; 145
     926:	f0 e0       	ldi	r31, 0x00	; 0
     928:	80 81       	ld	r24, Z
     92a:	82 60       	ori	r24, 0x02	; 2
     92c:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     92e:	e1 e7       	ldi	r30, 0x71	; 113
     930:	f0 e0       	ldi	r31, 0x00	; 0
     932:	80 81       	ld	r24, Z
     934:	81 60       	ori	r24, 0x01	; 1
     936:	80 83       	st	Z, r24
     938:	08 95       	ret

0000093a <motor_read_encoder_unscaled>:
	set_bit(PORTH, PH6);
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     93a:	e2 e0       	ldi	r30, 0x02	; 2
     93c:	f1 e0       	ldi	r31, 0x01	; 1
     93e:	80 81       	ld	r24, Z
     940:	8f 7d       	andi	r24, 0xDF	; 223
     942:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     944:	80 81       	ld	r24, Z
     946:	87 7f       	andi	r24, 0xF7	; 247
     948:	80 83       	st	Z, r24
     94a:	2f ef       	ldi	r18, 0xFF	; 255
     94c:	39 ef       	ldi	r19, 0xF9	; 249
     94e:	40 e0       	ldi	r20, 0x00	; 0
     950:	21 50       	subi	r18, 0x01	; 1
     952:	30 40       	sbci	r19, 0x00	; 0
     954:	40 40       	sbci	r20, 0x00	; 0
     956:	e1 f7       	brne	.-8      	; 0x950 <motor_read_encoder_unscaled+0x16>
     958:	00 c0       	rjmp	.+0      	; 0x95a <motor_read_encoder_unscaled+0x20>
     95a:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     95c:	80 91 06 01 	lds	r24, 0x0106
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	98 2f       	mov	r25, r24
     964:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     966:	20 81       	ld	r18, Z
     968:	28 60       	ori	r18, 0x08	; 8
     96a:	20 83       	st	Z, r18
     96c:	2f ef       	ldi	r18, 0xFF	; 255
     96e:	39 ef       	ldi	r19, 0xF9	; 249
     970:	40 e0       	ldi	r20, 0x00	; 0
     972:	21 50       	subi	r18, 0x01	; 1
     974:	30 40       	sbci	r19, 0x00	; 0
     976:	40 40       	sbci	r20, 0x00	; 0
     978:	e1 f7       	brne	.-8      	; 0x972 <motor_read_encoder_unscaled+0x38>
     97a:	00 c0       	rjmp	.+0      	; 0x97c <motor_read_encoder_unscaled+0x42>
     97c:	00 00       	nop
	_delay_ms(20);
	data = PINK | data;
     97e:	20 91 06 01 	lds	r18, 0x0106
	set_bit(PORTH, PH5);		//!OE high
     982:	30 81       	ld	r19, Z
     984:	30 62       	ori	r19, 0x20	; 32
     986:	30 83       	st	Z, r19

	return data;
}
     988:	82 2b       	or	r24, r18
     98a:	08 95       	ret

0000098c <motor_read_encoder>:

int16_t motor_read_encoder(void){
     98c:	cf 92       	push	r12
     98e:	df 92       	push	r13
     990:	ef 92       	push	r14
     992:	ff 92       	push	r15
     994:	cf 93       	push	r28
     996:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     998:	d0 df       	rcall	.-96     	; 0x93a <motor_read_encoder_unscaled>
     99a:	ec 01       	movw	r28, r24
	return -((double)(255)/(0-right_pos))*data;
     99c:	60 91 9e 02 	lds	r22, 0x029E
     9a0:	70 91 9f 02 	lds	r23, 0x029F
     9a4:	71 95       	neg	r23
     9a6:	61 95       	neg	r22
     9a8:	71 09       	sbc	r23, r1
     9aa:	88 27       	eor	r24, r24
     9ac:	77 fd       	sbrc	r23, 7
     9ae:	80 95       	com	r24
     9b0:	98 2f       	mov	r25, r24
     9b2:	87 d4       	rcall	.+2318   	; 0x12c2 <__floatsisf>
     9b4:	9b 01       	movw	r18, r22
     9b6:	ac 01       	movw	r20, r24
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	8f e7       	ldi	r24, 0x7F	; 127
     9be:	93 e4       	ldi	r25, 0x43	; 67
     9c0:	e5 d3       	rcall	.+1994   	; 0x118c <__divsf3>
     9c2:	6b 01       	movw	r12, r22
     9c4:	7c 01       	movw	r14, r24
     9c6:	f7 fa       	bst	r15, 7
     9c8:	f0 94       	com	r15
     9ca:	f7 f8       	bld	r15, 7
     9cc:	f0 94       	com	r15
     9ce:	be 01       	movw	r22, r28
     9d0:	88 27       	eor	r24, r24
     9d2:	77 fd       	sbrc	r23, 7
     9d4:	80 95       	com	r24
     9d6:	98 2f       	mov	r25, r24
     9d8:	74 d4       	rcall	.+2280   	; 0x12c2 <__floatsisf>
     9da:	9b 01       	movw	r18, r22
     9dc:	ac 01       	movw	r20, r24
     9de:	c7 01       	movw	r24, r14
     9e0:	b6 01       	movw	r22, r12
     9e2:	23 d5       	rcall	.+2630   	; 0x142a <__mulsf3>
     9e4:	3b d4       	rcall	.+2166   	; 0x125c <__fixsfsi>
}
     9e6:	cb 01       	movw	r24, r22
     9e8:	df 91       	pop	r29
     9ea:	cf 91       	pop	r28
     9ec:	ff 90       	pop	r15
     9ee:	ef 90       	pop	r14
     9f0:	df 90       	pop	r13
     9f2:	cf 90       	pop	r12
     9f4:	08 95       	ret

000009f6 <motor_calibration>:

void motor_calibration(void){
	dir = LEFT;
     9f6:	81 e0       	ldi	r24, 0x01	; 1
     9f8:	80 93 9d 02 	sts	0x029D, r24
	motor_power(150);
     9fc:	86 e9       	ldi	r24, 0x96	; 150
     9fe:	90 e0       	ldi	r25, 0x00	; 0
     a00:	50 df       	rcall	.-352    	; 0x8a2 <motor_power>
     a02:	2f ef       	ldi	r18, 0xFF	; 255
     a04:	8d e2       	ldi	r24, 0x2D	; 45
     a06:	92 e2       	ldi	r25, 0x22	; 34
     a08:	21 50       	subi	r18, 0x01	; 1
     a0a:	80 40       	sbci	r24, 0x00	; 0
     a0c:	90 40       	sbci	r25, 0x00	; 0
     a0e:	e1 f7       	brne	.-8      	; 0xa08 <motor_calibration+0x12>
     a10:	00 c0       	rjmp	.+0      	; 0xa12 <motor_calibration+0x1c>
     a12:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     a14:	4d df       	rcall	.-358    	; 0x8b0 <motor_reset_encoder>
	
	dir = RIGHT;
     a16:	10 92 9d 02 	sts	0x029D, r1
	motor_power(150);
     a1a:	86 e9       	ldi	r24, 0x96	; 150
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	41 df       	rcall	.-382    	; 0x8a2 <motor_power>
     a20:	2f ef       	ldi	r18, 0xFF	; 255
     a22:	8d e2       	ldi	r24, 0x2D	; 45
     a24:	92 e2       	ldi	r25, 0x22	; 34
     a26:	21 50       	subi	r18, 0x01	; 1
     a28:	80 40       	sbci	r24, 0x00	; 0
     a2a:	90 40       	sbci	r25, 0x00	; 0
     a2c:	e1 f7       	brne	.-8      	; 0xa26 <motor_calibration+0x30>
     a2e:	00 c0       	rjmp	.+0      	; 0xa30 <motor_calibration+0x3a>
     a30:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     a32:	83 df       	rcall	.-250    	; 0x93a <motor_read_encoder_unscaled>
     a34:	90 93 9f 02 	sts	0x029F, r25
     a38:	80 93 9e 02 	sts	0x029E, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     a3c:	7e df       	rcall	.-260    	; 0x93a <motor_read_encoder_unscaled>
     a3e:	9f 93       	push	r25
     a40:	8f 93       	push	r24
     a42:	8d e5       	ldi	r24, 0x5D	; 93
     a44:	92 e0       	ldi	r25, 0x02	; 2
     a46:	9f 93       	push	r25
     a48:	8f 93       	push	r24
     a4a:	a2 d5       	rcall	.+2884   	; 0x1590 <printf>
	motor_power(STOP);
     a4c:	80 e0       	ldi	r24, 0x00	; 0
     a4e:	90 e0       	ldi	r25, 0x00	; 0
     a50:	28 df       	rcall	.-432    	; 0x8a2 <motor_power>
	
	dir = LEFT;
     a52:	81 e0       	ldi	r24, 0x01	; 1
     a54:	80 93 9d 02 	sts	0x029D, r24
	motor_power(150);
     a58:	86 e9       	ldi	r24, 0x96	; 150
     a5a:	90 e0       	ldi	r25, 0x00	; 0
     a5c:	22 df       	rcall	.-444    	; 0x8a2 <motor_power>
	left_pos = motor_read_encoder_unscaled();
     a5e:	6d df       	rcall	.-294    	; 0x93a <motor_read_encoder_unscaled>
     a60:	90 93 9c 02 	sts	0x029C, r25
     a64:	80 93 9b 02 	sts	0x029B, r24
     a68:	2f ef       	ldi	r18, 0xFF	; 255
     a6a:	87 e9       	ldi	r24, 0x97	; 151
     a6c:	9a e3       	ldi	r25, 0x3A	; 58
     a6e:	21 50       	subi	r18, 0x01	; 1
     a70:	80 40       	sbci	r24, 0x00	; 0
     a72:	90 40       	sbci	r25, 0x00	; 0
     a74:	e1 f7       	brne	.-8      	; 0xa6e <motor_calibration+0x78>
     a76:	00 c0       	rjmp	.+0      	; 0xa78 <motor_calibration+0x82>
     a78:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     a7a:	1a df       	rcall	.-460    	; 0x8b0 <motor_reset_encoder>
     a7c:	0f 90       	pop	r0
     a7e:	0f 90       	pop	r0
     a80:	0f 90       	pop	r0
     a82:	0f 90       	pop	r0
     a84:	08 95       	ret

00000a86 <motor_PID>:
}


int motor_PID(int slider_value, float Kp, float Ki, float Kd){
     a86:	4f 92       	push	r4
     a88:	5f 92       	push	r5
     a8a:	6f 92       	push	r6
     a8c:	7f 92       	push	r7
     a8e:	8f 92       	push	r8
     a90:	9f 92       	push	r9
     a92:	af 92       	push	r10
     a94:	bf 92       	push	r11
     a96:	cf 92       	push	r12
     a98:	df 92       	push	r13
     a9a:	ef 92       	push	r14
     a9c:	ff 92       	push	r15
     a9e:	0f 93       	push	r16
     aa0:	1f 93       	push	r17
     aa2:	cf 93       	push	r28
     aa4:	df 93       	push	r29
     aa6:	ec 01       	movw	r28, r24
     aa8:	4a 01       	movw	r8, r20
     aaa:	5b 01       	movw	r10, r22
     aac:	28 01       	movw	r4, r16
     aae:	39 01       	movw	r6, r18
	
	static float integral = 0; 
	int data = motor_read_encoder();
     ab0:	6d df       	rcall	.-294    	; 0x98c <motor_read_encoder>
	int error = slider_value - data; 
     ab2:	c8 1b       	sub	r28, r24
     ab4:	d9 0b       	sbc	r29, r25
	if (error > 0){
     ab6:	1c 16       	cp	r1, r28
     ab8:	1d 06       	cpc	r1, r29
     aba:	1c f4       	brge	.+6      	; 0xac2 <motor_PID+0x3c>
		dir = RIGHT;
     abc:	10 92 9d 02 	sts	0x029D, r1
     ac0:	03 c0       	rjmp	.+6      	; 0xac8 <motor_PID+0x42>
	} 
	else{
		dir = LEFT; 
     ac2:	81 e0       	ldi	r24, 0x01	; 1
     ac4:	80 93 9d 02 	sts	0x029D, r24
	}
	//in case of error too small, stop integration
	if(abs(error) > epsilon){
     ac8:	8e 01       	movw	r16, r28
     aca:	dd 23       	and	r29, r29
     acc:	24 f4       	brge	.+8      	; 0xad6 <motor_PID+0x50>
     ace:	00 27       	eor	r16, r16
     ad0:	11 27       	eor	r17, r17
     ad2:	0c 1b       	sub	r16, r28
     ad4:	1d 0b       	sbc	r17, r29
     ad6:	02 30       	cpi	r16, 0x02	; 2
     ad8:	11 05       	cpc	r17, r1
     ada:	f4 f0       	brlt	.+60     	; 0xb18 <motor_PID+0x92>
		integral = integral + error*dt;
     adc:	be 01       	movw	r22, r28
     ade:	88 27       	eor	r24, r24
     ae0:	77 fd       	sbrc	r23, 7
     ae2:	80 95       	com	r24
     ae4:	98 2f       	mov	r25, r24
     ae6:	ed d3       	rcall	.+2010   	; 0x12c2 <__floatsisf>
     ae8:	2f e6       	ldi	r18, 0x6F	; 111
     aea:	32 e1       	ldi	r19, 0x12	; 18
     aec:	43 e0       	ldi	r20, 0x03	; 3
     aee:	5d e3       	ldi	r21, 0x3D	; 61
     af0:	9c d4       	rcall	.+2360   	; 0x142a <__mulsf3>
     af2:	9b 01       	movw	r18, r22
     af4:	ac 01       	movw	r20, r24
     af6:	60 91 7a 02 	lds	r22, 0x027A
     afa:	70 91 7b 02 	lds	r23, 0x027B
     afe:	80 91 7c 02 	lds	r24, 0x027C
     b02:	90 91 7d 02 	lds	r25, 0x027D
     b06:	da d2       	rcall	.+1460   	; 0x10bc <__addsf3>
     b08:	60 93 7a 02 	sts	0x027A, r22
     b0c:	70 93 7b 02 	sts	0x027B, r23
     b10:	80 93 7c 02 	sts	0x027C, r24
     b14:	90 93 7d 02 	sts	0x027D, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     b18:	b8 01       	movw	r22, r16
     b1a:	88 27       	eor	r24, r24
     b1c:	77 fd       	sbrc	r23, 7
     b1e:	80 95       	com	r24
     b20:	98 2f       	mov	r25, r24
     b22:	cf d3       	rcall	.+1950   	; 0x12c2 <__floatsisf>
     b24:	a5 01       	movw	r20, r10
     b26:	94 01       	movw	r18, r8
     b28:	80 d4       	rcall	.+2304   	; 0x142a <__mulsf3>
     b2a:	4b 01       	movw	r8, r22
     b2c:	5c 01       	movw	r10, r24
     b2e:	20 91 7a 02 	lds	r18, 0x027A
     b32:	30 91 7b 02 	lds	r19, 0x027B
     b36:	40 91 7c 02 	lds	r20, 0x027C
     b3a:	50 91 7d 02 	lds	r21, 0x027D
     b3e:	c3 01       	movw	r24, r6
     b40:	b2 01       	movw	r22, r4
     b42:	73 d4       	rcall	.+2278   	; 0x142a <__mulsf3>
     b44:	9b 01       	movw	r18, r22
     b46:	ac 01       	movw	r20, r24
     b48:	c5 01       	movw	r24, r10
     b4a:	b4 01       	movw	r22, r8
     b4c:	b7 d2       	rcall	.+1390   	; 0x10bc <__addsf3>
     b4e:	4b 01       	movw	r8, r22
     b50:	5c 01       	movw	r10, r24
	}
	//in case of error too small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     b52:	80 91 7e 02 	lds	r24, 0x027E
     b56:	90 91 7f 02 	lds	r25, 0x027F
     b5a:	be 01       	movw	r22, r28
     b5c:	68 1b       	sub	r22, r24
     b5e:	79 0b       	sbc	r23, r25
     b60:	88 27       	eor	r24, r24
     b62:	77 fd       	sbrc	r23, 7
     b64:	80 95       	com	r24
     b66:	98 2f       	mov	r25, r24
     b68:	ac d3       	rcall	.+1880   	; 0x12c2 <__floatsisf>
     b6a:	2f e6       	ldi	r18, 0x6F	; 111
     b6c:	32 e1       	ldi	r19, 0x12	; 18
     b6e:	43 e0       	ldi	r20, 0x03	; 3
     b70:	5d e3       	ldi	r21, 0x3D	; 61
     b72:	0c d3       	rcall	.+1560   	; 0x118c <__divsf3>
     b74:	9b 01       	movw	r18, r22
     b76:	ac 01       	movw	r20, r24
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     b78:	c7 01       	movw	r24, r14
     b7a:	b6 01       	movw	r22, r12
     b7c:	56 d4       	rcall	.+2220   	; 0x142a <__mulsf3>
     b7e:	9b 01       	movw	r18, r22
     b80:	ac 01       	movw	r20, r24
     b82:	c5 01       	movw	r24, r10
     b84:	b4 01       	movw	r22, r8
     b86:	9a d2       	rcall	.+1332   	; 0x10bc <__addsf3>
     b88:	69 d3       	rcall	.+1746   	; 0x125c <__fixsfsi>
     b8a:	77 23       	and	r23, r23
     b8c:	14 f4       	brge	.+4      	; 0xb92 <motor_PID+0x10c>
     b8e:	60 e0       	ldi	r22, 0x00	; 0
     b90:	70 e0       	ldi	r23, 0x00	; 0
	} 
	else if (output < MIN){
		output = MIN;
	} 
	
	prev_error = error;
     b92:	d0 93 7f 02 	sts	0x027F, r29
     b96:	c0 93 7e 02 	sts	0x027E, r28
     b9a:	cb 01       	movw	r24, r22
     b9c:	6f 3f       	cpi	r22, 0xFF	; 255
     b9e:	71 05       	cpc	r23, r1
     ba0:	19 f0       	breq	.+6      	; 0xba8 <motor_PID+0x122>
     ba2:	14 f0       	brlt	.+4      	; 0xba8 <motor_PID+0x122>
     ba4:	8f ef       	ldi	r24, 0xFF	; 255
     ba6:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     ba8:	df 91       	pop	r29
     baa:	cf 91       	pop	r28
     bac:	1f 91       	pop	r17
     bae:	0f 91       	pop	r16
     bb0:	ff 90       	pop	r15
     bb2:	ef 90       	pop	r14
     bb4:	df 90       	pop	r13
     bb6:	cf 90       	pop	r12
     bb8:	bf 90       	pop	r11
     bba:	af 90       	pop	r10
     bbc:	9f 90       	pop	r9
     bbe:	8f 90       	pop	r8
     bc0:	7f 90       	pop	r7
     bc2:	6f 90       	pop	r6
     bc4:	5f 90       	pop	r5
     bc6:	4f 90       	pop	r4
     bc8:	08 95       	ret

00000bca <motor_velocity_control>:

void motor_velocity_control(int control_value){
     bca:	cf 93       	push	r28
     bcc:	df 93       	push	r29
     bce:	ec 01       	movw	r28, r24
	//When playing with ps2
	
	if (control_value < 160){
     bd0:	80 3a       	cpi	r24, 0xA0	; 160
     bd2:	91 05       	cpc	r25, r1
     bd4:	24 f4       	brge	.+8      	; 0xbde <motor_velocity_control+0x14>
		dir = LEFT;
     bd6:	81 e0       	ldi	r24, 0x01	; 1
     bd8:	80 93 9d 02 	sts	0x029D, r24
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <motor_velocity_control+0x1e>
	}else if (control_value > 90){
     bde:	8b 35       	cpi	r24, 0x5B	; 91
     be0:	91 05       	cpc	r25, r1
     be2:	14 f0       	brlt	.+4      	; 0xbe8 <motor_velocity_control+0x1e>
		dir = RIGHT;
     be4:	10 92 9d 02 	sts	0x029D, r1
	}
	int input;
	motor_set_dir();
     be8:	4c de       	rcall	.-872    	; 0x882 <motor_set_dir>
	if(control_value > 160){
     bea:	c1 3a       	cpi	r28, 0xA1	; 161
     bec:	d1 05       	cpc	r29, r1
     bee:	8c f0       	brlt	.+34     	; 0xc12 <motor_velocity_control+0x48>
		input = (int)(control_value-135)*2.125;
     bf0:	be 01       	movw	r22, r28
     bf2:	67 58       	subi	r22, 0x87	; 135
     bf4:	71 09       	sbc	r23, r1
     bf6:	88 27       	eor	r24, r24
     bf8:	77 fd       	sbrc	r23, 7
     bfa:	80 95       	com	r24
     bfc:	98 2f       	mov	r25, r24
     bfe:	61 d3       	rcall	.+1730   	; 0x12c2 <__floatsisf>
     c00:	20 e0       	ldi	r18, 0x00	; 0
     c02:	30 e0       	ldi	r19, 0x00	; 0
     c04:	48 e0       	ldi	r20, 0x08	; 8
     c06:	50 e4       	ldi	r21, 0x40	; 64
     c08:	10 d4       	rcall	.+2080   	; 0x142a <__mulsf3>
     c0a:	28 d3       	rcall	.+1616   	; 0x125c <__fixsfsi>
     c0c:	56 2f       	mov	r21, r22
     c0e:	47 2f       	mov	r20, r23
     c10:	1c c0       	rjmp	.+56     	; 0xc4a <motor_velocity_control+0x80>
	}
	else if(control_value < 90){
     c12:	ca 35       	cpi	r28, 0x5A	; 90
     c14:	d1 05       	cpc	r29, r1
     c16:	bc f4       	brge	.+46     	; 0xc46 <motor_velocity_control+0x7c>
		input = (int)(130-control_value)*(double)255/130;
     c18:	62 e8       	ldi	r22, 0x82	; 130
     c1a:	70 e0       	ldi	r23, 0x00	; 0
     c1c:	6c 1b       	sub	r22, r28
     c1e:	7d 0b       	sbc	r23, r29
     c20:	88 27       	eor	r24, r24
     c22:	77 fd       	sbrc	r23, 7
     c24:	80 95       	com	r24
     c26:	98 2f       	mov	r25, r24
     c28:	4c d3       	rcall	.+1688   	; 0x12c2 <__floatsisf>
     c2a:	20 e0       	ldi	r18, 0x00	; 0
     c2c:	30 e0       	ldi	r19, 0x00	; 0
     c2e:	4f e7       	ldi	r20, 0x7F	; 127
     c30:	53 e4       	ldi	r21, 0x43	; 67
     c32:	fb d3       	rcall	.+2038   	; 0x142a <__mulsf3>
     c34:	20 e0       	ldi	r18, 0x00	; 0
     c36:	30 e0       	ldi	r19, 0x00	; 0
     c38:	42 e0       	ldi	r20, 0x02	; 2
     c3a:	53 e4       	ldi	r21, 0x43	; 67
     c3c:	a7 d2       	rcall	.+1358   	; 0x118c <__divsf3>
     c3e:	0e d3       	rcall	.+1564   	; 0x125c <__fixsfsi>
     c40:	56 2f       	mov	r21, r22
     c42:	47 2f       	mov	r20, r23
     c44:	02 c0       	rjmp	.+4      	; 0xc4a <motor_velocity_control+0x80>
	}
	else{
		input = 0;
     c46:	50 e0       	ldi	r21, 0x00	; 0
     c48:	40 e0       	ldi	r20, 0x00	; 0
	}
	if(input > max_motor_value){
     c4a:	20 91 80 02 	lds	r18, 0x0280
     c4e:	30 91 81 02 	lds	r19, 0x0281
     c52:	85 2f       	mov	r24, r21
     c54:	94 2f       	mov	r25, r20
     c56:	28 17       	cp	r18, r24
     c58:	39 07       	cpc	r19, r25
     c5a:	0c f4       	brge	.+2      	; 0xc5e <motor_velocity_control+0x94>
     c5c:	c9 01       	movw	r24, r18
		input = max_motor_value;
	}
	DAC_send_data(input);
     c5e:	3b dc       	rcall	.-1930   	; 0x4d6 <DAC_send_data>
	
}
     c60:	df 91       	pop	r29
     c62:	cf 91       	pop	r28
     c64:	08 95       	ret

00000c66 <servo_init>:
#include "SERVO_driver.h"
#include "UART_driver.h"


void servo_init(void){
	pwm_init();
     c66:	1f d1       	rcall	.+574    	; 0xea6 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     c68:	66 ea       	ldi	r22, 0xA6	; 166
     c6a:	7b e9       	ldi	r23, 0x9B	; 155
     c6c:	84 ec       	ldi	r24, 0xC4	; 196
     c6e:	9a e3       	ldi	r25, 0x3A	; 58
     c70:	41 c1       	rjmp	.+642    	; 0xef4 <pwm_set_pulse_width>
     c72:	08 95       	ret

00000c74 <servo_set_pos>:
}

void servo_set_pos(uint8_t dir){
	if(dir > 135){					
     c74:	88 38       	cpi	r24, 0x88	; 136
     c76:	a8 f0       	brcs	.+42     	; 0xca2 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     c78:	68 2f       	mov	r22, r24
     c7a:	70 e0       	ldi	r23, 0x00	; 0
     c7c:	64 58       	subi	r22, 0x84	; 132
     c7e:	71 09       	sbc	r23, r1
     c80:	88 27       	eor	r24, r24
     c82:	77 fd       	sbrc	r23, 7
     c84:	80 95       	com	r24
     c86:	98 2f       	mov	r25, r24
     c88:	1c d3       	rcall	.+1592   	; 0x12c2 <__floatsisf>
     c8a:	2d eb       	ldi	r18, 0xBD	; 189
     c8c:	37 e3       	ldi	r19, 0x37	; 55
     c8e:	46 e8       	ldi	r20, 0x86	; 134
     c90:	56 e3       	ldi	r21, 0x36	; 54
     c92:	cb d3       	rcall	.+1942   	; 0x142a <__mulsf3>
     c94:	26 ea       	ldi	r18, 0xA6	; 166
     c96:	3b e9       	ldi	r19, 0x9B	; 155
     c98:	44 ec       	ldi	r20, 0xC4	; 196
     c9a:	5a e3       	ldi	r21, 0x3A	; 58
     c9c:	0f d2       	rcall	.+1054   	; 0x10bc <__addsf3>
     c9e:	2a c1       	rjmp	.+596    	; 0xef4 <pwm_set_pulse_width>
     ca0:	08 95       	ret
	}
	else if (dir < 130){
     ca2:	82 38       	cpi	r24, 0x82	; 130
     ca4:	88 f4       	brcc	.+34     	; 0xcc8 <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     ca6:	68 2f       	mov	r22, r24
     ca8:	70 e0       	ldi	r23, 0x00	; 0
     caa:	80 e0       	ldi	r24, 0x00	; 0
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	09 d3       	rcall	.+1554   	; 0x12c2 <__floatsisf>
     cb0:	2d eb       	ldi	r18, 0xBD	; 189
     cb2:	37 e3       	ldi	r19, 0x37	; 55
     cb4:	46 e8       	ldi	r20, 0x86	; 134
     cb6:	56 e3       	ldi	r21, 0x36	; 54
     cb8:	b8 d3       	rcall	.+1904   	; 0x142a <__mulsf3>
     cba:	2a ef       	ldi	r18, 0xFA	; 250
     cbc:	3d ee       	ldi	r19, 0xED	; 237
     cbe:	4b e6       	ldi	r20, 0x6B	; 107
     cc0:	5a e3       	ldi	r21, 0x3A	; 58
     cc2:	fc d1       	rcall	.+1016   	; 0x10bc <__addsf3>
     cc4:	17 c1       	rjmp	.+558    	; 0xef4 <pwm_set_pulse_width>
     cc6:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     cc8:	66 ea       	ldi	r22, 0xA6	; 166
     cca:	7b e9       	ldi	r23, 0x9B	; 155
     ccc:	84 ec       	ldi	r24, 0xC4	; 196
     cce:	9a e3       	ldi	r25, 0x3A	; 58
     cd0:	11 c1       	rjmp	.+546    	; 0xef4 <pwm_set_pulse_width>
     cd2:	08 95       	ret

00000cd4 <solenoid_init>:

#define F_CPU 16000000


void solenoid_init(void){
	set_bit(DDRF, PF2);
     cd4:	82 9a       	sbi	0x10, 2	; 16
	set_bit(PORTF, PF2);
     cd6:	8a 9a       	sbi	0x11, 2	; 17
     cd8:	08 95       	ret

00000cda <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF2);
     cda:	8a 98       	cbi	0x11, 2	; 17
     cdc:	87 ea       	ldi	r24, 0xA7	; 167
     cde:	91 e6       	ldi	r25, 0x61	; 97
     ce0:	01 97       	sbiw	r24, 0x01	; 1
     ce2:	f1 f7       	brne	.-4      	; 0xce0 <solenoid_shoot+0x6>
     ce4:	00 c0       	rjmp	.+0      	; 0xce6 <solenoid_shoot+0xc>
     ce6:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF2);
     ce8:	8a 9a       	sbi	0x11, 2	; 17
     cea:	08 95       	ret

00000cec <UART_transmit>:
	return 0; 
}

int UART_transmit(unsigned char data, FILE *stream){
	//Wait for empty transmit buffer
	while(!( UCSR0A & (1<<UDRE0)) );
     cec:	e0 ec       	ldi	r30, 0xC0	; 192
     cee:	f0 e0       	ldi	r31, 0x00	; 0
     cf0:	90 81       	ld	r25, Z
     cf2:	95 ff       	sbrs	r25, 5
     cf4:	fd cf       	rjmp	.-6      	; 0xcf0 <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
	UDR0 = data;
     cf6:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     cfa:	80 e0       	ldi	r24, 0x00	; 0
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	08 95       	ret

00000d00 <UART_receive>:

unsigned char UART_receive(){
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     d00:	e0 ec       	ldi	r30, 0xC0	; 192
     d02:	f0 e0       	ldi	r31, 0x00	; 0
     d04:	80 81       	ld	r24, Z
     d06:	88 23       	and	r24, r24
     d08:	ec f7       	brge	.-6      	; 0xd04 <UART_receive+0x4>
 
	//Get and return received data from buffer
	return UDR0;
     d0a:	80 91 c6 00 	lds	r24, 0x00C6
}
     d0e:	08 95       	ret

00000d10 <UART_init>:

FILE *uart; 

int UART_init(unsigned int ubrr){
	//Set baud rate
	UBRR0L = ubrr;
     d10:	80 93 c4 00 	sts	0x00C4, r24

	//Enable receiver and transmitter
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     d14:	88 e1       	ldi	r24, 0x18	; 24
     d16:	80 93 c1 00 	sts	0x00C1, r24
	uart = fdevopen(&UART_transmit, &UART_receive);
     d1a:	60 e8       	ldi	r22, 0x80	; 128
     d1c:	76 e0       	ldi	r23, 0x06	; 6
     d1e:	86 e7       	ldi	r24, 0x76	; 118
     d20:	96 e0       	ldi	r25, 0x06	; 6
     d22:	ec d3       	rcall	.+2008   	; 0x14fc <fdevopen>
     d24:	90 93 a1 02 	sts	0x02A1, r25
     d28:	80 93 a0 02 	sts	0x02A0, r24
	
	return 0; 
}
     d2c:	80 e0       	ldi	r24, 0x00	; 0
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	08 95       	ret

00000d32 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		
	SPI_deactivate_SS();	
	return status;
}
     d32:	a0 d0       	rcall	.+320    	; 0xe74 <SPI_activate_SS>
     d34:	80 ec       	ldi	r24, 0xC0	; 192
     d36:	98 d0       	rcall	.+304    	; 0xe68 <SPI_read_write>
     d38:	9f c0       	rjmp	.+318    	; 0xe78 <SPI_deactivate_SS>
     d3a:	08 95       	ret

00000d3c <MCP2515_read>:
     d3c:	cf 93       	push	r28
     d3e:	c8 2f       	mov	r28, r24
     d40:	99 d0       	rcall	.+306    	; 0xe74 <SPI_activate_SS>
     d42:	83 e0       	ldi	r24, 0x03	; 3
     d44:	91 d0       	rcall	.+290    	; 0xe68 <SPI_read_write>
     d46:	8c 2f       	mov	r24, r28
     d48:	8f d0       	rcall	.+286    	; 0xe68 <SPI_read_write>
     d4a:	80 e0       	ldi	r24, 0x00	; 0
     d4c:	8d d0       	rcall	.+282    	; 0xe68 <SPI_read_write>
     d4e:	c8 2f       	mov	r28, r24
     d50:	93 d0       	rcall	.+294    	; 0xe78 <SPI_deactivate_SS>
     d52:	8c 2f       	mov	r24, r28
     d54:	cf 91       	pop	r28
     d56:	08 95       	ret

00000d58 <MCP2515_write>:
     d58:	cf 93       	push	r28
     d5a:	df 93       	push	r29
     d5c:	d8 2f       	mov	r29, r24
     d5e:	c6 2f       	mov	r28, r22
     d60:	89 d0       	rcall	.+274    	; 0xe74 <SPI_activate_SS>
     d62:	82 e0       	ldi	r24, 0x02	; 2
     d64:	81 d0       	rcall	.+258    	; 0xe68 <SPI_read_write>
     d66:	8d 2f       	mov	r24, r29
     d68:	7f d0       	rcall	.+254    	; 0xe68 <SPI_read_write>
     d6a:	8c 2f       	mov	r24, r28
     d6c:	7d d0       	rcall	.+250    	; 0xe68 <SPI_read_write>
     d6e:	84 d0       	rcall	.+264    	; 0xe78 <SPI_deactivate_SS>
     d70:	df 91       	pop	r29
     d72:	cf 91       	pop	r28
     d74:	08 95       	ret

00000d76 <MCP2515_request_to_send>:
     d76:	cf 93       	push	r28
     d78:	c8 2f       	mov	r28, r24
     d7a:	7c d0       	rcall	.+248    	; 0xe74 <SPI_activate_SS>
     d7c:	c8 30       	cpi	r28, 0x08	; 8
     d7e:	20 f4       	brcc	.+8      	; 0xd88 <MCP2515_request_to_send+0x12>
     d80:	8c 2f       	mov	r24, r28
     d82:	80 68       	ori	r24, 0x80	; 128
     d84:	71 d0       	rcall	.+226    	; 0xe68 <SPI_read_write>
     d86:	02 c0       	rjmp	.+4      	; 0xd8c <MCP2515_request_to_send+0x16>
     d88:	80 e8       	ldi	r24, 0x80	; 128
     d8a:	6e d0       	rcall	.+220    	; 0xe68 <SPI_read_write>
     d8c:	75 d0       	rcall	.+234    	; 0xe78 <SPI_deactivate_SS>
     d8e:	cf 91       	pop	r28
     d90:	08 95       	ret

00000d92 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     d92:	1f 93       	push	r17
     d94:	cf 93       	push	r28
     d96:	df 93       	push	r29
     d98:	18 2f       	mov	r17, r24
     d9a:	d6 2f       	mov	r29, r22
     d9c:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     d9e:	6a d0       	rcall	.+212    	; 0xe74 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     da0:	85 e0       	ldi	r24, 0x05	; 5
     da2:	62 d0       	rcall	.+196    	; 0xe68 <SPI_read_write>
	SPI_read_write(address);
     da4:	81 2f       	mov	r24, r17
     da6:	60 d0       	rcall	.+192    	; 0xe68 <SPI_read_write>
	SPI_read_write(mask_byte);
     da8:	8d 2f       	mov	r24, r29
     daa:	5e d0       	rcall	.+188    	; 0xe68 <SPI_read_write>
	SPI_read_write(data_byte);
     dac:	8c 2f       	mov	r24, r28
     dae:	5c d0       	rcall	.+184    	; 0xe68 <SPI_read_write>
	SPI_deactivate_SS();
     db0:	63 d0       	rcall	.+198    	; 0xe78 <SPI_deactivate_SS>
     db2:	df 91       	pop	r29
     db4:	cf 91       	pop	r28
     db6:	1f 91       	pop	r17
     db8:	08 95       	ret

00000dba <main>:
Message config_msg;
Message init_succeeded = {INIT_ID, 1, {0}};


int main(void)
{
     dba:	cf 93       	push	r28
     dbc:	df 93       	push	r29
     dbe:	cd b7       	in	r28, 0x3d	; 61
     dc0:	de b7       	in	r29, 0x3e	; 62
     dc2:	2c 97       	sbiw	r28, 0x0c	; 12
     dc4:	0f b6       	in	r0, 0x3f	; 63
     dc6:	f8 94       	cli
     dc8:	de bf       	out	0x3e, r29	; 62
     dca:	0f be       	out	0x3f, r0	; 63
     dcc:	cd bf       	out	0x3d, r28	; 61
	cli();
     dce:	f8 94       	cli
	UART_init(MYUBRR);
     dd0:	87 e6       	ldi	r24, 0x67	; 103
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	9d df       	rcall	.-198    	; 0xd10 <UART_init>
	CAN_init();
     dd6:	f8 d9       	rcall	.-3088   	; 0x1c8 <CAN_init>
	servo_init();
     dd8:	46 df       	rcall	.-372    	; 0xc66 <servo_init>
	ADC_init();
     dda:	32 db       	rcall	.-2460   	; 0x440 <ADC_init>
	solenoid_init();
     ddc:	7b df       	rcall	.-266    	; 0xcd4 <solenoid_init>
	motor_init();
     dde:	7a dd       	rcall	.-1292   	; 0x8d4 <motor_init>
	sei();
     de0:	78 94       	sei

	current_state = IDLE; 
     de2:	10 92 a2 02 	sts	0x02A2, r1
	{	
		switch (current_state)
		{
			case IDLE:
				if(rx_int_flag){
					config_msg = CAN_recieve();
     de6:	0f 2e       	mov	r0, r31
     de8:	fc e0       	ldi	r31, 0x0C	; 12
     dea:	df 2e       	mov	r13, r31
     dec:	f0 2d       	mov	r31, r0
					if(config_msg.ID == INIT_ID){
						motor_calibration();
						CAN_send(&init_succeeded);
						current_state = config_msg.data[0];
     dee:	0f 2e       	mov	r0, r31
     df0:	f7 ea       	ldi	r31, 0xA7	; 167
     df2:	ef 2e       	mov	r14, r31
     df4:	f2 e0       	ldi	r31, 0x02	; 2
     df6:	ff 2e       	mov	r15, r31
     df8:	f0 2d       	mov	r31, r0
						mode = config_msg.data[1];
     dfa:	08 ea       	ldi	r16, 0xA8	; 168
     dfc:	12 e0       	ldi	r17, 0x02	; 2

	current_state = IDLE; 
	
	while(1)
	{	
		switch (current_state)
     dfe:	80 91 a2 02 	lds	r24, 0x02A2
     e02:	81 30       	cpi	r24, 0x01	; 1
     e04:	39 f1       	breq	.+78     	; 0xe54 <main+0x9a>
     e06:	18 f0       	brcs	.+6      	; 0xe0e <main+0x54>
     e08:	82 30       	cpi	r24, 0x02	; 2
     e0a:	49 f1       	breq	.+82     	; 0xe5e <main+0xa4>
     e0c:	fa cf       	rjmp	.-12     	; 0xe02 <main+0x48>
		{
			case IDLE:
				if(rx_int_flag){
     e0e:	80 91 83 02 	lds	r24, 0x0283
     e12:	88 23       	and	r24, r24
     e14:	a1 f3       	breq	.-24     	; 0xdfe <main+0x44>
					config_msg = CAN_recieve();
     e16:	ce 01       	movw	r24, r28
     e18:	01 96       	adiw	r24, 0x01	; 1
     e1a:	73 da       	rcall	.-2842   	; 0x302 <CAN_recieve>
     e1c:	fe 01       	movw	r30, r28
     e1e:	31 96       	adiw	r30, 0x01	; 1
     e20:	a3 ea       	ldi	r26, 0xA3	; 163
     e22:	b2 e0       	ldi	r27, 0x02	; 2
     e24:	8d 2d       	mov	r24, r13
     e26:	01 90       	ld	r0, Z+
     e28:	0d 92       	st	X+, r0
     e2a:	8a 95       	dec	r24
     e2c:	e1 f7       	brne	.-8      	; 0xe26 <main+0x6c>
					if(config_msg.ID == INIT_ID){
     e2e:	80 91 a3 02 	lds	r24, 0x02A3
     e32:	90 91 a4 02 	lds	r25, 0x02A4
     e36:	02 97       	sbiw	r24, 0x02	; 2
     e38:	11 f7       	brne	.-60     	; 0xdfe <main+0x44>
						motor_calibration();
     e3a:	dd dd       	rcall	.-1094   	; 0x9f6 <motor_calibration>
						CAN_send(&init_succeeded);
     e3c:	86 e0       	ldi	r24, 0x06	; 6
     e3e:	92 e0       	ldi	r25, 0x02	; 2
     e40:	19 da       	rcall	.-3022   	; 0x274 <CAN_send>
						current_state = config_msg.data[0];
     e42:	f7 01       	movw	r30, r14
     e44:	80 81       	ld	r24, Z
     e46:	80 93 a2 02 	sts	0x02A2, r24
						mode = config_msg.data[1];
     e4a:	f8 01       	movw	r30, r16
     e4c:	80 81       	ld	r24, Z
     e4e:	80 93 82 02 	sts	0x0282, r24
     e52:	d5 cf       	rjmp	.-86     	; 0xdfe <main+0x44>
					}
				}
				break;	
			case USB:
				set_USB_mode(mode);
     e54:	80 91 82 02 	lds	r24, 0x0282
     e58:	1e dc       	rcall	.-1988   	; 0x696 <set_USB_mode>
				USB_play_game();
     e5a:	00 dc       	rcall	.-2048   	; 0x65c <USB_play_game>
				break;
     e5c:	d0 cf       	rjmp	.-96     	; 0xdfe <main+0x44>
			case PS2:
				set_PS2_mode(mode);
     e5e:	80 91 82 02 	lds	r24, 0x0282
     e62:	8a dc       	rcall	.-1772   	; 0x778 <set_PS2_mode>
				PS2_play_game();
     e64:	bc dc       	rcall	.-1672   	; 0x7de <PS2_play_game>
				break;
     e66:	cb cf       	rjmp	.-106    	; 0xdfe <main+0x44>

00000e68 <SPI_read_write>:
	SPI_deactivate_SS();
} 

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     e68:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   
     e6a:	0d b4       	in	r0, 0x2d	; 45
     e6c:	07 fe       	sbrs	r0, 7
     e6e:	fd cf       	rjmp	.-6      	; 0xe6a <SPI_read_write+0x2>
	
	return SPDR;
     e70:	8e b5       	in	r24, 0x2e	; 46
}
     e72:	08 95       	ret

00000e74 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     e74:	2f 98       	cbi	0x05, 7	; 5
     e76:	08 95       	ret

00000e78 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     e78:	2f 9a       	sbi	0x05, 7	; 5
     e7a:	08 95       	ret

00000e7c <SPI_init>:



void SPI_init(void){
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     e7c:	8c b5       	in	r24, 0x2c	; 44
     e7e:	80 61       	ori	r24, 0x10	; 16
     e80:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     e82:	8c b5       	in	r24, 0x2c	; 44
     e84:	81 60       	ori	r24, 0x01	; 1
     e86:	8c bd       	out	0x2c, r24	; 44
	
	//Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     e88:	8c b5       	in	r24, 0x2c	; 44
     e8a:	88 60       	ori	r24, 0x08	; 8
     e8c:	8c bd       	out	0x2c, r24	; 44
	//Clock phase transmit
	set_bit(SPCR, CPHA);
     e8e:	8c b5       	in	r24, 0x2c	; 44
     e90:	84 60       	ori	r24, 0x04	; 4
     e92:	8c bd       	out	0x2c, r24	; 44
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     e94:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     e96:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     e98:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     e9a:	20 9a       	sbi	0x04, 0	; 4

	//SPI enable
	set_bit(SPCR, SPE);
     e9c:	8c b5       	in	r24, 0x2c	; 44
     e9e:	80 64       	ori	r24, 0x40	; 64
     ea0:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     ea2:	ea cf       	rjmp	.-44     	; 0xe78 <SPI_deactivate_SS>
     ea4:	08 95       	ret

00000ea6 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     ea6:	e0 e8       	ldi	r30, 0x80	; 128
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	80 81       	ld	r24, Z
     eac:	80 68       	ori	r24, 0x80	; 128
     eae:	80 83       	st	Z, r24
     eb0:	80 81       	ld	r24, Z
     eb2:	8f 7b       	andi	r24, 0xBF	; 191
     eb4:	80 83       	st	Z, r24
     eb6:	80 81       	ld	r24, Z
     eb8:	82 60       	ori	r24, 0x02	; 2
     eba:	80 83       	st	Z, r24
     ebc:	80 81       	ld	r24, Z
     ebe:	8e 7f       	andi	r24, 0xFE	; 254
     ec0:	80 83       	st	Z, r24
     ec2:	e1 e8       	ldi	r30, 0x81	; 129
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	80 81       	ld	r24, Z
     ec8:	88 60       	ori	r24, 0x08	; 8
     eca:	80 83       	st	Z, r24
     ecc:	80 81       	ld	r24, Z
     ece:	80 61       	ori	r24, 0x10	; 16
     ed0:	80 83       	st	Z, r24
     ed2:	80 81       	ld	r24, Z
     ed4:	84 60       	ori	r24, 0x04	; 4
     ed6:	80 83       	st	Z, r24
     ed8:	80 81       	ld	r24, Z
     eda:	8d 7f       	andi	r24, 0xFD	; 253
     edc:	80 83       	st	Z, r24
     ede:	80 81       	ld	r24, Z
     ee0:	8e 7f       	andi	r24, 0xFE	; 254
     ee2:	80 83       	st	Z, r24
     ee4:	25 9a       	sbi	0x04, 5	; 4
     ee6:	81 ee       	ldi	r24, 0xE1	; 225
     ee8:	94 e0       	ldi	r25, 0x04	; 4
     eea:	90 93 87 00 	sts	0x0087, r25
     eee:	80 93 86 00 	sts	0x0086, r24
     ef2:	08 95       	ret

00000ef4 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     ef4:	cf 92       	push	r12
     ef6:	df 92       	push	r13
     ef8:	ef 92       	push	r14
     efa:	ff 92       	push	r15
     efc:	cf 93       	push	r28
     efe:	6b 01       	movw	r12, r22
     f00:	7c 01       	movw	r14, r24
	cli();
     f02:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     f04:	c1 e0       	ldi	r28, 0x01	; 1
     f06:	2a ef       	ldi	r18, 0xFA	; 250
     f08:	3d ee       	ldi	r19, 0xED	; 237
     f0a:	4b e6       	ldi	r20, 0x6B	; 107
     f0c:	5a e3       	ldi	r21, 0x3A	; 58
     f0e:	89 d2       	rcall	.+1298   	; 0x1422 <__gesf2>
     f10:	18 16       	cp	r1, r24
     f12:	0c f0       	brlt	.+2      	; 0xf16 <pwm_set_pulse_width+0x22>
     f14:	c0 e0       	ldi	r28, 0x00	; 0
     f16:	cc 23       	and	r28, r28
     f18:	d1 f0       	breq	.+52     	; 0xf4e <pwm_set_pulse_width+0x5a>
     f1a:	27 e2       	ldi	r18, 0x27	; 39
     f1c:	30 ea       	ldi	r19, 0xA0	; 160
     f1e:	49 e0       	ldi	r20, 0x09	; 9
     f20:	5b e3       	ldi	r21, 0x3B	; 59
     f22:	c7 01       	movw	r24, r14
     f24:	b6 01       	movw	r22, r12
     f26:	2e d1       	rcall	.+604    	; 0x1184 <__cmpsf2>
     f28:	88 23       	and	r24, r24
     f2a:	8c f4       	brge	.+34     	; 0xf4e <pwm_set_pulse_width+0x5a>
		uint16_t pulse = PWM_FREQ*sec -0.5;
     f2c:	20 e0       	ldi	r18, 0x00	; 0
     f2e:	34 e2       	ldi	r19, 0x24	; 36
     f30:	44 e7       	ldi	r20, 0x74	; 116
     f32:	57 e4       	ldi	r21, 0x47	; 71
     f34:	c7 01       	movw	r24, r14
     f36:	b6 01       	movw	r22, r12
     f38:	78 d2       	rcall	.+1264   	; 0x142a <__mulsf3>
     f3a:	20 e0       	ldi	r18, 0x00	; 0
     f3c:	30 e0       	ldi	r19, 0x00	; 0
     f3e:	40 e0       	ldi	r20, 0x00	; 0
     f40:	5f e3       	ldi	r21, 0x3F	; 63
     f42:	bb d0       	rcall	.+374    	; 0x10ba <__subsf3>
     f44:	90 d1       	rcall	.+800    	; 0x1266 <__fixunssfsi>
		OCR1A = pulse;
     f46:	70 93 89 00 	sts	0x0089, r23
     f4a:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     f4e:	78 94       	sei
}
     f50:	cf 91       	pop	r28
     f52:	ff 90       	pop	r15
     f54:	ef 90       	pop	r14
     f56:	df 90       	pop	r13
     f58:	cf 90       	pop	r12
     f5a:	08 95       	ret

00000f5c <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     f5c:	8c e0       	ldi	r24, 0x0C	; 12
     f5e:	80 93 b8 00 	sts	0x00B8, r24
     f62:	8f ef       	ldi	r24, 0xFF	; 255
     f64:	80 93 bb 00 	sts	0x00BB, r24
     f68:	84 e0       	ldi	r24, 0x04	; 4
     f6a:	80 93 bc 00 	sts	0x00BC, r24
     f6e:	08 95       	ret

00000f70 <TWI_Start_Transceiver_With_Data>:
     f70:	ec eb       	ldi	r30, 0xBC	; 188
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	20 81       	ld	r18, Z
     f76:	20 fd       	sbrc	r18, 0
     f78:	fd cf       	rjmp	.-6      	; 0xf74 <TWI_Start_Transceiver_With_Data+0x4>
     f7a:	60 93 86 02 	sts	0x0286, r22
     f7e:	fc 01       	movw	r30, r24
     f80:	20 81       	ld	r18, Z
     f82:	20 93 87 02 	sts	0x0287, r18
     f86:	20 fd       	sbrc	r18, 0
     f88:	0c c0       	rjmp	.+24     	; 0xfa2 <TWI_Start_Transceiver_With_Data+0x32>
     f8a:	62 30       	cpi	r22, 0x02	; 2
     f8c:	50 f0       	brcs	.+20     	; 0xfa2 <TWI_Start_Transceiver_With_Data+0x32>
     f8e:	dc 01       	movw	r26, r24
     f90:	11 96       	adiw	r26, 0x01	; 1
     f92:	e8 e8       	ldi	r30, 0x88	; 136
     f94:	f2 e0       	ldi	r31, 0x02	; 2
     f96:	81 e0       	ldi	r24, 0x01	; 1
     f98:	9d 91       	ld	r25, X+
     f9a:	91 93       	st	Z+, r25
     f9c:	8f 5f       	subi	r24, 0xFF	; 255
     f9e:	86 13       	cpse	r24, r22
     fa0:	fb cf       	rjmp	.-10     	; 0xf98 <TWI_Start_Transceiver_With_Data+0x28>
     fa2:	10 92 85 02 	sts	0x0285, r1
     fa6:	88 ef       	ldi	r24, 0xF8	; 248
     fa8:	80 93 12 02 	sts	0x0212, r24
     fac:	85 ea       	ldi	r24, 0xA5	; 165
     fae:	80 93 bc 00 	sts	0x00BC, r24
     fb2:	08 95       	ret

00000fb4 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     fb4:	1f 92       	push	r1
     fb6:	0f 92       	push	r0
     fb8:	0f b6       	in	r0, 0x3f	; 63
     fba:	0f 92       	push	r0
     fbc:	11 24       	eor	r1, r1
     fbe:	0b b6       	in	r0, 0x3b	; 59
     fc0:	0f 92       	push	r0
     fc2:	2f 93       	push	r18
     fc4:	3f 93       	push	r19
     fc6:	8f 93       	push	r24
     fc8:	9f 93       	push	r25
     fca:	af 93       	push	r26
     fcc:	bf 93       	push	r27
     fce:	ef 93       	push	r30
     fd0:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     fd2:	80 91 b9 00 	lds	r24, 0x00B9
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	fc 01       	movw	r30, r24
     fda:	38 97       	sbiw	r30, 0x08	; 8
     fdc:	e1 35       	cpi	r30, 0x51	; 81
     fde:	f1 05       	cpc	r31, r1
     fe0:	08 f0       	brcs	.+2      	; 0xfe4 <__vector_39+0x30>
     fe2:	55 c0       	rjmp	.+170    	; 0x108e <__vector_39+0xda>
     fe4:	ee 58       	subi	r30, 0x8E	; 142
     fe6:	ff 4f       	sbci	r31, 0xFF	; 255
     fe8:	83 c2       	rjmp	.+1286   	; 0x14f0 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     fea:	10 92 84 02 	sts	0x0284, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     fee:	e0 91 84 02 	lds	r30, 0x0284
     ff2:	80 91 86 02 	lds	r24, 0x0286
     ff6:	e8 17       	cp	r30, r24
     ff8:	70 f4       	brcc	.+28     	; 0x1016 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     ffa:	81 e0       	ldi	r24, 0x01	; 1
     ffc:	8e 0f       	add	r24, r30
     ffe:	80 93 84 02 	sts	0x0284, r24
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	e9 57       	subi	r30, 0x79	; 121
    1006:	fd 4f       	sbci	r31, 0xFD	; 253
    1008:	80 81       	ld	r24, Z
    100a:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    100e:	85 e8       	ldi	r24, 0x85	; 133
    1010:	80 93 bc 00 	sts	0x00BC, r24
    1014:	43 c0       	rjmp	.+134    	; 0x109c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1016:	80 91 85 02 	lds	r24, 0x0285
    101a:	81 60       	ori	r24, 0x01	; 1
    101c:	80 93 85 02 	sts	0x0285, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1020:	84 e9       	ldi	r24, 0x94	; 148
    1022:	80 93 bc 00 	sts	0x00BC, r24
    1026:	3a c0       	rjmp	.+116    	; 0x109c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1028:	e0 91 84 02 	lds	r30, 0x0284
    102c:	81 e0       	ldi	r24, 0x01	; 1
    102e:	8e 0f       	add	r24, r30
    1030:	80 93 84 02 	sts	0x0284, r24
    1034:	80 91 bb 00 	lds	r24, 0x00BB
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	e9 57       	subi	r30, 0x79	; 121
    103c:	fd 4f       	sbci	r31, 0xFD	; 253
    103e:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    1040:	20 91 84 02 	lds	r18, 0x0284
    1044:	30 e0       	ldi	r19, 0x00	; 0
    1046:	80 91 86 02 	lds	r24, 0x0286
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	01 97       	sbiw	r24, 0x01	; 1
    104e:	28 17       	cp	r18, r24
    1050:	39 07       	cpc	r19, r25
    1052:	24 f4       	brge	.+8      	; 0x105c <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1054:	85 ec       	ldi	r24, 0xC5	; 197
    1056:	80 93 bc 00 	sts	0x00BC, r24
    105a:	20 c0       	rjmp	.+64     	; 0x109c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    105c:	85 e8       	ldi	r24, 0x85	; 133
    105e:	80 93 bc 00 	sts	0x00BC, r24
    1062:	1c c0       	rjmp	.+56     	; 0x109c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    1064:	80 91 bb 00 	lds	r24, 0x00BB
    1068:	e0 91 84 02 	lds	r30, 0x0284
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	e9 57       	subi	r30, 0x79	; 121
    1070:	fd 4f       	sbci	r31, 0xFD	; 253
    1072:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1074:	80 91 85 02 	lds	r24, 0x0285
    1078:	81 60       	ori	r24, 0x01	; 1
    107a:	80 93 85 02 	sts	0x0285, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    107e:	84 e9       	ldi	r24, 0x94	; 148
    1080:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    1084:	0b c0       	rjmp	.+22     	; 0x109c <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1086:	85 ea       	ldi	r24, 0xA5	; 165
    1088:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    108c:	07 c0       	rjmp	.+14     	; 0x109c <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    108e:	80 91 b9 00 	lds	r24, 0x00B9
    1092:	80 93 12 02 	sts	0x0212, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    1096:	84 e0       	ldi	r24, 0x04	; 4
    1098:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    109c:	ff 91       	pop	r31
    109e:	ef 91       	pop	r30
    10a0:	bf 91       	pop	r27
    10a2:	af 91       	pop	r26
    10a4:	9f 91       	pop	r25
    10a6:	8f 91       	pop	r24
    10a8:	3f 91       	pop	r19
    10aa:	2f 91       	pop	r18
    10ac:	0f 90       	pop	r0
    10ae:	0b be       	out	0x3b, r0	; 59
    10b0:	0f 90       	pop	r0
    10b2:	0f be       	out	0x3f, r0	; 63
    10b4:	0f 90       	pop	r0
    10b6:	1f 90       	pop	r1
    10b8:	18 95       	reti

000010ba <__subsf3>:
    10ba:	50 58       	subi	r21, 0x80	; 128

000010bc <__addsf3>:
    10bc:	bb 27       	eor	r27, r27
    10be:	aa 27       	eor	r26, r26
    10c0:	0e d0       	rcall	.+28     	; 0x10de <__addsf3x>
    10c2:	75 c1       	rjmp	.+746    	; 0x13ae <__fp_round>
    10c4:	66 d1       	rcall	.+716    	; 0x1392 <__fp_pscA>
    10c6:	30 f0       	brcs	.+12     	; 0x10d4 <__addsf3+0x18>
    10c8:	6b d1       	rcall	.+726    	; 0x13a0 <__fp_pscB>
    10ca:	20 f0       	brcs	.+8      	; 0x10d4 <__addsf3+0x18>
    10cc:	31 f4       	brne	.+12     	; 0x10da <__addsf3+0x1e>
    10ce:	9f 3f       	cpi	r25, 0xFF	; 255
    10d0:	11 f4       	brne	.+4      	; 0x10d6 <__addsf3+0x1a>
    10d2:	1e f4       	brtc	.+6      	; 0x10da <__addsf3+0x1e>
    10d4:	5b c1       	rjmp	.+694    	; 0x138c <__fp_nan>
    10d6:	0e f4       	brtc	.+2      	; 0x10da <__addsf3+0x1e>
    10d8:	e0 95       	com	r30
    10da:	e7 fb       	bst	r30, 7
    10dc:	51 c1       	rjmp	.+674    	; 0x1380 <__fp_inf>

000010de <__addsf3x>:
    10de:	e9 2f       	mov	r30, r25
    10e0:	77 d1       	rcall	.+750    	; 0x13d0 <__fp_split3>
    10e2:	80 f3       	brcs	.-32     	; 0x10c4 <__addsf3+0x8>
    10e4:	ba 17       	cp	r27, r26
    10e6:	62 07       	cpc	r22, r18
    10e8:	73 07       	cpc	r23, r19
    10ea:	84 07       	cpc	r24, r20
    10ec:	95 07       	cpc	r25, r21
    10ee:	18 f0       	brcs	.+6      	; 0x10f6 <__addsf3x+0x18>
    10f0:	71 f4       	brne	.+28     	; 0x110e <__addsf3x+0x30>
    10f2:	9e f5       	brtc	.+102    	; 0x115a <__addsf3x+0x7c>
    10f4:	8f c1       	rjmp	.+798    	; 0x1414 <__fp_zero>
    10f6:	0e f4       	brtc	.+2      	; 0x10fa <__addsf3x+0x1c>
    10f8:	e0 95       	com	r30
    10fa:	0b 2e       	mov	r0, r27
    10fc:	ba 2f       	mov	r27, r26
    10fe:	a0 2d       	mov	r26, r0
    1100:	0b 01       	movw	r0, r22
    1102:	b9 01       	movw	r22, r18
    1104:	90 01       	movw	r18, r0
    1106:	0c 01       	movw	r0, r24
    1108:	ca 01       	movw	r24, r20
    110a:	a0 01       	movw	r20, r0
    110c:	11 24       	eor	r1, r1
    110e:	ff 27       	eor	r31, r31
    1110:	59 1b       	sub	r21, r25
    1112:	99 f0       	breq	.+38     	; 0x113a <__addsf3x+0x5c>
    1114:	59 3f       	cpi	r21, 0xF9	; 249
    1116:	50 f4       	brcc	.+20     	; 0x112c <__addsf3x+0x4e>
    1118:	50 3e       	cpi	r21, 0xE0	; 224
    111a:	68 f1       	brcs	.+90     	; 0x1176 <__addsf3x+0x98>
    111c:	1a 16       	cp	r1, r26
    111e:	f0 40       	sbci	r31, 0x00	; 0
    1120:	a2 2f       	mov	r26, r18
    1122:	23 2f       	mov	r18, r19
    1124:	34 2f       	mov	r19, r20
    1126:	44 27       	eor	r20, r20
    1128:	58 5f       	subi	r21, 0xF8	; 248
    112a:	f3 cf       	rjmp	.-26     	; 0x1112 <__addsf3x+0x34>
    112c:	46 95       	lsr	r20
    112e:	37 95       	ror	r19
    1130:	27 95       	ror	r18
    1132:	a7 95       	ror	r26
    1134:	f0 40       	sbci	r31, 0x00	; 0
    1136:	53 95       	inc	r21
    1138:	c9 f7       	brne	.-14     	; 0x112c <__addsf3x+0x4e>
    113a:	7e f4       	brtc	.+30     	; 0x115a <__addsf3x+0x7c>
    113c:	1f 16       	cp	r1, r31
    113e:	ba 0b       	sbc	r27, r26
    1140:	62 0b       	sbc	r22, r18
    1142:	73 0b       	sbc	r23, r19
    1144:	84 0b       	sbc	r24, r20
    1146:	ba f0       	brmi	.+46     	; 0x1176 <__addsf3x+0x98>
    1148:	91 50       	subi	r25, 0x01	; 1
    114a:	a1 f0       	breq	.+40     	; 0x1174 <__addsf3x+0x96>
    114c:	ff 0f       	add	r31, r31
    114e:	bb 1f       	adc	r27, r27
    1150:	66 1f       	adc	r22, r22
    1152:	77 1f       	adc	r23, r23
    1154:	88 1f       	adc	r24, r24
    1156:	c2 f7       	brpl	.-16     	; 0x1148 <__addsf3x+0x6a>
    1158:	0e c0       	rjmp	.+28     	; 0x1176 <__addsf3x+0x98>
    115a:	ba 0f       	add	r27, r26
    115c:	62 1f       	adc	r22, r18
    115e:	73 1f       	adc	r23, r19
    1160:	84 1f       	adc	r24, r20
    1162:	48 f4       	brcc	.+18     	; 0x1176 <__addsf3x+0x98>
    1164:	87 95       	ror	r24
    1166:	77 95       	ror	r23
    1168:	67 95       	ror	r22
    116a:	b7 95       	ror	r27
    116c:	f7 95       	ror	r31
    116e:	9e 3f       	cpi	r25, 0xFE	; 254
    1170:	08 f0       	brcs	.+2      	; 0x1174 <__addsf3x+0x96>
    1172:	b3 cf       	rjmp	.-154    	; 0x10da <__addsf3+0x1e>
    1174:	93 95       	inc	r25
    1176:	88 0f       	add	r24, r24
    1178:	08 f0       	brcs	.+2      	; 0x117c <__addsf3x+0x9e>
    117a:	99 27       	eor	r25, r25
    117c:	ee 0f       	add	r30, r30
    117e:	97 95       	ror	r25
    1180:	87 95       	ror	r24
    1182:	08 95       	ret

00001184 <__cmpsf2>:
    1184:	d9 d0       	rcall	.+434    	; 0x1338 <__fp_cmp>
    1186:	08 f4       	brcc	.+2      	; 0x118a <__cmpsf2+0x6>
    1188:	81 e0       	ldi	r24, 0x01	; 1
    118a:	08 95       	ret

0000118c <__divsf3>:
    118c:	0c d0       	rcall	.+24     	; 0x11a6 <__divsf3x>
    118e:	0f c1       	rjmp	.+542    	; 0x13ae <__fp_round>
    1190:	07 d1       	rcall	.+526    	; 0x13a0 <__fp_pscB>
    1192:	40 f0       	brcs	.+16     	; 0x11a4 <__divsf3+0x18>
    1194:	fe d0       	rcall	.+508    	; 0x1392 <__fp_pscA>
    1196:	30 f0       	brcs	.+12     	; 0x11a4 <__divsf3+0x18>
    1198:	21 f4       	brne	.+8      	; 0x11a2 <__divsf3+0x16>
    119a:	5f 3f       	cpi	r21, 0xFF	; 255
    119c:	19 f0       	breq	.+6      	; 0x11a4 <__divsf3+0x18>
    119e:	f0 c0       	rjmp	.+480    	; 0x1380 <__fp_inf>
    11a0:	51 11       	cpse	r21, r1
    11a2:	39 c1       	rjmp	.+626    	; 0x1416 <__fp_szero>
    11a4:	f3 c0       	rjmp	.+486    	; 0x138c <__fp_nan>

000011a6 <__divsf3x>:
    11a6:	14 d1       	rcall	.+552    	; 0x13d0 <__fp_split3>
    11a8:	98 f3       	brcs	.-26     	; 0x1190 <__divsf3+0x4>

000011aa <__divsf3_pse>:
    11aa:	99 23       	and	r25, r25
    11ac:	c9 f3       	breq	.-14     	; 0x11a0 <__divsf3+0x14>
    11ae:	55 23       	and	r21, r21
    11b0:	b1 f3       	breq	.-20     	; 0x119e <__divsf3+0x12>
    11b2:	95 1b       	sub	r25, r21
    11b4:	55 0b       	sbc	r21, r21
    11b6:	bb 27       	eor	r27, r27
    11b8:	aa 27       	eor	r26, r26
    11ba:	62 17       	cp	r22, r18
    11bc:	73 07       	cpc	r23, r19
    11be:	84 07       	cpc	r24, r20
    11c0:	38 f0       	brcs	.+14     	; 0x11d0 <__divsf3_pse+0x26>
    11c2:	9f 5f       	subi	r25, 0xFF	; 255
    11c4:	5f 4f       	sbci	r21, 0xFF	; 255
    11c6:	22 0f       	add	r18, r18
    11c8:	33 1f       	adc	r19, r19
    11ca:	44 1f       	adc	r20, r20
    11cc:	aa 1f       	adc	r26, r26
    11ce:	a9 f3       	breq	.-22     	; 0x11ba <__divsf3_pse+0x10>
    11d0:	33 d0       	rcall	.+102    	; 0x1238 <__divsf3_pse+0x8e>
    11d2:	0e 2e       	mov	r0, r30
    11d4:	3a f0       	brmi	.+14     	; 0x11e4 <__divsf3_pse+0x3a>
    11d6:	e0 e8       	ldi	r30, 0x80	; 128
    11d8:	30 d0       	rcall	.+96     	; 0x123a <__divsf3_pse+0x90>
    11da:	91 50       	subi	r25, 0x01	; 1
    11dc:	50 40       	sbci	r21, 0x00	; 0
    11de:	e6 95       	lsr	r30
    11e0:	00 1c       	adc	r0, r0
    11e2:	ca f7       	brpl	.-14     	; 0x11d6 <__divsf3_pse+0x2c>
    11e4:	29 d0       	rcall	.+82     	; 0x1238 <__divsf3_pse+0x8e>
    11e6:	fe 2f       	mov	r31, r30
    11e8:	27 d0       	rcall	.+78     	; 0x1238 <__divsf3_pse+0x8e>
    11ea:	66 0f       	add	r22, r22
    11ec:	77 1f       	adc	r23, r23
    11ee:	88 1f       	adc	r24, r24
    11f0:	bb 1f       	adc	r27, r27
    11f2:	26 17       	cp	r18, r22
    11f4:	37 07       	cpc	r19, r23
    11f6:	48 07       	cpc	r20, r24
    11f8:	ab 07       	cpc	r26, r27
    11fa:	b0 e8       	ldi	r27, 0x80	; 128
    11fc:	09 f0       	breq	.+2      	; 0x1200 <__divsf3_pse+0x56>
    11fe:	bb 0b       	sbc	r27, r27
    1200:	80 2d       	mov	r24, r0
    1202:	bf 01       	movw	r22, r30
    1204:	ff 27       	eor	r31, r31
    1206:	93 58       	subi	r25, 0x83	; 131
    1208:	5f 4f       	sbci	r21, 0xFF	; 255
    120a:	2a f0       	brmi	.+10     	; 0x1216 <__divsf3_pse+0x6c>
    120c:	9e 3f       	cpi	r25, 0xFE	; 254
    120e:	51 05       	cpc	r21, r1
    1210:	68 f0       	brcs	.+26     	; 0x122c <__divsf3_pse+0x82>
    1212:	b6 c0       	rjmp	.+364    	; 0x1380 <__fp_inf>
    1214:	00 c1       	rjmp	.+512    	; 0x1416 <__fp_szero>
    1216:	5f 3f       	cpi	r21, 0xFF	; 255
    1218:	ec f3       	brlt	.-6      	; 0x1214 <__divsf3_pse+0x6a>
    121a:	98 3e       	cpi	r25, 0xE8	; 232
    121c:	dc f3       	brlt	.-10     	; 0x1214 <__divsf3_pse+0x6a>
    121e:	86 95       	lsr	r24
    1220:	77 95       	ror	r23
    1222:	67 95       	ror	r22
    1224:	b7 95       	ror	r27
    1226:	f7 95       	ror	r31
    1228:	9f 5f       	subi	r25, 0xFF	; 255
    122a:	c9 f7       	brne	.-14     	; 0x121e <__divsf3_pse+0x74>
    122c:	88 0f       	add	r24, r24
    122e:	91 1d       	adc	r25, r1
    1230:	96 95       	lsr	r25
    1232:	87 95       	ror	r24
    1234:	97 f9       	bld	r25, 7
    1236:	08 95       	ret
    1238:	e1 e0       	ldi	r30, 0x01	; 1
    123a:	66 0f       	add	r22, r22
    123c:	77 1f       	adc	r23, r23
    123e:	88 1f       	adc	r24, r24
    1240:	bb 1f       	adc	r27, r27
    1242:	62 17       	cp	r22, r18
    1244:	73 07       	cpc	r23, r19
    1246:	84 07       	cpc	r24, r20
    1248:	ba 07       	cpc	r27, r26
    124a:	20 f0       	brcs	.+8      	; 0x1254 <__divsf3_pse+0xaa>
    124c:	62 1b       	sub	r22, r18
    124e:	73 0b       	sbc	r23, r19
    1250:	84 0b       	sbc	r24, r20
    1252:	ba 0b       	sbc	r27, r26
    1254:	ee 1f       	adc	r30, r30
    1256:	88 f7       	brcc	.-30     	; 0x123a <__divsf3_pse+0x90>
    1258:	e0 95       	com	r30
    125a:	08 95       	ret

0000125c <__fixsfsi>:
    125c:	04 d0       	rcall	.+8      	; 0x1266 <__fixunssfsi>
    125e:	68 94       	set
    1260:	b1 11       	cpse	r27, r1
    1262:	d9 c0       	rjmp	.+434    	; 0x1416 <__fp_szero>
    1264:	08 95       	ret

00001266 <__fixunssfsi>:
    1266:	bc d0       	rcall	.+376    	; 0x13e0 <__fp_splitA>
    1268:	88 f0       	brcs	.+34     	; 0x128c <__fixunssfsi+0x26>
    126a:	9f 57       	subi	r25, 0x7F	; 127
    126c:	90 f0       	brcs	.+36     	; 0x1292 <__fixunssfsi+0x2c>
    126e:	b9 2f       	mov	r27, r25
    1270:	99 27       	eor	r25, r25
    1272:	b7 51       	subi	r27, 0x17	; 23
    1274:	a0 f0       	brcs	.+40     	; 0x129e <__fixunssfsi+0x38>
    1276:	d1 f0       	breq	.+52     	; 0x12ac <__fixunssfsi+0x46>
    1278:	66 0f       	add	r22, r22
    127a:	77 1f       	adc	r23, r23
    127c:	88 1f       	adc	r24, r24
    127e:	99 1f       	adc	r25, r25
    1280:	1a f0       	brmi	.+6      	; 0x1288 <__fixunssfsi+0x22>
    1282:	ba 95       	dec	r27
    1284:	c9 f7       	brne	.-14     	; 0x1278 <__fixunssfsi+0x12>
    1286:	12 c0       	rjmp	.+36     	; 0x12ac <__fixunssfsi+0x46>
    1288:	b1 30       	cpi	r27, 0x01	; 1
    128a:	81 f0       	breq	.+32     	; 0x12ac <__fixunssfsi+0x46>
    128c:	c3 d0       	rcall	.+390    	; 0x1414 <__fp_zero>
    128e:	b1 e0       	ldi	r27, 0x01	; 1
    1290:	08 95       	ret
    1292:	c0 c0       	rjmp	.+384    	; 0x1414 <__fp_zero>
    1294:	67 2f       	mov	r22, r23
    1296:	78 2f       	mov	r23, r24
    1298:	88 27       	eor	r24, r24
    129a:	b8 5f       	subi	r27, 0xF8	; 248
    129c:	39 f0       	breq	.+14     	; 0x12ac <__fixunssfsi+0x46>
    129e:	b9 3f       	cpi	r27, 0xF9	; 249
    12a0:	cc f3       	brlt	.-14     	; 0x1294 <__fixunssfsi+0x2e>
    12a2:	86 95       	lsr	r24
    12a4:	77 95       	ror	r23
    12a6:	67 95       	ror	r22
    12a8:	b3 95       	inc	r27
    12aa:	d9 f7       	brne	.-10     	; 0x12a2 <__fixunssfsi+0x3c>
    12ac:	3e f4       	brtc	.+14     	; 0x12bc <__fixunssfsi+0x56>
    12ae:	90 95       	com	r25
    12b0:	80 95       	com	r24
    12b2:	70 95       	com	r23
    12b4:	61 95       	neg	r22
    12b6:	7f 4f       	sbci	r23, 0xFF	; 255
    12b8:	8f 4f       	sbci	r24, 0xFF	; 255
    12ba:	9f 4f       	sbci	r25, 0xFF	; 255
    12bc:	08 95       	ret

000012be <__floatunsisf>:
    12be:	e8 94       	clt
    12c0:	09 c0       	rjmp	.+18     	; 0x12d4 <__floatsisf+0x12>

000012c2 <__floatsisf>:
    12c2:	97 fb       	bst	r25, 7
    12c4:	3e f4       	brtc	.+14     	; 0x12d4 <__floatsisf+0x12>
    12c6:	90 95       	com	r25
    12c8:	80 95       	com	r24
    12ca:	70 95       	com	r23
    12cc:	61 95       	neg	r22
    12ce:	7f 4f       	sbci	r23, 0xFF	; 255
    12d0:	8f 4f       	sbci	r24, 0xFF	; 255
    12d2:	9f 4f       	sbci	r25, 0xFF	; 255
    12d4:	99 23       	and	r25, r25
    12d6:	a9 f0       	breq	.+42     	; 0x1302 <__floatsisf+0x40>
    12d8:	f9 2f       	mov	r31, r25
    12da:	96 e9       	ldi	r25, 0x96	; 150
    12dc:	bb 27       	eor	r27, r27
    12de:	93 95       	inc	r25
    12e0:	f6 95       	lsr	r31
    12e2:	87 95       	ror	r24
    12e4:	77 95       	ror	r23
    12e6:	67 95       	ror	r22
    12e8:	b7 95       	ror	r27
    12ea:	f1 11       	cpse	r31, r1
    12ec:	f8 cf       	rjmp	.-16     	; 0x12de <__floatsisf+0x1c>
    12ee:	fa f4       	brpl	.+62     	; 0x132e <__floatsisf+0x6c>
    12f0:	bb 0f       	add	r27, r27
    12f2:	11 f4       	brne	.+4      	; 0x12f8 <__floatsisf+0x36>
    12f4:	60 ff       	sbrs	r22, 0
    12f6:	1b c0       	rjmp	.+54     	; 0x132e <__floatsisf+0x6c>
    12f8:	6f 5f       	subi	r22, 0xFF	; 255
    12fa:	7f 4f       	sbci	r23, 0xFF	; 255
    12fc:	8f 4f       	sbci	r24, 0xFF	; 255
    12fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1300:	16 c0       	rjmp	.+44     	; 0x132e <__floatsisf+0x6c>
    1302:	88 23       	and	r24, r24
    1304:	11 f0       	breq	.+4      	; 0x130a <__floatsisf+0x48>
    1306:	96 e9       	ldi	r25, 0x96	; 150
    1308:	11 c0       	rjmp	.+34     	; 0x132c <__floatsisf+0x6a>
    130a:	77 23       	and	r23, r23
    130c:	21 f0       	breq	.+8      	; 0x1316 <__floatsisf+0x54>
    130e:	9e e8       	ldi	r25, 0x8E	; 142
    1310:	87 2f       	mov	r24, r23
    1312:	76 2f       	mov	r23, r22
    1314:	05 c0       	rjmp	.+10     	; 0x1320 <__floatsisf+0x5e>
    1316:	66 23       	and	r22, r22
    1318:	71 f0       	breq	.+28     	; 0x1336 <__floatsisf+0x74>
    131a:	96 e8       	ldi	r25, 0x86	; 134
    131c:	86 2f       	mov	r24, r22
    131e:	70 e0       	ldi	r23, 0x00	; 0
    1320:	60 e0       	ldi	r22, 0x00	; 0
    1322:	2a f0       	brmi	.+10     	; 0x132e <__floatsisf+0x6c>
    1324:	9a 95       	dec	r25
    1326:	66 0f       	add	r22, r22
    1328:	77 1f       	adc	r23, r23
    132a:	88 1f       	adc	r24, r24
    132c:	da f7       	brpl	.-10     	; 0x1324 <__floatsisf+0x62>
    132e:	88 0f       	add	r24, r24
    1330:	96 95       	lsr	r25
    1332:	87 95       	ror	r24
    1334:	97 f9       	bld	r25, 7
    1336:	08 95       	ret

00001338 <__fp_cmp>:
    1338:	99 0f       	add	r25, r25
    133a:	00 08       	sbc	r0, r0
    133c:	55 0f       	add	r21, r21
    133e:	aa 0b       	sbc	r26, r26
    1340:	e0 e8       	ldi	r30, 0x80	; 128
    1342:	fe ef       	ldi	r31, 0xFE	; 254
    1344:	16 16       	cp	r1, r22
    1346:	17 06       	cpc	r1, r23
    1348:	e8 07       	cpc	r30, r24
    134a:	f9 07       	cpc	r31, r25
    134c:	c0 f0       	brcs	.+48     	; 0x137e <__fp_cmp+0x46>
    134e:	12 16       	cp	r1, r18
    1350:	13 06       	cpc	r1, r19
    1352:	e4 07       	cpc	r30, r20
    1354:	f5 07       	cpc	r31, r21
    1356:	98 f0       	brcs	.+38     	; 0x137e <__fp_cmp+0x46>
    1358:	62 1b       	sub	r22, r18
    135a:	73 0b       	sbc	r23, r19
    135c:	84 0b       	sbc	r24, r20
    135e:	95 0b       	sbc	r25, r21
    1360:	39 f4       	brne	.+14     	; 0x1370 <__fp_cmp+0x38>
    1362:	0a 26       	eor	r0, r26
    1364:	61 f0       	breq	.+24     	; 0x137e <__fp_cmp+0x46>
    1366:	23 2b       	or	r18, r19
    1368:	24 2b       	or	r18, r20
    136a:	25 2b       	or	r18, r21
    136c:	21 f4       	brne	.+8      	; 0x1376 <__fp_cmp+0x3e>
    136e:	08 95       	ret
    1370:	0a 26       	eor	r0, r26
    1372:	09 f4       	brne	.+2      	; 0x1376 <__fp_cmp+0x3e>
    1374:	a1 40       	sbci	r26, 0x01	; 1
    1376:	a6 95       	lsr	r26
    1378:	8f ef       	ldi	r24, 0xFF	; 255
    137a:	81 1d       	adc	r24, r1
    137c:	81 1d       	adc	r24, r1
    137e:	08 95       	ret

00001380 <__fp_inf>:
    1380:	97 f9       	bld	r25, 7
    1382:	9f 67       	ori	r25, 0x7F	; 127
    1384:	80 e8       	ldi	r24, 0x80	; 128
    1386:	70 e0       	ldi	r23, 0x00	; 0
    1388:	60 e0       	ldi	r22, 0x00	; 0
    138a:	08 95       	ret

0000138c <__fp_nan>:
    138c:	9f ef       	ldi	r25, 0xFF	; 255
    138e:	80 ec       	ldi	r24, 0xC0	; 192
    1390:	08 95       	ret

00001392 <__fp_pscA>:
    1392:	00 24       	eor	r0, r0
    1394:	0a 94       	dec	r0
    1396:	16 16       	cp	r1, r22
    1398:	17 06       	cpc	r1, r23
    139a:	18 06       	cpc	r1, r24
    139c:	09 06       	cpc	r0, r25
    139e:	08 95       	ret

000013a0 <__fp_pscB>:
    13a0:	00 24       	eor	r0, r0
    13a2:	0a 94       	dec	r0
    13a4:	12 16       	cp	r1, r18
    13a6:	13 06       	cpc	r1, r19
    13a8:	14 06       	cpc	r1, r20
    13aa:	05 06       	cpc	r0, r21
    13ac:	08 95       	ret

000013ae <__fp_round>:
    13ae:	09 2e       	mov	r0, r25
    13b0:	03 94       	inc	r0
    13b2:	00 0c       	add	r0, r0
    13b4:	11 f4       	brne	.+4      	; 0x13ba <__fp_round+0xc>
    13b6:	88 23       	and	r24, r24
    13b8:	52 f0       	brmi	.+20     	; 0x13ce <__fp_round+0x20>
    13ba:	bb 0f       	add	r27, r27
    13bc:	40 f4       	brcc	.+16     	; 0x13ce <__fp_round+0x20>
    13be:	bf 2b       	or	r27, r31
    13c0:	11 f4       	brne	.+4      	; 0x13c6 <__fp_round+0x18>
    13c2:	60 ff       	sbrs	r22, 0
    13c4:	04 c0       	rjmp	.+8      	; 0x13ce <__fp_round+0x20>
    13c6:	6f 5f       	subi	r22, 0xFF	; 255
    13c8:	7f 4f       	sbci	r23, 0xFF	; 255
    13ca:	8f 4f       	sbci	r24, 0xFF	; 255
    13cc:	9f 4f       	sbci	r25, 0xFF	; 255
    13ce:	08 95       	ret

000013d0 <__fp_split3>:
    13d0:	57 fd       	sbrc	r21, 7
    13d2:	90 58       	subi	r25, 0x80	; 128
    13d4:	44 0f       	add	r20, r20
    13d6:	55 1f       	adc	r21, r21
    13d8:	59 f0       	breq	.+22     	; 0x13f0 <__fp_splitA+0x10>
    13da:	5f 3f       	cpi	r21, 0xFF	; 255
    13dc:	71 f0       	breq	.+28     	; 0x13fa <__fp_splitA+0x1a>
    13de:	47 95       	ror	r20

000013e0 <__fp_splitA>:
    13e0:	88 0f       	add	r24, r24
    13e2:	97 fb       	bst	r25, 7
    13e4:	99 1f       	adc	r25, r25
    13e6:	61 f0       	breq	.+24     	; 0x1400 <__fp_splitA+0x20>
    13e8:	9f 3f       	cpi	r25, 0xFF	; 255
    13ea:	79 f0       	breq	.+30     	; 0x140a <__fp_splitA+0x2a>
    13ec:	87 95       	ror	r24
    13ee:	08 95       	ret
    13f0:	12 16       	cp	r1, r18
    13f2:	13 06       	cpc	r1, r19
    13f4:	14 06       	cpc	r1, r20
    13f6:	55 1f       	adc	r21, r21
    13f8:	f2 cf       	rjmp	.-28     	; 0x13de <__fp_split3+0xe>
    13fa:	46 95       	lsr	r20
    13fc:	f1 df       	rcall	.-30     	; 0x13e0 <__fp_splitA>
    13fe:	08 c0       	rjmp	.+16     	; 0x1410 <__fp_splitA+0x30>
    1400:	16 16       	cp	r1, r22
    1402:	17 06       	cpc	r1, r23
    1404:	18 06       	cpc	r1, r24
    1406:	99 1f       	adc	r25, r25
    1408:	f1 cf       	rjmp	.-30     	; 0x13ec <__fp_splitA+0xc>
    140a:	86 95       	lsr	r24
    140c:	71 05       	cpc	r23, r1
    140e:	61 05       	cpc	r22, r1
    1410:	08 94       	sec
    1412:	08 95       	ret

00001414 <__fp_zero>:
    1414:	e8 94       	clt

00001416 <__fp_szero>:
    1416:	bb 27       	eor	r27, r27
    1418:	66 27       	eor	r22, r22
    141a:	77 27       	eor	r23, r23
    141c:	cb 01       	movw	r24, r22
    141e:	97 f9       	bld	r25, 7
    1420:	08 95       	ret

00001422 <__gesf2>:
    1422:	8a df       	rcall	.-236    	; 0x1338 <__fp_cmp>
    1424:	08 f4       	brcc	.+2      	; 0x1428 <__gesf2+0x6>
    1426:	8f ef       	ldi	r24, 0xFF	; 255
    1428:	08 95       	ret

0000142a <__mulsf3>:
    142a:	0b d0       	rcall	.+22     	; 0x1442 <__mulsf3x>
    142c:	c0 cf       	rjmp	.-128    	; 0x13ae <__fp_round>
    142e:	b1 df       	rcall	.-158    	; 0x1392 <__fp_pscA>
    1430:	28 f0       	brcs	.+10     	; 0x143c <__mulsf3+0x12>
    1432:	b6 df       	rcall	.-148    	; 0x13a0 <__fp_pscB>
    1434:	18 f0       	brcs	.+6      	; 0x143c <__mulsf3+0x12>
    1436:	95 23       	and	r25, r21
    1438:	09 f0       	breq	.+2      	; 0x143c <__mulsf3+0x12>
    143a:	a2 cf       	rjmp	.-188    	; 0x1380 <__fp_inf>
    143c:	a7 cf       	rjmp	.-178    	; 0x138c <__fp_nan>
    143e:	11 24       	eor	r1, r1
    1440:	ea cf       	rjmp	.-44     	; 0x1416 <__fp_szero>

00001442 <__mulsf3x>:
    1442:	c6 df       	rcall	.-116    	; 0x13d0 <__fp_split3>
    1444:	a0 f3       	brcs	.-24     	; 0x142e <__mulsf3+0x4>

00001446 <__mulsf3_pse>:
    1446:	95 9f       	mul	r25, r21
    1448:	d1 f3       	breq	.-12     	; 0x143e <__mulsf3+0x14>
    144a:	95 0f       	add	r25, r21
    144c:	50 e0       	ldi	r21, 0x00	; 0
    144e:	55 1f       	adc	r21, r21
    1450:	62 9f       	mul	r22, r18
    1452:	f0 01       	movw	r30, r0
    1454:	72 9f       	mul	r23, r18
    1456:	bb 27       	eor	r27, r27
    1458:	f0 0d       	add	r31, r0
    145a:	b1 1d       	adc	r27, r1
    145c:	63 9f       	mul	r22, r19
    145e:	aa 27       	eor	r26, r26
    1460:	f0 0d       	add	r31, r0
    1462:	b1 1d       	adc	r27, r1
    1464:	aa 1f       	adc	r26, r26
    1466:	64 9f       	mul	r22, r20
    1468:	66 27       	eor	r22, r22
    146a:	b0 0d       	add	r27, r0
    146c:	a1 1d       	adc	r26, r1
    146e:	66 1f       	adc	r22, r22
    1470:	82 9f       	mul	r24, r18
    1472:	22 27       	eor	r18, r18
    1474:	b0 0d       	add	r27, r0
    1476:	a1 1d       	adc	r26, r1
    1478:	62 1f       	adc	r22, r18
    147a:	73 9f       	mul	r23, r19
    147c:	b0 0d       	add	r27, r0
    147e:	a1 1d       	adc	r26, r1
    1480:	62 1f       	adc	r22, r18
    1482:	83 9f       	mul	r24, r19
    1484:	a0 0d       	add	r26, r0
    1486:	61 1d       	adc	r22, r1
    1488:	22 1f       	adc	r18, r18
    148a:	74 9f       	mul	r23, r20
    148c:	33 27       	eor	r19, r19
    148e:	a0 0d       	add	r26, r0
    1490:	61 1d       	adc	r22, r1
    1492:	23 1f       	adc	r18, r19
    1494:	84 9f       	mul	r24, r20
    1496:	60 0d       	add	r22, r0
    1498:	21 1d       	adc	r18, r1
    149a:	82 2f       	mov	r24, r18
    149c:	76 2f       	mov	r23, r22
    149e:	6a 2f       	mov	r22, r26
    14a0:	11 24       	eor	r1, r1
    14a2:	9f 57       	subi	r25, 0x7F	; 127
    14a4:	50 40       	sbci	r21, 0x00	; 0
    14a6:	8a f0       	brmi	.+34     	; 0x14ca <__mulsf3_pse+0x84>
    14a8:	e1 f0       	breq	.+56     	; 0x14e2 <__mulsf3_pse+0x9c>
    14aa:	88 23       	and	r24, r24
    14ac:	4a f0       	brmi	.+18     	; 0x14c0 <__mulsf3_pse+0x7a>
    14ae:	ee 0f       	add	r30, r30
    14b0:	ff 1f       	adc	r31, r31
    14b2:	bb 1f       	adc	r27, r27
    14b4:	66 1f       	adc	r22, r22
    14b6:	77 1f       	adc	r23, r23
    14b8:	88 1f       	adc	r24, r24
    14ba:	91 50       	subi	r25, 0x01	; 1
    14bc:	50 40       	sbci	r21, 0x00	; 0
    14be:	a9 f7       	brne	.-22     	; 0x14aa <__mulsf3_pse+0x64>
    14c0:	9e 3f       	cpi	r25, 0xFE	; 254
    14c2:	51 05       	cpc	r21, r1
    14c4:	70 f0       	brcs	.+28     	; 0x14e2 <__mulsf3_pse+0x9c>
    14c6:	5c cf       	rjmp	.-328    	; 0x1380 <__fp_inf>
    14c8:	a6 cf       	rjmp	.-180    	; 0x1416 <__fp_szero>
    14ca:	5f 3f       	cpi	r21, 0xFF	; 255
    14cc:	ec f3       	brlt	.-6      	; 0x14c8 <__mulsf3_pse+0x82>
    14ce:	98 3e       	cpi	r25, 0xE8	; 232
    14d0:	dc f3       	brlt	.-10     	; 0x14c8 <__mulsf3_pse+0x82>
    14d2:	86 95       	lsr	r24
    14d4:	77 95       	ror	r23
    14d6:	67 95       	ror	r22
    14d8:	b7 95       	ror	r27
    14da:	f7 95       	ror	r31
    14dc:	e7 95       	ror	r30
    14de:	9f 5f       	subi	r25, 0xFF	; 255
    14e0:	c1 f7       	brne	.-16     	; 0x14d2 <__mulsf3_pse+0x8c>
    14e2:	fe 2b       	or	r31, r30
    14e4:	88 0f       	add	r24, r24
    14e6:	91 1d       	adc	r25, r1
    14e8:	96 95       	lsr	r25
    14ea:	87 95       	ror	r24
    14ec:	97 f9       	bld	r25, 7
    14ee:	08 95       	ret

000014f0 <__tablejump2__>:
    14f0:	ee 0f       	add	r30, r30
    14f2:	ff 1f       	adc	r31, r31

000014f4 <__tablejump__>:
    14f4:	05 90       	lpm	r0, Z+
    14f6:	f4 91       	lpm	r31, Z
    14f8:	e0 2d       	mov	r30, r0
    14fa:	19 94       	eijmp

000014fc <fdevopen>:
    14fc:	0f 93       	push	r16
    14fe:	1f 93       	push	r17
    1500:	cf 93       	push	r28
    1502:	df 93       	push	r29
    1504:	ec 01       	movw	r28, r24
    1506:	8b 01       	movw	r16, r22
    1508:	00 97       	sbiw	r24, 0x00	; 0
    150a:	31 f4       	brne	.+12     	; 0x1518 <fdevopen+0x1c>
    150c:	61 15       	cp	r22, r1
    150e:	71 05       	cpc	r23, r1
    1510:	19 f4       	brne	.+6      	; 0x1518 <fdevopen+0x1c>
    1512:	80 e0       	ldi	r24, 0x00	; 0
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	37 c0       	rjmp	.+110    	; 0x1586 <fdevopen+0x8a>
    1518:	6e e0       	ldi	r22, 0x0E	; 14
    151a:	70 e0       	ldi	r23, 0x00	; 0
    151c:	81 e0       	ldi	r24, 0x01	; 1
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	63 d2       	rcall	.+1222   	; 0x19e8 <calloc>
    1522:	fc 01       	movw	r30, r24
    1524:	00 97       	sbiw	r24, 0x00	; 0
    1526:	a9 f3       	breq	.-22     	; 0x1512 <fdevopen+0x16>
    1528:	80 e8       	ldi	r24, 0x80	; 128
    152a:	83 83       	std	Z+3, r24	; 0x03
    152c:	01 15       	cp	r16, r1
    152e:	11 05       	cpc	r17, r1
    1530:	71 f0       	breq	.+28     	; 0x154e <fdevopen+0x52>
    1532:	13 87       	std	Z+11, r17	; 0x0b
    1534:	02 87       	std	Z+10, r16	; 0x0a
    1536:	81 e8       	ldi	r24, 0x81	; 129
    1538:	83 83       	std	Z+3, r24	; 0x03
    153a:	80 91 af 02 	lds	r24, 0x02AF
    153e:	90 91 b0 02 	lds	r25, 0x02B0
    1542:	89 2b       	or	r24, r25
    1544:	21 f4       	brne	.+8      	; 0x154e <fdevopen+0x52>
    1546:	f0 93 b0 02 	sts	0x02B0, r31
    154a:	e0 93 af 02 	sts	0x02AF, r30
    154e:	20 97       	sbiw	r28, 0x00	; 0
    1550:	c9 f0       	breq	.+50     	; 0x1584 <fdevopen+0x88>
    1552:	d1 87       	std	Z+9, r29	; 0x09
    1554:	c0 87       	std	Z+8, r28	; 0x08
    1556:	83 81       	ldd	r24, Z+3	; 0x03
    1558:	82 60       	ori	r24, 0x02	; 2
    155a:	83 83       	std	Z+3, r24	; 0x03
    155c:	80 91 b1 02 	lds	r24, 0x02B1
    1560:	90 91 b2 02 	lds	r25, 0x02B2
    1564:	89 2b       	or	r24, r25
    1566:	71 f4       	brne	.+28     	; 0x1584 <fdevopen+0x88>
    1568:	f0 93 b2 02 	sts	0x02B2, r31
    156c:	e0 93 b1 02 	sts	0x02B1, r30
    1570:	80 91 b3 02 	lds	r24, 0x02B3
    1574:	90 91 b4 02 	lds	r25, 0x02B4
    1578:	89 2b       	or	r24, r25
    157a:	21 f4       	brne	.+8      	; 0x1584 <fdevopen+0x88>
    157c:	f0 93 b4 02 	sts	0x02B4, r31
    1580:	e0 93 b3 02 	sts	0x02B3, r30
    1584:	cf 01       	movw	r24, r30
    1586:	df 91       	pop	r29
    1588:	cf 91       	pop	r28
    158a:	1f 91       	pop	r17
    158c:	0f 91       	pop	r16
    158e:	08 95       	ret

00001590 <printf>:
    1590:	cf 93       	push	r28
    1592:	df 93       	push	r29
    1594:	cd b7       	in	r28, 0x3d	; 61
    1596:	de b7       	in	r29, 0x3e	; 62
    1598:	fe 01       	movw	r30, r28
    159a:	36 96       	adiw	r30, 0x06	; 6
    159c:	61 91       	ld	r22, Z+
    159e:	71 91       	ld	r23, Z+
    15a0:	af 01       	movw	r20, r30
    15a2:	80 91 b1 02 	lds	r24, 0x02B1
    15a6:	90 91 b2 02 	lds	r25, 0x02B2
    15aa:	30 d0       	rcall	.+96     	; 0x160c <vfprintf>
    15ac:	df 91       	pop	r29
    15ae:	cf 91       	pop	r28
    15b0:	08 95       	ret

000015b2 <puts>:
    15b2:	0f 93       	push	r16
    15b4:	1f 93       	push	r17
    15b6:	cf 93       	push	r28
    15b8:	df 93       	push	r29
    15ba:	e0 91 b1 02 	lds	r30, 0x02B1
    15be:	f0 91 b2 02 	lds	r31, 0x02B2
    15c2:	23 81       	ldd	r18, Z+3	; 0x03
    15c4:	21 ff       	sbrs	r18, 1
    15c6:	1b c0       	rjmp	.+54     	; 0x15fe <puts+0x4c>
    15c8:	ec 01       	movw	r28, r24
    15ca:	00 e0       	ldi	r16, 0x00	; 0
    15cc:	10 e0       	ldi	r17, 0x00	; 0
    15ce:	89 91       	ld	r24, Y+
    15d0:	60 91 b1 02 	lds	r22, 0x02B1
    15d4:	70 91 b2 02 	lds	r23, 0x02B2
    15d8:	db 01       	movw	r26, r22
    15da:	18 96       	adiw	r26, 0x08	; 8
    15dc:	ed 91       	ld	r30, X+
    15de:	fc 91       	ld	r31, X
    15e0:	19 97       	sbiw	r26, 0x09	; 9
    15e2:	88 23       	and	r24, r24
    15e4:	31 f0       	breq	.+12     	; 0x15f2 <puts+0x40>
    15e6:	19 95       	eicall
    15e8:	89 2b       	or	r24, r25
    15ea:	89 f3       	breq	.-30     	; 0x15ce <puts+0x1c>
    15ec:	0f ef       	ldi	r16, 0xFF	; 255
    15ee:	1f ef       	ldi	r17, 0xFF	; 255
    15f0:	ee cf       	rjmp	.-36     	; 0x15ce <puts+0x1c>
    15f2:	8a e0       	ldi	r24, 0x0A	; 10
    15f4:	19 95       	eicall
    15f6:	89 2b       	or	r24, r25
    15f8:	11 f4       	brne	.+4      	; 0x15fe <puts+0x4c>
    15fa:	c8 01       	movw	r24, r16
    15fc:	02 c0       	rjmp	.+4      	; 0x1602 <puts+0x50>
    15fe:	8f ef       	ldi	r24, 0xFF	; 255
    1600:	9f ef       	ldi	r25, 0xFF	; 255
    1602:	df 91       	pop	r29
    1604:	cf 91       	pop	r28
    1606:	1f 91       	pop	r17
    1608:	0f 91       	pop	r16
    160a:	08 95       	ret

0000160c <vfprintf>:
    160c:	2f 92       	push	r2
    160e:	3f 92       	push	r3
    1610:	4f 92       	push	r4
    1612:	5f 92       	push	r5
    1614:	6f 92       	push	r6
    1616:	7f 92       	push	r7
    1618:	8f 92       	push	r8
    161a:	9f 92       	push	r9
    161c:	af 92       	push	r10
    161e:	bf 92       	push	r11
    1620:	cf 92       	push	r12
    1622:	df 92       	push	r13
    1624:	ef 92       	push	r14
    1626:	ff 92       	push	r15
    1628:	0f 93       	push	r16
    162a:	1f 93       	push	r17
    162c:	cf 93       	push	r28
    162e:	df 93       	push	r29
    1630:	cd b7       	in	r28, 0x3d	; 61
    1632:	de b7       	in	r29, 0x3e	; 62
    1634:	2c 97       	sbiw	r28, 0x0c	; 12
    1636:	0f b6       	in	r0, 0x3f	; 63
    1638:	f8 94       	cli
    163a:	de bf       	out	0x3e, r29	; 62
    163c:	0f be       	out	0x3f, r0	; 63
    163e:	cd bf       	out	0x3d, r28	; 61
    1640:	7c 01       	movw	r14, r24
    1642:	6b 01       	movw	r12, r22
    1644:	8a 01       	movw	r16, r20
    1646:	fc 01       	movw	r30, r24
    1648:	17 82       	std	Z+7, r1	; 0x07
    164a:	16 82       	std	Z+6, r1	; 0x06
    164c:	83 81       	ldd	r24, Z+3	; 0x03
    164e:	81 ff       	sbrs	r24, 1
    1650:	b0 c1       	rjmp	.+864    	; 0x19b2 <vfprintf+0x3a6>
    1652:	ce 01       	movw	r24, r28
    1654:	01 96       	adiw	r24, 0x01	; 1
    1656:	4c 01       	movw	r8, r24
    1658:	f7 01       	movw	r30, r14
    165a:	93 81       	ldd	r25, Z+3	; 0x03
    165c:	f6 01       	movw	r30, r12
    165e:	93 fd       	sbrc	r25, 3
    1660:	85 91       	lpm	r24, Z+
    1662:	93 ff       	sbrs	r25, 3
    1664:	81 91       	ld	r24, Z+
    1666:	6f 01       	movw	r12, r30
    1668:	88 23       	and	r24, r24
    166a:	09 f4       	brne	.+2      	; 0x166e <vfprintf+0x62>
    166c:	9e c1       	rjmp	.+828    	; 0x19aa <vfprintf+0x39e>
    166e:	85 32       	cpi	r24, 0x25	; 37
    1670:	39 f4       	brne	.+14     	; 0x1680 <vfprintf+0x74>
    1672:	93 fd       	sbrc	r25, 3
    1674:	85 91       	lpm	r24, Z+
    1676:	93 ff       	sbrs	r25, 3
    1678:	81 91       	ld	r24, Z+
    167a:	6f 01       	movw	r12, r30
    167c:	85 32       	cpi	r24, 0x25	; 37
    167e:	21 f4       	brne	.+8      	; 0x1688 <vfprintf+0x7c>
    1680:	b7 01       	movw	r22, r14
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	0f d3       	rcall	.+1566   	; 0x1ca4 <fputc>
    1686:	e8 cf       	rjmp	.-48     	; 0x1658 <vfprintf+0x4c>
    1688:	51 2c       	mov	r5, r1
    168a:	31 2c       	mov	r3, r1
    168c:	20 e0       	ldi	r18, 0x00	; 0
    168e:	20 32       	cpi	r18, 0x20	; 32
    1690:	a0 f4       	brcc	.+40     	; 0x16ba <vfprintf+0xae>
    1692:	8b 32       	cpi	r24, 0x2B	; 43
    1694:	69 f0       	breq	.+26     	; 0x16b0 <vfprintf+0xa4>
    1696:	30 f4       	brcc	.+12     	; 0x16a4 <vfprintf+0x98>
    1698:	80 32       	cpi	r24, 0x20	; 32
    169a:	59 f0       	breq	.+22     	; 0x16b2 <vfprintf+0xa6>
    169c:	83 32       	cpi	r24, 0x23	; 35
    169e:	69 f4       	brne	.+26     	; 0x16ba <vfprintf+0xae>
    16a0:	20 61       	ori	r18, 0x10	; 16
    16a2:	2c c0       	rjmp	.+88     	; 0x16fc <vfprintf+0xf0>
    16a4:	8d 32       	cpi	r24, 0x2D	; 45
    16a6:	39 f0       	breq	.+14     	; 0x16b6 <vfprintf+0xaa>
    16a8:	80 33       	cpi	r24, 0x30	; 48
    16aa:	39 f4       	brne	.+14     	; 0x16ba <vfprintf+0xae>
    16ac:	21 60       	ori	r18, 0x01	; 1
    16ae:	26 c0       	rjmp	.+76     	; 0x16fc <vfprintf+0xf0>
    16b0:	22 60       	ori	r18, 0x02	; 2
    16b2:	24 60       	ori	r18, 0x04	; 4
    16b4:	23 c0       	rjmp	.+70     	; 0x16fc <vfprintf+0xf0>
    16b6:	28 60       	ori	r18, 0x08	; 8
    16b8:	21 c0       	rjmp	.+66     	; 0x16fc <vfprintf+0xf0>
    16ba:	27 fd       	sbrc	r18, 7
    16bc:	27 c0       	rjmp	.+78     	; 0x170c <vfprintf+0x100>
    16be:	30 ed       	ldi	r19, 0xD0	; 208
    16c0:	38 0f       	add	r19, r24
    16c2:	3a 30       	cpi	r19, 0x0A	; 10
    16c4:	78 f4       	brcc	.+30     	; 0x16e4 <vfprintf+0xd8>
    16c6:	26 ff       	sbrs	r18, 6
    16c8:	06 c0       	rjmp	.+12     	; 0x16d6 <vfprintf+0xca>
    16ca:	fa e0       	ldi	r31, 0x0A	; 10
    16cc:	5f 9e       	mul	r5, r31
    16ce:	30 0d       	add	r19, r0
    16d0:	11 24       	eor	r1, r1
    16d2:	53 2e       	mov	r5, r19
    16d4:	13 c0       	rjmp	.+38     	; 0x16fc <vfprintf+0xf0>
    16d6:	8a e0       	ldi	r24, 0x0A	; 10
    16d8:	38 9e       	mul	r3, r24
    16da:	30 0d       	add	r19, r0
    16dc:	11 24       	eor	r1, r1
    16de:	33 2e       	mov	r3, r19
    16e0:	20 62       	ori	r18, 0x20	; 32
    16e2:	0c c0       	rjmp	.+24     	; 0x16fc <vfprintf+0xf0>
    16e4:	8e 32       	cpi	r24, 0x2E	; 46
    16e6:	21 f4       	brne	.+8      	; 0x16f0 <vfprintf+0xe4>
    16e8:	26 fd       	sbrc	r18, 6
    16ea:	5f c1       	rjmp	.+702    	; 0x19aa <vfprintf+0x39e>
    16ec:	20 64       	ori	r18, 0x40	; 64
    16ee:	06 c0       	rjmp	.+12     	; 0x16fc <vfprintf+0xf0>
    16f0:	8c 36       	cpi	r24, 0x6C	; 108
    16f2:	11 f4       	brne	.+4      	; 0x16f8 <vfprintf+0xec>
    16f4:	20 68       	ori	r18, 0x80	; 128
    16f6:	02 c0       	rjmp	.+4      	; 0x16fc <vfprintf+0xf0>
    16f8:	88 36       	cpi	r24, 0x68	; 104
    16fa:	41 f4       	brne	.+16     	; 0x170c <vfprintf+0x100>
    16fc:	f6 01       	movw	r30, r12
    16fe:	93 fd       	sbrc	r25, 3
    1700:	85 91       	lpm	r24, Z+
    1702:	93 ff       	sbrs	r25, 3
    1704:	81 91       	ld	r24, Z+
    1706:	6f 01       	movw	r12, r30
    1708:	81 11       	cpse	r24, r1
    170a:	c1 cf       	rjmp	.-126    	; 0x168e <vfprintf+0x82>
    170c:	98 2f       	mov	r25, r24
    170e:	9f 7d       	andi	r25, 0xDF	; 223
    1710:	95 54       	subi	r25, 0x45	; 69
    1712:	93 30       	cpi	r25, 0x03	; 3
    1714:	28 f4       	brcc	.+10     	; 0x1720 <vfprintf+0x114>
    1716:	0c 5f       	subi	r16, 0xFC	; 252
    1718:	1f 4f       	sbci	r17, 0xFF	; 255
    171a:	ff e3       	ldi	r31, 0x3F	; 63
    171c:	f9 83       	std	Y+1, r31	; 0x01
    171e:	0d c0       	rjmp	.+26     	; 0x173a <vfprintf+0x12e>
    1720:	83 36       	cpi	r24, 0x63	; 99
    1722:	31 f0       	breq	.+12     	; 0x1730 <vfprintf+0x124>
    1724:	83 37       	cpi	r24, 0x73	; 115
    1726:	71 f0       	breq	.+28     	; 0x1744 <vfprintf+0x138>
    1728:	83 35       	cpi	r24, 0x53	; 83
    172a:	09 f0       	breq	.+2      	; 0x172e <vfprintf+0x122>
    172c:	57 c0       	rjmp	.+174    	; 0x17dc <vfprintf+0x1d0>
    172e:	21 c0       	rjmp	.+66     	; 0x1772 <vfprintf+0x166>
    1730:	f8 01       	movw	r30, r16
    1732:	80 81       	ld	r24, Z
    1734:	89 83       	std	Y+1, r24	; 0x01
    1736:	0e 5f       	subi	r16, 0xFE	; 254
    1738:	1f 4f       	sbci	r17, 0xFF	; 255
    173a:	44 24       	eor	r4, r4
    173c:	43 94       	inc	r4
    173e:	51 2c       	mov	r5, r1
    1740:	54 01       	movw	r10, r8
    1742:	14 c0       	rjmp	.+40     	; 0x176c <vfprintf+0x160>
    1744:	38 01       	movw	r6, r16
    1746:	f2 e0       	ldi	r31, 0x02	; 2
    1748:	6f 0e       	add	r6, r31
    174a:	71 1c       	adc	r7, r1
    174c:	f8 01       	movw	r30, r16
    174e:	a0 80       	ld	r10, Z
    1750:	b1 80       	ldd	r11, Z+1	; 0x01
    1752:	26 ff       	sbrs	r18, 6
    1754:	03 c0       	rjmp	.+6      	; 0x175c <vfprintf+0x150>
    1756:	65 2d       	mov	r22, r5
    1758:	70 e0       	ldi	r23, 0x00	; 0
    175a:	02 c0       	rjmp	.+4      	; 0x1760 <vfprintf+0x154>
    175c:	6f ef       	ldi	r22, 0xFF	; 255
    175e:	7f ef       	ldi	r23, 0xFF	; 255
    1760:	c5 01       	movw	r24, r10
    1762:	2c 87       	std	Y+12, r18	; 0x0c
    1764:	94 d2       	rcall	.+1320   	; 0x1c8e <strnlen>
    1766:	2c 01       	movw	r4, r24
    1768:	83 01       	movw	r16, r6
    176a:	2c 85       	ldd	r18, Y+12	; 0x0c
    176c:	2f 77       	andi	r18, 0x7F	; 127
    176e:	22 2e       	mov	r2, r18
    1770:	16 c0       	rjmp	.+44     	; 0x179e <vfprintf+0x192>
    1772:	38 01       	movw	r6, r16
    1774:	f2 e0       	ldi	r31, 0x02	; 2
    1776:	6f 0e       	add	r6, r31
    1778:	71 1c       	adc	r7, r1
    177a:	f8 01       	movw	r30, r16
    177c:	a0 80       	ld	r10, Z
    177e:	b1 80       	ldd	r11, Z+1	; 0x01
    1780:	26 ff       	sbrs	r18, 6
    1782:	03 c0       	rjmp	.+6      	; 0x178a <vfprintf+0x17e>
    1784:	65 2d       	mov	r22, r5
    1786:	70 e0       	ldi	r23, 0x00	; 0
    1788:	02 c0       	rjmp	.+4      	; 0x178e <vfprintf+0x182>
    178a:	6f ef       	ldi	r22, 0xFF	; 255
    178c:	7f ef       	ldi	r23, 0xFF	; 255
    178e:	c5 01       	movw	r24, r10
    1790:	2c 87       	std	Y+12, r18	; 0x0c
    1792:	6b d2       	rcall	.+1238   	; 0x1c6a <strnlen_P>
    1794:	2c 01       	movw	r4, r24
    1796:	2c 85       	ldd	r18, Y+12	; 0x0c
    1798:	20 68       	ori	r18, 0x80	; 128
    179a:	22 2e       	mov	r2, r18
    179c:	83 01       	movw	r16, r6
    179e:	23 fc       	sbrc	r2, 3
    17a0:	19 c0       	rjmp	.+50     	; 0x17d4 <vfprintf+0x1c8>
    17a2:	83 2d       	mov	r24, r3
    17a4:	90 e0       	ldi	r25, 0x00	; 0
    17a6:	48 16       	cp	r4, r24
    17a8:	59 06       	cpc	r5, r25
    17aa:	a0 f4       	brcc	.+40     	; 0x17d4 <vfprintf+0x1c8>
    17ac:	b7 01       	movw	r22, r14
    17ae:	80 e2       	ldi	r24, 0x20	; 32
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	78 d2       	rcall	.+1264   	; 0x1ca4 <fputc>
    17b4:	3a 94       	dec	r3
    17b6:	f5 cf       	rjmp	.-22     	; 0x17a2 <vfprintf+0x196>
    17b8:	f5 01       	movw	r30, r10
    17ba:	27 fc       	sbrc	r2, 7
    17bc:	85 91       	lpm	r24, Z+
    17be:	27 fe       	sbrs	r2, 7
    17c0:	81 91       	ld	r24, Z+
    17c2:	5f 01       	movw	r10, r30
    17c4:	b7 01       	movw	r22, r14
    17c6:	90 e0       	ldi	r25, 0x00	; 0
    17c8:	6d d2       	rcall	.+1242   	; 0x1ca4 <fputc>
    17ca:	31 10       	cpse	r3, r1
    17cc:	3a 94       	dec	r3
    17ce:	f1 e0       	ldi	r31, 0x01	; 1
    17d0:	4f 1a       	sub	r4, r31
    17d2:	51 08       	sbc	r5, r1
    17d4:	41 14       	cp	r4, r1
    17d6:	51 04       	cpc	r5, r1
    17d8:	79 f7       	brne	.-34     	; 0x17b8 <vfprintf+0x1ac>
    17da:	de c0       	rjmp	.+444    	; 0x1998 <vfprintf+0x38c>
    17dc:	84 36       	cpi	r24, 0x64	; 100
    17de:	11 f0       	breq	.+4      	; 0x17e4 <vfprintf+0x1d8>
    17e0:	89 36       	cpi	r24, 0x69	; 105
    17e2:	31 f5       	brne	.+76     	; 0x1830 <vfprintf+0x224>
    17e4:	f8 01       	movw	r30, r16
    17e6:	27 ff       	sbrs	r18, 7
    17e8:	07 c0       	rjmp	.+14     	; 0x17f8 <vfprintf+0x1ec>
    17ea:	60 81       	ld	r22, Z
    17ec:	71 81       	ldd	r23, Z+1	; 0x01
    17ee:	82 81       	ldd	r24, Z+2	; 0x02
    17f0:	93 81       	ldd	r25, Z+3	; 0x03
    17f2:	0c 5f       	subi	r16, 0xFC	; 252
    17f4:	1f 4f       	sbci	r17, 0xFF	; 255
    17f6:	08 c0       	rjmp	.+16     	; 0x1808 <vfprintf+0x1fc>
    17f8:	60 81       	ld	r22, Z
    17fa:	71 81       	ldd	r23, Z+1	; 0x01
    17fc:	88 27       	eor	r24, r24
    17fe:	77 fd       	sbrc	r23, 7
    1800:	80 95       	com	r24
    1802:	98 2f       	mov	r25, r24
    1804:	0e 5f       	subi	r16, 0xFE	; 254
    1806:	1f 4f       	sbci	r17, 0xFF	; 255
    1808:	2f 76       	andi	r18, 0x6F	; 111
    180a:	b2 2e       	mov	r11, r18
    180c:	97 ff       	sbrs	r25, 7
    180e:	09 c0       	rjmp	.+18     	; 0x1822 <vfprintf+0x216>
    1810:	90 95       	com	r25
    1812:	80 95       	com	r24
    1814:	70 95       	com	r23
    1816:	61 95       	neg	r22
    1818:	7f 4f       	sbci	r23, 0xFF	; 255
    181a:	8f 4f       	sbci	r24, 0xFF	; 255
    181c:	9f 4f       	sbci	r25, 0xFF	; 255
    181e:	20 68       	ori	r18, 0x80	; 128
    1820:	b2 2e       	mov	r11, r18
    1822:	2a e0       	ldi	r18, 0x0A	; 10
    1824:	30 e0       	ldi	r19, 0x00	; 0
    1826:	a4 01       	movw	r20, r8
    1828:	6f d2       	rcall	.+1246   	; 0x1d08 <__ultoa_invert>
    182a:	a8 2e       	mov	r10, r24
    182c:	a8 18       	sub	r10, r8
    182e:	43 c0       	rjmp	.+134    	; 0x18b6 <vfprintf+0x2aa>
    1830:	85 37       	cpi	r24, 0x75	; 117
    1832:	29 f4       	brne	.+10     	; 0x183e <vfprintf+0x232>
    1834:	2f 7e       	andi	r18, 0xEF	; 239
    1836:	b2 2e       	mov	r11, r18
    1838:	2a e0       	ldi	r18, 0x0A	; 10
    183a:	30 e0       	ldi	r19, 0x00	; 0
    183c:	25 c0       	rjmp	.+74     	; 0x1888 <vfprintf+0x27c>
    183e:	f2 2f       	mov	r31, r18
    1840:	f9 7f       	andi	r31, 0xF9	; 249
    1842:	bf 2e       	mov	r11, r31
    1844:	8f 36       	cpi	r24, 0x6F	; 111
    1846:	c1 f0       	breq	.+48     	; 0x1878 <vfprintf+0x26c>
    1848:	18 f4       	brcc	.+6      	; 0x1850 <vfprintf+0x244>
    184a:	88 35       	cpi	r24, 0x58	; 88
    184c:	79 f0       	breq	.+30     	; 0x186c <vfprintf+0x260>
    184e:	ad c0       	rjmp	.+346    	; 0x19aa <vfprintf+0x39e>
    1850:	80 37       	cpi	r24, 0x70	; 112
    1852:	19 f0       	breq	.+6      	; 0x185a <vfprintf+0x24e>
    1854:	88 37       	cpi	r24, 0x78	; 120
    1856:	21 f0       	breq	.+8      	; 0x1860 <vfprintf+0x254>
    1858:	a8 c0       	rjmp	.+336    	; 0x19aa <vfprintf+0x39e>
    185a:	2f 2f       	mov	r18, r31
    185c:	20 61       	ori	r18, 0x10	; 16
    185e:	b2 2e       	mov	r11, r18
    1860:	b4 fe       	sbrs	r11, 4
    1862:	0d c0       	rjmp	.+26     	; 0x187e <vfprintf+0x272>
    1864:	8b 2d       	mov	r24, r11
    1866:	84 60       	ori	r24, 0x04	; 4
    1868:	b8 2e       	mov	r11, r24
    186a:	09 c0       	rjmp	.+18     	; 0x187e <vfprintf+0x272>
    186c:	24 ff       	sbrs	r18, 4
    186e:	0a c0       	rjmp	.+20     	; 0x1884 <vfprintf+0x278>
    1870:	9f 2f       	mov	r25, r31
    1872:	96 60       	ori	r25, 0x06	; 6
    1874:	b9 2e       	mov	r11, r25
    1876:	06 c0       	rjmp	.+12     	; 0x1884 <vfprintf+0x278>
    1878:	28 e0       	ldi	r18, 0x08	; 8
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	05 c0       	rjmp	.+10     	; 0x1888 <vfprintf+0x27c>
    187e:	20 e1       	ldi	r18, 0x10	; 16
    1880:	30 e0       	ldi	r19, 0x00	; 0
    1882:	02 c0       	rjmp	.+4      	; 0x1888 <vfprintf+0x27c>
    1884:	20 e1       	ldi	r18, 0x10	; 16
    1886:	32 e0       	ldi	r19, 0x02	; 2
    1888:	f8 01       	movw	r30, r16
    188a:	b7 fe       	sbrs	r11, 7
    188c:	07 c0       	rjmp	.+14     	; 0x189c <vfprintf+0x290>
    188e:	60 81       	ld	r22, Z
    1890:	71 81       	ldd	r23, Z+1	; 0x01
    1892:	82 81       	ldd	r24, Z+2	; 0x02
    1894:	93 81       	ldd	r25, Z+3	; 0x03
    1896:	0c 5f       	subi	r16, 0xFC	; 252
    1898:	1f 4f       	sbci	r17, 0xFF	; 255
    189a:	06 c0       	rjmp	.+12     	; 0x18a8 <vfprintf+0x29c>
    189c:	60 81       	ld	r22, Z
    189e:	71 81       	ldd	r23, Z+1	; 0x01
    18a0:	80 e0       	ldi	r24, 0x00	; 0
    18a2:	90 e0       	ldi	r25, 0x00	; 0
    18a4:	0e 5f       	subi	r16, 0xFE	; 254
    18a6:	1f 4f       	sbci	r17, 0xFF	; 255
    18a8:	a4 01       	movw	r20, r8
    18aa:	2e d2       	rcall	.+1116   	; 0x1d08 <__ultoa_invert>
    18ac:	a8 2e       	mov	r10, r24
    18ae:	a8 18       	sub	r10, r8
    18b0:	fb 2d       	mov	r31, r11
    18b2:	ff 77       	andi	r31, 0x7F	; 127
    18b4:	bf 2e       	mov	r11, r31
    18b6:	b6 fe       	sbrs	r11, 6
    18b8:	0b c0       	rjmp	.+22     	; 0x18d0 <vfprintf+0x2c4>
    18ba:	2b 2d       	mov	r18, r11
    18bc:	2e 7f       	andi	r18, 0xFE	; 254
    18be:	a5 14       	cp	r10, r5
    18c0:	50 f4       	brcc	.+20     	; 0x18d6 <vfprintf+0x2ca>
    18c2:	b4 fe       	sbrs	r11, 4
    18c4:	0a c0       	rjmp	.+20     	; 0x18da <vfprintf+0x2ce>
    18c6:	b2 fc       	sbrc	r11, 2
    18c8:	08 c0       	rjmp	.+16     	; 0x18da <vfprintf+0x2ce>
    18ca:	2b 2d       	mov	r18, r11
    18cc:	2e 7e       	andi	r18, 0xEE	; 238
    18ce:	05 c0       	rjmp	.+10     	; 0x18da <vfprintf+0x2ce>
    18d0:	7a 2c       	mov	r7, r10
    18d2:	2b 2d       	mov	r18, r11
    18d4:	03 c0       	rjmp	.+6      	; 0x18dc <vfprintf+0x2d0>
    18d6:	7a 2c       	mov	r7, r10
    18d8:	01 c0       	rjmp	.+2      	; 0x18dc <vfprintf+0x2d0>
    18da:	75 2c       	mov	r7, r5
    18dc:	24 ff       	sbrs	r18, 4
    18de:	0d c0       	rjmp	.+26     	; 0x18fa <vfprintf+0x2ee>
    18e0:	fe 01       	movw	r30, r28
    18e2:	ea 0d       	add	r30, r10
    18e4:	f1 1d       	adc	r31, r1
    18e6:	80 81       	ld	r24, Z
    18e8:	80 33       	cpi	r24, 0x30	; 48
    18ea:	11 f4       	brne	.+4      	; 0x18f0 <vfprintf+0x2e4>
    18ec:	29 7e       	andi	r18, 0xE9	; 233
    18ee:	09 c0       	rjmp	.+18     	; 0x1902 <vfprintf+0x2f6>
    18f0:	22 ff       	sbrs	r18, 2
    18f2:	06 c0       	rjmp	.+12     	; 0x1900 <vfprintf+0x2f4>
    18f4:	73 94       	inc	r7
    18f6:	73 94       	inc	r7
    18f8:	04 c0       	rjmp	.+8      	; 0x1902 <vfprintf+0x2f6>
    18fa:	82 2f       	mov	r24, r18
    18fc:	86 78       	andi	r24, 0x86	; 134
    18fe:	09 f0       	breq	.+2      	; 0x1902 <vfprintf+0x2f6>
    1900:	73 94       	inc	r7
    1902:	23 fd       	sbrc	r18, 3
    1904:	12 c0       	rjmp	.+36     	; 0x192a <vfprintf+0x31e>
    1906:	20 ff       	sbrs	r18, 0
    1908:	06 c0       	rjmp	.+12     	; 0x1916 <vfprintf+0x30a>
    190a:	5a 2c       	mov	r5, r10
    190c:	73 14       	cp	r7, r3
    190e:	18 f4       	brcc	.+6      	; 0x1916 <vfprintf+0x30a>
    1910:	53 0c       	add	r5, r3
    1912:	57 18       	sub	r5, r7
    1914:	73 2c       	mov	r7, r3
    1916:	73 14       	cp	r7, r3
    1918:	60 f4       	brcc	.+24     	; 0x1932 <vfprintf+0x326>
    191a:	b7 01       	movw	r22, r14
    191c:	80 e2       	ldi	r24, 0x20	; 32
    191e:	90 e0       	ldi	r25, 0x00	; 0
    1920:	2c 87       	std	Y+12, r18	; 0x0c
    1922:	c0 d1       	rcall	.+896    	; 0x1ca4 <fputc>
    1924:	73 94       	inc	r7
    1926:	2c 85       	ldd	r18, Y+12	; 0x0c
    1928:	f6 cf       	rjmp	.-20     	; 0x1916 <vfprintf+0x30a>
    192a:	73 14       	cp	r7, r3
    192c:	10 f4       	brcc	.+4      	; 0x1932 <vfprintf+0x326>
    192e:	37 18       	sub	r3, r7
    1930:	01 c0       	rjmp	.+2      	; 0x1934 <vfprintf+0x328>
    1932:	31 2c       	mov	r3, r1
    1934:	24 ff       	sbrs	r18, 4
    1936:	11 c0       	rjmp	.+34     	; 0x195a <vfprintf+0x34e>
    1938:	b7 01       	movw	r22, r14
    193a:	80 e3       	ldi	r24, 0x30	; 48
    193c:	90 e0       	ldi	r25, 0x00	; 0
    193e:	2c 87       	std	Y+12, r18	; 0x0c
    1940:	b1 d1       	rcall	.+866    	; 0x1ca4 <fputc>
    1942:	2c 85       	ldd	r18, Y+12	; 0x0c
    1944:	22 ff       	sbrs	r18, 2
    1946:	16 c0       	rjmp	.+44     	; 0x1974 <vfprintf+0x368>
    1948:	21 ff       	sbrs	r18, 1
    194a:	03 c0       	rjmp	.+6      	; 0x1952 <vfprintf+0x346>
    194c:	88 e5       	ldi	r24, 0x58	; 88
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	02 c0       	rjmp	.+4      	; 0x1956 <vfprintf+0x34a>
    1952:	88 e7       	ldi	r24, 0x78	; 120
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	b7 01       	movw	r22, r14
    1958:	0c c0       	rjmp	.+24     	; 0x1972 <vfprintf+0x366>
    195a:	82 2f       	mov	r24, r18
    195c:	86 78       	andi	r24, 0x86	; 134
    195e:	51 f0       	breq	.+20     	; 0x1974 <vfprintf+0x368>
    1960:	21 fd       	sbrc	r18, 1
    1962:	02 c0       	rjmp	.+4      	; 0x1968 <vfprintf+0x35c>
    1964:	80 e2       	ldi	r24, 0x20	; 32
    1966:	01 c0       	rjmp	.+2      	; 0x196a <vfprintf+0x35e>
    1968:	8b e2       	ldi	r24, 0x2B	; 43
    196a:	27 fd       	sbrc	r18, 7
    196c:	8d e2       	ldi	r24, 0x2D	; 45
    196e:	b7 01       	movw	r22, r14
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	98 d1       	rcall	.+816    	; 0x1ca4 <fputc>
    1974:	a5 14       	cp	r10, r5
    1976:	30 f4       	brcc	.+12     	; 0x1984 <vfprintf+0x378>
    1978:	b7 01       	movw	r22, r14
    197a:	80 e3       	ldi	r24, 0x30	; 48
    197c:	90 e0       	ldi	r25, 0x00	; 0
    197e:	92 d1       	rcall	.+804    	; 0x1ca4 <fputc>
    1980:	5a 94       	dec	r5
    1982:	f8 cf       	rjmp	.-16     	; 0x1974 <vfprintf+0x368>
    1984:	aa 94       	dec	r10
    1986:	f4 01       	movw	r30, r8
    1988:	ea 0d       	add	r30, r10
    198a:	f1 1d       	adc	r31, r1
    198c:	80 81       	ld	r24, Z
    198e:	b7 01       	movw	r22, r14
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	88 d1       	rcall	.+784    	; 0x1ca4 <fputc>
    1994:	a1 10       	cpse	r10, r1
    1996:	f6 cf       	rjmp	.-20     	; 0x1984 <vfprintf+0x378>
    1998:	33 20       	and	r3, r3
    199a:	09 f4       	brne	.+2      	; 0x199e <vfprintf+0x392>
    199c:	5d ce       	rjmp	.-838    	; 0x1658 <vfprintf+0x4c>
    199e:	b7 01       	movw	r22, r14
    19a0:	80 e2       	ldi	r24, 0x20	; 32
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	7f d1       	rcall	.+766    	; 0x1ca4 <fputc>
    19a6:	3a 94       	dec	r3
    19a8:	f7 cf       	rjmp	.-18     	; 0x1998 <vfprintf+0x38c>
    19aa:	f7 01       	movw	r30, r14
    19ac:	86 81       	ldd	r24, Z+6	; 0x06
    19ae:	97 81       	ldd	r25, Z+7	; 0x07
    19b0:	02 c0       	rjmp	.+4      	; 0x19b6 <vfprintf+0x3aa>
    19b2:	8f ef       	ldi	r24, 0xFF	; 255
    19b4:	9f ef       	ldi	r25, 0xFF	; 255
    19b6:	2c 96       	adiw	r28, 0x0c	; 12
    19b8:	0f b6       	in	r0, 0x3f	; 63
    19ba:	f8 94       	cli
    19bc:	de bf       	out	0x3e, r29	; 62
    19be:	0f be       	out	0x3f, r0	; 63
    19c0:	cd bf       	out	0x3d, r28	; 61
    19c2:	df 91       	pop	r29
    19c4:	cf 91       	pop	r28
    19c6:	1f 91       	pop	r17
    19c8:	0f 91       	pop	r16
    19ca:	ff 90       	pop	r15
    19cc:	ef 90       	pop	r14
    19ce:	df 90       	pop	r13
    19d0:	cf 90       	pop	r12
    19d2:	bf 90       	pop	r11
    19d4:	af 90       	pop	r10
    19d6:	9f 90       	pop	r9
    19d8:	8f 90       	pop	r8
    19da:	7f 90       	pop	r7
    19dc:	6f 90       	pop	r6
    19de:	5f 90       	pop	r5
    19e0:	4f 90       	pop	r4
    19e2:	3f 90       	pop	r3
    19e4:	2f 90       	pop	r2
    19e6:	08 95       	ret

000019e8 <calloc>:
    19e8:	0f 93       	push	r16
    19ea:	1f 93       	push	r17
    19ec:	cf 93       	push	r28
    19ee:	df 93       	push	r29
    19f0:	86 9f       	mul	r24, r22
    19f2:	80 01       	movw	r16, r0
    19f4:	87 9f       	mul	r24, r23
    19f6:	10 0d       	add	r17, r0
    19f8:	96 9f       	mul	r25, r22
    19fa:	10 0d       	add	r17, r0
    19fc:	11 24       	eor	r1, r1
    19fe:	c8 01       	movw	r24, r16
    1a00:	0d d0       	rcall	.+26     	; 0x1a1c <malloc>
    1a02:	ec 01       	movw	r28, r24
    1a04:	00 97       	sbiw	r24, 0x00	; 0
    1a06:	21 f0       	breq	.+8      	; 0x1a10 <calloc+0x28>
    1a08:	a8 01       	movw	r20, r16
    1a0a:	60 e0       	ldi	r22, 0x00	; 0
    1a0c:	70 e0       	ldi	r23, 0x00	; 0
    1a0e:	38 d1       	rcall	.+624    	; 0x1c80 <memset>
    1a10:	ce 01       	movw	r24, r28
    1a12:	df 91       	pop	r29
    1a14:	cf 91       	pop	r28
    1a16:	1f 91       	pop	r17
    1a18:	0f 91       	pop	r16
    1a1a:	08 95       	ret

00001a1c <malloc>:
    1a1c:	cf 93       	push	r28
    1a1e:	df 93       	push	r29
    1a20:	82 30       	cpi	r24, 0x02	; 2
    1a22:	91 05       	cpc	r25, r1
    1a24:	10 f4       	brcc	.+4      	; 0x1a2a <malloc+0xe>
    1a26:	82 e0       	ldi	r24, 0x02	; 2
    1a28:	90 e0       	ldi	r25, 0x00	; 0
    1a2a:	e0 91 b7 02 	lds	r30, 0x02B7
    1a2e:	f0 91 b8 02 	lds	r31, 0x02B8
    1a32:	20 e0       	ldi	r18, 0x00	; 0
    1a34:	30 e0       	ldi	r19, 0x00	; 0
    1a36:	a0 e0       	ldi	r26, 0x00	; 0
    1a38:	b0 e0       	ldi	r27, 0x00	; 0
    1a3a:	30 97       	sbiw	r30, 0x00	; 0
    1a3c:	39 f1       	breq	.+78     	; 0x1a8c <malloc+0x70>
    1a3e:	40 81       	ld	r20, Z
    1a40:	51 81       	ldd	r21, Z+1	; 0x01
    1a42:	48 17       	cp	r20, r24
    1a44:	59 07       	cpc	r21, r25
    1a46:	b8 f0       	brcs	.+46     	; 0x1a76 <malloc+0x5a>
    1a48:	48 17       	cp	r20, r24
    1a4a:	59 07       	cpc	r21, r25
    1a4c:	71 f4       	brne	.+28     	; 0x1a6a <malloc+0x4e>
    1a4e:	82 81       	ldd	r24, Z+2	; 0x02
    1a50:	93 81       	ldd	r25, Z+3	; 0x03
    1a52:	10 97       	sbiw	r26, 0x00	; 0
    1a54:	29 f0       	breq	.+10     	; 0x1a60 <malloc+0x44>
    1a56:	13 96       	adiw	r26, 0x03	; 3
    1a58:	9c 93       	st	X, r25
    1a5a:	8e 93       	st	-X, r24
    1a5c:	12 97       	sbiw	r26, 0x02	; 2
    1a5e:	2c c0       	rjmp	.+88     	; 0x1ab8 <malloc+0x9c>
    1a60:	90 93 b8 02 	sts	0x02B8, r25
    1a64:	80 93 b7 02 	sts	0x02B7, r24
    1a68:	27 c0       	rjmp	.+78     	; 0x1ab8 <malloc+0x9c>
    1a6a:	21 15       	cp	r18, r1
    1a6c:	31 05       	cpc	r19, r1
    1a6e:	31 f0       	breq	.+12     	; 0x1a7c <malloc+0x60>
    1a70:	42 17       	cp	r20, r18
    1a72:	53 07       	cpc	r21, r19
    1a74:	18 f0       	brcs	.+6      	; 0x1a7c <malloc+0x60>
    1a76:	a9 01       	movw	r20, r18
    1a78:	db 01       	movw	r26, r22
    1a7a:	01 c0       	rjmp	.+2      	; 0x1a7e <malloc+0x62>
    1a7c:	ef 01       	movw	r28, r30
    1a7e:	9a 01       	movw	r18, r20
    1a80:	bd 01       	movw	r22, r26
    1a82:	df 01       	movw	r26, r30
    1a84:	02 80       	ldd	r0, Z+2	; 0x02
    1a86:	f3 81       	ldd	r31, Z+3	; 0x03
    1a88:	e0 2d       	mov	r30, r0
    1a8a:	d7 cf       	rjmp	.-82     	; 0x1a3a <malloc+0x1e>
    1a8c:	21 15       	cp	r18, r1
    1a8e:	31 05       	cpc	r19, r1
    1a90:	f9 f0       	breq	.+62     	; 0x1ad0 <malloc+0xb4>
    1a92:	28 1b       	sub	r18, r24
    1a94:	39 0b       	sbc	r19, r25
    1a96:	24 30       	cpi	r18, 0x04	; 4
    1a98:	31 05       	cpc	r19, r1
    1a9a:	80 f4       	brcc	.+32     	; 0x1abc <malloc+0xa0>
    1a9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a9e:	9b 81       	ldd	r25, Y+3	; 0x03
    1aa0:	61 15       	cp	r22, r1
    1aa2:	71 05       	cpc	r23, r1
    1aa4:	21 f0       	breq	.+8      	; 0x1aae <malloc+0x92>
    1aa6:	fb 01       	movw	r30, r22
    1aa8:	93 83       	std	Z+3, r25	; 0x03
    1aaa:	82 83       	std	Z+2, r24	; 0x02
    1aac:	04 c0       	rjmp	.+8      	; 0x1ab6 <malloc+0x9a>
    1aae:	90 93 b8 02 	sts	0x02B8, r25
    1ab2:	80 93 b7 02 	sts	0x02B7, r24
    1ab6:	fe 01       	movw	r30, r28
    1ab8:	32 96       	adiw	r30, 0x02	; 2
    1aba:	44 c0       	rjmp	.+136    	; 0x1b44 <malloc+0x128>
    1abc:	fe 01       	movw	r30, r28
    1abe:	e2 0f       	add	r30, r18
    1ac0:	f3 1f       	adc	r31, r19
    1ac2:	81 93       	st	Z+, r24
    1ac4:	91 93       	st	Z+, r25
    1ac6:	22 50       	subi	r18, 0x02	; 2
    1ac8:	31 09       	sbc	r19, r1
    1aca:	39 83       	std	Y+1, r19	; 0x01
    1acc:	28 83       	st	Y, r18
    1ace:	3a c0       	rjmp	.+116    	; 0x1b44 <malloc+0x128>
    1ad0:	20 91 b5 02 	lds	r18, 0x02B5
    1ad4:	30 91 b6 02 	lds	r19, 0x02B6
    1ad8:	23 2b       	or	r18, r19
    1ada:	41 f4       	brne	.+16     	; 0x1aec <malloc+0xd0>
    1adc:	20 91 02 02 	lds	r18, 0x0202
    1ae0:	30 91 03 02 	lds	r19, 0x0203
    1ae4:	30 93 b6 02 	sts	0x02B6, r19
    1ae8:	20 93 b5 02 	sts	0x02B5, r18
    1aec:	20 91 00 02 	lds	r18, 0x0200
    1af0:	30 91 01 02 	lds	r19, 0x0201
    1af4:	21 15       	cp	r18, r1
    1af6:	31 05       	cpc	r19, r1
    1af8:	41 f4       	brne	.+16     	; 0x1b0a <malloc+0xee>
    1afa:	2d b7       	in	r18, 0x3d	; 61
    1afc:	3e b7       	in	r19, 0x3e	; 62
    1afe:	40 91 04 02 	lds	r20, 0x0204
    1b02:	50 91 05 02 	lds	r21, 0x0205
    1b06:	24 1b       	sub	r18, r20
    1b08:	35 0b       	sbc	r19, r21
    1b0a:	e0 91 b5 02 	lds	r30, 0x02B5
    1b0e:	f0 91 b6 02 	lds	r31, 0x02B6
    1b12:	e2 17       	cp	r30, r18
    1b14:	f3 07       	cpc	r31, r19
    1b16:	a0 f4       	brcc	.+40     	; 0x1b40 <malloc+0x124>
    1b18:	2e 1b       	sub	r18, r30
    1b1a:	3f 0b       	sbc	r19, r31
    1b1c:	28 17       	cp	r18, r24
    1b1e:	39 07       	cpc	r19, r25
    1b20:	78 f0       	brcs	.+30     	; 0x1b40 <malloc+0x124>
    1b22:	ac 01       	movw	r20, r24
    1b24:	4e 5f       	subi	r20, 0xFE	; 254
    1b26:	5f 4f       	sbci	r21, 0xFF	; 255
    1b28:	24 17       	cp	r18, r20
    1b2a:	35 07       	cpc	r19, r21
    1b2c:	48 f0       	brcs	.+18     	; 0x1b40 <malloc+0x124>
    1b2e:	4e 0f       	add	r20, r30
    1b30:	5f 1f       	adc	r21, r31
    1b32:	50 93 b6 02 	sts	0x02B6, r21
    1b36:	40 93 b5 02 	sts	0x02B5, r20
    1b3a:	81 93       	st	Z+, r24
    1b3c:	91 93       	st	Z+, r25
    1b3e:	02 c0       	rjmp	.+4      	; 0x1b44 <malloc+0x128>
    1b40:	e0 e0       	ldi	r30, 0x00	; 0
    1b42:	f0 e0       	ldi	r31, 0x00	; 0
    1b44:	cf 01       	movw	r24, r30
    1b46:	df 91       	pop	r29
    1b48:	cf 91       	pop	r28
    1b4a:	08 95       	ret

00001b4c <free>:
    1b4c:	cf 93       	push	r28
    1b4e:	df 93       	push	r29
    1b50:	00 97       	sbiw	r24, 0x00	; 0
    1b52:	09 f4       	brne	.+2      	; 0x1b56 <free+0xa>
    1b54:	87 c0       	rjmp	.+270    	; 0x1c64 <free+0x118>
    1b56:	fc 01       	movw	r30, r24
    1b58:	32 97       	sbiw	r30, 0x02	; 2
    1b5a:	13 82       	std	Z+3, r1	; 0x03
    1b5c:	12 82       	std	Z+2, r1	; 0x02
    1b5e:	c0 91 b7 02 	lds	r28, 0x02B7
    1b62:	d0 91 b8 02 	lds	r29, 0x02B8
    1b66:	20 97       	sbiw	r28, 0x00	; 0
    1b68:	81 f4       	brne	.+32     	; 0x1b8a <free+0x3e>
    1b6a:	20 81       	ld	r18, Z
    1b6c:	31 81       	ldd	r19, Z+1	; 0x01
    1b6e:	28 0f       	add	r18, r24
    1b70:	39 1f       	adc	r19, r25
    1b72:	80 91 b5 02 	lds	r24, 0x02B5
    1b76:	90 91 b6 02 	lds	r25, 0x02B6
    1b7a:	82 17       	cp	r24, r18
    1b7c:	93 07       	cpc	r25, r19
    1b7e:	79 f5       	brne	.+94     	; 0x1bde <free+0x92>
    1b80:	f0 93 b6 02 	sts	0x02B6, r31
    1b84:	e0 93 b5 02 	sts	0x02B5, r30
    1b88:	6d c0       	rjmp	.+218    	; 0x1c64 <free+0x118>
    1b8a:	de 01       	movw	r26, r28
    1b8c:	20 e0       	ldi	r18, 0x00	; 0
    1b8e:	30 e0       	ldi	r19, 0x00	; 0
    1b90:	ae 17       	cp	r26, r30
    1b92:	bf 07       	cpc	r27, r31
    1b94:	50 f4       	brcc	.+20     	; 0x1baa <free+0x5e>
    1b96:	12 96       	adiw	r26, 0x02	; 2
    1b98:	4d 91       	ld	r20, X+
    1b9a:	5c 91       	ld	r21, X
    1b9c:	13 97       	sbiw	r26, 0x03	; 3
    1b9e:	9d 01       	movw	r18, r26
    1ba0:	41 15       	cp	r20, r1
    1ba2:	51 05       	cpc	r21, r1
    1ba4:	09 f1       	breq	.+66     	; 0x1be8 <free+0x9c>
    1ba6:	da 01       	movw	r26, r20
    1ba8:	f3 cf       	rjmp	.-26     	; 0x1b90 <free+0x44>
    1baa:	b3 83       	std	Z+3, r27	; 0x03
    1bac:	a2 83       	std	Z+2, r26	; 0x02
    1bae:	40 81       	ld	r20, Z
    1bb0:	51 81       	ldd	r21, Z+1	; 0x01
    1bb2:	84 0f       	add	r24, r20
    1bb4:	95 1f       	adc	r25, r21
    1bb6:	8a 17       	cp	r24, r26
    1bb8:	9b 07       	cpc	r25, r27
    1bba:	71 f4       	brne	.+28     	; 0x1bd8 <free+0x8c>
    1bbc:	8d 91       	ld	r24, X+
    1bbe:	9c 91       	ld	r25, X
    1bc0:	11 97       	sbiw	r26, 0x01	; 1
    1bc2:	84 0f       	add	r24, r20
    1bc4:	95 1f       	adc	r25, r21
    1bc6:	02 96       	adiw	r24, 0x02	; 2
    1bc8:	91 83       	std	Z+1, r25	; 0x01
    1bca:	80 83       	st	Z, r24
    1bcc:	12 96       	adiw	r26, 0x02	; 2
    1bce:	8d 91       	ld	r24, X+
    1bd0:	9c 91       	ld	r25, X
    1bd2:	13 97       	sbiw	r26, 0x03	; 3
    1bd4:	93 83       	std	Z+3, r25	; 0x03
    1bd6:	82 83       	std	Z+2, r24	; 0x02
    1bd8:	21 15       	cp	r18, r1
    1bda:	31 05       	cpc	r19, r1
    1bdc:	29 f4       	brne	.+10     	; 0x1be8 <free+0x9c>
    1bde:	f0 93 b8 02 	sts	0x02B8, r31
    1be2:	e0 93 b7 02 	sts	0x02B7, r30
    1be6:	3e c0       	rjmp	.+124    	; 0x1c64 <free+0x118>
    1be8:	d9 01       	movw	r26, r18
    1bea:	13 96       	adiw	r26, 0x03	; 3
    1bec:	fc 93       	st	X, r31
    1bee:	ee 93       	st	-X, r30
    1bf0:	12 97       	sbiw	r26, 0x02	; 2
    1bf2:	4d 91       	ld	r20, X+
    1bf4:	5d 91       	ld	r21, X+
    1bf6:	a4 0f       	add	r26, r20
    1bf8:	b5 1f       	adc	r27, r21
    1bfa:	ea 17       	cp	r30, r26
    1bfc:	fb 07       	cpc	r31, r27
    1bfe:	79 f4       	brne	.+30     	; 0x1c1e <free+0xd2>
    1c00:	80 81       	ld	r24, Z
    1c02:	91 81       	ldd	r25, Z+1	; 0x01
    1c04:	84 0f       	add	r24, r20
    1c06:	95 1f       	adc	r25, r21
    1c08:	02 96       	adiw	r24, 0x02	; 2
    1c0a:	d9 01       	movw	r26, r18
    1c0c:	11 96       	adiw	r26, 0x01	; 1
    1c0e:	9c 93       	st	X, r25
    1c10:	8e 93       	st	-X, r24
    1c12:	82 81       	ldd	r24, Z+2	; 0x02
    1c14:	93 81       	ldd	r25, Z+3	; 0x03
    1c16:	13 96       	adiw	r26, 0x03	; 3
    1c18:	9c 93       	st	X, r25
    1c1a:	8e 93       	st	-X, r24
    1c1c:	12 97       	sbiw	r26, 0x02	; 2
    1c1e:	e0 e0       	ldi	r30, 0x00	; 0
    1c20:	f0 e0       	ldi	r31, 0x00	; 0
    1c22:	8a 81       	ldd	r24, Y+2	; 0x02
    1c24:	9b 81       	ldd	r25, Y+3	; 0x03
    1c26:	00 97       	sbiw	r24, 0x00	; 0
    1c28:	19 f0       	breq	.+6      	; 0x1c30 <free+0xe4>
    1c2a:	fe 01       	movw	r30, r28
    1c2c:	ec 01       	movw	r28, r24
    1c2e:	f9 cf       	rjmp	.-14     	; 0x1c22 <free+0xd6>
    1c30:	ce 01       	movw	r24, r28
    1c32:	02 96       	adiw	r24, 0x02	; 2
    1c34:	28 81       	ld	r18, Y
    1c36:	39 81       	ldd	r19, Y+1	; 0x01
    1c38:	82 0f       	add	r24, r18
    1c3a:	93 1f       	adc	r25, r19
    1c3c:	20 91 b5 02 	lds	r18, 0x02B5
    1c40:	30 91 b6 02 	lds	r19, 0x02B6
    1c44:	28 17       	cp	r18, r24
    1c46:	39 07       	cpc	r19, r25
    1c48:	69 f4       	brne	.+26     	; 0x1c64 <free+0x118>
    1c4a:	30 97       	sbiw	r30, 0x00	; 0
    1c4c:	29 f4       	brne	.+10     	; 0x1c58 <free+0x10c>
    1c4e:	10 92 b8 02 	sts	0x02B8, r1
    1c52:	10 92 b7 02 	sts	0x02B7, r1
    1c56:	02 c0       	rjmp	.+4      	; 0x1c5c <free+0x110>
    1c58:	13 82       	std	Z+3, r1	; 0x03
    1c5a:	12 82       	std	Z+2, r1	; 0x02
    1c5c:	d0 93 b6 02 	sts	0x02B6, r29
    1c60:	c0 93 b5 02 	sts	0x02B5, r28
    1c64:	df 91       	pop	r29
    1c66:	cf 91       	pop	r28
    1c68:	08 95       	ret

00001c6a <strnlen_P>:
    1c6a:	fc 01       	movw	r30, r24
    1c6c:	05 90       	lpm	r0, Z+
    1c6e:	61 50       	subi	r22, 0x01	; 1
    1c70:	70 40       	sbci	r23, 0x00	; 0
    1c72:	01 10       	cpse	r0, r1
    1c74:	d8 f7       	brcc	.-10     	; 0x1c6c <strnlen_P+0x2>
    1c76:	80 95       	com	r24
    1c78:	90 95       	com	r25
    1c7a:	8e 0f       	add	r24, r30
    1c7c:	9f 1f       	adc	r25, r31
    1c7e:	08 95       	ret

00001c80 <memset>:
    1c80:	dc 01       	movw	r26, r24
    1c82:	01 c0       	rjmp	.+2      	; 0x1c86 <memset+0x6>
    1c84:	6d 93       	st	X+, r22
    1c86:	41 50       	subi	r20, 0x01	; 1
    1c88:	50 40       	sbci	r21, 0x00	; 0
    1c8a:	e0 f7       	brcc	.-8      	; 0x1c84 <memset+0x4>
    1c8c:	08 95       	ret

00001c8e <strnlen>:
    1c8e:	fc 01       	movw	r30, r24
    1c90:	61 50       	subi	r22, 0x01	; 1
    1c92:	70 40       	sbci	r23, 0x00	; 0
    1c94:	01 90       	ld	r0, Z+
    1c96:	01 10       	cpse	r0, r1
    1c98:	d8 f7       	brcc	.-10     	; 0x1c90 <strnlen+0x2>
    1c9a:	80 95       	com	r24
    1c9c:	90 95       	com	r25
    1c9e:	8e 0f       	add	r24, r30
    1ca0:	9f 1f       	adc	r25, r31
    1ca2:	08 95       	ret

00001ca4 <fputc>:
    1ca4:	0f 93       	push	r16
    1ca6:	1f 93       	push	r17
    1ca8:	cf 93       	push	r28
    1caa:	df 93       	push	r29
    1cac:	18 2f       	mov	r17, r24
    1cae:	09 2f       	mov	r16, r25
    1cb0:	eb 01       	movw	r28, r22
    1cb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1cb4:	81 fd       	sbrc	r24, 1
    1cb6:	03 c0       	rjmp	.+6      	; 0x1cbe <fputc+0x1a>
    1cb8:	8f ef       	ldi	r24, 0xFF	; 255
    1cba:	9f ef       	ldi	r25, 0xFF	; 255
    1cbc:	20 c0       	rjmp	.+64     	; 0x1cfe <fputc+0x5a>
    1cbe:	82 ff       	sbrs	r24, 2
    1cc0:	10 c0       	rjmp	.+32     	; 0x1ce2 <fputc+0x3e>
    1cc2:	4e 81       	ldd	r20, Y+6	; 0x06
    1cc4:	5f 81       	ldd	r21, Y+7	; 0x07
    1cc6:	2c 81       	ldd	r18, Y+4	; 0x04
    1cc8:	3d 81       	ldd	r19, Y+5	; 0x05
    1cca:	42 17       	cp	r20, r18
    1ccc:	53 07       	cpc	r21, r19
    1cce:	7c f4       	brge	.+30     	; 0x1cee <fputc+0x4a>
    1cd0:	e8 81       	ld	r30, Y
    1cd2:	f9 81       	ldd	r31, Y+1	; 0x01
    1cd4:	9f 01       	movw	r18, r30
    1cd6:	2f 5f       	subi	r18, 0xFF	; 255
    1cd8:	3f 4f       	sbci	r19, 0xFF	; 255
    1cda:	39 83       	std	Y+1, r19	; 0x01
    1cdc:	28 83       	st	Y, r18
    1cde:	10 83       	st	Z, r17
    1ce0:	06 c0       	rjmp	.+12     	; 0x1cee <fputc+0x4a>
    1ce2:	e8 85       	ldd	r30, Y+8	; 0x08
    1ce4:	f9 85       	ldd	r31, Y+9	; 0x09
    1ce6:	81 2f       	mov	r24, r17
    1ce8:	19 95       	eicall
    1cea:	89 2b       	or	r24, r25
    1cec:	29 f7       	brne	.-54     	; 0x1cb8 <fputc+0x14>
    1cee:	2e 81       	ldd	r18, Y+6	; 0x06
    1cf0:	3f 81       	ldd	r19, Y+7	; 0x07
    1cf2:	2f 5f       	subi	r18, 0xFF	; 255
    1cf4:	3f 4f       	sbci	r19, 0xFF	; 255
    1cf6:	3f 83       	std	Y+7, r19	; 0x07
    1cf8:	2e 83       	std	Y+6, r18	; 0x06
    1cfa:	81 2f       	mov	r24, r17
    1cfc:	90 2f       	mov	r25, r16
    1cfe:	df 91       	pop	r29
    1d00:	cf 91       	pop	r28
    1d02:	1f 91       	pop	r17
    1d04:	0f 91       	pop	r16
    1d06:	08 95       	ret

00001d08 <__ultoa_invert>:
    1d08:	fa 01       	movw	r30, r20
    1d0a:	aa 27       	eor	r26, r26
    1d0c:	28 30       	cpi	r18, 0x08	; 8
    1d0e:	51 f1       	breq	.+84     	; 0x1d64 <__ultoa_invert+0x5c>
    1d10:	20 31       	cpi	r18, 0x10	; 16
    1d12:	81 f1       	breq	.+96     	; 0x1d74 <__ultoa_invert+0x6c>
    1d14:	e8 94       	clt
    1d16:	6f 93       	push	r22
    1d18:	6e 7f       	andi	r22, 0xFE	; 254
    1d1a:	6e 5f       	subi	r22, 0xFE	; 254
    1d1c:	7f 4f       	sbci	r23, 0xFF	; 255
    1d1e:	8f 4f       	sbci	r24, 0xFF	; 255
    1d20:	9f 4f       	sbci	r25, 0xFF	; 255
    1d22:	af 4f       	sbci	r26, 0xFF	; 255
    1d24:	b1 e0       	ldi	r27, 0x01	; 1
    1d26:	3e d0       	rcall	.+124    	; 0x1da4 <__ultoa_invert+0x9c>
    1d28:	b4 e0       	ldi	r27, 0x04	; 4
    1d2a:	3c d0       	rcall	.+120    	; 0x1da4 <__ultoa_invert+0x9c>
    1d2c:	67 0f       	add	r22, r23
    1d2e:	78 1f       	adc	r23, r24
    1d30:	89 1f       	adc	r24, r25
    1d32:	9a 1f       	adc	r25, r26
    1d34:	a1 1d       	adc	r26, r1
    1d36:	68 0f       	add	r22, r24
    1d38:	79 1f       	adc	r23, r25
    1d3a:	8a 1f       	adc	r24, r26
    1d3c:	91 1d       	adc	r25, r1
    1d3e:	a1 1d       	adc	r26, r1
    1d40:	6a 0f       	add	r22, r26
    1d42:	71 1d       	adc	r23, r1
    1d44:	81 1d       	adc	r24, r1
    1d46:	91 1d       	adc	r25, r1
    1d48:	a1 1d       	adc	r26, r1
    1d4a:	20 d0       	rcall	.+64     	; 0x1d8c <__ultoa_invert+0x84>
    1d4c:	09 f4       	brne	.+2      	; 0x1d50 <__ultoa_invert+0x48>
    1d4e:	68 94       	set
    1d50:	3f 91       	pop	r19
    1d52:	2a e0       	ldi	r18, 0x0A	; 10
    1d54:	26 9f       	mul	r18, r22
    1d56:	11 24       	eor	r1, r1
    1d58:	30 19       	sub	r19, r0
    1d5a:	30 5d       	subi	r19, 0xD0	; 208
    1d5c:	31 93       	st	Z+, r19
    1d5e:	de f6       	brtc	.-74     	; 0x1d16 <__ultoa_invert+0xe>
    1d60:	cf 01       	movw	r24, r30
    1d62:	08 95       	ret
    1d64:	46 2f       	mov	r20, r22
    1d66:	47 70       	andi	r20, 0x07	; 7
    1d68:	40 5d       	subi	r20, 0xD0	; 208
    1d6a:	41 93       	st	Z+, r20
    1d6c:	b3 e0       	ldi	r27, 0x03	; 3
    1d6e:	0f d0       	rcall	.+30     	; 0x1d8e <__ultoa_invert+0x86>
    1d70:	c9 f7       	brne	.-14     	; 0x1d64 <__ultoa_invert+0x5c>
    1d72:	f6 cf       	rjmp	.-20     	; 0x1d60 <__ultoa_invert+0x58>
    1d74:	46 2f       	mov	r20, r22
    1d76:	4f 70       	andi	r20, 0x0F	; 15
    1d78:	40 5d       	subi	r20, 0xD0	; 208
    1d7a:	4a 33       	cpi	r20, 0x3A	; 58
    1d7c:	18 f0       	brcs	.+6      	; 0x1d84 <__ultoa_invert+0x7c>
    1d7e:	49 5d       	subi	r20, 0xD9	; 217
    1d80:	31 fd       	sbrc	r19, 1
    1d82:	40 52       	subi	r20, 0x20	; 32
    1d84:	41 93       	st	Z+, r20
    1d86:	02 d0       	rcall	.+4      	; 0x1d8c <__ultoa_invert+0x84>
    1d88:	a9 f7       	brne	.-22     	; 0x1d74 <__ultoa_invert+0x6c>
    1d8a:	ea cf       	rjmp	.-44     	; 0x1d60 <__ultoa_invert+0x58>
    1d8c:	b4 e0       	ldi	r27, 0x04	; 4
    1d8e:	a6 95       	lsr	r26
    1d90:	97 95       	ror	r25
    1d92:	87 95       	ror	r24
    1d94:	77 95       	ror	r23
    1d96:	67 95       	ror	r22
    1d98:	ba 95       	dec	r27
    1d9a:	c9 f7       	brne	.-14     	; 0x1d8e <__ultoa_invert+0x86>
    1d9c:	00 97       	sbiw	r24, 0x00	; 0
    1d9e:	61 05       	cpc	r22, r1
    1da0:	71 05       	cpc	r23, r1
    1da2:	08 95       	ret
    1da4:	9b 01       	movw	r18, r22
    1da6:	ac 01       	movw	r20, r24
    1da8:	0a 2e       	mov	r0, r26
    1daa:	06 94       	lsr	r0
    1dac:	57 95       	ror	r21
    1dae:	47 95       	ror	r20
    1db0:	37 95       	ror	r19
    1db2:	27 95       	ror	r18
    1db4:	ba 95       	dec	r27
    1db6:	c9 f7       	brne	.-14     	; 0x1daa <__ultoa_invert+0xa2>
    1db8:	62 0f       	add	r22, r18
    1dba:	73 1f       	adc	r23, r19
    1dbc:	84 1f       	adc	r24, r20
    1dbe:	95 1f       	adc	r25, r21
    1dc0:	a0 1d       	adc	r26, r0
    1dc2:	08 95       	ret

00001dc4 <_exit>:
    1dc4:	f8 94       	cli

00001dc6 <__stop_program>:
    1dc6:	ff cf       	rjmp	.-2      	; 0x1dc6 <__stop_program>
