#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x235b500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x232a320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23316b0 .functor NOT 1, L_0x2387850, C4<0>, C4<0>, C4<0>;
L_0x2387630 .functor XOR 2, L_0x23874f0, L_0x2387590, C4<00>, C4<00>;
L_0x2387740 .functor XOR 2, L_0x2387630, L_0x23876a0, C4<00>, C4<00>;
v0x2383e80_0 .net *"_ivl_10", 1 0, L_0x23876a0;  1 drivers
v0x2383f80_0 .net *"_ivl_12", 1 0, L_0x2387740;  1 drivers
v0x2384060_0 .net *"_ivl_2", 1 0, L_0x2387450;  1 drivers
v0x2384120_0 .net *"_ivl_4", 1 0, L_0x23874f0;  1 drivers
v0x2384200_0 .net *"_ivl_6", 1 0, L_0x2387590;  1 drivers
v0x2384330_0 .net *"_ivl_8", 1 0, L_0x2387630;  1 drivers
v0x2384410_0 .net "a", 0 0, v0x2381d60_0;  1 drivers
v0x23844b0_0 .net "b", 0 0, v0x2381e00_0;  1 drivers
v0x2384550_0 .net "c", 0 0, v0x2381ea0_0;  1 drivers
v0x23845f0_0 .var "clk", 0 0;
v0x2384690_0 .net "d", 0 0, v0x2381fe0_0;  1 drivers
v0x2384730_0 .net "out_pos_dut", 0 0, L_0x23872c0;  1 drivers
v0x23847d0_0 .net "out_pos_ref", 0 0, L_0x2385e10;  1 drivers
v0x2384870_0 .net "out_sop_dut", 0 0, L_0x2386690;  1 drivers
v0x2384910_0 .net "out_sop_ref", 0 0, L_0x235ca10;  1 drivers
v0x23849b0_0 .var/2u "stats1", 223 0;
v0x2384a50_0 .var/2u "strobe", 0 0;
v0x2384c00_0 .net "tb_match", 0 0, L_0x2387850;  1 drivers
v0x2384cd0_0 .net "tb_mismatch", 0 0, L_0x23316b0;  1 drivers
v0x2384d70_0 .net "wavedrom_enable", 0 0, v0x23822b0_0;  1 drivers
v0x2384e40_0 .net "wavedrom_title", 511 0, v0x2382350_0;  1 drivers
L_0x2387450 .concat [ 1 1 0 0], L_0x2385e10, L_0x235ca10;
L_0x23874f0 .concat [ 1 1 0 0], L_0x2385e10, L_0x235ca10;
L_0x2387590 .concat [ 1 1 0 0], L_0x23872c0, L_0x2386690;
L_0x23876a0 .concat [ 1 1 0 0], L_0x2385e10, L_0x235ca10;
L_0x2387850 .cmp/eeq 2, L_0x2387450, L_0x2387740;
S_0x232e3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x232a320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2331a90 .functor AND 1, v0x2381ea0_0, v0x2381fe0_0, C4<1>, C4<1>;
L_0x2331e70 .functor NOT 1, v0x2381d60_0, C4<0>, C4<0>, C4<0>;
L_0x2332250 .functor NOT 1, v0x2381e00_0, C4<0>, C4<0>, C4<0>;
L_0x23324d0 .functor AND 1, L_0x2331e70, L_0x2332250, C4<1>, C4<1>;
L_0x2349290 .functor AND 1, L_0x23324d0, v0x2381ea0_0, C4<1>, C4<1>;
L_0x235ca10 .functor OR 1, L_0x2331a90, L_0x2349290, C4<0>, C4<0>;
L_0x2385290 .functor NOT 1, v0x2381e00_0, C4<0>, C4<0>, C4<0>;
L_0x2385300 .functor OR 1, L_0x2385290, v0x2381fe0_0, C4<0>, C4<0>;
L_0x2385410 .functor AND 1, v0x2381ea0_0, L_0x2385300, C4<1>, C4<1>;
L_0x23854d0 .functor NOT 1, v0x2381d60_0, C4<0>, C4<0>, C4<0>;
L_0x23855a0 .functor OR 1, L_0x23854d0, v0x2381e00_0, C4<0>, C4<0>;
L_0x2385610 .functor AND 1, L_0x2385410, L_0x23855a0, C4<1>, C4<1>;
L_0x2385790 .functor NOT 1, v0x2381e00_0, C4<0>, C4<0>, C4<0>;
L_0x2385800 .functor OR 1, L_0x2385790, v0x2381fe0_0, C4<0>, C4<0>;
L_0x2385720 .functor AND 1, v0x2381ea0_0, L_0x2385800, C4<1>, C4<1>;
L_0x2385990 .functor NOT 1, v0x2381d60_0, C4<0>, C4<0>, C4<0>;
L_0x2385a90 .functor OR 1, L_0x2385990, v0x2381fe0_0, C4<0>, C4<0>;
L_0x2385b50 .functor AND 1, L_0x2385720, L_0x2385a90, C4<1>, C4<1>;
L_0x2385d00 .functor XNOR 1, L_0x2385610, L_0x2385b50, C4<0>, C4<0>;
v0x2330fe0_0 .net *"_ivl_0", 0 0, L_0x2331a90;  1 drivers
v0x23313e0_0 .net *"_ivl_12", 0 0, L_0x2385290;  1 drivers
v0x23317c0_0 .net *"_ivl_14", 0 0, L_0x2385300;  1 drivers
v0x2331ba0_0 .net *"_ivl_16", 0 0, L_0x2385410;  1 drivers
v0x2331f80_0 .net *"_ivl_18", 0 0, L_0x23854d0;  1 drivers
v0x2332360_0 .net *"_ivl_2", 0 0, L_0x2331e70;  1 drivers
v0x23325e0_0 .net *"_ivl_20", 0 0, L_0x23855a0;  1 drivers
v0x23802d0_0 .net *"_ivl_24", 0 0, L_0x2385790;  1 drivers
v0x23803b0_0 .net *"_ivl_26", 0 0, L_0x2385800;  1 drivers
v0x2380490_0 .net *"_ivl_28", 0 0, L_0x2385720;  1 drivers
v0x2380570_0 .net *"_ivl_30", 0 0, L_0x2385990;  1 drivers
v0x2380650_0 .net *"_ivl_32", 0 0, L_0x2385a90;  1 drivers
v0x2380730_0 .net *"_ivl_36", 0 0, L_0x2385d00;  1 drivers
L_0x7fb437ff8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23807f0_0 .net *"_ivl_38", 0 0, L_0x7fb437ff8018;  1 drivers
v0x23808d0_0 .net *"_ivl_4", 0 0, L_0x2332250;  1 drivers
v0x23809b0_0 .net *"_ivl_6", 0 0, L_0x23324d0;  1 drivers
v0x2380a90_0 .net *"_ivl_8", 0 0, L_0x2349290;  1 drivers
v0x2380b70_0 .net "a", 0 0, v0x2381d60_0;  alias, 1 drivers
v0x2380c30_0 .net "b", 0 0, v0x2381e00_0;  alias, 1 drivers
v0x2380cf0_0 .net "c", 0 0, v0x2381ea0_0;  alias, 1 drivers
v0x2380db0_0 .net "d", 0 0, v0x2381fe0_0;  alias, 1 drivers
v0x2380e70_0 .net "out_pos", 0 0, L_0x2385e10;  alias, 1 drivers
v0x2380f30_0 .net "out_sop", 0 0, L_0x235ca10;  alias, 1 drivers
v0x2380ff0_0 .net "pos0", 0 0, L_0x2385610;  1 drivers
v0x23810b0_0 .net "pos1", 0 0, L_0x2385b50;  1 drivers
L_0x2385e10 .functor MUXZ 1, L_0x7fb437ff8018, L_0x2385610, L_0x2385d00, C4<>;
S_0x2381230 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x232a320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2381d60_0 .var "a", 0 0;
v0x2381e00_0 .var "b", 0 0;
v0x2381ea0_0 .var "c", 0 0;
v0x2381f40_0 .net "clk", 0 0, v0x23845f0_0;  1 drivers
v0x2381fe0_0 .var "d", 0 0;
v0x23820d0_0 .var/2u "fail", 0 0;
v0x2382170_0 .var/2u "fail1", 0 0;
v0x2382210_0 .net "tb_match", 0 0, L_0x2387850;  alias, 1 drivers
v0x23822b0_0 .var "wavedrom_enable", 0 0;
v0x2382350_0 .var "wavedrom_title", 511 0;
E_0x233cd90/0 .event negedge, v0x2381f40_0;
E_0x233cd90/1 .event posedge, v0x2381f40_0;
E_0x233cd90 .event/or E_0x233cd90/0, E_0x233cd90/1;
S_0x2381560 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2381230;
 .timescale -12 -12;
v0x23817a0_0 .var/2s "i", 31 0;
E_0x233cc30 .event posedge, v0x2381f40_0;
S_0x23818a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2381230;
 .timescale -12 -12;
v0x2381aa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2381b80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2381230;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2382530 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x232a320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2385fc0 .functor AND 1, v0x2381ea0_0, v0x2381fe0_0, C4<1>, C4<1>;
L_0x23864c0 .functor AND 1, L_0x2386270, L_0x2386310, C4<1>, C4<1>;
L_0x23865d0 .functor AND 1, L_0x23864c0, v0x2381ea0_0, C4<1>, C4<1>;
L_0x2386690 .functor OR 1, L_0x2385fc0, L_0x23865d0, C4<0>, C4<0>;
L_0x2386890 .functor AND 1, L_0x23867f0, v0x2381fe0_0, C4<1>, C4<1>;
L_0x2386bd0 .functor AND 1, L_0x2386950, L_0x2386b30, C4<1>, C4<1>;
L_0x2386d20 .functor OR 1, L_0x2386890, L_0x2386bd0, C4<0>, C4<0>;
L_0x2386e30 .functor AND 1, v0x2381ea0_0, L_0x2386d20, C4<1>, C4<1>;
L_0x2387020 .functor AND 1, L_0x2386f40, v0x2381fe0_0, C4<1>, C4<1>;
L_0x23870e0 .functor AND 1, v0x2381ea0_0, L_0x2387020, C4<1>, C4<1>;
L_0x2387200 .functor XNOR 1, L_0x2386e30, L_0x23870e0, C4<0>, C4<0>;
v0x23826f0_0 .net *"_ivl_0", 0 0, L_0x2385fc0;  1 drivers
v0x23827d0_0 .net *"_ivl_13", 0 0, L_0x23867f0;  1 drivers
v0x2382890_0 .net *"_ivl_14", 0 0, L_0x2386890;  1 drivers
v0x2382980_0 .net *"_ivl_17", 0 0, L_0x2386950;  1 drivers
v0x2382a40_0 .net *"_ivl_19", 0 0, L_0x2386b30;  1 drivers
v0x2382b50_0 .net *"_ivl_20", 0 0, L_0x2386bd0;  1 drivers
v0x2382c30_0 .net *"_ivl_22", 0 0, L_0x2386d20;  1 drivers
v0x2382d10_0 .net *"_ivl_27", 0 0, L_0x2386f40;  1 drivers
v0x2382dd0_0 .net *"_ivl_28", 0 0, L_0x2387020;  1 drivers
v0x2382f40_0 .net *"_ivl_3", 0 0, L_0x2386270;  1 drivers
v0x2383000_0 .net *"_ivl_32", 0 0, L_0x2387200;  1 drivers
L_0x7fb437ff8060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23830c0_0 .net *"_ivl_34", 0 0, L_0x7fb437ff8060;  1 drivers
v0x23831a0_0 .net *"_ivl_5", 0 0, L_0x2386310;  1 drivers
v0x2383260_0 .net *"_ivl_6", 0 0, L_0x23864c0;  1 drivers
v0x2383340_0 .net *"_ivl_8", 0 0, L_0x23865d0;  1 drivers
v0x2383420_0 .net "a", 0 0, v0x2381d60_0;  alias, 1 drivers
v0x23834c0_0 .net "b", 0 0, v0x2381e00_0;  alias, 1 drivers
v0x23836c0_0 .net "c", 0 0, v0x2381ea0_0;  alias, 1 drivers
v0x23837b0_0 .net "d", 0 0, v0x2381fe0_0;  alias, 1 drivers
v0x23838a0_0 .net "out_pos", 0 0, L_0x23872c0;  alias, 1 drivers
v0x2383960_0 .net "out_sop", 0 0, L_0x2386690;  alias, 1 drivers
v0x2383a20_0 .net "pos0", 0 0, L_0x2386e30;  1 drivers
v0x2383ae0_0 .net "pos1", 0 0, L_0x23870e0;  1 drivers
L_0x2386270 .reduce/nor v0x2381d60_0;
L_0x2386310 .reduce/nor v0x2381e00_0;
L_0x23867f0 .reduce/nor v0x2381e00_0;
L_0x2386950 .reduce/nor v0x2381d60_0;
L_0x2386b30 .reduce/nor v0x2381e00_0;
L_0x2386f40 .reduce/nor v0x2381d60_0;
L_0x23872c0 .functor MUXZ 1, L_0x7fb437ff8060, L_0x2386e30, L_0x2387200, C4<>;
S_0x2383c60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x232a320;
 .timescale -12 -12;
E_0x23269f0 .event anyedge, v0x2384a50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2384a50_0;
    %nor/r;
    %assign/vec4 v0x2384a50_0, 0;
    %wait E_0x23269f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2381230;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23820d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2382170_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2381230;
T_4 ;
    %wait E_0x233cd90;
    %load/vec4 v0x2382210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23820d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2381230;
T_5 ;
    %wait E_0x233cc30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %wait E_0x233cc30;
    %load/vec4 v0x23820d0_0;
    %store/vec4 v0x2382170_0, 0, 1;
    %fork t_1, S_0x2381560;
    %jmp t_0;
    .scope S_0x2381560;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23817a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23817a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x233cc30;
    %load/vec4 v0x23817a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23817a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23817a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2381230;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x233cd90;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2381fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2381e00_0, 0;
    %assign/vec4 v0x2381d60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23820d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2382170_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x232a320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23845f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2384a50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x232a320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x23845f0_0;
    %inv;
    %store/vec4 v0x23845f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x232a320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2381f40_0, v0x2384cd0_0, v0x2384410_0, v0x23844b0_0, v0x2384550_0, v0x2384690_0, v0x2384910_0, v0x2384870_0, v0x23847d0_0, v0x2384730_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x232a320;
T_9 ;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x232a320;
T_10 ;
    %wait E_0x233cd90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23849b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23849b0_0, 4, 32;
    %load/vec4 v0x2384c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23849b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23849b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23849b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2384910_0;
    %load/vec4 v0x2384910_0;
    %load/vec4 v0x2384870_0;
    %xor;
    %load/vec4 v0x2384910_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23849b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23849b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x23847d0_0;
    %load/vec4 v0x23847d0_0;
    %load/vec4 v0x2384730_0;
    %xor;
    %load/vec4 v0x23847d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23849b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x23849b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23849b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/machine/ece241_2013_q2/iter1/response0/top_module.sv";
