#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 15 21:16:43 2024
# Process ID: 27068
# Current directory: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31568 D:\BaiduSyncdisk\Project\RISC-V\single-cycle processor-upset\single-cycle processor\single-cycle processor.xpr
# Log file: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/vivado.log
# Journal file: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.xpr}uupdate_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
synth_design -rtl -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v} w ]
add_files -fileset sim_1 {{D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v}}
update_compile_order -fileset sim_1
launch_simulation
source tb_inst_mem.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_top_cpu.tcl
restart
run all
relaunch_sim
close_sim
close_sim
