// Seed: 1207168697
module module_0;
  wand id_2 = 1'd0 ? 1 : 1;
  id_3 :
  assert property (@(posedge 1'h0) id_3)
  else $display(id_1, 1 == 1, id_3);
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    input supply0 id_2,
    input tri0 id_3
);
  logic id_5;
  assign id_5 = 1 ? {id_1, ""} - 1 : id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  task id_6();
    begin : LABEL_0
      #1;
      if (id_3 >> 1) begin : LABEL_0
        id_5 <= 1;
        #id_7
        if (1 - 1) id_5 <= id_6;
        else begin : LABEL_0
          for (id_6 = 1; 1; id_7 = 1 != 1) @(1'b0 or posedge 1) id_6 <= 1;
        end
        $display(~id_2 ==? 1, id_2);
      end
    end
  endtask
  assign id_6 = 1;
endmodule
