{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574865580292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574865580304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 09:39:39 2019 " "Processing started: Wed Nov 27 09:39:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574865580304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574865580304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_8_2_asmd -c ex_8_2_asmd " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_8_2_asmd -c ex_8_2_asmd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574865580304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574865582008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574865582008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file state_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_pkg (SystemVerilog) " "Found design unit 1: state_pkg (SystemVerilog)" {  } { { "state_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_2_asmd/state_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574865603890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574865603890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_8_2_asmd.sv 3 3 " "Found 3 design units, including 3 entities, in source file ex_8_2_asmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_8_2_asmd " "Found entity 1: ex_8_2_asmd" {  } { { "ex_8_2_asmd.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_2_asmd/ex_8_2_asmd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574865603904 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "ex_8_2_asmd.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_2_asmd/ex_8_2_asmd.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574865603904 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "ex_8_2_asmd.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_2_asmd/ex_8_2_asmd.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574865603904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574865603904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex_8_2_asmd " "Elaborating entity \"ex_8_2_asmd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574865604071 ""}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "state_out ex_8_2_asmd.sv(30) " "Verilog HDL error at ex_8_2_asmd.sv(30): can't find port \"state_out\"" {  } { { "ex_8_2_asmd.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_2_asmd/ex_8_2_asmd.sv" 30 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574865604082 ""}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "next_state_out ex_8_2_asmd.sv(31) " "Verilog HDL error at ex_8_2_asmd.sv(31): can't find port \"next_state_out\"" {  } { { "ex_8_2_asmd.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_2_asmd/ex_8_2_asmd.sv" 31 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574865604082 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574865604083 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574865604319 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 27 09:40:04 2019 " "Processing ended: Wed Nov 27 09:40:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574865604319 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574865604319 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574865604319 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574865604319 ""}
