
Prova_pulita.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c13c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  0800c3e0  0800c3e0  0000d3e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c8f4  0800c8f4  0000d8f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c8fc  0800c8fc  0000d8fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c900  0800c900  0000d900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800c904  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000328  240001d8  0800cadc  0000e1d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000500  0800cadc  0000e500  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000197d2  00000000  00000000  0000e206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002ea1  00000000  00000000  000279d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001300  00000000  00000000  0002a880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000ec8  00000000  00000000  0002bb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000398c3  00000000  00000000  0002ca48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000192d4  00000000  00000000  0006630b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016b9f5  00000000  00000000  0007f5df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001eafd4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000063e0  00000000  00000000  001eb018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001f13f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c3c4 	.word	0x0800c3c4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800c3c4 	.word	0x0800c3c4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <calculate_pec>:
} pec_register_t;

// Calcola il PEC per un array di dati


uint16_t calculate_pec(uint8_t *data, uint8_t len) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
    uint16_t pec = 0x0010; // Valore iniziale
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	81fb      	strh	r3, [r7, #14]

    for (uint8_t i = 0; i < len; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	737b      	strb	r3, [r7, #13]
 8000ab8:	e056      	b.n	8000b68 <calculate_pec+0xc4>
        uint8_t byte = data[i];
 8000aba:	7b7b      	ldrb	r3, [r7, #13]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	733b      	strb	r3, [r7, #12]

        for (uint8_t bit = 0; bit < 8; bit++) {
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	72fb      	strb	r3, [r7, #11]
 8000ac8:	e048      	b.n	8000b5c <calculate_pec+0xb8>
            uint8_t din = (byte >> 7) & 0x01;
 8000aca:	7b3b      	ldrb	r3, [r7, #12]
 8000acc:	09db      	lsrs	r3, r3, #7
 8000ace:	72bb      	strb	r3, [r7, #10]
            byte <<= 1;
 8000ad0:	7b3b      	ldrb	r3, [r7, #12]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	733b      	strb	r3, [r7, #12]

            uint8_t in0 = din ^ ((pec >> 14) & 0x01);
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	0b9b      	lsrs	r3, r3, #14
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b25b      	sxtb	r3, r3
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b25a      	sxtb	r2, r3
 8000ae4:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	727b      	strb	r3, [r7, #9]

            pec <<= 1;
 8000aee:	89fb      	ldrh	r3, [r7, #14]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	81fb      	strh	r3, [r7, #14]

            if (in0) pec ^= (1 << 0);
 8000af4:	7a7b      	ldrb	r3, [r7, #9]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <calculate_pec+0x5e>
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f083 0301 	eor.w	r3, r3, #1
 8000b00:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 3);
 8000b02:	7a7b      	ldrb	r3, [r7, #9]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <calculate_pec+0x6c>
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	f083 0308 	eor.w	r3, r3, #8
 8000b0e:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 4);
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <calculate_pec+0x7a>
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f083 0310 	eor.w	r3, r3, #16
 8000b1c:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 7);
 8000b1e:	7a7b      	ldrb	r3, [r7, #9]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <calculate_pec+0x88>
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000b2a:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 8);
 8000b2c:	7a7b      	ldrb	r3, [r7, #9]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <calculate_pec+0x96>
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000b38:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 10);
 8000b3a:	7a7b      	ldrb	r3, [r7, #9]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <calculate_pec+0xa4>
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000b46:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 14);
 8000b48:	7a7b      	ldrb	r3, [r7, #9]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <calculate_pec+0xb2>
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8000b54:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) {
 8000b56:	7afb      	ldrb	r3, [r7, #11]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d9b3      	bls.n	8000aca <calculate_pec+0x26>
    for (uint8_t i = 0; i < len; i++) {
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	3301      	adds	r3, #1
 8000b66:	737b      	strb	r3, [r7, #13]
 8000b68:	7b7a      	ldrb	r2, [r7, #13]
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3a4      	bcc.n	8000aba <calculate_pec+0x16>
        }
    }

    return (pec & 0x7FFF) << 1;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	b29b      	uxth	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <verify_pec>:

uint8_t verify_pec(uint8_t *data, uint8_t len, uint16_t received_pec) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	70fb      	strb	r3, [r7, #3]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	803b      	strh	r3, [r7, #0]
    uint16_t calculated_pec = calculate_pec(data, len);
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	4619      	mov	r1, r3
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ff84 	bl	8000aa4 <calculate_pec>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	81fb      	strh	r3, [r7, #14]
    return (calculated_pec == received_pec);
 8000ba0:	89fa      	ldrh	r2, [r7, #14]
 8000ba2:	883b      	ldrh	r3, [r7, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	bf0c      	ite	eq
 8000ba8:	2301      	moveq	r3, #1
 8000baa:	2300      	movne	r3, #0
 8000bac:	b2db      	uxtb	r3, r3
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <ltc6811_send_command>:

//Funzioni di invio dati
// Invia comando all'LTC6811
HAL_StatusTypeDef ltc6811_send_command(uint16_t command)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
   // uint8_t rx_data[4];

    // Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	0a1b      	lsrs	r3, r3, #8
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	723b      	strb	r3, [r7, #8]
    tx_data[1] = command & 0xFF;        // CMD1
 8000bcc:	88fb      	ldrh	r3, [r7, #6]
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	727b      	strb	r3, [r7, #9]

    uint16_t pec = calculate_pec(tx_data, 2);
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	2102      	movs	r1, #2
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff ff63 	bl	8000aa4 <calculate_pec>
 8000bde:	4603      	mov	r3, r0
 8000be0:	81fb      	strh	r3, [r7, #14]
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000be2:	89fb      	ldrh	r3, [r7, #14]
 8000be4:	0a1b      	lsrs	r3, r3, #8
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000bec:	89fb      	ldrh	r3, [r7, #14]
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	72fb      	strb	r3, [r7, #11]

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bf8:	480b      	ldr	r0, [pc, #44]	@ (8000c28 <ltc6811_send_command+0x70>)
 8000bfa:	f001 fe05 	bl	8002808 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_data, 4, HAL_MAX_DELAY);
 8000bfe:	f107 0108 	add.w	r1, r7, #8
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
 8000c06:	2204      	movs	r2, #4
 8000c08:	4808      	ldr	r0, [pc, #32]	@ (8000c2c <ltc6811_send_command+0x74>)
 8000c0a:	f004 fdc9 	bl	80057a0 <HAL_SPI_Transmit>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000c12:	2201      	movs	r2, #1
 8000c14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c18:	4803      	ldr	r0, [pc, #12]	@ (8000c28 <ltc6811_send_command+0x70>)
 8000c1a:	f001 fdf5 	bl	8002808 <HAL_GPIO_WritePin>

    return status;
 8000c1e:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3710      	adds	r7, #16
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	58020c00 	.word	0x58020c00
 8000c2c:	240001f4 	.word	0x240001f4

08000c30 <ltc6811_write_data>:

// Scrive dati all'LTC6811 (per comandi WRCFGA, WRPWM, etc.)
HAL_StatusTypeDef ltc6811_write_data(uint16_t command, uint8_t *data, uint8_t data_len)
{
 8000c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c34:	b091      	sub	sp, #68	@ 0x44
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	4603      	mov	r3, r0
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	81fb      	strh	r3, [r7, #14]
 8000c3e:	4613      	mov	r3, r2
 8000c40:	737b      	strb	r3, [r7, #13]
 8000c42:	466b      	mov	r3, sp
 8000c44:	461e      	mov	r6, r3
	uint8_t tx_data[4];

// Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000c46:	89fb      	ldrh	r3, [r7, #14]
 8000c48:	0a1b      	lsrs	r3, r3, #8
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	753b      	strb	r3, [r7, #20]
    tx_data[1] = command & 0xFF;        // CMD1
 8000c50:	89fb      	ldrh	r3, [r7, #14]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	757b      	strb	r3, [r7, #21]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	2102      	movs	r1, #2
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff ff21 	bl	8000aa4 <calculate_pec>
 8000c62:	4603      	mov	r3, r0
 8000c64:	867b      	strh	r3, [r7, #50]	@ 0x32
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000c66:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000c68:	0a1b      	lsrs	r3, r3, #8
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	75bb      	strb	r3, [r7, #22]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000c70:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	75fb      	strb	r3, [r7, #23]

    uint8_t tx_buffer[data_len + 2];
 8000c76:	7b7b      	ldrb	r3, [r7, #13]
 8000c78:	1c99      	adds	r1, r3, #2
 8000c7a:	1e4b      	subs	r3, r1, #1
 8000c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c7e:	460a      	mov	r2, r1
 8000c80:	2300      	movs	r3, #0
 8000c82:	603a      	str	r2, [r7, #0]
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	f04f 0200 	mov.w	r2, #0
 8000c8a:	f04f 0300 	mov.w	r3, #0
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	00c3      	lsls	r3, r0, #3
 8000c92:	6838      	ldr	r0, [r7, #0]
 8000c94:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000c98:	6838      	ldr	r0, [r7, #0]
 8000c9a:	00c2      	lsls	r2, r0, #3
 8000c9c:	460a      	mov	r2, r1
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	4692      	mov	sl, r2
 8000ca2:	469b      	mov	fp, r3
 8000ca4:	f04f 0200 	mov.w	r2, #0
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000cb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000cb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000cb8:	460b      	mov	r3, r1
 8000cba:	3307      	adds	r3, #7
 8000cbc:	08db      	lsrs	r3, r3, #3
 8000cbe:	00db      	lsls	r3, r3, #3
 8000cc0:	ebad 0d03 	sub.w	sp, sp, r3
 8000cc4:	466b      	mov	r3, sp
 8000cc6:	3300      	adds	r3, #0
 8000cc8:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Copia dati
    for (int i = 0; i < data_len; i++) {
 8000cca:	2300      	movs	r3, #0
 8000ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000cce:	e00b      	b.n	8000ce8 <ltc6811_write_data+0xb8>
        tx_buffer[i] = data[i];
 8000cd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cd2:	68ba      	ldr	r2, [r7, #8]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	7819      	ldrb	r1, [r3, #0]
 8000cd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cdc:	4413      	add	r3, r2
 8000cde:	460a      	mov	r2, r1
 8000ce0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_len; i++) {
 8000ce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ce8:	7b7b      	ldrb	r3, [r7, #13]
 8000cea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000cec:	429a      	cmp	r2, r3
 8000cee:	dbef      	blt.n	8000cd0 <ltc6811_write_data+0xa0>
    }

    // Calcola e aggiungi PEC
    uint16_t pec1 = calculate_pec(data, data_len);
 8000cf0:	7b7b      	ldrb	r3, [r7, #13]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	68b8      	ldr	r0, [r7, #8]
 8000cf6:	f7ff fed5 	bl	8000aa4 <calculate_pec>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	84fb      	strh	r3, [r7, #38]	@ 0x26
    tx_buffer[data_len] = (pec1 >> 8) & 0xFF;
 8000cfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	7b7b      	ldrb	r3, [r7, #13]
 8000d06:	b2d1      	uxtb	r1, r2
 8000d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d0a:	54d1      	strb	r1, [r2, r3]
    tx_buffer[data_len + 1] = pec1 & 0xFF;
 8000d0c:	7b7b      	ldrb	r3, [r7, #13]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d12:	b2d1      	uxtb	r1, r2
 8000d14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d16:	54d1      	strb	r1, [r2, r3]

    uint8_t tx_send[data_len + 6];
 8000d18:	7b7b      	ldrb	r3, [r7, #13]
 8000d1a:	1d99      	adds	r1, r3, #6
 8000d1c:	1e4b      	subs	r3, r1, #1
 8000d1e:	623b      	str	r3, [r7, #32]
 8000d20:	460a      	mov	r2, r1
 8000d22:	2300      	movs	r3, #0
 8000d24:	4690      	mov	r8, r2
 8000d26:	4699      	mov	r9, r3
 8000d28:	f04f 0200 	mov.w	r2, #0
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000d34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000d38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000d3c:	460a      	mov	r2, r1
 8000d3e:	2300      	movs	r3, #0
 8000d40:	4614      	mov	r4, r2
 8000d42:	461d      	mov	r5, r3
 8000d44:	f04f 0200 	mov.w	r2, #0
 8000d48:	f04f 0300 	mov.w	r3, #0
 8000d4c:	00eb      	lsls	r3, r5, #3
 8000d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000d52:	00e2      	lsls	r2, r4, #3
 8000d54:	460b      	mov	r3, r1
 8000d56:	3307      	adds	r3, #7
 8000d58:	08db      	lsrs	r3, r3, #3
 8000d5a:	00db      	lsls	r3, r3, #3
 8000d5c:	ebad 0d03 	sub.w	sp, sp, r3
 8000d60:	466b      	mov	r3, sp
 8000d62:	3300      	adds	r3, #0
 8000d64:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; i++) {
 8000d66:	2300      	movs	r3, #0
 8000d68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d6a:	e00c      	b.n	8000d86 <ltc6811_write_data+0x156>
        tx_send[i] = tx_data[i];
 8000d6c:	f107 0214 	add.w	r2, r7, #20
 8000d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d72:	4413      	add	r3, r2
 8000d74:	7819      	ldrb	r1, [r3, #0]
 8000d76:	69fa      	ldr	r2, [r7, #28]
 8000d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d7a:	4413      	add	r3, r2
 8000d7c:	460a      	mov	r2, r1
 8000d7e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d82:	3301      	adds	r3, #1
 8000d84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d88:	2b03      	cmp	r3, #3
 8000d8a:	ddef      	ble.n	8000d6c <ltc6811_write_data+0x13c>
    }
    for (int i = 0; i < data_len+2; i++) {
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d90:	e00a      	b.n	8000da8 <ltc6811_write_data+0x178>
        tx_send[4+i] = tx_buffer[i];
 8000d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d94:	3304      	adds	r3, #4
 8000d96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000d98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000d9a:	440a      	add	r2, r1
 8000d9c:	7811      	ldrb	r1, [r2, #0]
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < data_len+2; i++) {
 8000da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000da4:	3301      	adds	r3, #1
 8000da6:	637b      	str	r3, [r7, #52]	@ 0x34
 8000da8:	7b7b      	ldrb	r3, [r7, #13]
 8000daa:	3301      	adds	r3, #1
 8000dac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000dae:	429a      	cmp	r2, r3
 8000db0:	ddef      	ble.n	8000d92 <ltc6811_write_data+0x162>
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000db8:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <ltc6811_write_data+0x1c0>)
 8000dba:	f001 fd25 	bl	8002808 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_send, data_len + 6, HAL_MAX_DELAY);
 8000dbe:	7b7b      	ldrb	r3, [r7, #13]
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	3306      	adds	r3, #6
 8000dc4:	b29a      	uxth	r2, r3
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dca:	69f9      	ldr	r1, [r7, #28]
 8000dcc:	4809      	ldr	r0, [pc, #36]	@ (8000df4 <ltc6811_write_data+0x1c4>)
 8000dce:	f004 fce7 	bl	80057a0 <HAL_SPI_Transmit>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ddc:	4804      	ldr	r0, [pc, #16]	@ (8000df0 <ltc6811_write_data+0x1c0>)
 8000dde:	f001 fd13 	bl	8002808 <HAL_GPIO_WritePin>

    return status;
 8000de2:	7efb      	ldrb	r3, [r7, #27]
 8000de4:	46b5      	mov	sp, r6
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3744      	adds	r7, #68	@ 0x44
 8000dea:	46bd      	mov	sp, r7
 8000dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000df0:	58020c00 	.word	0x58020c00
 8000df4:	240001f4 	.word	0x240001f4

08000df8 <ltc6811_read_data>:

// Legge dati dall'LTC6811 (per comandi RDCFGA, RDCVA, etc.)
HAL_StatusTypeDef ltc6811_read_data(uint16_t command, uint8_t *rx_data, uint8_t data_len)
{
 8000df8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000dfc:	b089      	sub	sp, #36	@ 0x24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	4603      	mov	r3, r0
 8000e02:	6039      	str	r1, [r7, #0]
 8000e04:	80fb      	strh	r3, [r7, #6]
 8000e06:	4613      	mov	r3, r2
 8000e08:	717b      	strb	r3, [r7, #5]
 8000e0a:	466b      	mov	r3, sp
 8000e0c:	461e      	mov	r6, r3
	uint8_t tx_data[4];

	// Prepara comando + PEC
	tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000e0e:	88fb      	ldrh	r3, [r7, #6]
 8000e10:	0a1b      	lsrs	r3, r3, #8
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	723b      	strb	r3, [r7, #8]
	tx_data[1] = command & 0xFF;        // CMD1
 8000e18:	88fb      	ldrh	r3, [r7, #6]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	727b      	strb	r3, [r7, #9]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000e1e:	f107 0308 	add.w	r3, r7, #8
 8000e22:	2102      	movs	r1, #2
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fe3d 	bl	8000aa4 <calculate_pec>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	837b      	strh	r3, [r7, #26]
	tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000e2e:	8b7b      	ldrh	r3, [r7, #26]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	72bb      	strb	r3, [r7, #10]
	tx_data[3] = pec & 0xFF;            // PEC1
 8000e38:	8b7b      	ldrh	r3, [r7, #26]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	72fb      	strb	r3, [r7, #11]

    uint8_t rx_buffer[data_len + 2];
 8000e3e:	797b      	ldrb	r3, [r7, #5]
 8000e40:	1c99      	adds	r1, r3, #2
 8000e42:	1e4b      	subs	r3, r1, #1
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	460a      	mov	r2, r1
 8000e48:	2300      	movs	r3, #0
 8000e4a:	4690      	mov	r8, r2
 8000e4c:	4699      	mov	r9, r3
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	f04f 0300 	mov.w	r3, #0
 8000e56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e62:	460a      	mov	r2, r1
 8000e64:	2300      	movs	r3, #0
 8000e66:	4614      	mov	r4, r2
 8000e68:	461d      	mov	r5, r3
 8000e6a:	f04f 0200 	mov.w	r2, #0
 8000e6e:	f04f 0300 	mov.w	r3, #0
 8000e72:	00eb      	lsls	r3, r5, #3
 8000e74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000e78:	00e2      	lsls	r2, r4, #3
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	3307      	adds	r3, #7
 8000e7e:	08db      	lsrs	r3, r3, #3
 8000e80:	00db      	lsls	r3, r3, #3
 8000e82:	ebad 0d03 	sub.w	sp, sp, r3
 8000e86:	466b      	mov	r3, sp
 8000e88:	3300      	adds	r3, #0
 8000e8a:	613b      	str	r3, [r7, #16]


    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e92:	4829      	ldr	r0, [pc, #164]	@ (8000f38 <ltc6811_read_data+0x140>)
 8000e94:	f001 fcb8 	bl	8002808 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi3, tx_data, 4, 10);
 8000e98:	f107 0108 	add.w	r1, r7, #8
 8000e9c:	230a      	movs	r3, #10
 8000e9e:	2204      	movs	r2, #4
 8000ea0:	4826      	ldr	r0, [pc, #152]	@ (8000f3c <ltc6811_read_data+0x144>)
 8000ea2:	f004 fc7d 	bl	80057a0 <HAL_SPI_Transmit>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status = HAL_SPI_Receive(&hspi3, rx_buffer, data_len+2, HAL_MAX_DELAY);
 8000eaa:	797b      	ldrb	r3, [r7, #5]
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	3302      	adds	r3, #2
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb6:	6939      	ldr	r1, [r7, #16]
 8000eb8:	4820      	ldr	r0, [pc, #128]	@ (8000f3c <ltc6811_read_data+0x144>)
 8000eba:	f004 fe5f 	bl	8005b7c <HAL_SPI_Receive>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ec8:	481b      	ldr	r0, [pc, #108]	@ (8000f38 <ltc6811_read_data+0x140>)
 8000eca:	f001 fc9d 	bl	8002808 <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 8000ece:	7bbb      	ldrb	r3, [r7, #14]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d12a      	bne.n	8000f2a <ltc6811_read_data+0x132>
        // Copia dati (escludi PEC)
        for (int i = 0; i < data_len; i++) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61fb      	str	r3, [r7, #28]
 8000ed8:	e00a      	b.n	8000ef0 <ltc6811_read_data+0xf8>
            rx_data[i] = rx_buffer[i];
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	683a      	ldr	r2, [r7, #0]
 8000ede:	4413      	add	r3, r2
 8000ee0:	6939      	ldr	r1, [r7, #16]
 8000ee2:	69fa      	ldr	r2, [r7, #28]
 8000ee4:	440a      	add	r2, r1
 8000ee6:	7812      	ldrb	r2, [r2, #0]
 8000ee8:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len; i++) {
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	3301      	adds	r3, #1
 8000eee:	61fb      	str	r3, [r7, #28]
 8000ef0:	797b      	ldrb	r3, [r7, #5]
 8000ef2:	69fa      	ldr	r2, [r7, #28]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	dbf0      	blt.n	8000eda <ltc6811_read_data+0xe2>
        }

        // Verifica PEC
        uint16_t received_pec = (rx_buffer[data_len] << 8) | rx_buffer[data_len + 1];
 8000ef8:	797b      	ldrb	r3, [r7, #5]
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	5cd3      	ldrb	r3, [r2, r3]
 8000efe:	b21b      	sxth	r3, r3
 8000f00:	021b      	lsls	r3, r3, #8
 8000f02:	b21a      	sxth	r2, r3
 8000f04:	797b      	ldrb	r3, [r7, #5]
 8000f06:	3301      	adds	r3, #1
 8000f08:	6939      	ldr	r1, [r7, #16]
 8000f0a:	5ccb      	ldrb	r3, [r1, r3]
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	b21b      	sxth	r3, r3
 8000f12:	81bb      	strh	r3, [r7, #12]
        if (!verify_pec(rx_data, data_len, received_pec)) {
 8000f14:	89ba      	ldrh	r2, [r7, #12]
 8000f16:	797b      	ldrb	r3, [r7, #5]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	6838      	ldr	r0, [r7, #0]
 8000f1c:	f7ff fe31 	bl	8000b82 <verify_pec>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d101      	bne.n	8000f2a <ltc6811_read_data+0x132>
            return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e000      	b.n	8000f2c <ltc6811_read_data+0x134>
        }
    }

    return status;
 8000f2a:	7bbb      	ldrb	r3, [r7, #14]
 8000f2c:	46b5      	mov	sp, r6
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3724      	adds	r7, #36	@ 0x24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f38:	58020c00 	.word	0x58020c00
 8000f3c:	240001f4 	.word	0x240001f4

08000f40 <ltc6811_configure>:



// Configura LTC6811
HAL_StatusTypeDef ltc6811_configure(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
    uint8_t config_data[6] = {0};
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	809a      	strh	r2, [r3, #4]

    // CFGR0: GPIO pull-down OFF, REFON=0, ADCOPT=0
    config_data[0] = 0xFC; // 0b11111100 - tutti GPIO pull-down OFF
 8000f4e:	23fc      	movs	r3, #252	@ 0xfc
 8000f50:	713b      	strb	r3, [r7, #4]

    // CFGR1: Undervoltage threshold (esempio: 3.3V)
    uint16_t vuv = 33000 / 16; // 33000mV / (16 * 0.1mV)
 8000f52:	f640 030e 	movw	r3, #2062	@ 0x80e
 8000f56:	81fb      	strh	r3, [r7, #14]
    config_data[1] = vuv & 0xFF;
 8000f58:	89fb      	ldrh	r3, [r7, #14]
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	717b      	strb	r3, [r7, #5]
    //config_data[2] = (vuv >> 8) & 0x0F;

    // CFGR3: Overvoltage threshold (esempio: 4.2V)
    uint16_t vov = 42000 / 16; // 42000mV / (16 * 0.1mV)
 8000f5e:	f640 2341 	movw	r3, #2625	@ 0xa41
 8000f62:	81bb      	strh	r3, [r7, #12]
    config_data[2] = (vov << 4) | ((vuv >> 8) & 0x0F);
 8000f64:	89bb      	ldrh	r3, [r7, #12]
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	011b      	lsls	r3, r3, #4
 8000f6a:	b25a      	sxtb	r2, r3
 8000f6c:	89fb      	ldrh	r3, [r7, #14]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	b25b      	sxtb	r3, r3
 8000f74:	f003 030f 	and.w	r3, r3, #15
 8000f78:	b25b      	sxtb	r3, r3
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	b25b      	sxtb	r3, r3
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	71bb      	strb	r3, [r7, #6]
    config_data[3] = (vov >> 4) & 0xFF;
 8000f82:	89bb      	ldrh	r3, [r7, #12]
 8000f84:	091b      	lsrs	r3, r3, #4
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	71fb      	strb	r3, [r7, #7]

    // CFGR4-CFGR5: Discharge control disabilitato
    config_data[4] = 0x00;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	723b      	strb	r3, [r7, #8]
    config_data[5] = 0x00;
 8000f90:	2300      	movs	r3, #0
 8000f92:	727b      	strb	r3, [r7, #9]

    // Invia comando WRCFGA

    // Invia dati di configurazione
    return ltc6811_write_data(0x0001, config_data, 6);
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2206      	movs	r2, #6
 8000f98:	4619      	mov	r1, r3
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f7ff fe48 	bl	8000c30 <ltc6811_write_data>
 8000fa0:	4603      	mov	r3, r0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <ltc6811_read_cell_voltages>:

// Legge tensioni celle
	HAL_StatusTypeDef ltc6811_read_cell_voltages(float *voltages) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b094      	sub	sp, #80	@ 0x50
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
    // Avvia conversione ADC
    HAL_StatusTypeDef status = ltc6811_send_command(0x0360); // ADCV - tutte le celle, 7kHz
 8000fb4:	f44f 7058 	mov.w	r0, #864	@ 0x360
 8000fb8:	f7ff fdfe 	bl	8000bb8 <ltc6811_send_command>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8000fc2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d002      	beq.n	8000fd0 <ltc6811_read_cell_voltages+0x24>
 8000fca:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fce:	e08f      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Attendi fine conversione (290s)
    HAL_Delay(3); // 3ms per sicurezza
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	f001 f8e1 	bl	8002198 <HAL_Delay>

    // Leggi tutti i gruppi di registri
    uint8_t cell_data[48]; // 12 celle  4 bytes (2 bytes dato + 2 bytes PEC per gruppo)

    // Leggi gruppo A (celle 1-3)
    status = ltc6811_read_data(0x0004, &cell_data[0], 6);
 8000fd6:	f107 0308 	add.w	r3, r7, #8
 8000fda:	2206      	movs	r2, #6
 8000fdc:	4619      	mov	r1, r3
 8000fde:	2004      	movs	r0, #4
 8000fe0:	f7ff ff0a 	bl	8000df8 <ltc6811_read_data>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8000fea:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d002      	beq.n	8000ff8 <ltc6811_read_cell_voltages+0x4c>
 8000ff2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000ff6:	e07b      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Leggi gruppo B (celle 4-6)
    status = ltc6811_read_data(0x0006, &cell_data[6], 6);
 8000ff8:	f107 0308 	add.w	r3, r7, #8
 8000ffc:	3306      	adds	r3, #6
 8000ffe:	2206      	movs	r2, #6
 8001000:	4619      	mov	r1, r3
 8001002:	2006      	movs	r0, #6
 8001004:	f7ff fef8 	bl	8000df8 <ltc6811_read_data>
 8001008:	4603      	mov	r3, r0
 800100a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 800100e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <ltc6811_read_cell_voltages+0x70>
 8001016:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800101a:	e069      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Leggi gruppo C (celle 7-9)
    status = ltc6811_read_data(0x0008, &cell_data[12], 6);
 800101c:	f107 0308 	add.w	r3, r7, #8
 8001020:	330c      	adds	r3, #12
 8001022:	2206      	movs	r2, #6
 8001024:	4619      	mov	r1, r3
 8001026:	2008      	movs	r0, #8
 8001028:	f7ff fee6 	bl	8000df8 <ltc6811_read_data>
 800102c:	4603      	mov	r3, r0
 800102e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8001032:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001036:	2b00      	cmp	r3, #0
 8001038:	d002      	beq.n	8001040 <ltc6811_read_cell_voltages+0x94>
 800103a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800103e:	e057      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Leggi gruppo D (celle 10-12)
    status = ltc6811_read_data(0x000A, &cell_data[18], 6);
 8001040:	f107 0308 	add.w	r3, r7, #8
 8001044:	3312      	adds	r3, #18
 8001046:	2206      	movs	r2, #6
 8001048:	4619      	mov	r1, r3
 800104a:	200a      	movs	r0, #10
 800104c:	f7ff fed4 	bl	8000df8 <ltc6811_read_data>
 8001050:	4603      	mov	r3, r0
 8001052:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8001056:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800105a:	2b00      	cmp	r3, #0
 800105c:	d002      	beq.n	8001064 <ltc6811_read_cell_voltages+0xb8>
 800105e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001062:	e045      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Decodifica tensioni
    for (int cell = 0; cell < 12; cell++) {
 8001064:	2300      	movs	r3, #0
 8001066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001068:	e03e      	b.n	80010e8 <ltc6811_read_cell_voltages+0x13c>
        int group_offset = (cell / 3) * 6;
 800106a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800106c:	4a22      	ldr	r2, [pc, #136]	@ (80010f8 <ltc6811_read_cell_voltages+0x14c>)
 800106e:	fb82 1203 	smull	r1, r2, r2, r3
 8001072:	17db      	asrs	r3, r3, #31
 8001074:	1ad2      	subs	r2, r2, r3
 8001076:	4613      	mov	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	4413      	add	r3, r2
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	647b      	str	r3, [r7, #68]	@ 0x44
        int cell_in_group = cell % 3;
 8001080:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001082:	4b1d      	ldr	r3, [pc, #116]	@ (80010f8 <ltc6811_read_cell_voltages+0x14c>)
 8001084:	fb83 3102 	smull	r3, r1, r3, r2
 8001088:	17d3      	asrs	r3, r2, #31
 800108a:	1ac9      	subs	r1, r1, r3
 800108c:	460b      	mov	r3, r1
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	440b      	add	r3, r1
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	643b      	str	r3, [r7, #64]	@ 0x40
        int byte_offset = group_offset + (cell_in_group * 2);
 8001096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800109c:	4413      	add	r3, r2
 800109e:	63fb      	str	r3, [r7, #60]	@ 0x3c

        uint16_t raw_voltage = (cell_data[byte_offset+1] << 8) | cell_data[byte_offset];
 80010a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010a2:	3301      	adds	r3, #1
 80010a4:	3350      	adds	r3, #80	@ 0x50
 80010a6:	443b      	add	r3, r7
 80010a8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	f107 0108 	add.w	r1, r7, #8
 80010b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010b8:	440b      	add	r3, r1
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        voltages[cell] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 80010c4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80010fc <ltc6811_read_cell_voltages+0x150>
 80010da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010de:	edc3 7a00 	vstr	s15, [r3]
    for (int cell = 0; cell < 12; cell++) {
 80010e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010e4:	3301      	adds	r3, #1
 80010e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010ea:	2b0b      	cmp	r3, #11
 80010ec:	ddbd      	ble.n	800106a <ltc6811_read_cell_voltages+0xbe>
    }

    return HAL_OK;
 80010ee:	2300      	movs	r3, #0
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3750      	adds	r7, #80	@ 0x50
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	55555556 	.word	0x55555556
 80010fc:	38d1b717 	.word	0x38d1b717

08001100 <ltc6811_read_gpio_voltages>:

	// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_gpio_voltages(float *gpio_voltage)
	{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08e      	sub	sp, #56	@ 0x38
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	    // Avvia conversione ADC
	    HAL_StatusTypeDef status = ltc6811_send_command(0x0561); // ADAX - GPIO1, 7kHz
 8001108:	f240 5061 	movw	r0, #1377	@ 0x561
 800110c:	f7ff fd54 	bl	8000bb8 <ltc6811_send_command>
 8001110:	4603      	mov	r3, r0
 8001112:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    if (status != HAL_OK) return status;
 8001116:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800111a:	2b00      	cmp	r3, #0
 800111c:	d002      	beq.n	8001124 <ltc6811_read_gpio_voltages+0x24>
 800111e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001122:	e06b      	b.n	80011fc <ltc6811_read_gpio_voltages+0xfc>

	    // Attendi fine conversione
	    HAL_Delay(3); // 3ms per sicurezza
 8001124:	2003      	movs	r0, #3
 8001126:	f001 f837 	bl	8002198 <HAL_Delay>

	    // Leggi tutti i gruppi di registri
	    uint8_t GPIO_data[24]; // 6 registri  4 bytes (2 bytes dato + 2 bytes PEC per gruppo)

	    // Leggi gruppo A (GPIO 1-3)
	    status = ltc6811_read_data(0x000C, &GPIO_data[0], 6);
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	2206      	movs	r2, #6
 8001130:	4619      	mov	r1, r3
 8001132:	200c      	movs	r0, #12
 8001134:	f7ff fe60 	bl	8000df8 <ltc6811_read_data>
 8001138:	4603      	mov	r3, r0
 800113a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    if (status != HAL_OK) return status;
 800113e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001142:	2b00      	cmp	r3, #0
 8001144:	d002      	beq.n	800114c <ltc6811_read_gpio_voltages+0x4c>
 8001146:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800114a:	e057      	b.n	80011fc <ltc6811_read_gpio_voltages+0xfc>

	    // Leggi gruppo B (GPIO 4-5 e Second Reference)
	    status = ltc6811_read_data(0x000E, &GPIO_data[6], 6);
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	3306      	adds	r3, #6
 8001152:	2206      	movs	r2, #6
 8001154:	4619      	mov	r1, r3
 8001156:	200e      	movs	r0, #14
 8001158:	f7ff fe4e 	bl	8000df8 <ltc6811_read_data>
 800115c:	4603      	mov	r3, r0
 800115e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    if (status != HAL_OK) return status;
 8001162:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001166:	2b00      	cmp	r3, #0
 8001168:	d002      	beq.n	8001170 <ltc6811_read_gpio_voltages+0x70>
 800116a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800116e:	e045      	b.n	80011fc <ltc6811_read_gpio_voltages+0xfc>

	    // Decodifica tensioni
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 8001170:	2300      	movs	r3, #0
 8001172:	637b      	str	r3, [r7, #52]	@ 0x34
 8001174:	e03e      	b.n	80011f4 <ltc6811_read_gpio_voltages+0xf4>
	        int group_offset = (GPIO / 3) * 6;
 8001176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001178:	4a22      	ldr	r2, [pc, #136]	@ (8001204 <ltc6811_read_gpio_voltages+0x104>)
 800117a:	fb82 1203 	smull	r1, r2, r2, r3
 800117e:	17db      	asrs	r3, r3, #31
 8001180:	1ad2      	subs	r2, r2, r3
 8001182:	4613      	mov	r3, r2
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	4413      	add	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	        int GPIO_in_group = GPIO % 3;
 800118c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800118e:	4b1d      	ldr	r3, [pc, #116]	@ (8001204 <ltc6811_read_gpio_voltages+0x104>)
 8001190:	fb83 3102 	smull	r3, r1, r3, r2
 8001194:	17d3      	asrs	r3, r2, #31
 8001196:	1ac9      	subs	r1, r1, r3
 8001198:	460b      	mov	r3, r1
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	440b      	add	r3, r1
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	62bb      	str	r3, [r7, #40]	@ 0x28
	        int byte_offset = group_offset + (GPIO_in_group * 2);
 80011a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80011a8:	4413      	add	r3, r2
 80011aa:	627b      	str	r3, [r7, #36]	@ 0x24

	        uint16_t raw_voltage = (GPIO_data[byte_offset+1] << 8) | GPIO_data[byte_offset];
 80011ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ae:	3301      	adds	r3, #1
 80011b0:	3338      	adds	r3, #56	@ 0x38
 80011b2:	443b      	add	r3, r7
 80011b4:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	021b      	lsls	r3, r3, #8
 80011bc:	b21a      	sxth	r2, r3
 80011be:	f107 0108 	add.w	r1, r7, #8
 80011c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c4:	440b      	add	r3, r1
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	4313      	orrs	r3, r2
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	847b      	strh	r3, [r7, #34]	@ 0x22
	        gpio_voltage[GPIO] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 80011d0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001208 <ltc6811_read_gpio_voltages+0x108>
 80011e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ea:	edc3 7a00 	vstr	s15, [r3]
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 80011ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011f0:	3301      	adds	r3, #1
 80011f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80011f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011f6:	2b05      	cmp	r3, #5
 80011f8:	ddbd      	ble.n	8001176 <ltc6811_read_gpio_voltages+0x76>
	    }

	    return HAL_OK;
 80011fa:	2300      	movs	r3, #0
	}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3738      	adds	r7, #56	@ 0x38
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	55555556 	.word	0x55555556
 8001208:	38d1b717 	.word	0x38d1b717

0800120c <ltc6811_read_status_a>:


		// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_status_a(float *somma_celle, float *int_temperature, float *analog_power_supply)
		{
 800120c:	b580      	push	{r7, lr}
 800120e:	b088      	sub	sp, #32
 8001210:	af00      	add	r7, sp, #0
 8001212:	60f8      	str	r0, [r7, #12]
 8001214:	60b9      	str	r1, [r7, #8]
 8001216:	607a      	str	r2, [r7, #4]
		    // Avvia conversione ADC
		    HAL_StatusTypeDef status = ltc6811_send_command(0x0568); // ADAX - GPIO1, 7kHz
 8001218:	f44f 60ad 	mov.w	r0, #1384	@ 0x568
 800121c:	f7ff fccc 	bl	8000bb8 <ltc6811_send_command>
 8001220:	4603      	mov	r3, r0
 8001222:	77fb      	strb	r3, [r7, #31]
		    if (status != HAL_OK) return status;
 8001224:	7ffb      	ldrb	r3, [r7, #31]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <ltc6811_read_status_a+0x22>
 800122a:	7ffb      	ldrb	r3, [r7, #31]
 800122c:	e04a      	b.n	80012c4 <ltc6811_read_status_a+0xb8>

		    // Attendi fine conversione
		    HAL_Delay(3); // 3ms per sicurezza
 800122e:	2003      	movs	r0, #3
 8001230:	f000 ffb2 	bl	8002198 <HAL_Delay>

		    // Leggi tutti i gruppi di registri
		    uint8_t Status_A[12]; // 3 registri  4 bytes (2 bytes dato + 2 bytes PEC per gruppo)

		    // Leggi gruppo A (SC, ITMP, VA)
		    status = ltc6811_read_data(0x0010, &Status_A[0], 6);
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	2206      	movs	r2, #6
 800123a:	4619      	mov	r1, r3
 800123c:	2010      	movs	r0, #16
 800123e:	f7ff fddb 	bl	8000df8 <ltc6811_read_data>
 8001242:	4603      	mov	r3, r0
 8001244:	77fb      	strb	r3, [r7, #31]
		    if (status != HAL_OK) return status;
 8001246:	7ffb      	ldrb	r3, [r7, #31]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <ltc6811_read_status_a+0x44>
 800124c:	7ffb      	ldrb	r3, [r7, #31]
 800124e:	e039      	b.n	80012c4 <ltc6811_read_status_a+0xb8>

		    // Decodifica tensioni

		        *somma_celle= ((Status_A[1] << 8) | Status_A[0]) * 0.0001f*20; // Converti in Volt (100V per LSB)
 8001250:	7c7b      	ldrb	r3, [r7, #17]
 8001252:	021b      	lsls	r3, r3, #8
 8001254:	7c3a      	ldrb	r2, [r7, #16]
 8001256:	4313      	orrs	r3, r2
 8001258:	ee07 3a90 	vmov	s15, r3
 800125c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001260:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80012cc <ltc6811_read_status_a+0xc0>
 8001264:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001268:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800126c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	edc3 7a00 	vstr	s15, [r3]

		        *int_temperature=((((Status_A[3] << 8) | Status_A[2]) * 0.0001f)/0.0075f)-273; //Converti in temperatura
 8001276:	7cfb      	ldrb	r3, [r7, #19]
 8001278:	021b      	lsls	r3, r3, #8
 800127a:	7cba      	ldrb	r2, [r7, #18]
 800127c:	4313      	orrs	r3, r2
 800127e:	ee07 3a90 	vmov	s15, r3
 8001282:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001286:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80012cc <ltc6811_read_status_a+0xc0>
 800128a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800128e:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80012d0 <ltc6811_read_status_a+0xc4>
 8001292:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001296:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80012d4 <ltc6811_read_status_a+0xc8>
 800129a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	edc3 7a00 	vstr	s15, [r3]

		        *analog_power_supply= ((Status_A[5] << 8) | Status_A[4]) * 0.0001f; // Converti in Volt (100V per LSB)
 80012a4:	7d7b      	ldrb	r3, [r7, #21]
 80012a6:	021b      	lsls	r3, r3, #8
 80012a8:	7d3a      	ldrb	r2, [r7, #20]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	ee07 3a90 	vmov	s15, r3
 80012b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b4:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80012cc <ltc6811_read_status_a+0xc0>
 80012b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edc3 7a00 	vstr	s15, [r3]

		    return HAL_OK;
 80012c2:	2300      	movs	r3, #0
		}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3720      	adds	r7, #32
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	38d1b717 	.word	0x38d1b717
 80012d0:	3bf5c28f 	.word	0x3bf5c28f
 80012d4:	43888000 	.word	0x43888000

080012d8 <stampa_tensioni_celle>:


extern UART_HandleTypeDef huart3;


void stampa_tensioni_celle(float *cell_voltages){
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08e      	sub	sp, #56	@ 0x38
 80012dc:	af02      	add	r7, sp, #8
 80012de:	6078      	str	r0, [r7, #4]
	// Stampa risultati misurazione celle
		for (int i = 0; i < 12; i++)
 80012e0:	2300      	movs	r3, #0
 80012e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012e4:	e01f      	b.n	8001326 <stampa_tensioni_celle+0x4e>
		   {
		      char buffer[32];
		      // Converti float in stringa
		      int length = sprintf(buffer, "Valore %d: %.2f\r\n",i+1, cell_voltages[i]);
 80012e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012e8:	1c59      	adds	r1, r3, #1
 80012ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	4413      	add	r3, r2
 80012f2:	edd3 7a00 	vldr	s15, [r3]
 80012f6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012fa:	f107 0308 	add.w	r3, r7, #8
 80012fe:	ed8d 7b00 	vstr	d7, [sp]
 8001302:	460a      	mov	r2, r1
 8001304:	490c      	ldr	r1, [pc, #48]	@ (8001338 <stampa_tensioni_celle+0x60>)
 8001306:	4618      	mov	r0, r3
 8001308:	f007 fcdc 	bl	8008cc4 <siprintf>
 800130c:	62b8      	str	r0, [r7, #40]	@ 0x28
		       // Invia via UART
		      HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800130e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001310:	b29a      	uxth	r2, r3
 8001312:	f107 0108 	add.w	r1, r7, #8
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	4808      	ldr	r0, [pc, #32]	@ (800133c <stampa_tensioni_celle+0x64>)
 800131c:	f005 fcba 	bl	8006c94 <HAL_UART_Transmit>
		for (int i = 0; i < 12; i++)
 8001320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001322:	3301      	adds	r3, #1
 8001324:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001328:	2b0b      	cmp	r3, #11
 800132a:	dddc      	ble.n	80012e6 <stampa_tensioni_celle+0xe>
		   }
}
 800132c:	bf00      	nop
 800132e:	bf00      	nop
 8001330:	3730      	adds	r7, #48	@ 0x30
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	0800c3e0 	.word	0x0800c3e0
 800133c:	240002c8 	.word	0x240002c8

08001340 <stampa_tensioni_GPIO>:

void stampa_tensioni_GPIO(float *GPIO_voltages){
 8001340:	b580      	push	{r7, lr}
 8001342:	b08e      	sub	sp, #56	@ 0x38
 8001344:	af02      	add	r7, sp, #8
 8001346:	6078      	str	r0, [r7, #4]
	// Stampa risultati
	for (int i = 0; i < 6; i++)
 8001348:	2300      	movs	r3, #0
 800134a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800134c:	e01f      	b.n	800138e <stampa_tensioni_GPIO+0x4e>
   {
		char buffer[32];
       // Converti float in stringa
       int length = sprintf(buffer, "Valore GPIO %d: %.2f\r\n",i+1, GPIO_voltages[i]);
 800134e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001350:	1c59      	adds	r1, r3, #1
 8001352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	4413      	add	r3, r2
 800135a:	edd3 7a00 	vldr	s15, [r3]
 800135e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001362:	f107 0308 	add.w	r3, r7, #8
 8001366:	ed8d 7b00 	vstr	d7, [sp]
 800136a:	460a      	mov	r2, r1
 800136c:	490c      	ldr	r1, [pc, #48]	@ (80013a0 <stampa_tensioni_GPIO+0x60>)
 800136e:	4618      	mov	r0, r3
 8001370:	f007 fca8 	bl	8008cc4 <siprintf>
 8001374:	62b8      	str	r0, [r7, #40]	@ 0x28
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 8001376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001378:	b29a      	uxth	r2, r3
 800137a:	f107 0108 	add.w	r1, r7, #8
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	4808      	ldr	r0, [pc, #32]	@ (80013a4 <stampa_tensioni_GPIO+0x64>)
 8001384:	f005 fc86 	bl	8006c94 <HAL_UART_Transmit>
	for (int i = 0; i < 6; i++)
 8001388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800138a:	3301      	adds	r3, #1
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800138e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001390:	2b05      	cmp	r3, #5
 8001392:	dddc      	ble.n	800134e <stampa_tensioni_GPIO+0xe>
    }
}
 8001394:	bf00      	nop
 8001396:	bf00      	nop
 8001398:	3730      	adds	r7, #48	@ 0x30
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	0800c3f4 	.word	0x0800c3f4
 80013a4:	240002c8 	.word	0x240002c8

080013a8 <stampa_somma_celle>:

void stampa_somma_celle(float somma_celle){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b090      	sub	sp, #64	@ 0x40
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa risultati

		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La tensione di somma delle celle : %.2f\r\n", somma_celle);
 80013b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80013b6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013ba:	f107 0008 	add.w	r0, r7, #8
 80013be:	ec53 2b17 	vmov	r2, r3, d7
 80013c2:	4908      	ldr	r1, [pc, #32]	@ (80013e4 <stampa_somma_celle+0x3c>)
 80013c4:	f007 fc7e 	bl	8008cc4 <siprintf>
 80013c8:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80013ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	f107 0108 	add.w	r1, r7, #8
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
 80013d6:	4804      	ldr	r0, [pc, #16]	@ (80013e8 <stampa_somma_celle+0x40>)
 80013d8:	f005 fc5c 	bl	8006c94 <HAL_UART_Transmit>
}
 80013dc:	bf00      	nop
 80013de:	3740      	adds	r7, #64	@ 0x40
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	0800c40c 	.word	0x0800c40c
 80013e8:	240002c8 	.word	0x240002c8

080013ec <stampa_temperatura_interna>:

void stampa_temperatura_interna(float temperatura){
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b090      	sub	sp, #64	@ 0x40
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa risultati
		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La temperatura interna del chip : %.2f\r\n", temperatura);
 80013f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80013fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013fe:	f107 0008 	add.w	r0, r7, #8
 8001402:	ec53 2b17 	vmov	r2, r3, d7
 8001406:	4908      	ldr	r1, [pc, #32]	@ (8001428 <stampa_temperatura_interna+0x3c>)
 8001408:	f007 fc5c 	bl	8008cc4 <siprintf>
 800140c:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800140e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001410:	b29a      	uxth	r2, r3
 8001412:	f107 0108 	add.w	r1, r7, #8
 8001416:	f04f 33ff 	mov.w	r3, #4294967295
 800141a:	4804      	ldr	r0, [pc, #16]	@ (800142c <stampa_temperatura_interna+0x40>)
 800141c:	f005 fc3a 	bl	8006c94 <HAL_UART_Transmit>
}
 8001420:	bf00      	nop
 8001422:	3740      	adds	r7, #64	@ 0x40
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	0800c438 	.word	0x0800c438
 800142c:	240002c8 	.word	0x240002c8

08001430 <main>:
  * @retval int
  */
uint8_t timer_flag=0;

int main(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b09a      	sub	sp, #104	@ 0x68
 8001434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001436:	f000 fa6b 	bl	8001910 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800143a:	f000 fe51 	bl	80020e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800143e:	f000 f899 	bl	8001574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001442:	f000 fa01 	bl	8001848 <MX_GPIO_Init>
  MX_SPI3_Init();
 8001446:	f000 f90f 	bl	8001668 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 800144a:	f000 f9b1 	bl	80017b0 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 800144e:	f000 f961 	bl	8001714 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001452:	4844      	ldr	r0, [pc, #272]	@ (8001564 <main+0x134>)
 8001454:	f004 ff44 	bl	80062e0 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ltc6811_configure();
 8001458:	f7ff fd72 	bl	8000f40 <ltc6811_configure>
  uint8_t config[6]={0};
 800145c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	809a      	strh	r2, [r3, #4]
  HAL_StatusTypeDef status1;	//verifichiamo se effettivamente stiamo scrivendo nel modo giusto
  status1 = ltc6811_read_data(0x0002, &config[0], 6);
 8001466:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800146a:	2206      	movs	r2, #6
 800146c:	4619      	mov	r1, r3
 800146e:	2002      	movs	r0, #2
 8001470:	f7ff fcc2 	bl	8000df8 <ltc6811_read_data>
 8001474:	4603      	mov	r3, r0
 8001476:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
  for (int i = 0; i < 6; i++)
 800147a:	2300      	movs	r3, #0
 800147c:	667b      	str	r3, [r7, #100]	@ 0x64
 800147e:	e017      	b.n	80014b0 <main+0x80>
  {
	  char buffer2[40];
           	// Converti float in stringa
      int length2 = sprintf(buffer2, "Il valore %d della configurazione: %x \n\n", i+1, config[i]);
 8001480:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001482:	1c59      	adds	r1, r3, #1
 8001484:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8001488:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800148a:	4413      	add	r3, r2
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	4638      	mov	r0, r7
 8001490:	460a      	mov	r2, r1
 8001492:	4935      	ldr	r1, [pc, #212]	@ (8001568 <main+0x138>)
 8001494:	f007 fc16 	bl	8008cc4 <siprintf>
 8001498:	65f8      	str	r0, [r7, #92]	@ 0x5c
         	// Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer2, length2, HAL_MAX_DELAY);
 800149a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800149c:	b29a      	uxth	r2, r3
 800149e:	4639      	mov	r1, r7
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	4831      	ldr	r0, [pc, #196]	@ (800156c <main+0x13c>)
 80014a6:	f005 fbf5 	bl	8006c94 <HAL_UART_Transmit>
  for (int i = 0; i < 6; i++)
 80014aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014ac:	3301      	adds	r3, #1
 80014ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80014b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014b2:	2b05      	cmp	r3, #5
 80014b4:	dde4      	ble.n	8001480 <main+0x50>
   }
 	float Somma_celle=0;
 80014b6:	f04f 0300 	mov.w	r3, #0
 80014ba:	653b      	str	r3, [r7, #80]	@ 0x50
 	float Temperatura_interna=1;
 80014bc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 	float Tensione_Analogica=0;
 80014c2:	f04f 0300 	mov.w	r3, #0
 80014c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	   if(timer_flag==1)
 80014c8:	4b29      	ldr	r3, [pc, #164]	@ (8001570 <main+0x140>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d144      	bne.n	800155a <main+0x12a>
	   {
	        float tensione_celle[12]={0};
 80014d0:	463b      	mov	r3, r7
 80014d2:	2230      	movs	r2, #48	@ 0x30
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f007 fc59 	bl	8008d8e <memset>
	        if (ltc6811_read_cell_voltages(tensione_celle) == HAL_OK)
 80014dc:	463b      	mov	r3, r7
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff fd64 	bl	8000fac <ltc6811_read_cell_voltages>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d103      	bne.n	80014f2 <main+0xc2>
	        {
	        	// Stampa risultati
	        	stampa_tensioni_celle(tensione_celle);
 80014ea:	463b      	mov	r3, r7
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fef3 	bl	80012d8 <stampa_tensioni_celle>
	        }

	        float tensione_GPIO[6]={0};
 80014f2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
 8001500:	611a      	str	r2, [r3, #16]
 8001502:	615a      	str	r2, [r3, #20]
	       	if (ltc6811_read_gpio_voltages(tensione_GPIO) == HAL_OK)
 8001504:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff fdf9 	bl	8001100 <ltc6811_read_gpio_voltages>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d104      	bne.n	800151e <main+0xee>
	       	{
	       		// Stampa risultati
	       		stampa_tensioni_GPIO(tensione_GPIO);
 8001514:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff11 	bl	8001340 <stampa_tensioni_GPIO>
	        }
	       	//float Somma_celle=0;
	       	//float Temperatura_interna=1;
	       	//float Tensione_Analogica=0;
	       	if (ltc6811_read_status_a(&Somma_celle, &Temperatura_interna, &Tensione_Analogica) == HAL_OK)
 800151e:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001522:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8001526:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fe6e 	bl	800120c <ltc6811_read_status_a>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d10e      	bne.n	8001554 <main+0x124>
	       	{
	       		// Stampa risultati
	       		HAL_Delay(1);
 8001536:	2001      	movs	r0, #1
 8001538:	f000 fe2e 	bl	8002198 <HAL_Delay>
	       		stampa_temperatura_interna(Temperatura_interna);
 800153c:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001540:	eeb0 0a67 	vmov.f32	s0, s15
 8001544:	f7ff ff52 	bl	80013ec <stampa_temperatura_interna>

	       		stampa_somma_celle(Somma_celle);
 8001548:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800154c:	eeb0 0a67 	vmov.f32	s0, s15
 8001550:	f7ff ff2a 	bl	80013a8 <stampa_somma_celle>
	       	}

	       	timer_flag=0;
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <main+0x140>)
 8001556:	2200      	movs	r2, #0
 8001558:	701a      	strb	r2, [r3, #0]
	   }
	   HAL_Delay(5000);
 800155a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800155e:	f000 fe1b 	bl	8002198 <HAL_Delay>
	   if(timer_flag==1)
 8001562:	e7b1      	b.n	80014c8 <main+0x98>
 8001564:	2400027c 	.word	0x2400027c
 8001568:	0800c464 	.word	0x0800c464
 800156c:	240002c8 	.word	0x240002c8
 8001570:	2400035c 	.word	0x2400035c

08001574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b09c      	sub	sp, #112	@ 0x70
 8001578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800157e:	224c      	movs	r2, #76	@ 0x4c
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f007 fc03 	bl	8008d8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	2220      	movs	r2, #32
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f007 fbfd 	bl	8008d8e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001594:	2002      	movs	r0, #2
 8001596:	f001 f951 	bl	800283c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800159a:	2300      	movs	r3, #0
 800159c:	603b      	str	r3, [r7, #0]
 800159e:	4b30      	ldr	r3, [pc, #192]	@ (8001660 <SystemClock_Config+0xec>)
 80015a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001660 <SystemClock_Config+0xec>)
 80015a4:	f023 0301 	bic.w	r3, r3, #1
 80015a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80015aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001660 <SystemClock_Config+0xec>)
 80015ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001664 <SystemClock_Config+0xf0>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001664 <SystemClock_Config+0xf0>)
 80015ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015be:	6193      	str	r3, [r2, #24]
 80015c0:	4b28      	ldr	r3, [pc, #160]	@ (8001664 <SystemClock_Config+0xf0>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015c8:	603b      	str	r3, [r7, #0]
 80015ca:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80015cc:	bf00      	nop
 80015ce:	4b25      	ldr	r3, [pc, #148]	@ (8001664 <SystemClock_Config+0xf0>)
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015da:	d1f8      	bne.n	80015ce <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015dc:	2301      	movs	r3, #1
 80015de:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015e6:	2302      	movs	r3, #2
 80015e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015ea:	2302      	movs	r3, #2
 80015ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015ee:	2301      	movs	r3, #1
 80015f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80015f2:	2364      	movs	r3, #100	@ 0x64
 80015f4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80015f6:	2302      	movs	r3, #2
 80015f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015fa:	2304      	movs	r3, #4
 80015fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015fe:	2302      	movs	r3, #2
 8001600:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001602:	230c      	movs	r3, #12
 8001604:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001606:	2300      	movs	r3, #0
 8001608:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800160e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001612:	4618      	mov	r0, r3
 8001614:	f001 f94c 	bl	80028b0 <HAL_RCC_OscConfig>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800161e:	f000 f9bf 	bl	80019a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001622:	233f      	movs	r3, #63	@ 0x3f
 8001624:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001626:	2303      	movs	r3, #3
 8001628:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800162e:	2308      	movs	r3, #8
 8001630:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001632:	2340      	movs	r3, #64	@ 0x40
 8001634:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001636:	2340      	movs	r3, #64	@ 0x40
 8001638:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800163a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800163e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001640:	2340      	movs	r3, #64	@ 0x40
 8001642:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	2102      	movs	r1, #2
 8001648:	4618      	mov	r0, r3
 800164a:	f001 fd8b 	bl	8003164 <HAL_RCC_ClockConfig>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8001654:	f000 f9a4 	bl	80019a0 <Error_Handler>
  }
}
 8001658:	bf00      	nop
 800165a:	3770      	adds	r7, #112	@ 0x70
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	58000400 	.word	0x58000400
 8001664:	58024800 	.word	0x58024800

08001668 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800166c:	4b27      	ldr	r3, [pc, #156]	@ (800170c <MX_SPI3_Init+0xa4>)
 800166e:	4a28      	ldr	r2, [pc, #160]	@ (8001710 <MX_SPI3_Init+0xa8>)
 8001670:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001672:	4b26      	ldr	r3, [pc, #152]	@ (800170c <MX_SPI3_Init+0xa4>)
 8001674:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001678:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800167a:	4b24      	ldr	r3, [pc, #144]	@ (800170c <MX_SPI3_Init+0xa4>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <MX_SPI3_Init+0xa4>)
 8001682:	2207      	movs	r2, #7
 8001684:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001686:	4b21      	ldr	r3, [pc, #132]	@ (800170c <MX_SPI3_Init+0xa4>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800168c:	4b1f      	ldr	r3, [pc, #124]	@ (800170c <MX_SPI3_Init+0xa4>)
 800168e:	2200      	movs	r2, #0
 8001690:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001692:	4b1e      	ldr	r3, [pc, #120]	@ (800170c <MX_SPI3_Init+0xa4>)
 8001694:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001698:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800169a:	4b1c      	ldr	r3, [pc, #112]	@ (800170c <MX_SPI3_Init+0xa4>)
 800169c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016a0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016a2:	4b1a      	ldr	r3, [pc, #104]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016a8:	4b18      	ldr	r3, [pc, #96]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ae:	4b17      	ldr	r3, [pc, #92]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80016b4:	4b15      	ldr	r3, [pc, #84]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016ba:	4b14      	ldr	r3, [pc, #80]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80016c2:	4b12      	ldr	r3, [pc, #72]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80016c8:	4b10      	ldr	r3, [pc, #64]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016ce:	4b0f      	ldr	r3, [pc, #60]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016d4:	4b0d      	ldr	r3, [pc, #52]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80016da:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016dc:	2200      	movs	r2, #0
 80016de:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80016e0:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80016e6:	4b09      	ldr	r3, [pc, #36]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80016ec:	4b07      	ldr	r3, [pc, #28]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80016f8:	4804      	ldr	r0, [pc, #16]	@ (800170c <MX_SPI3_Init+0xa4>)
 80016fa:	f003 ff2d 	bl	8005558 <HAL_SPI_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001704:	f000 f94c 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	240001f4 	.word	0x240001f4
 8001710:	40003c00 	.word	0x40003c00

08001714 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171a:	f107 0310 	add.w	r3, r7, #16
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001728:	1d3b      	adds	r3, r7, #4
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001732:	4b1e      	ldr	r3, [pc, #120]	@ (80017ac <MX_TIM2_Init+0x98>)
 8001734:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001738:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1999;
 800173a:	4b1c      	ldr	r3, [pc, #112]	@ (80017ac <MX_TIM2_Init+0x98>)
 800173c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001740:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001742:	4b1a      	ldr	r3, [pc, #104]	@ (80017ac <MX_TIM2_Init+0x98>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001748:	4b18      	ldr	r3, [pc, #96]	@ (80017ac <MX_TIM2_Init+0x98>)
 800174a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800174e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001750:	4b16      	ldr	r3, [pc, #88]	@ (80017ac <MX_TIM2_Init+0x98>)
 8001752:	2200      	movs	r2, #0
 8001754:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001756:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <MX_TIM2_Init+0x98>)
 8001758:	2280      	movs	r2, #128	@ 0x80
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800175c:	4813      	ldr	r0, [pc, #76]	@ (80017ac <MX_TIM2_Init+0x98>)
 800175e:	f004 fd68 	bl	8006232 <HAL_TIM_Base_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001768:	f000 f91a 	bl	80019a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001770:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001772:	f107 0310 	add.w	r3, r7, #16
 8001776:	4619      	mov	r1, r3
 8001778:	480c      	ldr	r0, [pc, #48]	@ (80017ac <MX_TIM2_Init+0x98>)
 800177a:	f004 ff31 	bl	80065e0 <HAL_TIM_ConfigClockSource>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001784:	f000 f90c 	bl	80019a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001788:	2300      	movs	r3, #0
 800178a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178c:	2300      	movs	r3, #0
 800178e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001790:	1d3b      	adds	r3, r7, #4
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	@ (80017ac <MX_TIM2_Init+0x98>)
 8001796:	f005 f981 	bl	8006a9c <HAL_TIMEx_MasterConfigSynchronization>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80017a0:	f000 f8fe 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	3720      	adds	r7, #32
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	2400027c 	.word	0x2400027c

080017b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017b4:	4b22      	ldr	r3, [pc, #136]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017b6:	4a23      	ldr	r2, [pc, #140]	@ (8001844 <MX_USART3_UART_Init+0x94>)
 80017b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017ba:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017d6:	220c      	movs	r2, #12
 80017d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017da:	4b19      	ldr	r3, [pc, #100]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017dc:	2200      	movs	r2, #0
 80017de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e0:	4b17      	ldr	r3, [pc, #92]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017e6:	4b16      	ldr	r3, [pc, #88]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017ec:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017f2:	4b13      	ldr	r3, [pc, #76]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017f8:	4811      	ldr	r0, [pc, #68]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 80017fa:	f005 f9fb 	bl	8006bf4 <HAL_UART_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001804:	f000 f8cc 	bl	80019a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001808:	2100      	movs	r1, #0
 800180a:	480d      	ldr	r0, [pc, #52]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 800180c:	f006 fa91 	bl	8007d32 <HAL_UARTEx_SetTxFifoThreshold>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001816:	f000 f8c3 	bl	80019a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800181a:	2100      	movs	r1, #0
 800181c:	4808      	ldr	r0, [pc, #32]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 800181e:	f006 fac6 	bl	8007dae <HAL_UARTEx_SetRxFifoThreshold>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001828:	f000 f8ba 	bl	80019a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800182c:	4804      	ldr	r0, [pc, #16]	@ (8001840 <MX_USART3_UART_Init+0x90>)
 800182e:	f006 fa47 	bl	8007cc0 <HAL_UARTEx_DisableFifoMode>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001838:	f000 f8b2 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}
 8001840:	240002c8 	.word	0x240002c8
 8001844:	40004800 	.word	0x40004800

08001848 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08a      	sub	sp, #40	@ 0x28
 800184c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]
 8001858:	609a      	str	r2, [r3, #8]
 800185a:	60da      	str	r2, [r3, #12]
 800185c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800185e:	4b2a      	ldr	r3, [pc, #168]	@ (8001908 <MX_GPIO_Init+0xc0>)
 8001860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001864:	4a28      	ldr	r2, [pc, #160]	@ (8001908 <MX_GPIO_Init+0xc0>)
 8001866:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800186a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800186e:	4b26      	ldr	r3, [pc, #152]	@ (8001908 <MX_GPIO_Init+0xc0>)
 8001870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800187c:	4b22      	ldr	r3, [pc, #136]	@ (8001908 <MX_GPIO_Init+0xc0>)
 800187e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001882:	4a21      	ldr	r2, [pc, #132]	@ (8001908 <MX_GPIO_Init+0xc0>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800188c:	4b1e      	ldr	r3, [pc, #120]	@ (8001908 <MX_GPIO_Init+0xc0>)
 800188e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800189a:	4b1b      	ldr	r3, [pc, #108]	@ (8001908 <MX_GPIO_Init+0xc0>)
 800189c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018a0:	4a19      	ldr	r2, [pc, #100]	@ (8001908 <MX_GPIO_Init+0xc0>)
 80018a2:	f043 0308 	orr.w	r3, r3, #8
 80018a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018aa:	4b17      	ldr	r3, [pc, #92]	@ (8001908 <MX_GPIO_Init+0xc0>)
 80018ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018b0:	f003 0308 	and.w	r3, r3, #8
 80018b4:	60bb      	str	r3, [r7, #8]
 80018b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b8:	4b13      	ldr	r3, [pc, #76]	@ (8001908 <MX_GPIO_Init+0xc0>)
 80018ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018be:	4a12      	ldr	r2, [pc, #72]	@ (8001908 <MX_GPIO_Init+0xc0>)
 80018c0:	f043 0304 	orr.w	r3, r3, #4
 80018c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001908 <MX_GPIO_Init+0xc0>)
 80018ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ce:	f003 0304 	and.w	r3, r3, #4
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80018d6:	2201      	movs	r2, #1
 80018d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018dc:	480b      	ldr	r0, [pc, #44]	@ (800190c <MX_GPIO_Init+0xc4>)
 80018de:	f000 ff93 	bl	8002808 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80018e2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e8:	2301      	movs	r3, #1
 80018ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f0:	2300      	movs	r3, #0
 80018f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	4619      	mov	r1, r3
 80018fa:	4804      	ldr	r0, [pc, #16]	@ (800190c <MX_GPIO_Init+0xc4>)
 80018fc:	f000 fdd4 	bl	80024a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001900:	bf00      	nop
 8001902:	3728      	adds	r7, #40	@ 0x28
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	58024400 	.word	0x58024400
 800190c:	58020c00 	.word	0x58020c00

08001910 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001916:	463b      	mov	r3, r7
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001922:	f000 fd49 	bl	80023b8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001926:	2301      	movs	r3, #1
 8001928:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800192a:	2300      	movs	r3, #0
 800192c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800192e:	2300      	movs	r3, #0
 8001930:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001932:	231f      	movs	r3, #31
 8001934:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001936:	2387      	movs	r3, #135	@ 0x87
 8001938:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800193a:	2300      	movs	r3, #0
 800193c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800193e:	2300      	movs	r3, #0
 8001940:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001942:	2301      	movs	r3, #1
 8001944:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001946:	2301      	movs	r3, #1
 8001948:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800194a:	2300      	movs	r3, #0
 800194c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800194e:	2300      	movs	r3, #0
 8001950:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001952:	463b      	mov	r3, r7
 8001954:	4618      	mov	r0, r3
 8001956:	f000 fd67 	bl	8002428 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800195a:	2004      	movs	r0, #4
 800195c:	f000 fd44 	bl	80023e8 <HAL_MPU_Enable>

}
 8001960:	bf00      	nop
 8001962:	3710      	adds	r7, #16
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}

08001968 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a08      	ldr	r2, [pc, #32]	@ (8001998 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d101      	bne.n	800197e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800197a:	f000 fbed 	bl	8002158 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001986:	d102      	bne.n	800198e <HAL_TIM_PeriodElapsedCallback+0x26>
    {
      /* IL TUO CODICE PER TIM2 - ogni 100ms */
	  timer_flag=1;
 8001988:	4b04      	ldr	r3, [pc, #16]	@ (800199c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800198a:	2201      	movs	r2, #1
 800198c:	701a      	strb	r2, [r3, #0]

    }

  /* USER CODE END Callback 1 */
}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40010000 	.word	0x40010000
 800199c:	2400035c 	.word	0x2400035c

080019a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019a4:	b672      	cpsid	i
}
 80019a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <Error_Handler+0x8>

080019ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <HAL_MspInit+0x30>)
 80019b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019b8:	4a08      	ldr	r2, [pc, #32]	@ (80019dc <HAL_MspInit+0x30>)
 80019ba:	f043 0302 	orr.w	r3, r3, #2
 80019be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <HAL_MspInit+0x30>)
 80019c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	607b      	str	r3, [r7, #4]
 80019ce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	58024400 	.word	0x58024400

080019e0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b0bc      	sub	sp, #240	@ 0xf0
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019f8:	f107 0318 	add.w	r3, r7, #24
 80019fc:	22c0      	movs	r2, #192	@ 0xc0
 80019fe:	2100      	movs	r1, #0
 8001a00:	4618      	mov	r0, r3
 8001a02:	f007 f9c4 	bl	8008d8e <memset>
  if(hspi->Instance==SPI3)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a41      	ldr	r2, [pc, #260]	@ (8001b10 <HAL_SPI_MspInit+0x130>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d17b      	bne.n	8001b08 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001a10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a14:	f04f 0300 	mov.w	r3, #0
 8001a18:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 18;
 8001a20:	2312      	movs	r3, #18
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 15;
 8001a24:	230f      	movs	r3, #15
 8001a26:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001a30:	23c0      	movs	r3, #192	@ 0xc0
 8001a32:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001a34:	2320      	movs	r3, #32
 8001a36:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8001a38:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001a3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a42:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a44:	f107 0318 	add.w	r3, r7, #24
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f001 ff59 	bl	8003900 <HAL_RCCEx_PeriphCLKConfig>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 8001a54:	f7ff ffa4 	bl	80019a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a58:	4b2e      	ldr	r3, [pc, #184]	@ (8001b14 <HAL_SPI_MspInit+0x134>)
 8001a5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a5e:	4a2d      	ldr	r2, [pc, #180]	@ (8001b14 <HAL_SPI_MspInit+0x134>)
 8001a60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a68:	4b2a      	ldr	r3, [pc, #168]	@ (8001b14 <HAL_SPI_MspInit+0x134>)
 8001a6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a76:	4b27      	ldr	r3, [pc, #156]	@ (8001b14 <HAL_SPI_MspInit+0x134>)
 8001a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a7c:	4a25      	ldr	r2, [pc, #148]	@ (8001b14 <HAL_SPI_MspInit+0x134>)
 8001a7e:	f043 0302 	orr.w	r3, r3, #2
 8001a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a86:	4b23      	ldr	r3, [pc, #140]	@ (8001b14 <HAL_SPI_MspInit+0x134>)
 8001a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a8c:	f003 0302 	and.w	r3, r3, #2
 8001a90:	613b      	str	r3, [r7, #16]
 8001a92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a94:	4b1f      	ldr	r3, [pc, #124]	@ (8001b14 <HAL_SPI_MspInit+0x134>)
 8001a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001b14 <HAL_SPI_MspInit+0x134>)
 8001a9c:	f043 0304 	orr.w	r3, r3, #4
 8001aa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b14 <HAL_SPI_MspInit+0x134>)
 8001aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ab2:	2304      	movs	r3, #4
 8001ab4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001aca:	2307      	movs	r3, #7
 8001acc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4810      	ldr	r0, [pc, #64]	@ (8001b18 <HAL_SPI_MspInit+0x138>)
 8001ad8:	f000 fce6 	bl	80024a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001adc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ae0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af0:	2300      	movs	r3, #0
 8001af2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001af6:	2306      	movs	r3, #6
 8001af8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001afc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b00:	4619      	mov	r1, r3
 8001b02:	4806      	ldr	r0, [pc, #24]	@ (8001b1c <HAL_SPI_MspInit+0x13c>)
 8001b04:	f000 fcd0 	bl	80024a8 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001b08:	bf00      	nop
 8001b0a:	37f0      	adds	r7, #240	@ 0xf0
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40003c00 	.word	0x40003c00
 8001b14:	58024400 	.word	0x58024400
 8001b18:	58020400 	.word	0x58020400
 8001b1c:	58020800 	.word	0x58020800

08001b20 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b30:	d116      	bne.n	8001b60 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b32:	4b0d      	ldr	r3, [pc, #52]	@ (8001b68 <HAL_TIM_Base_MspInit+0x48>)
 8001b34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b38:	4a0b      	ldr	r2, [pc, #44]	@ (8001b68 <HAL_TIM_Base_MspInit+0x48>)
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b42:	4b09      	ldr	r3, [pc, #36]	@ (8001b68 <HAL_TIM_Base_MspInit+0x48>)
 8001b44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b48:	f003 0301 	and.w	r3, r3, #1
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8001b50:	2200      	movs	r2, #0
 8001b52:	2103      	movs	r1, #3
 8001b54:	201c      	movs	r0, #28
 8001b56:	f000 fc07 	bl	8002368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b5a:	201c      	movs	r0, #28
 8001b5c:	f000 fc1e 	bl	800239c <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001b60:	bf00      	nop
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	58024400 	.word	0x58024400

08001b6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b0ba      	sub	sp, #232	@ 0xe8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b74:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]
 8001b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b84:	f107 0310 	add.w	r3, r7, #16
 8001b88:	22c0      	movs	r2, #192	@ 0xc0
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f007 f8fe 	bl	8008d8e <memset>
  if(huart->Instance==USART3)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a27      	ldr	r2, [pc, #156]	@ (8001c34 <HAL_UART_MspInit+0xc8>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d146      	bne.n	8001c2a <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b9c:	f04f 0202 	mov.w	r2, #2
 8001ba0:	f04f 0300 	mov.w	r3, #0
 8001ba4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bae:	f107 0310 	add.w	r3, r7, #16
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f001 fea4 	bl	8003900 <HAL_RCCEx_PeriphCLKConfig>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001bbe:	f7ff feef 	bl	80019a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c38 <HAL_UART_MspInit+0xcc>)
 8001bc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8001c38 <HAL_UART_MspInit+0xcc>)
 8001bca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001bd2:	4b19      	ldr	r3, [pc, #100]	@ (8001c38 <HAL_UART_MspInit+0xcc>)
 8001bd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be0:	4b15      	ldr	r3, [pc, #84]	@ (8001c38 <HAL_UART_MspInit+0xcc>)
 8001be2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001be6:	4a14      	ldr	r2, [pc, #80]	@ (8001c38 <HAL_UART_MspInit+0xcc>)
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bf0:	4b11      	ldr	r3, [pc, #68]	@ (8001c38 <HAL_UART_MspInit+0xcc>)
 8001bf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	60bb      	str	r3, [r7, #8]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bfe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001c02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c06:	2302      	movs	r3, #2
 8001c08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c12:	2300      	movs	r3, #0
 8001c14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c18:	2307      	movs	r3, #7
 8001c1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c22:	4619      	mov	r1, r3
 8001c24:	4805      	ldr	r0, [pc, #20]	@ (8001c3c <HAL_UART_MspInit+0xd0>)
 8001c26:	f000 fc3f 	bl	80024a8 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001c2a:	bf00      	nop
 8001c2c:	37e8      	adds	r7, #232	@ 0xe8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40004800 	.word	0x40004800
 8001c38:	58024400 	.word	0x58024400
 8001c3c:	58020400 	.word	0x58020400

08001c40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08e      	sub	sp, #56	@ 0x38
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b0f      	cmp	r3, #15
 8001c4c:	d844      	bhi.n	8001cd8 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	2019      	movs	r0, #25
 8001c54:	f000 fb88 	bl	8002368 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001c58:	2019      	movs	r0, #25
 8001c5a:	f000 fb9f 	bl	800239c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001c5e:	4a24      	ldr	r2, [pc, #144]	@ (8001cf0 <HAL_InitTick+0xb0>)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001c64:	4b23      	ldr	r3, [pc, #140]	@ (8001cf4 <HAL_InitTick+0xb4>)
 8001c66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c6a:	4a22      	ldr	r2, [pc, #136]	@ (8001cf4 <HAL_InitTick+0xb4>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c74:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf4 <HAL_InitTick+0xb4>)
 8001c76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c82:	f107 020c 	add.w	r2, r7, #12
 8001c86:	f107 0310 	add.w	r3, r7, #16
 8001c8a:	4611      	mov	r1, r2
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f001 fdf5 	bl	800387c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001c92:	f001 fddd 	bl	8003850 <HAL_RCC_GetPCLK2Freq>
 8001c96:	4603      	mov	r3, r0
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c9e:	4a16      	ldr	r2, [pc, #88]	@ (8001cf8 <HAL_InitTick+0xb8>)
 8001ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca4:	0c9b      	lsrs	r3, r3, #18
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001caa:	4b14      	ldr	r3, [pc, #80]	@ (8001cfc <HAL_InitTick+0xbc>)
 8001cac:	4a14      	ldr	r2, [pc, #80]	@ (8001d00 <HAL_InitTick+0xc0>)
 8001cae:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001cb0:	4b12      	ldr	r3, [pc, #72]	@ (8001cfc <HAL_InitTick+0xbc>)
 8001cb2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cb6:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001cb8:	4a10      	ldr	r2, [pc, #64]	@ (8001cfc <HAL_InitTick+0xbc>)
 8001cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cbc:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001cfc <HAL_InitTick+0xbc>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8001cfc <HAL_InitTick+0xbc>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001cca:	480c      	ldr	r0, [pc, #48]	@ (8001cfc <HAL_InitTick+0xbc>)
 8001ccc:	f004 fab1 	bl	8006232 <HAL_TIM_Base_Init>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d107      	bne.n	8001ce6 <HAL_InitTick+0xa6>
 8001cd6:	e001      	b.n	8001cdc <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e005      	b.n	8001ce8 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001cdc:	4807      	ldr	r0, [pc, #28]	@ (8001cfc <HAL_InitTick+0xbc>)
 8001cde:	f004 faff 	bl	80062e0 <HAL_TIM_Base_Start_IT>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	e000      	b.n	8001ce8 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3738      	adds	r7, #56	@ 0x38
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	24000008 	.word	0x24000008
 8001cf4:	58024400 	.word	0x58024400
 8001cf8:	431bde83 	.word	0x431bde83
 8001cfc:	24000360 	.word	0x24000360
 8001d00:	40010000 	.word	0x40010000

08001d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <NMI_Handler+0x4>

08001d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <HardFault_Handler+0x4>

08001d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <MemManage_Handler+0x4>

08001d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <BusFault_Handler+0x4>

08001d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <UsageFault_Handler+0x4>

08001d2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d68:	4802      	ldr	r0, [pc, #8]	@ (8001d74 <TIM1_UP_IRQHandler+0x10>)
 8001d6a:	f004 fb31 	bl	80063d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	24000360 	.word	0x24000360

08001d78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d7c:	4802      	ldr	r0, [pc, #8]	@ (8001d88 <TIM2_IRQHandler+0x10>)
 8001d7e:	f004 fb27 	bl	80063d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	2400027c 	.word	0x2400027c

08001d8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  return 1;
 8001d90:	2301      	movs	r3, #1
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <_kill>:

int _kill(int pid, int sig)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001da6:	f007 f845 	bl	8008e34 <__errno>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2216      	movs	r2, #22
 8001dae:	601a      	str	r2, [r3, #0]
  return -1;
 8001db0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <_exit>:

void _exit (int status)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f7ff ffe7 	bl	8001d9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dce:	bf00      	nop
 8001dd0:	e7fd      	b.n	8001dce <_exit+0x12>

08001dd2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	e00a      	b.n	8001dfa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001de4:	f3af 8000 	nop.w
 8001de8:	4601      	mov	r1, r0
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	60ba      	str	r2, [r7, #8]
 8001df0:	b2ca      	uxtb	r2, r1
 8001df2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	3301      	adds	r3, #1
 8001df8:	617b      	str	r3, [r7, #20]
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	dbf0      	blt.n	8001de4 <_read+0x12>
  }

  return len;
 8001e02:	687b      	ldr	r3, [r7, #4]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e18:	2300      	movs	r3, #0
 8001e1a:	617b      	str	r3, [r7, #20]
 8001e1c:	e009      	b.n	8001e32 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	1c5a      	adds	r2, r3, #1
 8001e22:	60ba      	str	r2, [r7, #8]
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	dbf1      	blt.n	8001e1e <_write+0x12>
  }
  return len;
 8001e3a:	687b      	ldr	r3, [r7, #4]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <_close>:

int _close(int file)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e6c:	605a      	str	r2, [r3, #4]
  return 0;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <_isatty>:

int _isatty(int file)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e84:	2301      	movs	r3, #1
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e92:	b480      	push	{r7}
 8001e94:	b085      	sub	sp, #20
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	60f8      	str	r0, [r7, #12]
 8001e9a:	60b9      	str	r1, [r7, #8]
 8001e9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e9e:	2300      	movs	r3, #0
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb4:	4a14      	ldr	r2, [pc, #80]	@ (8001f08 <_sbrk+0x5c>)
 8001eb6:	4b15      	ldr	r3, [pc, #84]	@ (8001f0c <_sbrk+0x60>)
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ec0:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <_sbrk+0x64>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d102      	bne.n	8001ece <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ec8:	4b11      	ldr	r3, [pc, #68]	@ (8001f10 <_sbrk+0x64>)
 8001eca:	4a12      	ldr	r2, [pc, #72]	@ (8001f14 <_sbrk+0x68>)
 8001ecc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ece:	4b10      	ldr	r3, [pc, #64]	@ (8001f10 <_sbrk+0x64>)
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d207      	bcs.n	8001eec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001edc:	f006 ffaa 	bl	8008e34 <__errno>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	220c      	movs	r2, #12
 8001ee4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eea:	e009      	b.n	8001f00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eec:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <_sbrk+0x64>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ef2:	4b07      	ldr	r3, [pc, #28]	@ (8001f10 <_sbrk+0x64>)
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	4a05      	ldr	r2, [pc, #20]	@ (8001f10 <_sbrk+0x64>)
 8001efc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001efe:	68fb      	ldr	r3, [r7, #12]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	24080000 	.word	0x24080000
 8001f0c:	00000400 	.word	0x00000400
 8001f10:	240003ac 	.word	0x240003ac
 8001f14:	24000500 	.word	0x24000500

08001f18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f1c:	4b43      	ldr	r3, [pc, #268]	@ (800202c <SystemInit+0x114>)
 8001f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f22:	4a42      	ldr	r2, [pc, #264]	@ (800202c <SystemInit+0x114>)
 8001f24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001f2c:	4b40      	ldr	r3, [pc, #256]	@ (8002030 <SystemInit+0x118>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 030f 	and.w	r3, r3, #15
 8001f34:	2b06      	cmp	r3, #6
 8001f36:	d807      	bhi.n	8001f48 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001f38:	4b3d      	ldr	r3, [pc, #244]	@ (8002030 <SystemInit+0x118>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f023 030f 	bic.w	r3, r3, #15
 8001f40:	4a3b      	ldr	r2, [pc, #236]	@ (8002030 <SystemInit+0x118>)
 8001f42:	f043 0307 	orr.w	r3, r3, #7
 8001f46:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001f48:	4b3a      	ldr	r3, [pc, #232]	@ (8002034 <SystemInit+0x11c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a39      	ldr	r2, [pc, #228]	@ (8002034 <SystemInit+0x11c>)
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001f54:	4b37      	ldr	r3, [pc, #220]	@ (8002034 <SystemInit+0x11c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001f5a:	4b36      	ldr	r3, [pc, #216]	@ (8002034 <SystemInit+0x11c>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	4935      	ldr	r1, [pc, #212]	@ (8002034 <SystemInit+0x11c>)
 8001f60:	4b35      	ldr	r3, [pc, #212]	@ (8002038 <SystemInit+0x120>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001f66:	4b32      	ldr	r3, [pc, #200]	@ (8002030 <SystemInit+0x118>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d007      	beq.n	8001f82 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001f72:	4b2f      	ldr	r3, [pc, #188]	@ (8002030 <SystemInit+0x118>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f023 030f 	bic.w	r3, r3, #15
 8001f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8002030 <SystemInit+0x118>)
 8001f7c:	f043 0307 	orr.w	r3, r3, #7
 8001f80:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001f82:	4b2c      	ldr	r3, [pc, #176]	@ (8002034 <SystemInit+0x11c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001f88:	4b2a      	ldr	r3, [pc, #168]	@ (8002034 <SystemInit+0x11c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001f8e:	4b29      	ldr	r3, [pc, #164]	@ (8002034 <SystemInit+0x11c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001f94:	4b27      	ldr	r3, [pc, #156]	@ (8002034 <SystemInit+0x11c>)
 8001f96:	4a29      	ldr	r2, [pc, #164]	@ (800203c <SystemInit+0x124>)
 8001f98:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001f9a:	4b26      	ldr	r3, [pc, #152]	@ (8002034 <SystemInit+0x11c>)
 8001f9c:	4a28      	ldr	r2, [pc, #160]	@ (8002040 <SystemInit+0x128>)
 8001f9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001fa0:	4b24      	ldr	r3, [pc, #144]	@ (8002034 <SystemInit+0x11c>)
 8001fa2:	4a28      	ldr	r2, [pc, #160]	@ (8002044 <SystemInit+0x12c>)
 8001fa4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001fa6:	4b23      	ldr	r3, [pc, #140]	@ (8002034 <SystemInit+0x11c>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001fac:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <SystemInit+0x11c>)
 8001fae:	4a25      	ldr	r2, [pc, #148]	@ (8002044 <SystemInit+0x12c>)
 8001fb0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001fb2:	4b20      	ldr	r3, [pc, #128]	@ (8002034 <SystemInit+0x11c>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001fb8:	4b1e      	ldr	r3, [pc, #120]	@ (8002034 <SystemInit+0x11c>)
 8001fba:	4a22      	ldr	r2, [pc, #136]	@ (8002044 <SystemInit+0x12c>)
 8001fbc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002034 <SystemInit+0x11c>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002034 <SystemInit+0x11c>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a1a      	ldr	r2, [pc, #104]	@ (8002034 <SystemInit+0x11c>)
 8001fca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001fd0:	4b18      	ldr	r3, [pc, #96]	@ (8002034 <SystemInit+0x11c>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002048 <SystemInit+0x130>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	4b1c      	ldr	r3, [pc, #112]	@ (800204c <SystemInit+0x134>)
 8001fdc:	4013      	ands	r3, r2
 8001fde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001fe2:	d202      	bcs.n	8001fea <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8002050 <SystemInit+0x138>)
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001fea:	4b12      	ldr	r3, [pc, #72]	@ (8002034 <SystemInit+0x11c>)
 8001fec:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ff0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d113      	bne.n	8002020 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <SystemInit+0x11c>)
 8001ffa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ffe:	4a0d      	ldr	r2, [pc, #52]	@ (8002034 <SystemInit+0x11c>)
 8002000:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002004:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002008:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <SystemInit+0x13c>)
 800200a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800200e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002010:	4b08      	ldr	r3, [pc, #32]	@ (8002034 <SystemInit+0x11c>)
 8002012:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002016:	4a07      	ldr	r2, [pc, #28]	@ (8002034 <SystemInit+0x11c>)
 8002018:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800201c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000ed00 	.word	0xe000ed00
 8002030:	52002000 	.word	0x52002000
 8002034:	58024400 	.word	0x58024400
 8002038:	eaf6ed7f 	.word	0xeaf6ed7f
 800203c:	02020200 	.word	0x02020200
 8002040:	01ff0000 	.word	0x01ff0000
 8002044:	01010280 	.word	0x01010280
 8002048:	5c001000 	.word	0x5c001000
 800204c:	ffff0000 	.word	0xffff0000
 8002050:	51008108 	.word	0x51008108
 8002054:	52004000 	.word	0x52004000

08002058 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800205c:	4b09      	ldr	r3, [pc, #36]	@ (8002084 <ExitRun0Mode+0x2c>)
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	4a08      	ldr	r2, [pc, #32]	@ (8002084 <ExitRun0Mode+0x2c>)
 8002062:	f043 0302 	orr.w	r3, r3, #2
 8002066:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002068:	bf00      	nop
 800206a:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <ExitRun0Mode+0x2c>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d0f9      	beq.n	800206a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002076:	bf00      	nop
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	58024800 	.word	0x58024800

08002088 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002088:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80020c4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800208c:	f7ff ffe4 	bl	8002058 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002090:	f7ff ff42 	bl	8001f18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002094:	480c      	ldr	r0, [pc, #48]	@ (80020c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002096:	490d      	ldr	r1, [pc, #52]	@ (80020cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002098:	4a0d      	ldr	r2, [pc, #52]	@ (80020d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800209a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800209c:	e002      	b.n	80020a4 <LoopCopyDataInit>

0800209e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800209e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020a2:	3304      	adds	r3, #4

080020a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020a8:	d3f9      	bcc.n	800209e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020aa:	4a0a      	ldr	r2, [pc, #40]	@ (80020d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020ac:	4c0a      	ldr	r4, [pc, #40]	@ (80020d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b0:	e001      	b.n	80020b6 <LoopFillZerobss>

080020b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020b4:	3204      	adds	r2, #4

080020b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020b8:	d3fb      	bcc.n	80020b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ba:	f006 fec1 	bl	8008e40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020be:	f7ff f9b7 	bl	8001430 <main>
  bx  lr
 80020c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020c4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80020c8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80020cc:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 80020d0:	0800c904 	.word	0x0800c904
  ldr r2, =_sbss
 80020d4:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 80020d8:	24000500 	.word	0x24000500

080020dc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020dc:	e7fe      	b.n	80020dc <ADC3_IRQHandler>
	...

080020e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020e6:	2003      	movs	r0, #3
 80020e8:	f000 f933 	bl	8002352 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80020ec:	f001 f9f0 	bl	80034d0 <HAL_RCC_GetSysClockFreq>
 80020f0:	4602      	mov	r2, r0
 80020f2:	4b15      	ldr	r3, [pc, #84]	@ (8002148 <HAL_Init+0x68>)
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	0a1b      	lsrs	r3, r3, #8
 80020f8:	f003 030f 	and.w	r3, r3, #15
 80020fc:	4913      	ldr	r1, [pc, #76]	@ (800214c <HAL_Init+0x6c>)
 80020fe:	5ccb      	ldrb	r3, [r1, r3]
 8002100:	f003 031f 	and.w	r3, r3, #31
 8002104:	fa22 f303 	lsr.w	r3, r2, r3
 8002108:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800210a:	4b0f      	ldr	r3, [pc, #60]	@ (8002148 <HAL_Init+0x68>)
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	4a0e      	ldr	r2, [pc, #56]	@ (800214c <HAL_Init+0x6c>)
 8002114:	5cd3      	ldrb	r3, [r2, r3]
 8002116:	f003 031f 	and.w	r3, r3, #31
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	fa22 f303 	lsr.w	r3, r2, r3
 8002120:	4a0b      	ldr	r2, [pc, #44]	@ (8002150 <HAL_Init+0x70>)
 8002122:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002124:	4a0b      	ldr	r2, [pc, #44]	@ (8002154 <HAL_Init+0x74>)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800212a:	200f      	movs	r0, #15
 800212c:	f7ff fd88 	bl	8001c40 <HAL_InitTick>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e002      	b.n	8002140 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800213a:	f7ff fc37 	bl	80019ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	58024400 	.word	0x58024400
 800214c:	0800c490 	.word	0x0800c490
 8002150:	24000004 	.word	0x24000004
 8002154:	24000000 	.word	0x24000000

08002158 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800215c:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <HAL_IncTick+0x20>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	461a      	mov	r2, r3
 8002162:	4b06      	ldr	r3, [pc, #24]	@ (800217c <HAL_IncTick+0x24>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4413      	add	r3, r2
 8002168:	4a04      	ldr	r2, [pc, #16]	@ (800217c <HAL_IncTick+0x24>)
 800216a:	6013      	str	r3, [r2, #0]
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	2400000c 	.word	0x2400000c
 800217c:	240003b0 	.word	0x240003b0

08002180 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return uwTick;
 8002184:	4b03      	ldr	r3, [pc, #12]	@ (8002194 <HAL_GetTick+0x14>)
 8002186:	681b      	ldr	r3, [r3, #0]
}
 8002188:	4618      	mov	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	240003b0 	.word	0x240003b0

08002198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021a0:	f7ff ffee 	bl	8002180 <HAL_GetTick>
 80021a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b0:	d005      	beq.n	80021be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021b2:	4b0a      	ldr	r3, [pc, #40]	@ (80021dc <HAL_Delay+0x44>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	461a      	mov	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	4413      	add	r3, r2
 80021bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021be:	bf00      	nop
 80021c0:	f7ff ffde 	bl	8002180 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d8f7      	bhi.n	80021c0 <HAL_Delay+0x28>
  {
  }
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	2400000c 	.word	0x2400000c

080021e0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80021e4:	4b03      	ldr	r3, [pc, #12]	@ (80021f4 <HAL_GetREVID+0x14>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	0c1b      	lsrs	r3, r3, #16
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	5c001000 	.word	0x5c001000

080021f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f003 0307 	and.w	r3, r3, #7
 8002206:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002208:	4b0b      	ldr	r3, [pc, #44]	@ (8002238 <__NVIC_SetPriorityGrouping+0x40>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002214:	4013      	ands	r3, r2
 8002216:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002220:	4b06      	ldr	r3, [pc, #24]	@ (800223c <__NVIC_SetPriorityGrouping+0x44>)
 8002222:	4313      	orrs	r3, r2
 8002224:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002226:	4a04      	ldr	r2, [pc, #16]	@ (8002238 <__NVIC_SetPriorityGrouping+0x40>)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	60d3      	str	r3, [r2, #12]
}
 800222c:	bf00      	nop
 800222e:	3714      	adds	r7, #20
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr
 8002238:	e000ed00 	.word	0xe000ed00
 800223c:	05fa0000 	.word	0x05fa0000

08002240 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002244:	4b04      	ldr	r3, [pc, #16]	@ (8002258 <__NVIC_GetPriorityGrouping+0x18>)
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	0a1b      	lsrs	r3, r3, #8
 800224a:	f003 0307 	and.w	r3, r3, #7
}
 800224e:	4618      	mov	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	e000ed00 	.word	0xe000ed00

0800225c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	4603      	mov	r3, r0
 8002264:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002266:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800226a:	2b00      	cmp	r3, #0
 800226c:	db0b      	blt.n	8002286 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800226e:	88fb      	ldrh	r3, [r7, #6]
 8002270:	f003 021f 	and.w	r2, r3, #31
 8002274:	4907      	ldr	r1, [pc, #28]	@ (8002294 <__NVIC_EnableIRQ+0x38>)
 8002276:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800227a:	095b      	lsrs	r3, r3, #5
 800227c:	2001      	movs	r0, #1
 800227e:	fa00 f202 	lsl.w	r2, r0, r2
 8002282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002286:	bf00      	nop
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	e000e100 	.word	0xe000e100

08002298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	6039      	str	r1, [r7, #0]
 80022a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80022a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	db0a      	blt.n	80022c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	490c      	ldr	r1, [pc, #48]	@ (80022e4 <__NVIC_SetPriority+0x4c>)
 80022b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022b6:	0112      	lsls	r2, r2, #4
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	440b      	add	r3, r1
 80022bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022c0:	e00a      	b.n	80022d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	4908      	ldr	r1, [pc, #32]	@ (80022e8 <__NVIC_SetPriority+0x50>)
 80022c8:	88fb      	ldrh	r3, [r7, #6]
 80022ca:	f003 030f 	and.w	r3, r3, #15
 80022ce:	3b04      	subs	r3, #4
 80022d0:	0112      	lsls	r2, r2, #4
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	440b      	add	r3, r1
 80022d6:	761a      	strb	r2, [r3, #24]
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	e000e100 	.word	0xe000e100
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b089      	sub	sp, #36	@ 0x24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	f1c3 0307 	rsb	r3, r3, #7
 8002306:	2b04      	cmp	r3, #4
 8002308:	bf28      	it	cs
 800230a:	2304      	movcs	r3, #4
 800230c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	3304      	adds	r3, #4
 8002312:	2b06      	cmp	r3, #6
 8002314:	d902      	bls.n	800231c <NVIC_EncodePriority+0x30>
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	3b03      	subs	r3, #3
 800231a:	e000      	b.n	800231e <NVIC_EncodePriority+0x32>
 800231c:	2300      	movs	r3, #0
 800231e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002320:	f04f 32ff 	mov.w	r2, #4294967295
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	43da      	mvns	r2, r3
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	401a      	ands	r2, r3
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002334:	f04f 31ff 	mov.w	r1, #4294967295
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	fa01 f303 	lsl.w	r3, r1, r3
 800233e:	43d9      	mvns	r1, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002344:	4313      	orrs	r3, r2
         );
}
 8002346:	4618      	mov	r0, r3
 8002348:	3724      	adds	r7, #36	@ 0x24
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b082      	sub	sp, #8
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f7ff ff4c 	bl	80021f8 <__NVIC_SetPriorityGrouping>
}
 8002360:	bf00      	nop
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
 8002374:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002376:	f7ff ff63 	bl	8002240 <__NVIC_GetPriorityGrouping>
 800237a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	68b9      	ldr	r1, [r7, #8]
 8002380:	6978      	ldr	r0, [r7, #20]
 8002382:	f7ff ffb3 	bl	80022ec <NVIC_EncodePriority>
 8002386:	4602      	mov	r2, r0
 8002388:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800238c:	4611      	mov	r1, r2
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff ff82 	bl	8002298 <__NVIC_SetPriority>
}
 8002394:	bf00      	nop
 8002396:	3718      	adds	r7, #24
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff ff56 	bl	800225c <__NVIC_EnableIRQ>
}
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80023bc:	f3bf 8f5f 	dmb	sy
}
 80023c0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80023c2:	4b07      	ldr	r3, [pc, #28]	@ (80023e0 <HAL_MPU_Disable+0x28>)
 80023c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c6:	4a06      	ldr	r2, [pc, #24]	@ (80023e0 <HAL_MPU_Disable+0x28>)
 80023c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023cc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80023ce:	4b05      	ldr	r3, [pc, #20]	@ (80023e4 <HAL_MPU_Disable+0x2c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	605a      	str	r2, [r3, #4]
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	e000ed00 	.word	0xe000ed00
 80023e4:	e000ed90 	.word	0xe000ed90

080023e8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80023f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002420 <HAL_MPU_Enable+0x38>)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f043 0301 	orr.w	r3, r3, #1
 80023f8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80023fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002424 <HAL_MPU_Enable+0x3c>)
 80023fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fe:	4a09      	ldr	r2, [pc, #36]	@ (8002424 <HAL_MPU_Enable+0x3c>)
 8002400:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002404:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002406:	f3bf 8f4f 	dsb	sy
}
 800240a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800240c:	f3bf 8f6f 	isb	sy
}
 8002410:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002412:	bf00      	nop
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	e000ed90 	.word	0xe000ed90
 8002424:	e000ed00 	.word	0xe000ed00

08002428 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	785a      	ldrb	r2, [r3, #1]
 8002434:	4b1b      	ldr	r3, [pc, #108]	@ (80024a4 <HAL_MPU_ConfigRegion+0x7c>)
 8002436:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002438:	4b1a      	ldr	r3, [pc, #104]	@ (80024a4 <HAL_MPU_ConfigRegion+0x7c>)
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	4a19      	ldr	r2, [pc, #100]	@ (80024a4 <HAL_MPU_ConfigRegion+0x7c>)
 800243e:	f023 0301 	bic.w	r3, r3, #1
 8002442:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002444:	4a17      	ldr	r2, [pc, #92]	@ (80024a4 <HAL_MPU_ConfigRegion+0x7c>)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	7b1b      	ldrb	r3, [r3, #12]
 8002450:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	7adb      	ldrb	r3, [r3, #11]
 8002456:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002458:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	7a9b      	ldrb	r3, [r3, #10]
 800245e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002460:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	7b5b      	ldrb	r3, [r3, #13]
 8002466:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002468:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	7b9b      	ldrb	r3, [r3, #14]
 800246e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002470:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	7bdb      	ldrb	r3, [r3, #15]
 8002476:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002478:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	7a5b      	ldrb	r3, [r3, #9]
 800247e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002480:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	7a1b      	ldrb	r3, [r3, #8]
 8002486:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002488:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	7812      	ldrb	r2, [r2, #0]
 800248e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002490:	4a04      	ldr	r2, [pc, #16]	@ (80024a4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002492:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002494:	6113      	str	r3, [r2, #16]
}
 8002496:	bf00      	nop
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000ed90 	.word	0xe000ed90

080024a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b089      	sub	sp, #36	@ 0x24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80024b6:	4b89      	ldr	r3, [pc, #548]	@ (80026dc <HAL_GPIO_Init+0x234>)
 80024b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80024ba:	e194      	b.n	80027e6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	2101      	movs	r1, #1
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	fa01 f303 	lsl.w	r3, r1, r3
 80024c8:	4013      	ands	r3, r2
 80024ca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f000 8186 	beq.w	80027e0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f003 0303 	and.w	r3, r3, #3
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d005      	beq.n	80024ec <HAL_GPIO_Init+0x44>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f003 0303 	and.w	r3, r3, #3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d130      	bne.n	800254e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	2203      	movs	r2, #3
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	4013      	ands	r3, r2
 8002502:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002522:	2201      	movs	r2, #1
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4013      	ands	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	091b      	lsrs	r3, r3, #4
 8002538:	f003 0201 	and.w	r2, r3, #1
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b03      	cmp	r3, #3
 8002558:	d017      	beq.n	800258a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	2203      	movs	r2, #3
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	43db      	mvns	r3, r3
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	4013      	ands	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	4313      	orrs	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f003 0303 	and.w	r3, r3, #3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d123      	bne.n	80025de <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	08da      	lsrs	r2, r3, #3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3208      	adds	r2, #8
 800259e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f003 0307 	and.w	r3, r3, #7
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	220f      	movs	r2, #15
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	691a      	ldr	r2, [r3, #16]
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	69ba      	ldr	r2, [r7, #24]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	08da      	lsrs	r2, r3, #3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3208      	adds	r2, #8
 80025d8:	69b9      	ldr	r1, [r7, #24]
 80025da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	2203      	movs	r2, #3
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	43db      	mvns	r3, r3
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	4013      	ands	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f003 0203 	and.w	r2, r3, #3
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4313      	orrs	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 80e0 	beq.w	80027e0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002620:	4b2f      	ldr	r3, [pc, #188]	@ (80026e0 <HAL_GPIO_Init+0x238>)
 8002622:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002626:	4a2e      	ldr	r2, [pc, #184]	@ (80026e0 <HAL_GPIO_Init+0x238>)
 8002628:	f043 0302 	orr.w	r3, r3, #2
 800262c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002630:	4b2b      	ldr	r3, [pc, #172]	@ (80026e0 <HAL_GPIO_Init+0x238>)
 8002632:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800263e:	4a29      	ldr	r2, [pc, #164]	@ (80026e4 <HAL_GPIO_Init+0x23c>)
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	089b      	lsrs	r3, r3, #2
 8002644:	3302      	adds	r3, #2
 8002646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800264a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	f003 0303 	and.w	r3, r3, #3
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	220f      	movs	r2, #15
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	43db      	mvns	r3, r3
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	4013      	ands	r3, r2
 8002660:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a20      	ldr	r2, [pc, #128]	@ (80026e8 <HAL_GPIO_Init+0x240>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d052      	beq.n	8002710 <HAL_GPIO_Init+0x268>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a1f      	ldr	r2, [pc, #124]	@ (80026ec <HAL_GPIO_Init+0x244>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d031      	beq.n	80026d6 <HAL_GPIO_Init+0x22e>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a1e      	ldr	r2, [pc, #120]	@ (80026f0 <HAL_GPIO_Init+0x248>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d02b      	beq.n	80026d2 <HAL_GPIO_Init+0x22a>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a1d      	ldr	r2, [pc, #116]	@ (80026f4 <HAL_GPIO_Init+0x24c>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d025      	beq.n	80026ce <HAL_GPIO_Init+0x226>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a1c      	ldr	r2, [pc, #112]	@ (80026f8 <HAL_GPIO_Init+0x250>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d01f      	beq.n	80026ca <HAL_GPIO_Init+0x222>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a1b      	ldr	r2, [pc, #108]	@ (80026fc <HAL_GPIO_Init+0x254>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d019      	beq.n	80026c6 <HAL_GPIO_Init+0x21e>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a1a      	ldr	r2, [pc, #104]	@ (8002700 <HAL_GPIO_Init+0x258>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d013      	beq.n	80026c2 <HAL_GPIO_Init+0x21a>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a19      	ldr	r2, [pc, #100]	@ (8002704 <HAL_GPIO_Init+0x25c>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d00d      	beq.n	80026be <HAL_GPIO_Init+0x216>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a18      	ldr	r2, [pc, #96]	@ (8002708 <HAL_GPIO_Init+0x260>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d007      	beq.n	80026ba <HAL_GPIO_Init+0x212>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a17      	ldr	r2, [pc, #92]	@ (800270c <HAL_GPIO_Init+0x264>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d101      	bne.n	80026b6 <HAL_GPIO_Init+0x20e>
 80026b2:	2309      	movs	r3, #9
 80026b4:	e02d      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026b6:	230a      	movs	r3, #10
 80026b8:	e02b      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026ba:	2308      	movs	r3, #8
 80026bc:	e029      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026be:	2307      	movs	r3, #7
 80026c0:	e027      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026c2:	2306      	movs	r3, #6
 80026c4:	e025      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026c6:	2305      	movs	r3, #5
 80026c8:	e023      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026ca:	2304      	movs	r3, #4
 80026cc:	e021      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026ce:	2303      	movs	r3, #3
 80026d0:	e01f      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026d2:	2302      	movs	r3, #2
 80026d4:	e01d      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026d6:	2301      	movs	r3, #1
 80026d8:	e01b      	b.n	8002712 <HAL_GPIO_Init+0x26a>
 80026da:	bf00      	nop
 80026dc:	58000080 	.word	0x58000080
 80026e0:	58024400 	.word	0x58024400
 80026e4:	58000400 	.word	0x58000400
 80026e8:	58020000 	.word	0x58020000
 80026ec:	58020400 	.word	0x58020400
 80026f0:	58020800 	.word	0x58020800
 80026f4:	58020c00 	.word	0x58020c00
 80026f8:	58021000 	.word	0x58021000
 80026fc:	58021400 	.word	0x58021400
 8002700:	58021800 	.word	0x58021800
 8002704:	58021c00 	.word	0x58021c00
 8002708:	58022000 	.word	0x58022000
 800270c:	58022400 	.word	0x58022400
 8002710:	2300      	movs	r3, #0
 8002712:	69fa      	ldr	r2, [r7, #28]
 8002714:	f002 0203 	and.w	r2, r2, #3
 8002718:	0092      	lsls	r2, r2, #2
 800271a:	4093      	lsls	r3, r2
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	4313      	orrs	r3, r2
 8002720:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002722:	4938      	ldr	r1, [pc, #224]	@ (8002804 <HAL_GPIO_Init+0x35c>)
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	089b      	lsrs	r3, r3, #2
 8002728:	3302      	adds	r3, #2
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002730:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	43db      	mvns	r3, r3
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	4013      	ands	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002756:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800275e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	43db      	mvns	r3, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	4013      	ands	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d003      	beq.n	8002784 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002784:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	43db      	mvns	r3, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4013      	ands	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d003      	beq.n	80027b0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	43db      	mvns	r3, r3
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	4013      	ands	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d003      	beq.n	80027da <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	3301      	adds	r3, #1
 80027e4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	fa22 f303 	lsr.w	r3, r2, r3
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f47f ae63 	bne.w	80024bc <HAL_GPIO_Init+0x14>
  }
}
 80027f6:	bf00      	nop
 80027f8:	bf00      	nop
 80027fa:	3724      	adds	r7, #36	@ 0x24
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr
 8002804:	58000400 	.word	0x58000400

08002808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	460b      	mov	r3, r1
 8002812:	807b      	strh	r3, [r7, #2]
 8002814:	4613      	mov	r3, r2
 8002816:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002818:	787b      	ldrb	r3, [r7, #1]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800281e:	887a      	ldrh	r2, [r7, #2]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002824:	e003      	b.n	800282e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002826:	887b      	ldrh	r3, [r7, #2]
 8002828:	041a      	lsls	r2, r3, #16
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	619a      	str	r2, [r3, #24]
}
 800282e:	bf00      	nop
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
	...

0800283c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002844:	4b19      	ldr	r3, [pc, #100]	@ (80028ac <HAL_PWREx_ConfigSupply+0x70>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b04      	cmp	r3, #4
 800284e:	d00a      	beq.n	8002866 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002850:	4b16      	ldr	r3, [pc, #88]	@ (80028ac <HAL_PWREx_ConfigSupply+0x70>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	f003 0307 	and.w	r3, r3, #7
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	429a      	cmp	r2, r3
 800285c:	d001      	beq.n	8002862 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e01f      	b.n	80028a2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	e01d      	b.n	80028a2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002866:	4b11      	ldr	r3, [pc, #68]	@ (80028ac <HAL_PWREx_ConfigSupply+0x70>)
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	f023 0207 	bic.w	r2, r3, #7
 800286e:	490f      	ldr	r1, [pc, #60]	@ (80028ac <HAL_PWREx_ConfigSupply+0x70>)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4313      	orrs	r3, r2
 8002874:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002876:	f7ff fc83 	bl	8002180 <HAL_GetTick>
 800287a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800287c:	e009      	b.n	8002892 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800287e:	f7ff fc7f 	bl	8002180 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800288c:	d901      	bls.n	8002892 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e007      	b.n	80028a2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002892:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <HAL_PWREx_ConfigSupply+0x70>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800289a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800289e:	d1ee      	bne.n	800287e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	58024800 	.word	0x58024800

080028b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b08c      	sub	sp, #48	@ 0x30
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d102      	bne.n	80028c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	f000 bc48 	b.w	8003154 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f000 8088 	beq.w	80029e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028d2:	4b99      	ldr	r3, [pc, #612]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028dc:	4b96      	ldr	r3, [pc, #600]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 80028de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80028e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028e4:	2b10      	cmp	r3, #16
 80028e6:	d007      	beq.n	80028f8 <HAL_RCC_OscConfig+0x48>
 80028e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ea:	2b18      	cmp	r3, #24
 80028ec:	d111      	bne.n	8002912 <HAL_RCC_OscConfig+0x62>
 80028ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f0:	f003 0303 	and.w	r3, r3, #3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d10c      	bne.n	8002912 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f8:	4b8f      	ldr	r3, [pc, #572]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d06d      	beq.n	80029e0 <HAL_RCC_OscConfig+0x130>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d169      	bne.n	80029e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	f000 bc21 	b.w	8003154 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800291a:	d106      	bne.n	800292a <HAL_RCC_OscConfig+0x7a>
 800291c:	4b86      	ldr	r3, [pc, #536]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a85      	ldr	r2, [pc, #532]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002922:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002926:	6013      	str	r3, [r2, #0]
 8002928:	e02e      	b.n	8002988 <HAL_RCC_OscConfig+0xd8>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10c      	bne.n	800294c <HAL_RCC_OscConfig+0x9c>
 8002932:	4b81      	ldr	r3, [pc, #516]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a80      	ldr	r2, [pc, #512]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002938:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	4b7e      	ldr	r3, [pc, #504]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a7d      	ldr	r2, [pc, #500]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002944:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002948:	6013      	str	r3, [r2, #0]
 800294a:	e01d      	b.n	8002988 <HAL_RCC_OscConfig+0xd8>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002954:	d10c      	bne.n	8002970 <HAL_RCC_OscConfig+0xc0>
 8002956:	4b78      	ldr	r3, [pc, #480]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a77      	ldr	r2, [pc, #476]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 800295c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002960:	6013      	str	r3, [r2, #0]
 8002962:	4b75      	ldr	r3, [pc, #468]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a74      	ldr	r2, [pc, #464]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002968:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800296c:	6013      	str	r3, [r2, #0]
 800296e:	e00b      	b.n	8002988 <HAL_RCC_OscConfig+0xd8>
 8002970:	4b71      	ldr	r3, [pc, #452]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a70      	ldr	r2, [pc, #448]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002976:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	4b6e      	ldr	r3, [pc, #440]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a6d      	ldr	r2, [pc, #436]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002982:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002986:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d013      	beq.n	80029b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002990:	f7ff fbf6 	bl	8002180 <HAL_GetTick>
 8002994:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002998:	f7ff fbf2 	bl	8002180 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b64      	cmp	r3, #100	@ 0x64
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e3d4      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80029aa:	4b63      	ldr	r3, [pc, #396]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCC_OscConfig+0xe8>
 80029b6:	e014      	b.n	80029e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b8:	f7ff fbe2 	bl	8002180 <HAL_GetTick>
 80029bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c0:	f7ff fbde 	bl	8002180 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b64      	cmp	r3, #100	@ 0x64
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e3c0      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029d2:	4b59      	ldr	r3, [pc, #356]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1f0      	bne.n	80029c0 <HAL_RCC_OscConfig+0x110>
 80029de:	e000      	b.n	80029e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f000 80ca 	beq.w	8002b84 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029f0:	4b51      	ldr	r3, [pc, #324]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 80029f2:	691b      	ldr	r3, [r3, #16]
 80029f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029f8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80029fa:	4b4f      	ldr	r3, [pc, #316]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 80029fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fe:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d007      	beq.n	8002a16 <HAL_RCC_OscConfig+0x166>
 8002a06:	6a3b      	ldr	r3, [r7, #32]
 8002a08:	2b18      	cmp	r3, #24
 8002a0a:	d156      	bne.n	8002aba <HAL_RCC_OscConfig+0x20a>
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	f003 0303 	and.w	r3, r3, #3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d151      	bne.n	8002aba <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a16:	4b48      	ldr	r3, [pc, #288]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0304 	and.w	r3, r3, #4
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d005      	beq.n	8002a2e <HAL_RCC_OscConfig+0x17e>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e392      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a2e:	4b42      	ldr	r3, [pc, #264]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f023 0219 	bic.w	r2, r3, #25
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	493f      	ldr	r1, [pc, #252]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a40:	f7ff fb9e 	bl	8002180 <HAL_GetTick>
 8002a44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a48:	f7ff fb9a 	bl	8002180 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e37c      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a5a:	4b37      	ldr	r3, [pc, #220]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0f0      	beq.n	8002a48 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a66:	f7ff fbbb 	bl	80021e0 <HAL_GetREVID>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d817      	bhi.n	8002aa4 <HAL_RCC_OscConfig+0x1f4>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	2b40      	cmp	r3, #64	@ 0x40
 8002a7a:	d108      	bne.n	8002a8e <HAL_RCC_OscConfig+0x1de>
 8002a7c:	4b2e      	ldr	r3, [pc, #184]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002a84:	4a2c      	ldr	r2, [pc, #176]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002a86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a8a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a8c:	e07a      	b.n	8002b84 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	031b      	lsls	r3, r3, #12
 8002a9c:	4926      	ldr	r1, [pc, #152]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aa2:	e06f      	b.n	8002b84 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa4:	4b24      	ldr	r3, [pc, #144]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	061b      	lsls	r3, r3, #24
 8002ab2:	4921      	ldr	r1, [pc, #132]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ab8:	e064      	b.n	8002b84 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d047      	beq.n	8002b52 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f023 0219 	bic.w	r2, r3, #25
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	491a      	ldr	r1, [pc, #104]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7ff fb54 	bl	8002180 <HAL_GetTick>
 8002ad8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002adc:	f7ff fb50 	bl	8002180 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e332      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002aee:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0304 	and.w	r3, r3, #4
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d0f0      	beq.n	8002adc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002afa:	f7ff fb71 	bl	80021e0 <HAL_GetREVID>
 8002afe:	4603      	mov	r3, r0
 8002b00:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d819      	bhi.n	8002b3c <HAL_RCC_OscConfig+0x28c>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	2b40      	cmp	r3, #64	@ 0x40
 8002b0e:	d108      	bne.n	8002b22 <HAL_RCC_OscConfig+0x272>
 8002b10:	4b09      	ldr	r3, [pc, #36]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002b18:	4a07      	ldr	r2, [pc, #28]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002b1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b1e:	6053      	str	r3, [r2, #4]
 8002b20:	e030      	b.n	8002b84 <HAL_RCC_OscConfig+0x2d4>
 8002b22:	4b05      	ldr	r3, [pc, #20]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	031b      	lsls	r3, r3, #12
 8002b30:	4901      	ldr	r1, [pc, #4]	@ (8002b38 <HAL_RCC_OscConfig+0x288>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	604b      	str	r3, [r1, #4]
 8002b36:	e025      	b.n	8002b84 <HAL_RCC_OscConfig+0x2d4>
 8002b38:	58024400 	.word	0x58024400
 8002b3c:	4b9a      	ldr	r3, [pc, #616]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	061b      	lsls	r3, r3, #24
 8002b4a:	4997      	ldr	r1, [pc, #604]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	604b      	str	r3, [r1, #4]
 8002b50:	e018      	b.n	8002b84 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b52:	4b95      	ldr	r3, [pc, #596]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a94      	ldr	r2, [pc, #592]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002b58:	f023 0301 	bic.w	r3, r3, #1
 8002b5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5e:	f7ff fb0f 	bl	8002180 <HAL_GetTick>
 8002b62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b64:	e008      	b.n	8002b78 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b66:	f7ff fb0b 	bl	8002180 <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d901      	bls.n	8002b78 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002b74:	2303      	movs	r3, #3
 8002b76:	e2ed      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b78:	4b8b      	ldr	r3, [pc, #556]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1f0      	bne.n	8002b66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0310 	and.w	r3, r3, #16
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	f000 80a9 	beq.w	8002ce4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b92:	4b85      	ldr	r3, [pc, #532]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b9a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b9c:	4b82      	ldr	r3, [pc, #520]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	2b08      	cmp	r3, #8
 8002ba6:	d007      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x308>
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	2b18      	cmp	r3, #24
 8002bac:	d13a      	bne.n	8002c24 <HAL_RCC_OscConfig+0x374>
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	f003 0303 	and.w	r3, r3, #3
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d135      	bne.n	8002c24 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bb8:	4b7b      	ldr	r3, [pc, #492]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x320>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	2b80      	cmp	r3, #128	@ 0x80
 8002bca:	d001      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e2c1      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002bd0:	f7ff fb06 	bl	80021e0 <HAL_GetREVID>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d817      	bhi.n	8002c0e <HAL_RCC_OscConfig+0x35e>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	2b20      	cmp	r3, #32
 8002be4:	d108      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x348>
 8002be6:	4b70      	ldr	r3, [pc, #448]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002bee:	4a6e      	ldr	r2, [pc, #440]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002bf0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002bf4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bf6:	e075      	b.n	8002ce4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002bf8:	4b6b      	ldr	r3, [pc, #428]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	069b      	lsls	r3, r3, #26
 8002c06:	4968      	ldr	r1, [pc, #416]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002c0c:	e06a      	b.n	8002ce4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c0e:	4b66      	ldr	r3, [pc, #408]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a1b      	ldr	r3, [r3, #32]
 8002c1a:	061b      	lsls	r3, r3, #24
 8002c1c:	4962      	ldr	r1, [pc, #392]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002c22:	e05f      	b.n	8002ce4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69db      	ldr	r3, [r3, #28]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d042      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002c2c:	4b5e      	ldr	r3, [pc, #376]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a5d      	ldr	r2, [pc, #372]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c38:	f7ff faa2 	bl	8002180 <HAL_GetTick>
 8002c3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002c40:	f7ff fa9e 	bl	8002180 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e280      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c52:	4b55      	ldr	r3, [pc, #340]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c5e:	f7ff fabf 	bl	80021e0 <HAL_GetREVID>
 8002c62:	4603      	mov	r3, r0
 8002c64:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d817      	bhi.n	8002c9c <HAL_RCC_OscConfig+0x3ec>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	2b20      	cmp	r3, #32
 8002c72:	d108      	bne.n	8002c86 <HAL_RCC_OscConfig+0x3d6>
 8002c74:	4b4c      	ldr	r3, [pc, #304]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002c7c:	4a4a      	ldr	r2, [pc, #296]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c7e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002c82:	6053      	str	r3, [r2, #4]
 8002c84:	e02e      	b.n	8002ce4 <HAL_RCC_OscConfig+0x434>
 8002c86:	4b48      	ldr	r3, [pc, #288]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a1b      	ldr	r3, [r3, #32]
 8002c92:	069b      	lsls	r3, r3, #26
 8002c94:	4944      	ldr	r1, [pc, #272]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	604b      	str	r3, [r1, #4]
 8002c9a:	e023      	b.n	8002ce4 <HAL_RCC_OscConfig+0x434>
 8002c9c:	4b42      	ldr	r3, [pc, #264]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	061b      	lsls	r3, r3, #24
 8002caa:	493f      	ldr	r1, [pc, #252]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	60cb      	str	r3, [r1, #12]
 8002cb0:	e018      	b.n	8002ce4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002cb2:	4b3d      	ldr	r3, [pc, #244]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a3c      	ldr	r2, [pc, #240]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002cb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cbe:	f7ff fa5f 	bl	8002180 <HAL_GetTick>
 8002cc2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002cc4:	e008      	b.n	8002cd8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002cc6:	f7ff fa5b 	bl	8002180 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e23d      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002cd8:	4b33      	ldr	r3, [pc, #204]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1f0      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0308 	and.w	r3, r3, #8
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d036      	beq.n	8002d5e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d019      	beq.n	8002d2c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002cfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cfc:	4a2a      	ldr	r2, [pc, #168]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002cfe:	f043 0301 	orr.w	r3, r3, #1
 8002d02:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d04:	f7ff fa3c 	bl	8002180 <HAL_GetTick>
 8002d08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d0c:	f7ff fa38 	bl	8002180 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e21a      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002d1e:	4b22      	ldr	r3, [pc, #136]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002d20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0f0      	beq.n	8002d0c <HAL_RCC_OscConfig+0x45c>
 8002d2a:	e018      	b.n	8002d5e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002d2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d30:	4a1d      	ldr	r2, [pc, #116]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002d32:	f023 0301 	bic.w	r3, r3, #1
 8002d36:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d38:	f7ff fa22 	bl	8002180 <HAL_GetTick>
 8002d3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d40:	f7ff fa1e 	bl	8002180 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e200      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d52:	4b15      	ldr	r3, [pc, #84]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002d54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1f0      	bne.n	8002d40 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0320 	and.w	r3, r3, #32
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d039      	beq.n	8002dde <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d01c      	beq.n	8002dac <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d72:	4b0d      	ldr	r3, [pc, #52]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a0c      	ldr	r2, [pc, #48]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002d78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d7c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d7e:	f7ff f9ff 	bl	8002180 <HAL_GetTick>
 8002d82:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d86:	f7ff f9fb 	bl	8002180 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e1dd      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d98:	4b03      	ldr	r3, [pc, #12]	@ (8002da8 <HAL_RCC_OscConfig+0x4f8>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0f0      	beq.n	8002d86 <HAL_RCC_OscConfig+0x4d6>
 8002da4:	e01b      	b.n	8002dde <HAL_RCC_OscConfig+0x52e>
 8002da6:	bf00      	nop
 8002da8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dac:	4b9b      	ldr	r3, [pc, #620]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a9a      	ldr	r2, [pc, #616]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002db2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002db6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002db8:	f7ff f9e2 	bl	8002180 <HAL_GetTick>
 8002dbc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dc0:	f7ff f9de 	bl	8002180 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e1c0      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002dd2:	4b92      	ldr	r3, [pc, #584]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0304 	and.w	r3, r3, #4
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 8081 	beq.w	8002eee <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002dec:	4b8c      	ldr	r3, [pc, #560]	@ (8003020 <HAL_RCC_OscConfig+0x770>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a8b      	ldr	r2, [pc, #556]	@ (8003020 <HAL_RCC_OscConfig+0x770>)
 8002df2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002df6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002df8:	f7ff f9c2 	bl	8002180 <HAL_GetTick>
 8002dfc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e00:	f7ff f9be 	bl	8002180 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b64      	cmp	r3, #100	@ 0x64
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e1a0      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e12:	4b83      	ldr	r3, [pc, #524]	@ (8003020 <HAL_RCC_OscConfig+0x770>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0f0      	beq.n	8002e00 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d106      	bne.n	8002e34 <HAL_RCC_OscConfig+0x584>
 8002e26:	4b7d      	ldr	r3, [pc, #500]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2a:	4a7c      	ldr	r2, [pc, #496]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e2c:	f043 0301 	orr.w	r3, r3, #1
 8002e30:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e32:	e02d      	b.n	8002e90 <HAL_RCC_OscConfig+0x5e0>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10c      	bne.n	8002e56 <HAL_RCC_OscConfig+0x5a6>
 8002e3c:	4b77      	ldr	r3, [pc, #476]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e40:	4a76      	ldr	r2, [pc, #472]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e42:	f023 0301 	bic.w	r3, r3, #1
 8002e46:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e48:	4b74      	ldr	r3, [pc, #464]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e4c:	4a73      	ldr	r2, [pc, #460]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e4e:	f023 0304 	bic.w	r3, r3, #4
 8002e52:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e54:	e01c      	b.n	8002e90 <HAL_RCC_OscConfig+0x5e0>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	2b05      	cmp	r3, #5
 8002e5c:	d10c      	bne.n	8002e78 <HAL_RCC_OscConfig+0x5c8>
 8002e5e:	4b6f      	ldr	r3, [pc, #444]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e62:	4a6e      	ldr	r2, [pc, #440]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e64:	f043 0304 	orr.w	r3, r3, #4
 8002e68:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e6a:	4b6c      	ldr	r3, [pc, #432]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e6e:	4a6b      	ldr	r2, [pc, #428]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e76:	e00b      	b.n	8002e90 <HAL_RCC_OscConfig+0x5e0>
 8002e78:	4b68      	ldr	r3, [pc, #416]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7c:	4a67      	ldr	r2, [pc, #412]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e7e:	f023 0301 	bic.w	r3, r3, #1
 8002e82:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e84:	4b65      	ldr	r3, [pc, #404]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e88:	4a64      	ldr	r2, [pc, #400]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002e8a:	f023 0304 	bic.w	r3, r3, #4
 8002e8e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d015      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e98:	f7ff f972 	bl	8002180 <HAL_GetTick>
 8002e9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e9e:	e00a      	b.n	8002eb6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea0:	f7ff f96e 	bl	8002180 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e14e      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002eb6:	4b59      	ldr	r3, [pc, #356]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002eb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0ee      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x5f0>
 8002ec2:	e014      	b.n	8002eee <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec4:	f7ff f95c 	bl	8002180 <HAL_GetTick>
 8002ec8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002eca:	e00a      	b.n	8002ee2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ecc:	f7ff f958 	bl	8002180 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e138      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ee2:	4b4e      	ldr	r3, [pc, #312]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002ee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ee6:	f003 0302 	and.w	r3, r3, #2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1ee      	bne.n	8002ecc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 812d 	beq.w	8003152 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002ef8:	4b48      	ldr	r3, [pc, #288]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002efa:	691b      	ldr	r3, [r3, #16]
 8002efc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f00:	2b18      	cmp	r3, #24
 8002f02:	f000 80bd 	beq.w	8003080 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	f040 809e 	bne.w	800304c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f10:	4b42      	ldr	r3, [pc, #264]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a41      	ldr	r2, [pc, #260]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002f16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1c:	f7ff f930 	bl	8002180 <HAL_GetTick>
 8002f20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f24:	f7ff f92c 	bl	8002180 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e10e      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f36:	4b39      	ldr	r3, [pc, #228]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f42:	4b36      	ldr	r3, [pc, #216]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002f44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f46:	4b37      	ldr	r3, [pc, #220]	@ (8003024 <HAL_RCC_OscConfig+0x774>)
 8002f48:	4013      	ands	r3, r2
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002f52:	0112      	lsls	r2, r2, #4
 8002f54:	430a      	orrs	r2, r1
 8002f56:	4931      	ldr	r1, [pc, #196]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	628b      	str	r3, [r1, #40]	@ 0x28
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f60:	3b01      	subs	r3, #1
 8002f62:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	025b      	lsls	r3, r3, #9
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	431a      	orrs	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f76:	3b01      	subs	r3, #1
 8002f78:	041b      	lsls	r3, r3, #16
 8002f7a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f84:	3b01      	subs	r3, #1
 8002f86:	061b      	lsls	r3, r3, #24
 8002f88:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002f8c:	4923      	ldr	r1, [pc, #140]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002f92:	4b22      	ldr	r3, [pc, #136]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f96:	4a21      	ldr	r2, [pc, #132]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002f98:	f023 0301 	bic.w	r3, r3, #1
 8002f9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fa0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fa2:	4b21      	ldr	r3, [pc, #132]	@ (8003028 <HAL_RCC_OscConfig+0x778>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002faa:	00d2      	lsls	r2, r2, #3
 8002fac:	491b      	ldr	r1, [pc, #108]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb6:	f023 020c 	bic.w	r2, r3, #12
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbe:	4917      	ldr	r1, [pc, #92]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002fc4:	4b15      	ldr	r3, [pc, #84]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc8:	f023 0202 	bic.w	r2, r3, #2
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd0:	4912      	ldr	r1, [pc, #72]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002fd6:	4b11      	ldr	r3, [pc, #68]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fda:	4a10      	ldr	r2, [pc, #64]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fe0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe6:	4a0d      	ldr	r2, [pc, #52]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002fe8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002fee:	4b0b      	ldr	r3, [pc, #44]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002ff4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ff8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002ffa:	4b08      	ldr	r3, [pc, #32]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8002ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ffe:	4a07      	ldr	r2, [pc, #28]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8003000:	f043 0301 	orr.w	r3, r3, #1
 8003004:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003006:	4b05      	ldr	r3, [pc, #20]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a04      	ldr	r2, [pc, #16]	@ (800301c <HAL_RCC_OscConfig+0x76c>)
 800300c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003010:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003012:	f7ff f8b5 	bl	8002180 <HAL_GetTick>
 8003016:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003018:	e011      	b.n	800303e <HAL_RCC_OscConfig+0x78e>
 800301a:	bf00      	nop
 800301c:	58024400 	.word	0x58024400
 8003020:	58024800 	.word	0x58024800
 8003024:	fffffc0c 	.word	0xfffffc0c
 8003028:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302c:	f7ff f8a8 	bl	8002180 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b02      	cmp	r3, #2
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e08a      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800303e:	4b47      	ldr	r3, [pc, #284]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0f0      	beq.n	800302c <HAL_RCC_OscConfig+0x77c>
 800304a:	e082      	b.n	8003152 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800304c:	4b43      	ldr	r3, [pc, #268]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a42      	ldr	r2, [pc, #264]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003052:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003056:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003058:	f7ff f892 	bl	8002180 <HAL_GetTick>
 800305c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003060:	f7ff f88e 	bl	8002180 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e070      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003072:	4b3a      	ldr	r3, [pc, #232]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1f0      	bne.n	8003060 <HAL_RCC_OscConfig+0x7b0>
 800307e:	e068      	b.n	8003152 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003080:	4b36      	ldr	r3, [pc, #216]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003084:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003086:	4b35      	ldr	r3, [pc, #212]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003090:	2b01      	cmp	r3, #1
 8003092:	d031      	beq.n	80030f8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	f003 0203 	and.w	r2, r3, #3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800309e:	429a      	cmp	r2, r3
 80030a0:	d12a      	bne.n	80030f8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	091b      	lsrs	r3, r3, #4
 80030a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d122      	bne.n	80030f8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030bc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80030be:	429a      	cmp	r2, r3
 80030c0:	d11a      	bne.n	80030f8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	0a5b      	lsrs	r3, r3, #9
 80030c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ce:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d111      	bne.n	80030f8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	0c1b      	lsrs	r3, r3, #16
 80030d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d108      	bne.n	80030f8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	0e1b      	lsrs	r3, r3, #24
 80030ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d001      	beq.n	80030fc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e02b      	b.n	8003154 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80030fc:	4b17      	ldr	r3, [pc, #92]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 80030fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003100:	08db      	lsrs	r3, r3, #3
 8003102:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003106:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	429a      	cmp	r2, r3
 8003110:	d01f      	beq.n	8003152 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003112:	4b12      	ldr	r3, [pc, #72]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003116:	4a11      	ldr	r2, [pc, #68]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003118:	f023 0301 	bic.w	r3, r3, #1
 800311c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800311e:	f7ff f82f 	bl	8002180 <HAL_GetTick>
 8003122:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003124:	bf00      	nop
 8003126:	f7ff f82b 	bl	8002180 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312e:	4293      	cmp	r3, r2
 8003130:	d0f9      	beq.n	8003126 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003132:	4b0a      	ldr	r3, [pc, #40]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003134:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003136:	4b0a      	ldr	r3, [pc, #40]	@ (8003160 <HAL_RCC_OscConfig+0x8b0>)
 8003138:	4013      	ands	r3, r2
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800313e:	00d2      	lsls	r2, r2, #3
 8003140:	4906      	ldr	r1, [pc, #24]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003142:	4313      	orrs	r3, r2
 8003144:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003146:	4b05      	ldr	r3, [pc, #20]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 8003148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800314a:	4a04      	ldr	r2, [pc, #16]	@ (800315c <HAL_RCC_OscConfig+0x8ac>)
 800314c:	f043 0301 	orr.w	r3, r3, #1
 8003150:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3730      	adds	r7, #48	@ 0x30
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	58024400 	.word	0x58024400
 8003160:	ffff0007 	.word	0xffff0007

08003164 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e19c      	b.n	80034b2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003178:	4b8a      	ldr	r3, [pc, #552]	@ (80033a4 <HAL_RCC_ClockConfig+0x240>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 030f 	and.w	r3, r3, #15
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	429a      	cmp	r2, r3
 8003184:	d910      	bls.n	80031a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003186:	4b87      	ldr	r3, [pc, #540]	@ (80033a4 <HAL_RCC_ClockConfig+0x240>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f023 020f 	bic.w	r2, r3, #15
 800318e:	4985      	ldr	r1, [pc, #532]	@ (80033a4 <HAL_RCC_ClockConfig+0x240>)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	4313      	orrs	r3, r2
 8003194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003196:	4b83      	ldr	r3, [pc, #524]	@ (80033a4 <HAL_RCC_ClockConfig+0x240>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d001      	beq.n	80031a8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e184      	b.n	80034b2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d010      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	691a      	ldr	r2, [r3, #16]
 80031b8:	4b7b      	ldr	r3, [pc, #492]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d908      	bls.n	80031d6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80031c4:	4b78      	ldr	r3, [pc, #480]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	4975      	ldr	r1, [pc, #468]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0308 	and.w	r3, r3, #8
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d010      	beq.n	8003204 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	695a      	ldr	r2, [r3, #20]
 80031e6:	4b70      	ldr	r3, [pc, #448]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d908      	bls.n	8003204 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80031f2:	4b6d      	ldr	r3, [pc, #436]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	496a      	ldr	r1, [pc, #424]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003200:	4313      	orrs	r3, r2
 8003202:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0310 	and.w	r3, r3, #16
 800320c:	2b00      	cmp	r3, #0
 800320e:	d010      	beq.n	8003232 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	699a      	ldr	r2, [r3, #24]
 8003214:	4b64      	ldr	r3, [pc, #400]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800321c:	429a      	cmp	r2, r3
 800321e:	d908      	bls.n	8003232 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003220:	4b61      	ldr	r3, [pc, #388]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	495e      	ldr	r1, [pc, #376]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 800322e:	4313      	orrs	r3, r2
 8003230:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0320 	and.w	r3, r3, #32
 800323a:	2b00      	cmp	r3, #0
 800323c:	d010      	beq.n	8003260 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69da      	ldr	r2, [r3, #28]
 8003242:	4b59      	ldr	r3, [pc, #356]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800324a:	429a      	cmp	r2, r3
 800324c:	d908      	bls.n	8003260 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800324e:	4b56      	ldr	r3, [pc, #344]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	4953      	ldr	r1, [pc, #332]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 800325c:	4313      	orrs	r3, r2
 800325e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d010      	beq.n	800328e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68da      	ldr	r2, [r3, #12]
 8003270:	4b4d      	ldr	r3, [pc, #308]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	f003 030f 	and.w	r3, r3, #15
 8003278:	429a      	cmp	r2, r3
 800327a:	d908      	bls.n	800328e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800327c:	4b4a      	ldr	r3, [pc, #296]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	f023 020f 	bic.w	r2, r3, #15
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	4947      	ldr	r1, [pc, #284]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 800328a:	4313      	orrs	r3, r2
 800328c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d055      	beq.n	8003346 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800329a:	4b43      	ldr	r3, [pc, #268]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	4940      	ldr	r1, [pc, #256]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d107      	bne.n	80032c4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80032b4:	4b3c      	ldr	r3, [pc, #240]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d121      	bne.n	8003304 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e0f6      	b.n	80034b2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	2b03      	cmp	r3, #3
 80032ca:	d107      	bne.n	80032dc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80032cc:	4b36      	ldr	r3, [pc, #216]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d115      	bne.n	8003304 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e0ea      	b.n	80034b2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d107      	bne.n	80032f4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032e4:	4b30      	ldr	r3, [pc, #192]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d109      	bne.n	8003304 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e0de      	b.n	80034b2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032f4:	4b2c      	ldr	r3, [pc, #176]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e0d6      	b.n	80034b2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003304:	4b28      	ldr	r3, [pc, #160]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	f023 0207 	bic.w	r2, r3, #7
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	4925      	ldr	r1, [pc, #148]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003312:	4313      	orrs	r3, r2
 8003314:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003316:	f7fe ff33 	bl	8002180 <HAL_GetTick>
 800331a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800331c:	e00a      	b.n	8003334 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800331e:	f7fe ff2f 	bl	8002180 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	f241 3288 	movw	r2, #5000	@ 0x1388
 800332c:	4293      	cmp	r3, r2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e0be      	b.n	80034b2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003334:	4b1c      	ldr	r3, [pc, #112]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	429a      	cmp	r2, r3
 8003344:	d1eb      	bne.n	800331e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d010      	beq.n	8003374 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	4b14      	ldr	r3, [pc, #80]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	429a      	cmp	r2, r3
 8003360:	d208      	bcs.n	8003374 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003362:	4b11      	ldr	r3, [pc, #68]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	f023 020f 	bic.w	r2, r3, #15
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	490e      	ldr	r1, [pc, #56]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 8003370:	4313      	orrs	r3, r2
 8003372:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003374:	4b0b      	ldr	r3, [pc, #44]	@ (80033a4 <HAL_RCC_ClockConfig+0x240>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 030f 	and.w	r3, r3, #15
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	429a      	cmp	r2, r3
 8003380:	d214      	bcs.n	80033ac <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003382:	4b08      	ldr	r3, [pc, #32]	@ (80033a4 <HAL_RCC_ClockConfig+0x240>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f023 020f 	bic.w	r2, r3, #15
 800338a:	4906      	ldr	r1, [pc, #24]	@ (80033a4 <HAL_RCC_ClockConfig+0x240>)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	4313      	orrs	r3, r2
 8003390:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003392:	4b04      	ldr	r3, [pc, #16]	@ (80033a4 <HAL_RCC_ClockConfig+0x240>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 030f 	and.w	r3, r3, #15
 800339a:	683a      	ldr	r2, [r7, #0]
 800339c:	429a      	cmp	r2, r3
 800339e:	d005      	beq.n	80033ac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e086      	b.n	80034b2 <HAL_RCC_ClockConfig+0x34e>
 80033a4:	52002000 	.word	0x52002000
 80033a8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d010      	beq.n	80033da <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	691a      	ldr	r2, [r3, #16]
 80033bc:	4b3f      	ldr	r3, [pc, #252]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d208      	bcs.n	80033da <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80033c8:	4b3c      	ldr	r3, [pc, #240]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	4939      	ldr	r1, [pc, #228]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0308 	and.w	r3, r3, #8
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d010      	beq.n	8003408 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	695a      	ldr	r2, [r3, #20]
 80033ea:	4b34      	ldr	r3, [pc, #208]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 80033ec:	69db      	ldr	r3, [r3, #28]
 80033ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d208      	bcs.n	8003408 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80033f6:	4b31      	ldr	r3, [pc, #196]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 80033f8:	69db      	ldr	r3, [r3, #28]
 80033fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	492e      	ldr	r1, [pc, #184]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 8003404:	4313      	orrs	r3, r2
 8003406:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0310 	and.w	r3, r3, #16
 8003410:	2b00      	cmp	r3, #0
 8003412:	d010      	beq.n	8003436 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699a      	ldr	r2, [r3, #24]
 8003418:	4b28      	ldr	r3, [pc, #160]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 800341a:	69db      	ldr	r3, [r3, #28]
 800341c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003420:	429a      	cmp	r2, r3
 8003422:	d208      	bcs.n	8003436 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003424:	4b25      	ldr	r3, [pc, #148]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	699b      	ldr	r3, [r3, #24]
 8003430:	4922      	ldr	r1, [pc, #136]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 8003432:	4313      	orrs	r3, r2
 8003434:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0320 	and.w	r3, r3, #32
 800343e:	2b00      	cmp	r3, #0
 8003440:	d010      	beq.n	8003464 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	69da      	ldr	r2, [r3, #28]
 8003446:	4b1d      	ldr	r3, [pc, #116]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800344e:	429a      	cmp	r2, r3
 8003450:	d208      	bcs.n	8003464 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003452:	4b1a      	ldr	r3, [pc, #104]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	4917      	ldr	r1, [pc, #92]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 8003460:	4313      	orrs	r3, r2
 8003462:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003464:	f000 f834 	bl	80034d0 <HAL_RCC_GetSysClockFreq>
 8003468:	4602      	mov	r2, r0
 800346a:	4b14      	ldr	r3, [pc, #80]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	0a1b      	lsrs	r3, r3, #8
 8003470:	f003 030f 	and.w	r3, r3, #15
 8003474:	4912      	ldr	r1, [pc, #72]	@ (80034c0 <HAL_RCC_ClockConfig+0x35c>)
 8003476:	5ccb      	ldrb	r3, [r1, r3]
 8003478:	f003 031f 	and.w	r3, r3, #31
 800347c:	fa22 f303 	lsr.w	r3, r2, r3
 8003480:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003482:	4b0e      	ldr	r3, [pc, #56]	@ (80034bc <HAL_RCC_ClockConfig+0x358>)
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	4a0d      	ldr	r2, [pc, #52]	@ (80034c0 <HAL_RCC_ClockConfig+0x35c>)
 800348c:	5cd3      	ldrb	r3, [r2, r3]
 800348e:	f003 031f 	and.w	r3, r3, #31
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	fa22 f303 	lsr.w	r3, r2, r3
 8003498:	4a0a      	ldr	r2, [pc, #40]	@ (80034c4 <HAL_RCC_ClockConfig+0x360>)
 800349a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800349c:	4a0a      	ldr	r2, [pc, #40]	@ (80034c8 <HAL_RCC_ClockConfig+0x364>)
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80034a2:	4b0a      	ldr	r3, [pc, #40]	@ (80034cc <HAL_RCC_ClockConfig+0x368>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7fe fbca 	bl	8001c40 <HAL_InitTick>
 80034ac:	4603      	mov	r3, r0
 80034ae:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3718      	adds	r7, #24
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	58024400 	.word	0x58024400
 80034c0:	0800c490 	.word	0x0800c490
 80034c4:	24000004 	.word	0x24000004
 80034c8:	24000000 	.word	0x24000000
 80034cc:	24000008 	.word	0x24000008

080034d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b089      	sub	sp, #36	@ 0x24
 80034d4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034d6:	4bb3      	ldr	r3, [pc, #716]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034de:	2b18      	cmp	r3, #24
 80034e0:	f200 8155 	bhi.w	800378e <HAL_RCC_GetSysClockFreq+0x2be>
 80034e4:	a201      	add	r2, pc, #4	@ (adr r2, 80034ec <HAL_RCC_GetSysClockFreq+0x1c>)
 80034e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ea:	bf00      	nop
 80034ec:	08003551 	.word	0x08003551
 80034f0:	0800378f 	.word	0x0800378f
 80034f4:	0800378f 	.word	0x0800378f
 80034f8:	0800378f 	.word	0x0800378f
 80034fc:	0800378f 	.word	0x0800378f
 8003500:	0800378f 	.word	0x0800378f
 8003504:	0800378f 	.word	0x0800378f
 8003508:	0800378f 	.word	0x0800378f
 800350c:	08003577 	.word	0x08003577
 8003510:	0800378f 	.word	0x0800378f
 8003514:	0800378f 	.word	0x0800378f
 8003518:	0800378f 	.word	0x0800378f
 800351c:	0800378f 	.word	0x0800378f
 8003520:	0800378f 	.word	0x0800378f
 8003524:	0800378f 	.word	0x0800378f
 8003528:	0800378f 	.word	0x0800378f
 800352c:	0800357d 	.word	0x0800357d
 8003530:	0800378f 	.word	0x0800378f
 8003534:	0800378f 	.word	0x0800378f
 8003538:	0800378f 	.word	0x0800378f
 800353c:	0800378f 	.word	0x0800378f
 8003540:	0800378f 	.word	0x0800378f
 8003544:	0800378f 	.word	0x0800378f
 8003548:	0800378f 	.word	0x0800378f
 800354c:	08003583 	.word	0x08003583
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003550:	4b94      	ldr	r3, [pc, #592]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b00      	cmp	r3, #0
 800355a:	d009      	beq.n	8003570 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800355c:	4b91      	ldr	r3, [pc, #580]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	08db      	lsrs	r3, r3, #3
 8003562:	f003 0303 	and.w	r3, r3, #3
 8003566:	4a90      	ldr	r2, [pc, #576]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003568:	fa22 f303 	lsr.w	r3, r2, r3
 800356c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800356e:	e111      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003570:	4b8d      	ldr	r3, [pc, #564]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003572:	61bb      	str	r3, [r7, #24]
      break;
 8003574:	e10e      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003576:	4b8d      	ldr	r3, [pc, #564]	@ (80037ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003578:	61bb      	str	r3, [r7, #24]
      break;
 800357a:	e10b      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800357c:	4b8c      	ldr	r3, [pc, #560]	@ (80037b0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800357e:	61bb      	str	r3, [r7, #24]
      break;
 8003580:	e108      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003582:	4b88      	ldr	r3, [pc, #544]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003586:	f003 0303 	and.w	r3, r3, #3
 800358a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800358c:	4b85      	ldr	r3, [pc, #532]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800358e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003590:	091b      	lsrs	r3, r3, #4
 8003592:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003596:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003598:	4b82      	ldr	r3, [pc, #520]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800359a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80035a2:	4b80      	ldr	r3, [pc, #512]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a6:	08db      	lsrs	r3, r3, #3
 80035a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80035ac:	68fa      	ldr	r2, [r7, #12]
 80035ae:	fb02 f303 	mul.w	r3, r2, r3
 80035b2:	ee07 3a90 	vmov	s15, r3
 80035b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ba:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 80e1 	beq.w	8003788 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	f000 8083 	beq.w	80036d4 <HAL_RCC_GetSysClockFreq+0x204>
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	f200 80a1 	bhi.w	8003718 <HAL_RCC_GetSysClockFreq+0x248>
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d003      	beq.n	80035e4 <HAL_RCC_GetSysClockFreq+0x114>
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d056      	beq.n	8003690 <HAL_RCC_GetSysClockFreq+0x1c0>
 80035e2:	e099      	b.n	8003718 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80035e4:	4b6f      	ldr	r3, [pc, #444]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0320 	and.w	r3, r3, #32
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d02d      	beq.n	800364c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80035f0:	4b6c      	ldr	r3, [pc, #432]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	08db      	lsrs	r3, r3, #3
 80035f6:	f003 0303 	and.w	r3, r3, #3
 80035fa:	4a6b      	ldr	r2, [pc, #428]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80035fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003600:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	ee07 3a90 	vmov	s15, r3
 8003608:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	ee07 3a90 	vmov	s15, r3
 8003612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003616:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800361a:	4b62      	ldr	r3, [pc, #392]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003622:	ee07 3a90 	vmov	s15, r3
 8003626:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800362a:	ed97 6a02 	vldr	s12, [r7, #8]
 800362e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80037b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003632:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003636:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800363a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800363e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003646:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800364a:	e087      	b.n	800375c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	ee07 3a90 	vmov	s15, r3
 8003652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003656:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80037b8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800365a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800365e:	4b51      	ldr	r3, [pc, #324]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003666:	ee07 3a90 	vmov	s15, r3
 800366a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800366e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003672:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80037b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003676:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800367a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800367e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800368a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800368e:	e065      	b.n	800375c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	ee07 3a90 	vmov	s15, r3
 8003696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800369a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80037bc <HAL_RCC_GetSysClockFreq+0x2ec>
 800369e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036a2:	4b40      	ldr	r3, [pc, #256]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036aa:	ee07 3a90 	vmov	s15, r3
 80036ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80036b6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80037b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80036ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036d2:	e043      	b.n	800375c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	ee07 3a90 	vmov	s15, r3
 80036da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036de:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80037c0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80036e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036e6:	4b2f      	ldr	r3, [pc, #188]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036ee:	ee07 3a90 	vmov	s15, r3
 80036f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80036fa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80037b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80036fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003702:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003706:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800370a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800370e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003712:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003716:	e021      	b.n	800375c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	ee07 3a90 	vmov	s15, r3
 800371e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003722:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80037bc <HAL_RCC_GetSysClockFreq+0x2ec>
 8003726:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800372a:	4b1e      	ldr	r3, [pc, #120]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800372c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003732:	ee07 3a90 	vmov	s15, r3
 8003736:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800373a:	ed97 6a02 	vldr	s12, [r7, #8]
 800373e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80037b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003742:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003746:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800374a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800374e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003756:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800375a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800375c:	4b11      	ldr	r3, [pc, #68]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800375e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003760:	0a5b      	lsrs	r3, r3, #9
 8003762:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003766:	3301      	adds	r3, #1
 8003768:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	ee07 3a90 	vmov	s15, r3
 8003770:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003774:	edd7 6a07 	vldr	s13, [r7, #28]
 8003778:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800377c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003780:	ee17 3a90 	vmov	r3, s15
 8003784:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003786:	e005      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	61bb      	str	r3, [r7, #24]
      break;
 800378c:	e002      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800378e:	4b07      	ldr	r3, [pc, #28]	@ (80037ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003790:	61bb      	str	r3, [r7, #24]
      break;
 8003792:	bf00      	nop
  }

  return sysclockfreq;
 8003794:	69bb      	ldr	r3, [r7, #24]
}
 8003796:	4618      	mov	r0, r3
 8003798:	3724      	adds	r7, #36	@ 0x24
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	58024400 	.word	0x58024400
 80037a8:	03d09000 	.word	0x03d09000
 80037ac:	003d0900 	.word	0x003d0900
 80037b0:	007a1200 	.word	0x007a1200
 80037b4:	46000000 	.word	0x46000000
 80037b8:	4c742400 	.word	0x4c742400
 80037bc:	4a742400 	.word	0x4a742400
 80037c0:	4af42400 	.word	0x4af42400

080037c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80037ca:	f7ff fe81 	bl	80034d0 <HAL_RCC_GetSysClockFreq>
 80037ce:	4602      	mov	r2, r0
 80037d0:	4b10      	ldr	r3, [pc, #64]	@ (8003814 <HAL_RCC_GetHCLKFreq+0x50>)
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	0a1b      	lsrs	r3, r3, #8
 80037d6:	f003 030f 	and.w	r3, r3, #15
 80037da:	490f      	ldr	r1, [pc, #60]	@ (8003818 <HAL_RCC_GetHCLKFreq+0x54>)
 80037dc:	5ccb      	ldrb	r3, [r1, r3]
 80037de:	f003 031f 	and.w	r3, r3, #31
 80037e2:	fa22 f303 	lsr.w	r3, r2, r3
 80037e6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003814 <HAL_RCC_GetHCLKFreq+0x50>)
 80037ea:	699b      	ldr	r3, [r3, #24]
 80037ec:	f003 030f 	and.w	r3, r3, #15
 80037f0:	4a09      	ldr	r2, [pc, #36]	@ (8003818 <HAL_RCC_GetHCLKFreq+0x54>)
 80037f2:	5cd3      	ldrb	r3, [r2, r3]
 80037f4:	f003 031f 	and.w	r3, r3, #31
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	fa22 f303 	lsr.w	r3, r2, r3
 80037fe:	4a07      	ldr	r2, [pc, #28]	@ (800381c <HAL_RCC_GetHCLKFreq+0x58>)
 8003800:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003802:	4a07      	ldr	r2, [pc, #28]	@ (8003820 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003808:	4b04      	ldr	r3, [pc, #16]	@ (800381c <HAL_RCC_GetHCLKFreq+0x58>)
 800380a:	681b      	ldr	r3, [r3, #0]
}
 800380c:	4618      	mov	r0, r3
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	58024400 	.word	0x58024400
 8003818:	0800c490 	.word	0x0800c490
 800381c:	24000004 	.word	0x24000004
 8003820:	24000000 	.word	0x24000000

08003824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003828:	f7ff ffcc 	bl	80037c4 <HAL_RCC_GetHCLKFreq>
 800382c:	4602      	mov	r2, r0
 800382e:	4b06      	ldr	r3, [pc, #24]	@ (8003848 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	091b      	lsrs	r3, r3, #4
 8003834:	f003 0307 	and.w	r3, r3, #7
 8003838:	4904      	ldr	r1, [pc, #16]	@ (800384c <HAL_RCC_GetPCLK1Freq+0x28>)
 800383a:	5ccb      	ldrb	r3, [r1, r3]
 800383c:	f003 031f 	and.w	r3, r3, #31
 8003840:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003844:	4618      	mov	r0, r3
 8003846:	bd80      	pop	{r7, pc}
 8003848:	58024400 	.word	0x58024400
 800384c:	0800c490 	.word	0x0800c490

08003850 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003854:	f7ff ffb6 	bl	80037c4 <HAL_RCC_GetHCLKFreq>
 8003858:	4602      	mov	r2, r0
 800385a:	4b06      	ldr	r3, [pc, #24]	@ (8003874 <HAL_RCC_GetPCLK2Freq+0x24>)
 800385c:	69db      	ldr	r3, [r3, #28]
 800385e:	0a1b      	lsrs	r3, r3, #8
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	4904      	ldr	r1, [pc, #16]	@ (8003878 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003866:	5ccb      	ldrb	r3, [r1, r3]
 8003868:	f003 031f 	and.w	r3, r3, #31
 800386c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003870:	4618      	mov	r0, r3
 8003872:	bd80      	pop	{r7, pc}
 8003874:	58024400 	.word	0x58024400
 8003878:	0800c490 	.word	0x0800c490

0800387c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	223f      	movs	r2, #63	@ 0x3f
 800388a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800388c:	4b1a      	ldr	r3, [pc, #104]	@ (80038f8 <HAL_RCC_GetClockConfig+0x7c>)
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	f003 0207 	and.w	r2, r3, #7
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003898:	4b17      	ldr	r3, [pc, #92]	@ (80038f8 <HAL_RCC_GetClockConfig+0x7c>)
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80038a4:	4b14      	ldr	r3, [pc, #80]	@ (80038f8 <HAL_RCC_GetClockConfig+0x7c>)
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	f003 020f 	and.w	r2, r3, #15
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80038b0:	4b11      	ldr	r3, [pc, #68]	@ (80038f8 <HAL_RCC_GetClockConfig+0x7c>)
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80038bc:	4b0e      	ldr	r3, [pc, #56]	@ (80038f8 <HAL_RCC_GetClockConfig+0x7c>)
 80038be:	69db      	ldr	r3, [r3, #28]
 80038c0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80038c8:	4b0b      	ldr	r3, [pc, #44]	@ (80038f8 <HAL_RCC_GetClockConfig+0x7c>)
 80038ca:	69db      	ldr	r3, [r3, #28]
 80038cc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80038d4:	4b08      	ldr	r3, [pc, #32]	@ (80038f8 <HAL_RCC_GetClockConfig+0x7c>)
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80038e0:	4b06      	ldr	r3, [pc, #24]	@ (80038fc <HAL_RCC_GetClockConfig+0x80>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 020f 	and.w	r2, r3, #15
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	601a      	str	r2, [r3, #0]
}
 80038ec:	bf00      	nop
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr
 80038f8:	58024400 	.word	0x58024400
 80038fc:	52002000 	.word	0x52002000

08003900 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003904:	b0ca      	sub	sp, #296	@ 0x128
 8003906:	af00      	add	r7, sp, #0
 8003908:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800390c:	2300      	movs	r3, #0
 800390e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003912:	2300      	movs	r3, #0
 8003914:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003920:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003924:	2500      	movs	r5, #0
 8003926:	ea54 0305 	orrs.w	r3, r4, r5
 800392a:	d049      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800392c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003930:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003932:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003936:	d02f      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003938:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800393c:	d828      	bhi.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800393e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003942:	d01a      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003944:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003948:	d822      	bhi.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800394a:	2b00      	cmp	r3, #0
 800394c:	d003      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800394e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003952:	d007      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003954:	e01c      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003956:	4bb8      	ldr	r3, [pc, #736]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395a:	4ab7      	ldr	r2, [pc, #732]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800395c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003960:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003962:	e01a      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003968:	3308      	adds	r3, #8
 800396a:	2102      	movs	r1, #2
 800396c:	4618      	mov	r0, r3
 800396e:	f001 fc8f 	bl	8005290 <RCCEx_PLL2_Config>
 8003972:	4603      	mov	r3, r0
 8003974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003978:	e00f      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800397a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800397e:	3328      	adds	r3, #40	@ 0x28
 8003980:	2102      	movs	r1, #2
 8003982:	4618      	mov	r0, r3
 8003984:	f001 fd36 	bl	80053f4 <RCCEx_PLL3_Config>
 8003988:	4603      	mov	r3, r0
 800398a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800398e:	e004      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003996:	e000      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003998:	bf00      	nop
    }

    if (ret == HAL_OK)
 800399a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10a      	bne.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80039a2:	4ba5      	ldr	r3, [pc, #660]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039a6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80039aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039b0:	4aa1      	ldr	r2, [pc, #644]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039b2:	430b      	orrs	r3, r1
 80039b4:	6513      	str	r3, [r2, #80]	@ 0x50
 80039b6:	e003      	b.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80039c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80039cc:	f04f 0900 	mov.w	r9, #0
 80039d0:	ea58 0309 	orrs.w	r3, r8, r9
 80039d4:	d047      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80039d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d82a      	bhi.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80039e0:	a201      	add	r2, pc, #4	@ (adr r2, 80039e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80039e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e6:	bf00      	nop
 80039e8:	080039fd 	.word	0x080039fd
 80039ec:	08003a0b 	.word	0x08003a0b
 80039f0:	08003a21 	.word	0x08003a21
 80039f4:	08003a3f 	.word	0x08003a3f
 80039f8:	08003a3f 	.word	0x08003a3f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039fc:	4b8e      	ldr	r3, [pc, #568]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a00:	4a8d      	ldr	r2, [pc, #564]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a08:	e01a      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a0e:	3308      	adds	r3, #8
 8003a10:	2100      	movs	r1, #0
 8003a12:	4618      	mov	r0, r3
 8003a14:	f001 fc3c 	bl	8005290 <RCCEx_PLL2_Config>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a1e:	e00f      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a24:	3328      	adds	r3, #40	@ 0x28
 8003a26:	2100      	movs	r1, #0
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f001 fce3 	bl	80053f4 <RCCEx_PLL3_Config>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a34:	e004      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a3c:	e000      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003a3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10a      	bne.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a48:	4b7b      	ldr	r3, [pc, #492]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a4c:	f023 0107 	bic.w	r1, r3, #7
 8003a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a56:	4a78      	ldr	r2, [pc, #480]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a58:	430b      	orrs	r3, r1
 8003a5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a5c:	e003      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003a72:	f04f 0b00 	mov.w	fp, #0
 8003a76:	ea5a 030b 	orrs.w	r3, sl, fp
 8003a7a:	d04c      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a86:	d030      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003a88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a8c:	d829      	bhi.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003a8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a90:	d02d      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003a92:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a94:	d825      	bhi.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003a96:	2b80      	cmp	r3, #128	@ 0x80
 8003a98:	d018      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003a9a:	2b80      	cmp	r3, #128	@ 0x80
 8003a9c:	d821      	bhi.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d002      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003aa2:	2b40      	cmp	r3, #64	@ 0x40
 8003aa4:	d007      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003aa6:	e01c      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003aa8:	4b63      	ldr	r3, [pc, #396]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aac:	4a62      	ldr	r2, [pc, #392]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003aae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ab2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003ab4:	e01c      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aba:	3308      	adds	r3, #8
 8003abc:	2100      	movs	r1, #0
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f001 fbe6 	bl	8005290 <RCCEx_PLL2_Config>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003aca:	e011      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad0:	3328      	adds	r3, #40	@ 0x28
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f001 fc8d 	bl	80053f4 <RCCEx_PLL3_Config>
 8003ada:	4603      	mov	r3, r0
 8003adc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003ae0:	e006      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ae8:	e002      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003aea:	bf00      	nop
 8003aec:	e000      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003aee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003af0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10a      	bne.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003af8:	4b4f      	ldr	r3, [pc, #316]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003afc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b06:	4a4c      	ldr	r2, [pc, #304]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b08:	430b      	orrs	r3, r1
 8003b0a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b0c:	e003      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b1e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003b22:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003b26:	2300      	movs	r3, #0
 8003b28:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003b2c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003b30:	460b      	mov	r3, r1
 8003b32:	4313      	orrs	r3, r2
 8003b34:	d053      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003b3e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b42:	d035      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003b44:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b48:	d82e      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003b4a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003b4e:	d031      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003b50:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003b54:	d828      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003b56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b5a:	d01a      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003b5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b60:	d822      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003b66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b6a:	d007      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003b6c:	e01c      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b6e:	4b32      	ldr	r3, [pc, #200]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b72:	4a31      	ldr	r2, [pc, #196]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b7a:	e01c      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b80:	3308      	adds	r3, #8
 8003b82:	2100      	movs	r1, #0
 8003b84:	4618      	mov	r0, r3
 8003b86:	f001 fb83 	bl	8005290 <RCCEx_PLL2_Config>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003b90:	e011      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b96:	3328      	adds	r3, #40	@ 0x28
 8003b98:	2100      	movs	r1, #0
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f001 fc2a 	bl	80053f4 <RCCEx_PLL3_Config>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ba6:	e006      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bae:	e002      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003bb0:	bf00      	nop
 8003bb2:	e000      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003bb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10b      	bne.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003bce:	4a1a      	ldr	r2, [pc, #104]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bd0:	430b      	orrs	r3, r1
 8003bd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bd4:	e003      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003bea:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003bee:	2300      	movs	r3, #0
 8003bf0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003bf4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	d056      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c02:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003c06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c0a:	d038      	beq.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003c0c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c10:	d831      	bhi.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003c12:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c16:	d034      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003c18:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c1c:	d82b      	bhi.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003c1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c22:	d01d      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003c24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c28:	d825      	bhi.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d006      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003c2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c32:	d00a      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003c34:	e01f      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003c36:	bf00      	nop
 8003c38:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c3c:	4ba2      	ldr	r3, [pc, #648]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c40:	4aa1      	ldr	r2, [pc, #644]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c48:	e01c      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4e:	3308      	adds	r3, #8
 8003c50:	2100      	movs	r1, #0
 8003c52:	4618      	mov	r0, r3
 8003c54:	f001 fb1c 	bl	8005290 <RCCEx_PLL2_Config>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003c5e:	e011      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c64:	3328      	adds	r3, #40	@ 0x28
 8003c66:	2100      	movs	r1, #0
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f001 fbc3 	bl	80053f4 <RCCEx_PLL3_Config>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c74:	e006      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c7c:	e002      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003c7e:	bf00      	nop
 8003c80:	e000      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003c82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10b      	bne.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003c8c:	4b8e      	ldr	r3, [pc, #568]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c90:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c98:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003c9c:	4a8a      	ldr	r2, [pc, #552]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c9e:	430b      	orrs	r3, r1
 8003ca0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ca2:	e003      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ca8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003cb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003cc2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	d03a      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd2:	2b30      	cmp	r3, #48	@ 0x30
 8003cd4:	d01f      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003cd6:	2b30      	cmp	r3, #48	@ 0x30
 8003cd8:	d819      	bhi.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003cda:	2b20      	cmp	r3, #32
 8003cdc:	d00c      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003cde:	2b20      	cmp	r3, #32
 8003ce0:	d815      	bhi.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d019      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003ce6:	2b10      	cmp	r3, #16
 8003ce8:	d111      	bne.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cea:	4b77      	ldr	r3, [pc, #476]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cee:	4a76      	ldr	r2, [pc, #472]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003cf6:	e011      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cfc:	3308      	adds	r3, #8
 8003cfe:	2102      	movs	r1, #2
 8003d00:	4618      	mov	r0, r3
 8003d02:	f001 fac5 	bl	8005290 <RCCEx_PLL2_Config>
 8003d06:	4603      	mov	r3, r0
 8003d08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003d0c:	e006      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d14:	e002      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003d16:	bf00      	nop
 8003d18:	e000      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003d1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d10a      	bne.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003d24:	4b68      	ldr	r3, [pc, #416]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d28:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d32:	4a65      	ldr	r2, [pc, #404]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d34:	430b      	orrs	r3, r1
 8003d36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d38:	e003      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d4a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003d4e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003d52:	2300      	movs	r3, #0
 8003d54:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003d58:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	d051      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d6c:	d035      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003d6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d72:	d82e      	bhi.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003d74:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003d78:	d031      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003d7a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003d7e:	d828      	bhi.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003d80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d84:	d01a      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003d86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d8a:	d822      	bhi.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003d90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d94:	d007      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003d96:	e01c      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d98:	4b4b      	ldr	r3, [pc, #300]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9c:	4a4a      	ldr	r2, [pc, #296]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003da2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003da4:	e01c      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003daa:	3308      	adds	r3, #8
 8003dac:	2100      	movs	r1, #0
 8003dae:	4618      	mov	r0, r3
 8003db0:	f001 fa6e 	bl	8005290 <RCCEx_PLL2_Config>
 8003db4:	4603      	mov	r3, r0
 8003db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003dba:	e011      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc0:	3328      	adds	r3, #40	@ 0x28
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f001 fb15 	bl	80053f4 <RCCEx_PLL3_Config>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003dd0:	e006      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dd8:	e002      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003dda:	bf00      	nop
 8003ddc:	e000      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003dde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003de0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10a      	bne.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003de8:	4b37      	ldr	r3, [pc, #220]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003dea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dec:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003df6:	4a34      	ldr	r2, [pc, #208]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003df8:	430b      	orrs	r3, r1
 8003dfa:	6513      	str	r3, [r2, #80]	@ 0x50
 8003dfc:	e003      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e0e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003e12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003e16:	2300      	movs	r3, #0
 8003e18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003e1c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003e20:	460b      	mov	r3, r1
 8003e22:	4313      	orrs	r3, r2
 8003e24:	d056      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e30:	d033      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003e32:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e36:	d82c      	bhi.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003e38:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e3c:	d02f      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003e3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e42:	d826      	bhi.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003e44:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e48:	d02b      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003e4a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e4e:	d820      	bhi.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003e50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e54:	d012      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003e56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e5a:	d81a      	bhi.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d022      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003e60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e64:	d115      	bne.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6a:	3308      	adds	r3, #8
 8003e6c:	2101      	movs	r1, #1
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f001 fa0e 	bl	8005290 <RCCEx_PLL2_Config>
 8003e74:	4603      	mov	r3, r0
 8003e76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003e7a:	e015      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e80:	3328      	adds	r3, #40	@ 0x28
 8003e82:	2101      	movs	r1, #1
 8003e84:	4618      	mov	r0, r3
 8003e86:	f001 fab5 	bl	80053f4 <RCCEx_PLL3_Config>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003e90:	e00a      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e98:	e006      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003e9a:	bf00      	nop
 8003e9c:	e004      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003e9e:	bf00      	nop
 8003ea0:	e002      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003ea2:	bf00      	nop
 8003ea4:	e000      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003ea6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d10d      	bne.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003eb0:	4b05      	ldr	r3, [pc, #20]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eb4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ebc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ebe:	4a02      	ldr	r2, [pc, #8]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ec4:	e006      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003ec6:	bf00      	nop
 8003ec8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ecc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ed0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003edc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003ee0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003eea:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003eee:	460b      	mov	r3, r1
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	d055      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003efc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f00:	d033      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003f02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f06:	d82c      	bhi.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003f08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f0c:	d02f      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f12:	d826      	bhi.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003f14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f18:	d02b      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003f1a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f1e:	d820      	bhi.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003f20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f24:	d012      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003f26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f2a:	d81a      	bhi.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d022      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003f30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f34:	d115      	bne.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f3a:	3308      	adds	r3, #8
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f001 f9a6 	bl	8005290 <RCCEx_PLL2_Config>
 8003f44:	4603      	mov	r3, r0
 8003f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003f4a:	e015      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f50:	3328      	adds	r3, #40	@ 0x28
 8003f52:	2101      	movs	r1, #1
 8003f54:	4618      	mov	r0, r3
 8003f56:	f001 fa4d 	bl	80053f4 <RCCEx_PLL3_Config>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003f60:	e00a      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f68:	e006      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003f6a:	bf00      	nop
 8003f6c:	e004      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003f6e:	bf00      	nop
 8003f70:	e002      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003f72:	bf00      	nop
 8003f74:	e000      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003f76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d10b      	bne.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003f80:	4ba3      	ldr	r3, [pc, #652]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f84:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003f90:	4a9f      	ldr	r2, [pc, #636]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f92:	430b      	orrs	r3, r1
 8003f94:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f96:	e003      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003fac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003fb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003fba:	460b      	mov	r3, r1
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	d037      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fca:	d00e      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003fcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fd0:	d816      	bhi.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d018      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003fd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003fda:	d111      	bne.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fdc:	4b8c      	ldr	r3, [pc, #560]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe0:	4a8b      	ldr	r2, [pc, #556]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fe2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fe6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003fe8:	e00f      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fee:	3308      	adds	r3, #8
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f001 f94c 	bl	8005290 <RCCEx_PLL2_Config>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003ffe:	e004      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004006:	e000      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004008:	bf00      	nop
    }

    if (ret == HAL_OK)
 800400a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10a      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004012:	4b7f      	ldr	r3, [pc, #508]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004014:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004016:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800401a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800401e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004020:	4a7b      	ldr	r2, [pc, #492]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004022:	430b      	orrs	r3, r1
 8004024:	6513      	str	r3, [r2, #80]	@ 0x50
 8004026:	e003      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004028:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800402c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004038:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800403c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004040:	2300      	movs	r3, #0
 8004042:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004046:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800404a:	460b      	mov	r3, r1
 800404c:	4313      	orrs	r3, r2
 800404e:	d039      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004056:	2b03      	cmp	r3, #3
 8004058:	d81c      	bhi.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800405a:	a201      	add	r2, pc, #4	@ (adr r2, 8004060 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800405c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004060:	0800409d 	.word	0x0800409d
 8004064:	08004071 	.word	0x08004071
 8004068:	0800407f 	.word	0x0800407f
 800406c:	0800409d 	.word	0x0800409d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004070:	4b67      	ldr	r3, [pc, #412]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004074:	4a66      	ldr	r2, [pc, #408]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004076:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800407a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800407c:	e00f      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800407e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004082:	3308      	adds	r3, #8
 8004084:	2102      	movs	r1, #2
 8004086:	4618      	mov	r0, r3
 8004088:	f001 f902 	bl	8005290 <RCCEx_PLL2_Config>
 800408c:	4603      	mov	r3, r0
 800408e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004092:	e004      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800409a:	e000      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800409c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800409e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10a      	bne.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80040a6:	4b5a      	ldr	r3, [pc, #360]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040aa:	f023 0103 	bic.w	r1, r3, #3
 80040ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040b4:	4a56      	ldr	r2, [pc, #344]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040b6:	430b      	orrs	r3, r1
 80040b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040ba:	e003      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040cc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80040d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80040d4:	2300      	movs	r3, #0
 80040d6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80040da:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80040de:	460b      	mov	r3, r1
 80040e0:	4313      	orrs	r3, r2
 80040e2:	f000 809f 	beq.w	8004224 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040e6:	4b4b      	ldr	r3, [pc, #300]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a4a      	ldr	r2, [pc, #296]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80040ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040f2:	f7fe f845 	bl	8002180 <HAL_GetTick>
 80040f6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040fa:	e00b      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040fc:	f7fe f840 	bl	8002180 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b64      	cmp	r3, #100	@ 0x64
 800410a:	d903      	bls.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004112:	e005      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004114:	4b3f      	ldr	r3, [pc, #252]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0ed      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004120:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004124:	2b00      	cmp	r3, #0
 8004126:	d179      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004128:	4b39      	ldr	r3, [pc, #228]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800412a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800412c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004130:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004134:	4053      	eors	r3, r2
 8004136:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800413a:	2b00      	cmp	r3, #0
 800413c:	d015      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800413e:	4b34      	ldr	r3, [pc, #208]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004142:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004146:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800414a:	4b31      	ldr	r3, [pc, #196]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800414c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414e:	4a30      	ldr	r2, [pc, #192]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004154:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004156:	4b2e      	ldr	r3, [pc, #184]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800415a:	4a2d      	ldr	r2, [pc, #180]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800415c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004160:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004162:	4a2b      	ldr	r2, [pc, #172]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004164:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004168:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800416a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004172:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004176:	d118      	bne.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004178:	f7fe f802 	bl	8002180 <HAL_GetTick>
 800417c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004180:	e00d      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004182:	f7fd fffd 	bl	8002180 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800418c:	1ad2      	subs	r2, r2, r3
 800418e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004192:	429a      	cmp	r2, r3
 8004194:	d903      	bls.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800419c:	e005      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800419e:	4b1c      	ldr	r3, [pc, #112]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0eb      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80041aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d129      	bne.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80041ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041c2:	d10e      	bne.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80041c4:	4b12      	ldr	r3, [pc, #72]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80041cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80041d4:	091a      	lsrs	r2, r3, #4
 80041d6:	4b10      	ldr	r3, [pc, #64]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80041d8:	4013      	ands	r3, r2
 80041da:	4a0d      	ldr	r2, [pc, #52]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041dc:	430b      	orrs	r3, r1
 80041de:	6113      	str	r3, [r2, #16]
 80041e0:	e005      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80041e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041e8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80041ec:	6113      	str	r3, [r2, #16]
 80041ee:	4b08      	ldr	r3, [pc, #32]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041f0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80041f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80041fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041fe:	4a04      	ldr	r2, [pc, #16]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004200:	430b      	orrs	r3, r1
 8004202:	6713      	str	r3, [r2, #112]	@ 0x70
 8004204:	e00e      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800420a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800420e:	e009      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004210:	58024400 	.word	0x58024400
 8004214:	58024800 	.word	0x58024800
 8004218:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800421c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004220:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422c:	f002 0301 	and.w	r3, r2, #1
 8004230:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004234:	2300      	movs	r3, #0
 8004236:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800423a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800423e:	460b      	mov	r3, r1
 8004240:	4313      	orrs	r3, r2
 8004242:	f000 8089 	beq.w	8004358 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800424c:	2b28      	cmp	r3, #40	@ 0x28
 800424e:	d86b      	bhi.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004250:	a201      	add	r2, pc, #4	@ (adr r2, 8004258 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004256:	bf00      	nop
 8004258:	08004331 	.word	0x08004331
 800425c:	08004329 	.word	0x08004329
 8004260:	08004329 	.word	0x08004329
 8004264:	08004329 	.word	0x08004329
 8004268:	08004329 	.word	0x08004329
 800426c:	08004329 	.word	0x08004329
 8004270:	08004329 	.word	0x08004329
 8004274:	08004329 	.word	0x08004329
 8004278:	080042fd 	.word	0x080042fd
 800427c:	08004329 	.word	0x08004329
 8004280:	08004329 	.word	0x08004329
 8004284:	08004329 	.word	0x08004329
 8004288:	08004329 	.word	0x08004329
 800428c:	08004329 	.word	0x08004329
 8004290:	08004329 	.word	0x08004329
 8004294:	08004329 	.word	0x08004329
 8004298:	08004313 	.word	0x08004313
 800429c:	08004329 	.word	0x08004329
 80042a0:	08004329 	.word	0x08004329
 80042a4:	08004329 	.word	0x08004329
 80042a8:	08004329 	.word	0x08004329
 80042ac:	08004329 	.word	0x08004329
 80042b0:	08004329 	.word	0x08004329
 80042b4:	08004329 	.word	0x08004329
 80042b8:	08004331 	.word	0x08004331
 80042bc:	08004329 	.word	0x08004329
 80042c0:	08004329 	.word	0x08004329
 80042c4:	08004329 	.word	0x08004329
 80042c8:	08004329 	.word	0x08004329
 80042cc:	08004329 	.word	0x08004329
 80042d0:	08004329 	.word	0x08004329
 80042d4:	08004329 	.word	0x08004329
 80042d8:	08004331 	.word	0x08004331
 80042dc:	08004329 	.word	0x08004329
 80042e0:	08004329 	.word	0x08004329
 80042e4:	08004329 	.word	0x08004329
 80042e8:	08004329 	.word	0x08004329
 80042ec:	08004329 	.word	0x08004329
 80042f0:	08004329 	.word	0x08004329
 80042f4:	08004329 	.word	0x08004329
 80042f8:	08004331 	.word	0x08004331
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004300:	3308      	adds	r3, #8
 8004302:	2101      	movs	r1, #1
 8004304:	4618      	mov	r0, r3
 8004306:	f000 ffc3 	bl	8005290 <RCCEx_PLL2_Config>
 800430a:	4603      	mov	r3, r0
 800430c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004310:	e00f      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004316:	3328      	adds	r3, #40	@ 0x28
 8004318:	2101      	movs	r1, #1
 800431a:	4618      	mov	r0, r3
 800431c:	f001 f86a 	bl	80053f4 <RCCEx_PLL3_Config>
 8004320:	4603      	mov	r3, r0
 8004322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004326:	e004      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800432e:	e000      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004330:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004332:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004336:	2b00      	cmp	r3, #0
 8004338:	d10a      	bne.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800433a:	4bbf      	ldr	r3, [pc, #764]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800433c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800433e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004346:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004348:	4abb      	ldr	r2, [pc, #748]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800434a:	430b      	orrs	r3, r1
 800434c:	6553      	str	r3, [r2, #84]	@ 0x54
 800434e:	e003      	b.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004350:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004354:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004360:	f002 0302 	and.w	r3, r2, #2
 8004364:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004368:	2300      	movs	r3, #0
 800436a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800436e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004372:	460b      	mov	r3, r1
 8004374:	4313      	orrs	r3, r2
 8004376:	d041      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800437e:	2b05      	cmp	r3, #5
 8004380:	d824      	bhi.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004382:	a201      	add	r2, pc, #4	@ (adr r2, 8004388 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004388:	080043d5 	.word	0x080043d5
 800438c:	080043a1 	.word	0x080043a1
 8004390:	080043b7 	.word	0x080043b7
 8004394:	080043d5 	.word	0x080043d5
 8004398:	080043d5 	.word	0x080043d5
 800439c:	080043d5 	.word	0x080043d5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a4:	3308      	adds	r3, #8
 80043a6:	2101      	movs	r1, #1
 80043a8:	4618      	mov	r0, r3
 80043aa:	f000 ff71 	bl	8005290 <RCCEx_PLL2_Config>
 80043ae:	4603      	mov	r3, r0
 80043b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80043b4:	e00f      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ba:	3328      	adds	r3, #40	@ 0x28
 80043bc:	2101      	movs	r1, #1
 80043be:	4618      	mov	r0, r3
 80043c0:	f001 f818 	bl	80053f4 <RCCEx_PLL3_Config>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80043ca:	e004      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043d2:	e000      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80043d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10a      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80043de:	4b96      	ldr	r3, [pc, #600]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e2:	f023 0107 	bic.w	r1, r3, #7
 80043e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043ec:	4a92      	ldr	r2, [pc, #584]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043ee:	430b      	orrs	r3, r1
 80043f0:	6553      	str	r3, [r2, #84]	@ 0x54
 80043f2:	e003      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004404:	f002 0304 	and.w	r3, r2, #4
 8004408:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800440c:	2300      	movs	r3, #0
 800440e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004412:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004416:	460b      	mov	r3, r1
 8004418:	4313      	orrs	r3, r2
 800441a:	d044      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800441c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004420:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004424:	2b05      	cmp	r3, #5
 8004426:	d825      	bhi.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004428:	a201      	add	r2, pc, #4	@ (adr r2, 8004430 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800442a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442e:	bf00      	nop
 8004430:	0800447d 	.word	0x0800447d
 8004434:	08004449 	.word	0x08004449
 8004438:	0800445f 	.word	0x0800445f
 800443c:	0800447d 	.word	0x0800447d
 8004440:	0800447d 	.word	0x0800447d
 8004444:	0800447d 	.word	0x0800447d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444c:	3308      	adds	r3, #8
 800444e:	2101      	movs	r1, #1
 8004450:	4618      	mov	r0, r3
 8004452:	f000 ff1d 	bl	8005290 <RCCEx_PLL2_Config>
 8004456:	4603      	mov	r3, r0
 8004458:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800445c:	e00f      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800445e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004462:	3328      	adds	r3, #40	@ 0x28
 8004464:	2101      	movs	r1, #1
 8004466:	4618      	mov	r0, r3
 8004468:	f000 ffc4 	bl	80053f4 <RCCEx_PLL3_Config>
 800446c:	4603      	mov	r3, r0
 800446e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004472:	e004      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800447a:	e000      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800447c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800447e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10b      	bne.n	800449e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004486:	4b6c      	ldr	r3, [pc, #432]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800448a:	f023 0107 	bic.w	r1, r3, #7
 800448e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004496:	4a68      	ldr	r2, [pc, #416]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004498:	430b      	orrs	r3, r1
 800449a:	6593      	str	r3, [r2, #88]	@ 0x58
 800449c:	e003      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800449e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ae:	f002 0320 	and.w	r3, r2, #32
 80044b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80044b6:	2300      	movs	r3, #0
 80044b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80044c0:	460b      	mov	r3, r1
 80044c2:	4313      	orrs	r3, r2
 80044c4:	d055      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80044c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044d2:	d033      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80044d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044d8:	d82c      	bhi.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80044da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044de:	d02f      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80044e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044e4:	d826      	bhi.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80044e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044ea:	d02b      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80044ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044f0:	d820      	bhi.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80044f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044f6:	d012      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80044f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044fc:	d81a      	bhi.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d022      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004502:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004506:	d115      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450c:	3308      	adds	r3, #8
 800450e:	2100      	movs	r1, #0
 8004510:	4618      	mov	r0, r3
 8004512:	f000 febd 	bl	8005290 <RCCEx_PLL2_Config>
 8004516:	4603      	mov	r3, r0
 8004518:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800451c:	e015      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800451e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004522:	3328      	adds	r3, #40	@ 0x28
 8004524:	2102      	movs	r1, #2
 8004526:	4618      	mov	r0, r3
 8004528:	f000 ff64 	bl	80053f4 <RCCEx_PLL3_Config>
 800452c:	4603      	mov	r3, r0
 800452e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004532:	e00a      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800453a:	e006      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800453c:	bf00      	nop
 800453e:	e004      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004540:	bf00      	nop
 8004542:	e002      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004544:	bf00      	nop
 8004546:	e000      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004548:	bf00      	nop
    }

    if (ret == HAL_OK)
 800454a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10b      	bne.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004552:	4b39      	ldr	r3, [pc, #228]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004556:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800455a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004562:	4a35      	ldr	r2, [pc, #212]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004564:	430b      	orrs	r3, r1
 8004566:	6553      	str	r3, [r2, #84]	@ 0x54
 8004568:	e003      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800456a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800456e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800457e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004582:	2300      	movs	r3, #0
 8004584:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004588:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800458c:	460b      	mov	r3, r1
 800458e:	4313      	orrs	r3, r2
 8004590:	d058      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004596:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800459a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800459e:	d033      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80045a0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80045a4:	d82c      	bhi.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80045a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045aa:	d02f      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80045ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045b0:	d826      	bhi.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80045b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80045b6:	d02b      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80045b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80045bc:	d820      	bhi.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80045be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045c2:	d012      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80045c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045c8:	d81a      	bhi.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d022      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80045ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045d2:	d115      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d8:	3308      	adds	r3, #8
 80045da:	2100      	movs	r1, #0
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 fe57 	bl	8005290 <RCCEx_PLL2_Config>
 80045e2:	4603      	mov	r3, r0
 80045e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80045e8:	e015      	b.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80045ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ee:	3328      	adds	r3, #40	@ 0x28
 80045f0:	2102      	movs	r1, #2
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 fefe 	bl	80053f4 <RCCEx_PLL3_Config>
 80045f8:	4603      	mov	r3, r0
 80045fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80045fe:	e00a      	b.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004606:	e006      	b.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004608:	bf00      	nop
 800460a:	e004      	b.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800460c:	bf00      	nop
 800460e:	e002      	b.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004610:	bf00      	nop
 8004612:	e000      	b.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800461a:	2b00      	cmp	r3, #0
 800461c:	d10e      	bne.n	800463c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800461e:	4b06      	ldr	r3, [pc, #24]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004622:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800462e:	4a02      	ldr	r2, [pc, #8]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004630:	430b      	orrs	r3, r1
 8004632:	6593      	str	r3, [r2, #88]	@ 0x58
 8004634:	e006      	b.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004636:	bf00      	nop
 8004638:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800463c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004640:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004650:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004654:	2300      	movs	r3, #0
 8004656:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800465a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800465e:	460b      	mov	r3, r1
 8004660:	4313      	orrs	r3, r2
 8004662:	d055      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004668:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800466c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004670:	d033      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004672:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004676:	d82c      	bhi.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004678:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800467c:	d02f      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800467e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004682:	d826      	bhi.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004684:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004688:	d02b      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800468a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800468e:	d820      	bhi.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004690:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004694:	d012      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004696:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800469a:	d81a      	bhi.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800469c:	2b00      	cmp	r3, #0
 800469e:	d022      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80046a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046a4:	d115      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046aa:	3308      	adds	r3, #8
 80046ac:	2100      	movs	r1, #0
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fdee 	bl	8005290 <RCCEx_PLL2_Config>
 80046b4:	4603      	mov	r3, r0
 80046b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80046ba:	e015      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c0:	3328      	adds	r3, #40	@ 0x28
 80046c2:	2102      	movs	r1, #2
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 fe95 	bl	80053f4 <RCCEx_PLL3_Config>
 80046ca:	4603      	mov	r3, r0
 80046cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80046d0:	e00a      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046d8:	e006      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80046da:	bf00      	nop
 80046dc:	e004      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80046de:	bf00      	nop
 80046e0:	e002      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80046e2:	bf00      	nop
 80046e4:	e000      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80046e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10b      	bne.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80046f0:	4ba1      	ldr	r3, [pc, #644]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80046f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004700:	4a9d      	ldr	r2, [pc, #628]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004702:	430b      	orrs	r3, r1
 8004704:	6593      	str	r3, [r2, #88]	@ 0x58
 8004706:	e003      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004708:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800470c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004718:	f002 0308 	and.w	r3, r2, #8
 800471c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004720:	2300      	movs	r3, #0
 8004722:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004726:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800472a:	460b      	mov	r3, r1
 800472c:	4313      	orrs	r3, r2
 800472e:	d01e      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004734:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004738:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800473c:	d10c      	bne.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800473e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004742:	3328      	adds	r3, #40	@ 0x28
 8004744:	2102      	movs	r1, #2
 8004746:	4618      	mov	r0, r3
 8004748:	f000 fe54 	bl	80053f4 <RCCEx_PLL3_Config>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004758:	4b87      	ldr	r3, [pc, #540]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800475a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800475c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004764:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004768:	4a83      	ldr	r2, [pc, #524]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800476a:	430b      	orrs	r3, r1
 800476c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800476e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004776:	f002 0310 	and.w	r3, r2, #16
 800477a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800477e:	2300      	movs	r3, #0
 8004780:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004784:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004788:	460b      	mov	r3, r1
 800478a:	4313      	orrs	r3, r2
 800478c:	d01e      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800478e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004792:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004796:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800479a:	d10c      	bne.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800479c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a0:	3328      	adds	r3, #40	@ 0x28
 80047a2:	2102      	movs	r1, #2
 80047a4:	4618      	mov	r0, r3
 80047a6:	f000 fe25 	bl	80053f4 <RCCEx_PLL3_Config>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d002      	beq.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80047b6:	4b70      	ldr	r3, [pc, #448]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80047be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047c6:	4a6c      	ldr	r2, [pc, #432]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047c8:	430b      	orrs	r3, r1
 80047ca:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80047d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047dc:	2300      	movs	r3, #0
 80047de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047e2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80047e6:	460b      	mov	r3, r1
 80047e8:	4313      	orrs	r3, r2
 80047ea:	d03e      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80047ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80047f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047f8:	d022      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80047fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047fe:	d81b      	bhi.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004800:	2b00      	cmp	r3, #0
 8004802:	d003      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004808:	d00b      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800480a:	e015      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800480c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004810:	3308      	adds	r3, #8
 8004812:	2100      	movs	r1, #0
 8004814:	4618      	mov	r0, r3
 8004816:	f000 fd3b 	bl	8005290 <RCCEx_PLL2_Config>
 800481a:	4603      	mov	r3, r0
 800481c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004820:	e00f      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004826:	3328      	adds	r3, #40	@ 0x28
 8004828:	2102      	movs	r1, #2
 800482a:	4618      	mov	r0, r3
 800482c:	f000 fde2 	bl	80053f4 <RCCEx_PLL3_Config>
 8004830:	4603      	mov	r3, r0
 8004832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004836:	e004      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800483e:	e000      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10b      	bne.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800484a:	4b4b      	ldr	r3, [pc, #300]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800484c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004856:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800485a:	4a47      	ldr	r2, [pc, #284]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800485c:	430b      	orrs	r3, r1
 800485e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004860:	e003      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004862:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004866:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800486a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800486e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004872:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004876:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004878:	2300      	movs	r3, #0
 800487a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800487c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004880:	460b      	mov	r3, r1
 8004882:	4313      	orrs	r3, r2
 8004884:	d03b      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004892:	d01f      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004894:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004898:	d818      	bhi.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800489a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800489e:	d003      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80048a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80048a4:	d007      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80048a6:	e011      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048a8:	4b33      	ldr	r3, [pc, #204]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ac:	4a32      	ldr	r2, [pc, #200]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80048b4:	e00f      	b.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ba:	3328      	adds	r3, #40	@ 0x28
 80048bc:	2101      	movs	r1, #1
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 fd98 	bl	80053f4 <RCCEx_PLL3_Config>
 80048c4:	4603      	mov	r3, r0
 80048c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80048ca:	e004      	b.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048d2:	e000      	b.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80048d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d10b      	bne.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80048de:	4b26      	ldr	r3, [pc, #152]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80048e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ee:	4a22      	ldr	r2, [pc, #136]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048f0:	430b      	orrs	r3, r1
 80048f2:	6553      	str	r3, [r2, #84]	@ 0x54
 80048f4:	e003      	b.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80048fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004906:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800490a:	673b      	str	r3, [r7, #112]	@ 0x70
 800490c:	2300      	movs	r3, #0
 800490e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004910:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004914:	460b      	mov	r3, r1
 8004916:	4313      	orrs	r3, r2
 8004918:	d034      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800491a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004920:	2b00      	cmp	r3, #0
 8004922:	d003      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004928:	d007      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800492a:	e011      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800492c:	4b12      	ldr	r3, [pc, #72]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800492e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004930:	4a11      	ldr	r2, [pc, #68]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004932:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004936:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004938:	e00e      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800493a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800493e:	3308      	adds	r3, #8
 8004940:	2102      	movs	r1, #2
 8004942:	4618      	mov	r0, r3
 8004944:	f000 fca4 	bl	8005290 <RCCEx_PLL2_Config>
 8004948:	4603      	mov	r3, r0
 800494a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800494e:	e003      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004956:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004958:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800495c:	2b00      	cmp	r3, #0
 800495e:	d10d      	bne.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004960:	4b05      	ldr	r3, [pc, #20]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004964:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800496e:	4a02      	ldr	r2, [pc, #8]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004970:	430b      	orrs	r3, r1
 8004972:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004974:	e006      	b.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004976:	bf00      	nop
 8004978:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800497c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004980:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800498c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004990:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004992:	2300      	movs	r3, #0
 8004994:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004996:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800499a:	460b      	mov	r3, r1
 800499c:	4313      	orrs	r3, r2
 800499e:	d00c      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80049a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a4:	3328      	adds	r3, #40	@ 0x28
 80049a6:	2102      	movs	r1, #2
 80049a8:	4618      	mov	r0, r3
 80049aa:	f000 fd23 	bl	80053f4 <RCCEx_PLL3_Config>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d002      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80049ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80049c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80049c8:	2300      	movs	r3, #0
 80049ca:	667b      	str	r3, [r7, #100]	@ 0x64
 80049cc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80049d0:	460b      	mov	r3, r1
 80049d2:	4313      	orrs	r3, r2
 80049d4:	d038      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80049d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049e2:	d018      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80049e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049e8:	d811      	bhi.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80049ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049ee:	d014      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80049f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049f4:	d80b      	bhi.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d011      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80049fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049fe:	d106      	bne.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a00:	4bc3      	ldr	r3, [pc, #780]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a04:	4ac2      	ldr	r2, [pc, #776]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004a0c:	e008      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a14:	e004      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004a16:	bf00      	nop
 8004a18:	e002      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004a1a:	bf00      	nop
 8004a1c:	e000      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004a1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10b      	bne.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a28:	4bb9      	ldr	r3, [pc, #740]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a2c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a38:	4ab5      	ldr	r2, [pc, #724]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a3a:	430b      	orrs	r3, r1
 8004a3c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a3e:	e003      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a50:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004a54:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a56:	2300      	movs	r3, #0
 8004a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a5a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004a5e:	460b      	mov	r3, r1
 8004a60:	4313      	orrs	r3, r2
 8004a62:	d009      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004a64:	4baa      	ldr	r3, [pc, #680]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a68:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a72:	4aa7      	ldr	r2, [pc, #668]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a74:	430b      	orrs	r3, r1
 8004a76:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a80:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004a84:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a86:	2300      	movs	r3, #0
 8004a88:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a8a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004a8e:	460b      	mov	r3, r1
 8004a90:	4313      	orrs	r3, r2
 8004a92:	d00a      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004a94:	4b9e      	ldr	r3, [pc, #632]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a96:	691b      	ldr	r3, [r3, #16]
 8004a98:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004aa4:	4a9a      	ldr	r2, [pc, #616]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004aa6:	430b      	orrs	r3, r1
 8004aa8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ab8:	2300      	movs	r3, #0
 8004aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004abc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	d009      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ac6:	4b92      	ldr	r3, [pc, #584]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aca:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ad4:	4a8e      	ldr	r2, [pc, #568]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ad6:	430b      	orrs	r3, r1
 8004ad8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004ae6:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ae8:	2300      	movs	r3, #0
 8004aea:	647b      	str	r3, [r7, #68]	@ 0x44
 8004aec:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004af0:	460b      	mov	r3, r1
 8004af2:	4313      	orrs	r3, r2
 8004af4:	d00e      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004af6:	4b86      	ldr	r3, [pc, #536]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	4a85      	ldr	r2, [pc, #532]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004afc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004b00:	6113      	str	r3, [r2, #16]
 8004b02:	4b83      	ldr	r3, [pc, #524]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b04:	6919      	ldr	r1, [r3, #16]
 8004b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b0a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004b0e:	4a80      	ldr	r2, [pc, #512]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b10:	430b      	orrs	r3, r1
 8004b12:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004b20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b22:	2300      	movs	r3, #0
 8004b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b26:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	d009      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004b30:	4b77      	ldr	r3, [pc, #476]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b34:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b3e:	4a74      	ldr	r2, [pc, #464]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b40:	430b      	orrs	r3, r1
 8004b42:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004b50:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b52:	2300      	movs	r3, #0
 8004b54:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b56:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	d00a      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004b60:	4b6b      	ldr	r3, [pc, #428]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b64:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b70:	4a67      	ldr	r2, [pc, #412]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b72:	430b      	orrs	r3, r1
 8004b74:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7e:	2100      	movs	r1, #0
 8004b80:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b88:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	d011      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b96:	3308      	adds	r3, #8
 8004b98:	2100      	movs	r1, #0
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 fb78 	bl	8005290 <RCCEx_PLL2_Config>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ba6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d003      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bbe:	2100      	movs	r1, #0
 8004bc0:	6239      	str	r1, [r7, #32]
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bc8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004bcc:	460b      	mov	r3, r1
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	d011      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd6:	3308      	adds	r3, #8
 8004bd8:	2101      	movs	r1, #1
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 fb58 	bl	8005290 <RCCEx_PLL2_Config>
 8004be0:	4603      	mov	r3, r0
 8004be2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004be6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bf2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfe:	2100      	movs	r1, #0
 8004c00:	61b9      	str	r1, [r7, #24]
 8004c02:	f003 0304 	and.w	r3, r3, #4
 8004c06:	61fb      	str	r3, [r7, #28]
 8004c08:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	d011      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c16:	3308      	adds	r3, #8
 8004c18:	2102      	movs	r1, #2
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 fb38 	bl	8005290 <RCCEx_PLL2_Config>
 8004c20:	4603      	mov	r3, r0
 8004c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d003      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3e:	2100      	movs	r1, #0
 8004c40:	6139      	str	r1, [r7, #16]
 8004c42:	f003 0308 	and.w	r3, r3, #8
 8004c46:	617b      	str	r3, [r7, #20]
 8004c48:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	d011      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c56:	3328      	adds	r3, #40	@ 0x28
 8004c58:	2100      	movs	r1, #0
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 fbca 	bl	80053f4 <RCCEx_PLL3_Config>
 8004c60:	4603      	mov	r3, r0
 8004c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004c66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7e:	2100      	movs	r1, #0
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	f003 0310 	and.w	r3, r3, #16
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	d011      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c96:	3328      	adds	r3, #40	@ 0x28
 8004c98:	2101      	movs	r1, #1
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 fbaa 	bl	80053f4 <RCCEx_PLL3_Config>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d003      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	6039      	str	r1, [r7, #0]
 8004cc2:	f003 0320 	and.w	r3, r3, #32
 8004cc6:	607b      	str	r3, [r7, #4]
 8004cc8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ccc:	460b      	mov	r3, r1
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	d011      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd6:	3328      	adds	r3, #40	@ 0x28
 8004cd8:	2102      	movs	r1, #2
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fb8a 	bl	80053f4 <RCCEx_PLL3_Config>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ce6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d003      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cf2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004cf6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	e000      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d10:	58024400 	.word	0x58024400

08004d14 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004d18:	f7fe fd54 	bl	80037c4 <HAL_RCC_GetHCLKFreq>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	4b06      	ldr	r3, [pc, #24]	@ (8004d38 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	091b      	lsrs	r3, r3, #4
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	4904      	ldr	r1, [pc, #16]	@ (8004d3c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004d2a:	5ccb      	ldrb	r3, [r1, r3]
 8004d2c:	f003 031f 	and.w	r3, r3, #31
 8004d30:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	58024400 	.word	0x58024400
 8004d3c:	0800c490 	.word	0x0800c490

08004d40 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b089      	sub	sp, #36	@ 0x24
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d48:	4ba1      	ldr	r3, [pc, #644]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d4c:	f003 0303 	and.w	r3, r3, #3
 8004d50:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004d52:	4b9f      	ldr	r3, [pc, #636]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d56:	0b1b      	lsrs	r3, r3, #12
 8004d58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d5c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004d5e:	4b9c      	ldr	r3, [pc, #624]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d62:	091b      	lsrs	r3, r3, #4
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004d6a:	4b99      	ldr	r3, [pc, #612]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d6e:	08db      	lsrs	r3, r3, #3
 8004d70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	fb02 f303 	mul.w	r3, r2, r3
 8004d7a:	ee07 3a90 	vmov	s15, r3
 8004d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d82:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 8111 	beq.w	8004fb0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	f000 8083 	beq.w	8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	f200 80a1 	bhi.w	8004ee0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d056      	beq.n	8004e58 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004daa:	e099      	b.n	8004ee0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004dac:	4b88      	ldr	r3, [pc, #544]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0320 	and.w	r3, r3, #32
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d02d      	beq.n	8004e14 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004db8:	4b85      	ldr	r3, [pc, #532]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	08db      	lsrs	r3, r3, #3
 8004dbe:	f003 0303 	and.w	r3, r3, #3
 8004dc2:	4a84      	ldr	r2, [pc, #528]	@ (8004fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8004dc8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	ee07 3a90 	vmov	s15, r3
 8004dd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	ee07 3a90 	vmov	s15, r3
 8004dda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004de2:	4b7b      	ldr	r3, [pc, #492]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dea:	ee07 3a90 	vmov	s15, r3
 8004dee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004df2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004df6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004dfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e0e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004e12:	e087      	b.n	8004f24 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	ee07 3a90 	vmov	s15, r3
 8004e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e1e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004fdc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004e22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e26:	4b6a      	ldr	r3, [pc, #424]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e2e:	ee07 3a90 	vmov	s15, r3
 8004e32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e3a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004e3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e56:	e065      	b.n	8004f24 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	ee07 3a90 	vmov	s15, r3
 8004e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e62:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004fe0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004e66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e6a:	4b59      	ldr	r3, [pc, #356]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e72:	ee07 3a90 	vmov	s15, r3
 8004e76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e7e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004e82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e9a:	e043      	b.n	8004f24 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	ee07 3a90 	vmov	s15, r3
 8004ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ea6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004fe4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004eaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004eae:	4b48      	ldr	r3, [pc, #288]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eb6:	ee07 3a90 	vmov	s15, r3
 8004eba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ebe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ec2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ec6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ece:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ed2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ede:	e021      	b.n	8004f24 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	ee07 3a90 	vmov	s15, r3
 8004ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004fe0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004eee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ef2:	4b37      	ldr	r3, [pc, #220]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004efa:	ee07 3a90 	vmov	s15, r3
 8004efe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f02:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f06:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004f0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f22:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004f24:	4b2a      	ldr	r3, [pc, #168]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f28:	0a5b      	lsrs	r3, r3, #9
 8004f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f2e:	ee07 3a90 	vmov	s15, r3
 8004f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f4a:	ee17 2a90 	vmov	r2, s15
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004f52:	4b1f      	ldr	r3, [pc, #124]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f56:	0c1b      	lsrs	r3, r3, #16
 8004f58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f5c:	ee07 3a90 	vmov	s15, r3
 8004f60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f68:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f78:	ee17 2a90 	vmov	r2, s15
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004f80:	4b13      	ldr	r3, [pc, #76]	@ (8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f84:	0e1b      	lsrs	r3, r3, #24
 8004f86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f8a:	ee07 3a90 	vmov	s15, r3
 8004f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004fa6:	ee17 2a90 	vmov	r2, s15
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004fae:	e008      	b.n	8004fc2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	609a      	str	r2, [r3, #8]
}
 8004fc2:	bf00      	nop
 8004fc4:	3724      	adds	r7, #36	@ 0x24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	58024400 	.word	0x58024400
 8004fd4:	03d09000 	.word	0x03d09000
 8004fd8:	46000000 	.word	0x46000000
 8004fdc:	4c742400 	.word	0x4c742400
 8004fe0:	4a742400 	.word	0x4a742400
 8004fe4:	4af42400 	.word	0x4af42400

08004fe8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b089      	sub	sp, #36	@ 0x24
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ff0:	4ba1      	ldr	r3, [pc, #644]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff4:	f003 0303 	and.w	r3, r3, #3
 8004ff8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004ffa:	4b9f      	ldr	r3, [pc, #636]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffe:	0d1b      	lsrs	r3, r3, #20
 8005000:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005004:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005006:	4b9c      	ldr	r3, [pc, #624]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500a:	0a1b      	lsrs	r3, r3, #8
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005012:	4b99      	ldr	r3, [pc, #612]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005016:	08db      	lsrs	r3, r3, #3
 8005018:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	fb02 f303 	mul.w	r3, r2, r3
 8005022:	ee07 3a90 	vmov	s15, r3
 8005026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800502a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	2b00      	cmp	r3, #0
 8005032:	f000 8111 	beq.w	8005258 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	2b02      	cmp	r3, #2
 800503a:	f000 8083 	beq.w	8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	2b02      	cmp	r3, #2
 8005042:	f200 80a1 	bhi.w	8005188 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d003      	beq.n	8005054 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	2b01      	cmp	r3, #1
 8005050:	d056      	beq.n	8005100 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005052:	e099      	b.n	8005188 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005054:	4b88      	ldr	r3, [pc, #544]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0320 	and.w	r3, r3, #32
 800505c:	2b00      	cmp	r3, #0
 800505e:	d02d      	beq.n	80050bc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005060:	4b85      	ldr	r3, [pc, #532]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	08db      	lsrs	r3, r3, #3
 8005066:	f003 0303 	and.w	r3, r3, #3
 800506a:	4a84      	ldr	r2, [pc, #528]	@ (800527c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800506c:	fa22 f303 	lsr.w	r3, r2, r3
 8005070:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	ee07 3a90 	vmov	s15, r3
 8005078:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	ee07 3a90 	vmov	s15, r3
 8005082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800508a:	4b7b      	ldr	r3, [pc, #492]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800508c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005092:	ee07 3a90 	vmov	s15, r3
 8005096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800509a:	ed97 6a03 	vldr	s12, [r7, #12]
 800509e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005280 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80050a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80050ba:	e087      	b.n	80051cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	ee07 3a90 	vmov	s15, r3
 80050c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050c6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005284 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80050ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050ce:	4b6a      	ldr	r3, [pc, #424]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050d6:	ee07 3a90 	vmov	s15, r3
 80050da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050de:	ed97 6a03 	vldr	s12, [r7, #12]
 80050e2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005280 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80050e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050fe:	e065      	b.n	80051cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	ee07 3a90 	vmov	s15, r3
 8005106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800510a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005288 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800510e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005112:	4b59      	ldr	r3, [pc, #356]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005116:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800511a:	ee07 3a90 	vmov	s15, r3
 800511e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005122:	ed97 6a03 	vldr	s12, [r7, #12]
 8005126:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005280 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800512a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800512e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005132:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005136:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800513a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800513e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005142:	e043      	b.n	80051cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	ee07 3a90 	vmov	s15, r3
 800514a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800514e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800528c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005152:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005156:	4b48      	ldr	r3, [pc, #288]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800515e:	ee07 3a90 	vmov	s15, r3
 8005162:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005166:	ed97 6a03 	vldr	s12, [r7, #12]
 800516a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005280 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800516e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005172:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005176:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800517a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800517e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005182:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005186:	e021      	b.n	80051cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	ee07 3a90 	vmov	s15, r3
 800518e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005192:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005288 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005196:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800519a:	4b37      	ldr	r3, [pc, #220]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800519c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051a2:	ee07 3a90 	vmov	s15, r3
 80051a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80051ae:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005280 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80051b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051ca:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80051cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d0:	0a5b      	lsrs	r3, r3, #9
 80051d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051d6:	ee07 3a90 	vmov	s15, r3
 80051da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80051e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80051e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80051ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051f2:	ee17 2a90 	vmov	r2, s15
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80051fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fe:	0c1b      	lsrs	r3, r3, #16
 8005200:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005204:	ee07 3a90 	vmov	s15, r3
 8005208:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800520c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005210:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005214:	edd7 6a07 	vldr	s13, [r7, #28]
 8005218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800521c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005220:	ee17 2a90 	vmov	r2, s15
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005228:	4b13      	ldr	r3, [pc, #76]	@ (8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800522a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522c:	0e1b      	lsrs	r3, r3, #24
 800522e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005232:	ee07 3a90 	vmov	s15, r3
 8005236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800523a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800523e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005242:	edd7 6a07 	vldr	s13, [r7, #28]
 8005246:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800524a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800524e:	ee17 2a90 	vmov	r2, s15
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005256:	e008      	b.n	800526a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	609a      	str	r2, [r3, #8]
}
 800526a:	bf00      	nop
 800526c:	3724      	adds	r7, #36	@ 0x24
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	58024400 	.word	0x58024400
 800527c:	03d09000 	.word	0x03d09000
 8005280:	46000000 	.word	0x46000000
 8005284:	4c742400 	.word	0x4c742400
 8005288:	4a742400 	.word	0x4a742400
 800528c:	4af42400 	.word	0x4af42400

08005290 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800529a:	2300      	movs	r3, #0
 800529c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800529e:	4b53      	ldr	r3, [pc, #332]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80052a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a2:	f003 0303 	and.w	r3, r3, #3
 80052a6:	2b03      	cmp	r3, #3
 80052a8:	d101      	bne.n	80052ae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e099      	b.n	80053e2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80052ae:	4b4f      	ldr	r3, [pc, #316]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a4e      	ldr	r2, [pc, #312]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80052b4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80052b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052ba:	f7fc ff61 	bl	8002180 <HAL_GetTick>
 80052be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80052c0:	e008      	b.n	80052d4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80052c2:	f7fc ff5d 	bl	8002180 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d901      	bls.n	80052d4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e086      	b.n	80053e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80052d4:	4b45      	ldr	r3, [pc, #276]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1f0      	bne.n	80052c2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80052e0:	4b42      	ldr	r3, [pc, #264]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80052e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052e4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	031b      	lsls	r3, r3, #12
 80052ee:	493f      	ldr	r1, [pc, #252]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	3b01      	subs	r3, #1
 80052fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	3b01      	subs	r3, #1
 8005304:	025b      	lsls	r3, r3, #9
 8005306:	b29b      	uxth	r3, r3
 8005308:	431a      	orrs	r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	3b01      	subs	r3, #1
 8005310:	041b      	lsls	r3, r3, #16
 8005312:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	691b      	ldr	r3, [r3, #16]
 800531c:	3b01      	subs	r3, #1
 800531e:	061b      	lsls	r3, r3, #24
 8005320:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005324:	4931      	ldr	r1, [pc, #196]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 8005326:	4313      	orrs	r3, r2
 8005328:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800532a:	4b30      	ldr	r3, [pc, #192]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 800532c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800532e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	492d      	ldr	r1, [pc, #180]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 8005338:	4313      	orrs	r3, r2
 800533a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800533c:	4b2b      	ldr	r3, [pc, #172]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 800533e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005340:	f023 0220 	bic.w	r2, r3, #32
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	4928      	ldr	r1, [pc, #160]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 800534a:	4313      	orrs	r3, r2
 800534c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800534e:	4b27      	ldr	r3, [pc, #156]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 8005350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005352:	4a26      	ldr	r2, [pc, #152]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 8005354:	f023 0310 	bic.w	r3, r3, #16
 8005358:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800535a:	4b24      	ldr	r3, [pc, #144]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 800535c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800535e:	4b24      	ldr	r3, [pc, #144]	@ (80053f0 <RCCEx_PLL2_Config+0x160>)
 8005360:	4013      	ands	r3, r2
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	69d2      	ldr	r2, [r2, #28]
 8005366:	00d2      	lsls	r2, r2, #3
 8005368:	4920      	ldr	r1, [pc, #128]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 800536a:	4313      	orrs	r3, r2
 800536c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800536e:	4b1f      	ldr	r3, [pc, #124]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 8005370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005372:	4a1e      	ldr	r2, [pc, #120]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 8005374:	f043 0310 	orr.w	r3, r3, #16
 8005378:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d106      	bne.n	800538e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005380:	4b1a      	ldr	r3, [pc, #104]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 8005382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005384:	4a19      	ldr	r2, [pc, #100]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 8005386:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800538a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800538c:	e00f      	b.n	80053ae <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d106      	bne.n	80053a2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005394:	4b15      	ldr	r3, [pc, #84]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 8005396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005398:	4a14      	ldr	r2, [pc, #80]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 800539a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800539e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80053a0:	e005      	b.n	80053ae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80053a2:	4b12      	ldr	r3, [pc, #72]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80053a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a6:	4a11      	ldr	r2, [pc, #68]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80053a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80053ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80053ae:	4b0f      	ldr	r3, [pc, #60]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a0e      	ldr	r2, [pc, #56]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80053b4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80053b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053ba:	f7fc fee1 	bl	8002180 <HAL_GetTick>
 80053be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80053c0:	e008      	b.n	80053d4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80053c2:	f7fc fedd 	bl	8002180 <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d901      	bls.n	80053d4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e006      	b.n	80053e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80053d4:	4b05      	ldr	r3, [pc, #20]	@ (80053ec <RCCEx_PLL2_Config+0x15c>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d0f0      	beq.n	80053c2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	58024400 	.word	0x58024400
 80053f0:	ffff0007 	.word	0xffff0007

080053f4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80053fe:	2300      	movs	r3, #0
 8005400:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005402:	4b53      	ldr	r3, [pc, #332]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 8005404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005406:	f003 0303 	and.w	r3, r3, #3
 800540a:	2b03      	cmp	r3, #3
 800540c:	d101      	bne.n	8005412 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e099      	b.n	8005546 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005412:	4b4f      	ldr	r3, [pc, #316]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a4e      	ldr	r2, [pc, #312]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 8005418:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800541c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800541e:	f7fc feaf 	bl	8002180 <HAL_GetTick>
 8005422:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005424:	e008      	b.n	8005438 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005426:	f7fc feab 	bl	8002180 <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	2b02      	cmp	r3, #2
 8005432:	d901      	bls.n	8005438 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e086      	b.n	8005546 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005438:	4b45      	ldr	r3, [pc, #276]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1f0      	bne.n	8005426 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005444:	4b42      	ldr	r3, [pc, #264]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 8005446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005448:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	051b      	lsls	r3, r3, #20
 8005452:	493f      	ldr	r1, [pc, #252]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 8005454:	4313      	orrs	r3, r2
 8005456:	628b      	str	r3, [r1, #40]	@ 0x28
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	3b01      	subs	r3, #1
 800545e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	3b01      	subs	r3, #1
 8005468:	025b      	lsls	r3, r3, #9
 800546a:	b29b      	uxth	r3, r3
 800546c:	431a      	orrs	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	3b01      	subs	r3, #1
 8005474:	041b      	lsls	r3, r3, #16
 8005476:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800547a:	431a      	orrs	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	691b      	ldr	r3, [r3, #16]
 8005480:	3b01      	subs	r3, #1
 8005482:	061b      	lsls	r3, r3, #24
 8005484:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005488:	4931      	ldr	r1, [pc, #196]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 800548a:	4313      	orrs	r3, r2
 800548c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800548e:	4b30      	ldr	r3, [pc, #192]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 8005490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005492:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	492d      	ldr	r1, [pc, #180]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 800549c:	4313      	orrs	r3, r2
 800549e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80054a0:	4b2b      	ldr	r3, [pc, #172]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	4928      	ldr	r1, [pc, #160]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80054b2:	4b27      	ldr	r3, [pc, #156]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b6:	4a26      	ldr	r2, [pc, #152]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80054be:	4b24      	ldr	r3, [pc, #144]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054c2:	4b24      	ldr	r3, [pc, #144]	@ (8005554 <RCCEx_PLL3_Config+0x160>)
 80054c4:	4013      	ands	r3, r2
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	69d2      	ldr	r2, [r2, #28]
 80054ca:	00d2      	lsls	r2, r2, #3
 80054cc:	4920      	ldr	r1, [pc, #128]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80054d2:	4b1f      	ldr	r3, [pc, #124]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d106      	bne.n	80054f2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80054e4:	4b1a      	ldr	r3, [pc, #104]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e8:	4a19      	ldr	r2, [pc, #100]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80054ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80054f0:	e00f      	b.n	8005512 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d106      	bne.n	8005506 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80054f8:	4b15      	ldr	r3, [pc, #84]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054fc:	4a14      	ldr	r2, [pc, #80]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 80054fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005502:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005504:	e005      	b.n	8005512 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005506:	4b12      	ldr	r3, [pc, #72]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 8005508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550a:	4a11      	ldr	r2, [pc, #68]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 800550c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005510:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005512:	4b0f      	ldr	r3, [pc, #60]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a0e      	ldr	r2, [pc, #56]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 8005518:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800551c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800551e:	f7fc fe2f 	bl	8002180 <HAL_GetTick>
 8005522:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005524:	e008      	b.n	8005538 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005526:	f7fc fe2b 	bl	8002180 <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	2b02      	cmp	r3, #2
 8005532:	d901      	bls.n	8005538 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e006      	b.n	8005546 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005538:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <RCCEx_PLL3_Config+0x15c>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d0f0      	beq.n	8005526 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005544:	7bfb      	ldrb	r3, [r7, #15]
}
 8005546:	4618      	mov	r0, r3
 8005548:	3710      	adds	r7, #16
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	58024400 	.word	0x58024400
 8005554:	ffff0007 	.word	0xffff0007

08005558 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d101      	bne.n	800556a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e10f      	b.n	800578a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a87      	ldr	r2, [pc, #540]	@ (8005794 <HAL_SPI_Init+0x23c>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d00f      	beq.n	800559a <HAL_SPI_Init+0x42>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a86      	ldr	r2, [pc, #536]	@ (8005798 <HAL_SPI_Init+0x240>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00a      	beq.n	800559a <HAL_SPI_Init+0x42>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a84      	ldr	r2, [pc, #528]	@ (800579c <HAL_SPI_Init+0x244>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d005      	beq.n	800559a <HAL_SPI_Init+0x42>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	2b0f      	cmp	r3, #15
 8005594:	d901      	bls.n	800559a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e0f7      	b.n	800578a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 fe2e 	bl	80061fc <SPI_GetPacketSize>
 80055a0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a7b      	ldr	r2, [pc, #492]	@ (8005794 <HAL_SPI_Init+0x23c>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d00c      	beq.n	80055c6 <HAL_SPI_Init+0x6e>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a79      	ldr	r2, [pc, #484]	@ (8005798 <HAL_SPI_Init+0x240>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d007      	beq.n	80055c6 <HAL_SPI_Init+0x6e>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a78      	ldr	r2, [pc, #480]	@ (800579c <HAL_SPI_Init+0x244>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d002      	beq.n	80055c6 <HAL_SPI_Init+0x6e>
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2b08      	cmp	r3, #8
 80055c4:	d811      	bhi.n	80055ea <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80055ca:	4a72      	ldr	r2, [pc, #456]	@ (8005794 <HAL_SPI_Init+0x23c>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d009      	beq.n	80055e4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a70      	ldr	r2, [pc, #448]	@ (8005798 <HAL_SPI_Init+0x240>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d004      	beq.n	80055e4 <HAL_SPI_Init+0x8c>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a6f      	ldr	r2, [pc, #444]	@ (800579c <HAL_SPI_Init+0x244>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d104      	bne.n	80055ee <HAL_SPI_Init+0x96>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2b10      	cmp	r3, #16
 80055e8:	d901      	bls.n	80055ee <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e0cd      	b.n	800578a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d106      	bne.n	8005608 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f7fc f9ec 	bl	80019e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2202      	movs	r2, #2
 800560c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 0201 	bic.w	r2, r2, #1
 800561e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800562a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005634:	d119      	bne.n	800566a <HAL_SPI_Init+0x112>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800563e:	d103      	bne.n	8005648 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005644:	2b00      	cmp	r3, #0
 8005646:	d008      	beq.n	800565a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800564c:	2b00      	cmp	r3, #0
 800564e:	d10c      	bne.n	800566a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005654:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005658:	d107      	bne.n	800566a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005668:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00f      	beq.n	8005696 <HAL_SPI_Init+0x13e>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	2b06      	cmp	r3, #6
 800567c:	d90b      	bls.n	8005696 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	430a      	orrs	r2, r1
 8005692:	601a      	str	r2, [r3, #0]
 8005694:	e007      	b.n	80056a6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056a4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	69da      	ldr	r2, [r3, #28]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ae:	431a      	orrs	r2, r3
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b8:	ea42 0103 	orr.w	r1, r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	430a      	orrs	r2, r1
 80056c6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d0:	431a      	orrs	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d6:	431a      	orrs	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	699b      	ldr	r3, [r3, #24]
 80056dc:	431a      	orrs	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	695b      	ldr	r3, [r3, #20]
 80056e8:	431a      	orrs	r2, r3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a1b      	ldr	r3, [r3, #32]
 80056ee:	431a      	orrs	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	431a      	orrs	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	431a      	orrs	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005706:	ea42 0103 	orr.w	r1, r2, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	430a      	orrs	r2, r1
 8005714:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d113      	bne.n	8005746 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005730:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005744:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f022 0201 	bic.w	r2, r2, #1
 8005754:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00a      	beq.n	8005778 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	430a      	orrs	r2, r1
 8005776:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3710      	adds	r7, #16
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	40013000 	.word	0x40013000
 8005798:	40003800 	.word	0x40003800
 800579c:	40003c00 	.word	0x40003c00

080057a0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b088      	sub	sp, #32
 80057a4:	af02      	add	r7, sp, #8
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	603b      	str	r3, [r7, #0]
 80057ac:	4613      	mov	r3, r2
 80057ae:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	3320      	adds	r3, #32
 80057b6:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057b8:	f7fc fce2 	bl	8002180 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d001      	beq.n	80057ce <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80057ca:	2302      	movs	r3, #2
 80057cc:	e1d1      	b.n	8005b72 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d002      	beq.n	80057da <HAL_SPI_Transmit+0x3a>
 80057d4:	88fb      	ldrh	r3, [r7, #6]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e1c9      	b.n	8005b72 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d101      	bne.n	80057ec <HAL_SPI_Transmit+0x4c>
 80057e8:	2302      	movs	r3, #2
 80057ea:	e1c2      	b.n	8005b72 <HAL_SPI_Transmit+0x3d2>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2203      	movs	r2, #3
 80057f8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	88fa      	ldrh	r2, [r7, #6]
 800580e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	88fa      	ldrh	r2, [r7, #6]
 8005816:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005844:	d108      	bne.n	8005858 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	e009      	b.n	800586c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800586a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	685a      	ldr	r2, [r3, #4]
 8005872:	4b96      	ldr	r3, [pc, #600]	@ (8005acc <HAL_SPI_Transmit+0x32c>)
 8005874:	4013      	ands	r3, r2
 8005876:	88f9      	ldrh	r1, [r7, #6]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	6812      	ldr	r2, [r2, #0]
 800587c:	430b      	orrs	r3, r1
 800587e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0201 	orr.w	r2, r2, #1
 800588e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005898:	d107      	bne.n	80058aa <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	2b0f      	cmp	r3, #15
 80058b0:	d947      	bls.n	8005942 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80058b2:	e03f      	b.n	8005934 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	f003 0302 	and.w	r3, r3, #2
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d114      	bne.n	80058ec <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	6812      	ldr	r2, [r2, #0]
 80058cc:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058d2:	1d1a      	adds	r2, r3, #4
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80058de:	b29b      	uxth	r3, r3
 80058e0:	3b01      	subs	r3, #1
 80058e2:	b29a      	uxth	r2, r3
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80058ea:	e023      	b.n	8005934 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058ec:	f7fc fc48 	bl	8002180 <HAL_GetTick>
 80058f0:	4602      	mov	r2, r0
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	1ad3      	subs	r3, r2, r3
 80058f6:	683a      	ldr	r2, [r7, #0]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d803      	bhi.n	8005904 <HAL_SPI_Transmit+0x164>
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005902:	d102      	bne.n	800590a <HAL_SPI_Transmit+0x16a>
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d114      	bne.n	8005934 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f000 fba8 	bl	8006060 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005916:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e11e      	b.n	8005b72 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800593a:	b29b      	uxth	r3, r3
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1b9      	bne.n	80058b4 <HAL_SPI_Transmit+0x114>
 8005940:	e0f1      	b.n	8005b26 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	2b07      	cmp	r3, #7
 8005948:	f240 80e6 	bls.w	8005b18 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800594c:	e05d      	b.n	8005a0a <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	695b      	ldr	r3, [r3, #20]
 8005954:	f003 0302 	and.w	r3, r3, #2
 8005958:	2b02      	cmp	r3, #2
 800595a:	d132      	bne.n	80059c2 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005962:	b29b      	uxth	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	d918      	bls.n	800599a <HAL_SPI_Transmit+0x1fa>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800596c:	2b00      	cmp	r3, #0
 800596e:	d014      	beq.n	800599a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	6812      	ldr	r2, [r2, #0]
 800597a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005980:	1d1a      	adds	r2, r3, #4
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800598c:	b29b      	uxth	r3, r3
 800598e:	3b02      	subs	r3, #2
 8005990:	b29a      	uxth	r2, r3
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005998:	e037      	b.n	8005a0a <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800599e:	881a      	ldrh	r2, [r3, #0]
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059a8:	1c9a      	adds	r2, r3, #2
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	3b01      	subs	r3, #1
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80059c0:	e023      	b.n	8005a0a <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059c2:	f7fc fbdd 	bl	8002180 <HAL_GetTick>
 80059c6:	4602      	mov	r2, r0
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	1ad3      	subs	r3, r2, r3
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d803      	bhi.n	80059da <HAL_SPI_Transmit+0x23a>
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d8:	d102      	bne.n	80059e0 <HAL_SPI_Transmit+0x240>
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d114      	bne.n	8005a0a <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f000 fb3d 	bl	8006060 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e0b3      	b.n	8005b72 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d19b      	bne.n	800594e <HAL_SPI_Transmit+0x1ae>
 8005a16:	e086      	b.n	8005b26 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	f003 0302 	and.w	r3, r3, #2
 8005a22:	2b02      	cmp	r3, #2
 8005a24:	d154      	bne.n	8005ad0 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	2b03      	cmp	r3, #3
 8005a30:	d918      	bls.n	8005a64 <HAL_SPI_Transmit+0x2c4>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a36:	2b40      	cmp	r3, #64	@ 0x40
 8005a38:	d914      	bls.n	8005a64 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6812      	ldr	r2, [r2, #0]
 8005a44:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a4a:	1d1a      	adds	r2, r3, #4
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	3b04      	subs	r3, #4
 8005a5a:	b29a      	uxth	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005a62:	e059      	b.n	8005b18 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d917      	bls.n	8005aa0 <HAL_SPI_Transmit+0x300>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d013      	beq.n	8005aa0 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a7c:	881a      	ldrh	r2, [r3, #0]
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a86:	1c9a      	adds	r2, r3, #2
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	3b02      	subs	r3, #2
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005a9e:	e03b      	b.n	8005b18 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	3320      	adds	r3, #32
 8005aaa:	7812      	ldrb	r2, [r2, #0]
 8005aac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	3b01      	subs	r3, #1
 8005ac2:	b29a      	uxth	r2, r3
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005aca:	e025      	b.n	8005b18 <HAL_SPI_Transmit+0x378>
 8005acc:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ad0:	f7fc fb56 	bl	8002180 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	683a      	ldr	r2, [r7, #0]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d803      	bhi.n	8005ae8 <HAL_SPI_Transmit+0x348>
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae6:	d102      	bne.n	8005aee <HAL_SPI_Transmit+0x34e>
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d114      	bne.n	8005b18 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 fab6 	bl	8006060 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005afa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e02c      	b.n	8005b72 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f47f af79 	bne.w	8005a18 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	9300      	str	r3, [sp, #0]
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	2108      	movs	r1, #8
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	f000 fb35 	bl	80061a0 <SPI_WaitOnFlagUntilTimeout>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d007      	beq.n	8005b4c <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b42:	f043 0220 	orr.w	r2, r3, #32
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f000 fa87 	bl	8006060 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e000      	b.n	8005b72 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8005b70:	2300      	movs	r3, #0
  }
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3718      	adds	r7, #24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop

08005b7c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b088      	sub	sp, #32
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	603b      	str	r3, [r7, #0]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b90:	095b      	lsrs	r3, r3, #5
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	3301      	adds	r3, #1
 8005b96:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	3330      	adds	r3, #48	@ 0x30
 8005b9e:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ba0:	f7fc faee 	bl	8002180 <HAL_GetTick>
 8005ba4:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d001      	beq.n	8005bb6 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	e250      	b.n	8006058 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <HAL_SPI_Receive+0x46>
 8005bbc:	88fb      	ldrh	r3, [r7, #6]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d101      	bne.n	8005bc6 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e248      	b.n	8006058 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_SPI_Receive+0x58>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e241      	b.n	8006058 <HAL_SPI_Receive+0x4dc>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2204      	movs	r2, #4
 8005be0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	88fa      	ldrh	r2, [r7, #6]
 8005bf6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	88fa      	ldrh	r2, [r7, #6]
 8005bfe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005c2c:	d108      	bne.n	8005c40 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	e009      	b.n	8005c54 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005c52:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	4b95      	ldr	r3, [pc, #596]	@ (8005eb0 <HAL_SPI_Receive+0x334>)
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	88f9      	ldrh	r1, [r7, #6]
 8005c60:	68fa      	ldr	r2, [r7, #12]
 8005c62:	6812      	ldr	r2, [r2, #0]
 8005c64:	430b      	orrs	r3, r1
 8005c66:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f042 0201 	orr.w	r2, r2, #1
 8005c76:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c80:	d107      	bne.n	8005c92 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c90:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	2b0f      	cmp	r3, #15
 8005c98:	d96c      	bls.n	8005d74 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005c9a:	e064      	b.n	8005d66 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d114      	bne.n	8005cdc <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005cbc:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cc2:	1d1a      	adds	r2, r3, #4
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	3b01      	subs	r3, #1
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005cda:	e044      	b.n	8005d66 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	8bfa      	ldrh	r2, [r7, #30]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d919      	bls.n	8005d1e <HAL_SPI_Receive+0x1a2>
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d014      	beq.n	8005d1e <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cfc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005cfe:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d04:	1d1a      	adds	r2, r3, #4
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005d1c:	e023      	b.n	8005d66 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d1e:	f7fc fa2f 	bl	8002180 <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	683a      	ldr	r2, [r7, #0]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d803      	bhi.n	8005d36 <HAL_SPI_Receive+0x1ba>
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d34:	d102      	bne.n	8005d3c <HAL_SPI_Receive+0x1c0>
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d114      	bne.n	8005d66 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f000 f98f 	bl	8006060 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d48:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e178      	b.n	8006058 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d194      	bne.n	8005c9c <HAL_SPI_Receive+0x120>
 8005d72:	e15e      	b.n	8006032 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	2b07      	cmp	r3, #7
 8005d7a:	f240 8153 	bls.w	8006024 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005d7e:	e08f      	b.n	8005ea0 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d114      	bne.n	8005dc0 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	8812      	ldrh	r2, [r2, #0]
 8005d9e:	b292      	uxth	r2, r2
 8005da0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005da6:	1c9a      	adds	r2, r3, #2
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	3b01      	subs	r3, #1
 8005db6:	b29a      	uxth	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005dbe:	e06f      	b.n	8005ea0 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	8bfa      	ldrh	r2, [r7, #30]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d924      	bls.n	8005e18 <HAL_SPI_Receive+0x29c>
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d01f      	beq.n	8005e18 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ddc:	69ba      	ldr	r2, [r7, #24]
 8005dde:	8812      	ldrh	r2, [r2, #0]
 8005de0:	b292      	uxth	r2, r2
 8005de2:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005de8:	1c9a      	adds	r2, r3, #2
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005df2:	69ba      	ldr	r2, [r7, #24]
 8005df4:	8812      	ldrh	r2, [r2, #0]
 8005df6:	b292      	uxth	r2, r2
 8005df8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005dfe:	1c9a      	adds	r2, r3, #2
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	3b02      	subs	r3, #2
 8005e0e:	b29a      	uxth	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005e16:	e043      	b.n	8005ea0 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d119      	bne.n	8005e58 <HAL_SPI_Receive+0x2dc>
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d014      	beq.n	8005e58 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e32:	69ba      	ldr	r2, [r7, #24]
 8005e34:	8812      	ldrh	r2, [r2, #0]
 8005e36:	b292      	uxth	r2, r2
 8005e38:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e3e:	1c9a      	adds	r2, r3, #2
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	b29a      	uxth	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005e56:	e023      	b.n	8005ea0 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e58:	f7fc f992 	bl	8002180 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	683a      	ldr	r2, [r7, #0]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d803      	bhi.n	8005e70 <HAL_SPI_Receive+0x2f4>
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e6e:	d102      	bne.n	8005e76 <HAL_SPI_Receive+0x2fa>
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d114      	bne.n	8005ea0 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005e76:	68f8      	ldr	r0, [r7, #12]
 8005e78:	f000 f8f2 	bl	8006060 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e82:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e0db      	b.n	8006058 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f47f af69 	bne.w	8005d80 <HAL_SPI_Receive+0x204>
 8005eae:	e0c0      	b.n	8006032 <HAL_SPI_Receive+0x4b6>
 8005eb0:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	695b      	ldr	r3, [r3, #20]
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d117      	bne.n	8005efa <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ed6:	7812      	ldrb	r2, [r2, #0]
 8005ed8:	b2d2      	uxtb	r2, r2
 8005eda:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ee0:	1c5a      	adds	r2, r3, #1
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005ef8:	e094      	b.n	8006024 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	8bfa      	ldrh	r2, [r7, #30]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d946      	bls.n	8005f96 <HAL_SPI_Receive+0x41a>
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d041      	beq.n	8005f96 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f1e:	7812      	ldrb	r2, [r2, #0]
 8005f20:	b2d2      	uxtb	r2, r2
 8005f22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f28:	1c5a      	adds	r2, r3, #1
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f3a:	7812      	ldrb	r2, [r2, #0]
 8005f3c:	b2d2      	uxtb	r2, r2
 8005f3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f44:	1c5a      	adds	r2, r3, #1
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f56:	7812      	ldrb	r2, [r2, #0]
 8005f58:	b2d2      	uxtb	r2, r2
 8005f5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f72:	7812      	ldrb	r2, [r2, #0]
 8005f74:	b2d2      	uxtb	r2, r2
 8005f76:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f7c:	1c5a      	adds	r2, r3, #1
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b04      	subs	r3, #4
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005f94:	e046      	b.n	8006024 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b03      	cmp	r3, #3
 8005fa0:	d81c      	bhi.n	8005fdc <HAL_SPI_Receive+0x460>
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d017      	beq.n	8005fdc <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fb8:	7812      	ldrb	r2, [r2, #0]
 8005fba:	b2d2      	uxtb	r2, r2
 8005fbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fc2:	1c5a      	adds	r2, r3, #1
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	b29a      	uxth	r2, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005fda:	e023      	b.n	8006024 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fdc:	f7fc f8d0 	bl	8002180 <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	683a      	ldr	r2, [r7, #0]
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d803      	bhi.n	8005ff4 <HAL_SPI_Receive+0x478>
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff2:	d102      	bne.n	8005ffa <HAL_SPI_Receive+0x47e>
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d114      	bne.n	8006024 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	f000 f830 	bl	8006060 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006006:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006020:	2303      	movs	r3, #3
 8006022:	e019      	b.n	8006058 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800602a:	b29b      	uxth	r3, r3
 800602c:	2b00      	cmp	r3, #0
 800602e:	f47f af41 	bne.w	8005eb4 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f000 f814 	bl	8006060 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800604e:	2b00      	cmp	r3, #0
 8006050:	d001      	beq.n	8006056 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e000      	b.n	8006058 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8006056:	2300      	movs	r3, #0
  }
}
 8006058:	4618      	mov	r0, r3
 800605a:	3720      	adds	r7, #32
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	699a      	ldr	r2, [r3, #24]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 0208 	orr.w	r2, r2, #8
 800607e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	699a      	ldr	r2, [r3, #24]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f042 0210 	orr.w	r2, r2, #16
 800608e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0201 	bic.w	r2, r2, #1
 800609e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6919      	ldr	r1, [r3, #16]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	4b3c      	ldr	r3, [pc, #240]	@ (800619c <SPI_CloseTransfer+0x13c>)
 80060ac:	400b      	ands	r3, r1
 80060ae:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	689a      	ldr	r2, [r3, #8]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80060be:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d014      	beq.n	80060f6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f003 0320 	and.w	r3, r3, #32
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00f      	beq.n	80060f6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060dc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	699a      	ldr	r2, [r3, #24]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f042 0220 	orr.w	r2, r2, #32
 80060f4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b03      	cmp	r3, #3
 8006100:	d014      	beq.n	800612c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00f      	beq.n	800612c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006112:	f043 0204 	orr.w	r2, r3, #4
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	699a      	ldr	r2, [r3, #24]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800612a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006132:	2b00      	cmp	r3, #0
 8006134:	d00f      	beq.n	8006156 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800613c:	f043 0201 	orr.w	r2, r3, #1
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	699a      	ldr	r2, [r3, #24]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006154:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00f      	beq.n	8006180 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006166:	f043 0208 	orr.w	r2, r3, #8
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	699a      	ldr	r2, [r3, #24]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800617e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006190:	bf00      	nop
 8006192:	3714      	adds	r7, #20
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	fffffc90 	.word	0xfffffc90

080061a0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	603b      	str	r3, [r7, #0]
 80061ac:	4613      	mov	r3, r2
 80061ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80061b0:	e010      	b.n	80061d4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061b2:	f7fb ffe5 	bl	8002180 <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	683a      	ldr	r2, [r7, #0]
 80061be:	429a      	cmp	r2, r3
 80061c0:	d803      	bhi.n	80061ca <SPI_WaitOnFlagUntilTimeout+0x2a>
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c8:	d102      	bne.n	80061d0 <SPI_WaitOnFlagUntilTimeout+0x30>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d101      	bne.n	80061d4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e00f      	b.n	80061f4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	695a      	ldr	r2, [r3, #20]
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	4013      	ands	r3, r2
 80061de:	68ba      	ldr	r2, [r7, #8]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	bf0c      	ite	eq
 80061e4:	2301      	moveq	r3, #1
 80061e6:	2300      	movne	r3, #0
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	461a      	mov	r2, r3
 80061ec:	79fb      	ldrb	r3, [r7, #7]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d0df      	beq.n	80061b2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006208:	095b      	lsrs	r3, r3, #5
 800620a:	3301      	adds	r3, #1
 800620c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	3301      	adds	r3, #1
 8006214:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	3307      	adds	r3, #7
 800621a:	08db      	lsrs	r3, r3, #3
 800621c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	68fa      	ldr	r2, [r7, #12]
 8006222:	fb02 f303 	mul.w	r3, r2, r3
}
 8006226:	4618      	mov	r0, r3
 8006228:	3714      	adds	r7, #20
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b082      	sub	sp, #8
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d101      	bne.n	8006244 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e049      	b.n	80062d8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b00      	cmp	r3, #0
 800624e:	d106      	bne.n	800625e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f7fb fc61 	bl	8001b20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2202      	movs	r2, #2
 8006262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	3304      	adds	r3, #4
 800626e:	4619      	mov	r1, r3
 8006270:	4610      	mov	r0, r2
 8006272:	f000 fad5 	bl	8006820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2201      	movs	r2, #1
 800627a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2201      	movs	r2, #1
 8006282:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2201      	movs	r2, #1
 800628a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2201      	movs	r2, #1
 80062a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2201      	movs	r2, #1
 80062d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3708      	adds	r7, #8
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}

080062e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d001      	beq.n	80062f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e054      	b.n	80063a2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2202      	movs	r2, #2
 80062fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68da      	ldr	r2, [r3, #12]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f042 0201 	orr.w	r2, r2, #1
 800630e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a26      	ldr	r2, [pc, #152]	@ (80063b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d022      	beq.n	8006360 <HAL_TIM_Base_Start_IT+0x80>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006322:	d01d      	beq.n	8006360 <HAL_TIM_Base_Start_IT+0x80>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a22      	ldr	r2, [pc, #136]	@ (80063b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d018      	beq.n	8006360 <HAL_TIM_Base_Start_IT+0x80>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a21      	ldr	r2, [pc, #132]	@ (80063b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d013      	beq.n	8006360 <HAL_TIM_Base_Start_IT+0x80>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a1f      	ldr	r2, [pc, #124]	@ (80063bc <HAL_TIM_Base_Start_IT+0xdc>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d00e      	beq.n	8006360 <HAL_TIM_Base_Start_IT+0x80>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4a1e      	ldr	r2, [pc, #120]	@ (80063c0 <HAL_TIM_Base_Start_IT+0xe0>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d009      	beq.n	8006360 <HAL_TIM_Base_Start_IT+0x80>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a1c      	ldr	r2, [pc, #112]	@ (80063c4 <HAL_TIM_Base_Start_IT+0xe4>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d004      	beq.n	8006360 <HAL_TIM_Base_Start_IT+0x80>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a1b      	ldr	r2, [pc, #108]	@ (80063c8 <HAL_TIM_Base_Start_IT+0xe8>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d115      	bne.n	800638c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689a      	ldr	r2, [r3, #8]
 8006366:	4b19      	ldr	r3, [pc, #100]	@ (80063cc <HAL_TIM_Base_Start_IT+0xec>)
 8006368:	4013      	ands	r3, r2
 800636a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2b06      	cmp	r3, #6
 8006370:	d015      	beq.n	800639e <HAL_TIM_Base_Start_IT+0xbe>
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006378:	d011      	beq.n	800639e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f042 0201 	orr.w	r2, r2, #1
 8006388:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800638a:	e008      	b.n	800639e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f042 0201 	orr.w	r2, r2, #1
 800639a:	601a      	str	r2, [r3, #0]
 800639c:	e000      	b.n	80063a0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800639e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80063a0:	2300      	movs	r3, #0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3714      	adds	r7, #20
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop
 80063b0:	40010000 	.word	0x40010000
 80063b4:	40000400 	.word	0x40000400
 80063b8:	40000800 	.word	0x40000800
 80063bc:	40000c00 	.word	0x40000c00
 80063c0:	40010400 	.word	0x40010400
 80063c4:	40001800 	.word	0x40001800
 80063c8:	40014000 	.word	0x40014000
 80063cc:	00010007 	.word	0x00010007

080063d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	f003 0302 	and.w	r3, r3, #2
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d020      	beq.n	8006434 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f003 0302 	and.w	r3, r3, #2
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d01b      	beq.n	8006434 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f06f 0202 	mvn.w	r2, #2
 8006404:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2201      	movs	r2, #1
 800640a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	699b      	ldr	r3, [r3, #24]
 8006412:	f003 0303 	and.w	r3, r3, #3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d003      	beq.n	8006422 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f9e2 	bl	80067e4 <HAL_TIM_IC_CaptureCallback>
 8006420:	e005      	b.n	800642e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f9d4 	bl	80067d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f000 f9e5 	bl	80067f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	f003 0304 	and.w	r3, r3, #4
 800643a:	2b00      	cmp	r3, #0
 800643c:	d020      	beq.n	8006480 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f003 0304 	and.w	r3, r3, #4
 8006444:	2b00      	cmp	r3, #0
 8006446:	d01b      	beq.n	8006480 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f06f 0204 	mvn.w	r2, #4
 8006450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2202      	movs	r2, #2
 8006456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 f9bc 	bl	80067e4 <HAL_TIM_IC_CaptureCallback>
 800646c:	e005      	b.n	800647a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 f9ae 	bl	80067d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f9bf 	bl	80067f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	f003 0308 	and.w	r3, r3, #8
 8006486:	2b00      	cmp	r3, #0
 8006488:	d020      	beq.n	80064cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f003 0308 	and.w	r3, r3, #8
 8006490:	2b00      	cmp	r3, #0
 8006492:	d01b      	beq.n	80064cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f06f 0208 	mvn.w	r2, #8
 800649c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2204      	movs	r2, #4
 80064a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	f003 0303 	and.w	r3, r3, #3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d003      	beq.n	80064ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f996 	bl	80067e4 <HAL_TIM_IC_CaptureCallback>
 80064b8:	e005      	b.n	80064c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f988 	bl	80067d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f999 	bl	80067f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	f003 0310 	and.w	r3, r3, #16
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d020      	beq.n	8006518 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f003 0310 	and.w	r3, r3, #16
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d01b      	beq.n	8006518 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f06f 0210 	mvn.w	r2, #16
 80064e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2208      	movs	r2, #8
 80064ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	69db      	ldr	r3, [r3, #28]
 80064f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f970 	bl	80067e4 <HAL_TIM_IC_CaptureCallback>
 8006504:	e005      	b.n	8006512 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 f962 	bl	80067d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f973 	bl	80067f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f003 0301 	and.w	r3, r3, #1
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00c      	beq.n	800653c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f003 0301 	and.w	r3, r3, #1
 8006528:	2b00      	cmp	r3, #0
 800652a:	d007      	beq.n	800653c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f06f 0201 	mvn.w	r2, #1
 8006534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f7fb fa16 	bl	8001968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006542:	2b00      	cmp	r3, #0
 8006544:	d104      	bne.n	8006550 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00c      	beq.n	800656a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006556:	2b00      	cmp	r3, #0
 8006558:	d007      	beq.n	800656a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 fb31 	bl	8006bcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00c      	beq.n	800658e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800657a:	2b00      	cmp	r3, #0
 800657c:	d007      	beq.n	800658e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 fb29 	bl	8006be0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00c      	beq.n	80065b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d007      	beq.n	80065b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 f92d 	bl	800680c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	f003 0320 	and.w	r3, r3, #32
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d00c      	beq.n	80065d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f003 0320 	and.w	r3, r3, #32
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d007      	beq.n	80065d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f06f 0220 	mvn.w	r2, #32
 80065ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 faf1 	bl	8006bb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065d6:	bf00      	nop
 80065d8:	3710      	adds	r7, #16
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
	...

080065e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065ea:	2300      	movs	r3, #0
 80065ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d101      	bne.n	80065fc <HAL_TIM_ConfigClockSource+0x1c>
 80065f8:	2302      	movs	r3, #2
 80065fa:	e0dc      	b.n	80067b6 <HAL_TIM_ConfigClockSource+0x1d6>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2202      	movs	r2, #2
 8006608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	4b6a      	ldr	r3, [pc, #424]	@ (80067c0 <HAL_TIM_ConfigClockSource+0x1e0>)
 8006618:	4013      	ands	r3, r2
 800661a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006622:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68ba      	ldr	r2, [r7, #8]
 800662a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a64      	ldr	r2, [pc, #400]	@ (80067c4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006632:	4293      	cmp	r3, r2
 8006634:	f000 80a9 	beq.w	800678a <HAL_TIM_ConfigClockSource+0x1aa>
 8006638:	4a62      	ldr	r2, [pc, #392]	@ (80067c4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800663a:	4293      	cmp	r3, r2
 800663c:	f200 80ae 	bhi.w	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 8006640:	4a61      	ldr	r2, [pc, #388]	@ (80067c8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006642:	4293      	cmp	r3, r2
 8006644:	f000 80a1 	beq.w	800678a <HAL_TIM_ConfigClockSource+0x1aa>
 8006648:	4a5f      	ldr	r2, [pc, #380]	@ (80067c8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800664a:	4293      	cmp	r3, r2
 800664c:	f200 80a6 	bhi.w	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 8006650:	4a5e      	ldr	r2, [pc, #376]	@ (80067cc <HAL_TIM_ConfigClockSource+0x1ec>)
 8006652:	4293      	cmp	r3, r2
 8006654:	f000 8099 	beq.w	800678a <HAL_TIM_ConfigClockSource+0x1aa>
 8006658:	4a5c      	ldr	r2, [pc, #368]	@ (80067cc <HAL_TIM_ConfigClockSource+0x1ec>)
 800665a:	4293      	cmp	r3, r2
 800665c:	f200 809e 	bhi.w	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 8006660:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006664:	f000 8091 	beq.w	800678a <HAL_TIM_ConfigClockSource+0x1aa>
 8006668:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800666c:	f200 8096 	bhi.w	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 8006670:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006674:	f000 8089 	beq.w	800678a <HAL_TIM_ConfigClockSource+0x1aa>
 8006678:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800667c:	f200 808e 	bhi.w	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 8006680:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006684:	d03e      	beq.n	8006704 <HAL_TIM_ConfigClockSource+0x124>
 8006686:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800668a:	f200 8087 	bhi.w	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 800668e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006692:	f000 8086 	beq.w	80067a2 <HAL_TIM_ConfigClockSource+0x1c2>
 8006696:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800669a:	d87f      	bhi.n	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 800669c:	2b70      	cmp	r3, #112	@ 0x70
 800669e:	d01a      	beq.n	80066d6 <HAL_TIM_ConfigClockSource+0xf6>
 80066a0:	2b70      	cmp	r3, #112	@ 0x70
 80066a2:	d87b      	bhi.n	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 80066a4:	2b60      	cmp	r3, #96	@ 0x60
 80066a6:	d050      	beq.n	800674a <HAL_TIM_ConfigClockSource+0x16a>
 80066a8:	2b60      	cmp	r3, #96	@ 0x60
 80066aa:	d877      	bhi.n	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 80066ac:	2b50      	cmp	r3, #80	@ 0x50
 80066ae:	d03c      	beq.n	800672a <HAL_TIM_ConfigClockSource+0x14a>
 80066b0:	2b50      	cmp	r3, #80	@ 0x50
 80066b2:	d873      	bhi.n	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 80066b4:	2b40      	cmp	r3, #64	@ 0x40
 80066b6:	d058      	beq.n	800676a <HAL_TIM_ConfigClockSource+0x18a>
 80066b8:	2b40      	cmp	r3, #64	@ 0x40
 80066ba:	d86f      	bhi.n	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 80066bc:	2b30      	cmp	r3, #48	@ 0x30
 80066be:	d064      	beq.n	800678a <HAL_TIM_ConfigClockSource+0x1aa>
 80066c0:	2b30      	cmp	r3, #48	@ 0x30
 80066c2:	d86b      	bhi.n	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 80066c4:	2b20      	cmp	r3, #32
 80066c6:	d060      	beq.n	800678a <HAL_TIM_ConfigClockSource+0x1aa>
 80066c8:	2b20      	cmp	r3, #32
 80066ca:	d867      	bhi.n	800679c <HAL_TIM_ConfigClockSource+0x1bc>
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d05c      	beq.n	800678a <HAL_TIM_ConfigClockSource+0x1aa>
 80066d0:	2b10      	cmp	r3, #16
 80066d2:	d05a      	beq.n	800678a <HAL_TIM_ConfigClockSource+0x1aa>
 80066d4:	e062      	b.n	800679c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066e6:	f000 f9b9 	bl	8006a5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80066f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	609a      	str	r2, [r3, #8]
      break;
 8006702:	e04f      	b.n	80067a4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006714:	f000 f9a2 	bl	8006a5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689a      	ldr	r2, [r3, #8]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006726:	609a      	str	r2, [r3, #8]
      break;
 8006728:	e03c      	b.n	80067a4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006736:	461a      	mov	r2, r3
 8006738:	f000 f912 	bl	8006960 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2150      	movs	r1, #80	@ 0x50
 8006742:	4618      	mov	r0, r3
 8006744:	f000 f96c 	bl	8006a20 <TIM_ITRx_SetConfig>
      break;
 8006748:	e02c      	b.n	80067a4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006756:	461a      	mov	r2, r3
 8006758:	f000 f931 	bl	80069be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2160      	movs	r1, #96	@ 0x60
 8006762:	4618      	mov	r0, r3
 8006764:	f000 f95c 	bl	8006a20 <TIM_ITRx_SetConfig>
      break;
 8006768:	e01c      	b.n	80067a4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006776:	461a      	mov	r2, r3
 8006778:	f000 f8f2 	bl	8006960 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2140      	movs	r1, #64	@ 0x40
 8006782:	4618      	mov	r0, r3
 8006784:	f000 f94c 	bl	8006a20 <TIM_ITRx_SetConfig>
      break;
 8006788:	e00c      	b.n	80067a4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4619      	mov	r1, r3
 8006794:	4610      	mov	r0, r2
 8006796:	f000 f943 	bl	8006a20 <TIM_ITRx_SetConfig>
      break;
 800679a:	e003      	b.n	80067a4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	73fb      	strb	r3, [r7, #15]
      break;
 80067a0:	e000      	b.n	80067a4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80067a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3710      	adds	r7, #16
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	ffceff88 	.word	0xffceff88
 80067c4:	00100040 	.word	0x00100040
 80067c8:	00100030 	.word	0x00100030
 80067cc:	00100020 	.word	0x00100020

080067d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067d8:	bf00      	nop
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067ec:	bf00      	nop
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006814:	bf00      	nop
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a43      	ldr	r2, [pc, #268]	@ (8006940 <TIM_Base_SetConfig+0x120>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d013      	beq.n	8006860 <TIM_Base_SetConfig+0x40>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800683e:	d00f      	beq.n	8006860 <TIM_Base_SetConfig+0x40>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a40      	ldr	r2, [pc, #256]	@ (8006944 <TIM_Base_SetConfig+0x124>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d00b      	beq.n	8006860 <TIM_Base_SetConfig+0x40>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a3f      	ldr	r2, [pc, #252]	@ (8006948 <TIM_Base_SetConfig+0x128>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d007      	beq.n	8006860 <TIM_Base_SetConfig+0x40>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a3e      	ldr	r2, [pc, #248]	@ (800694c <TIM_Base_SetConfig+0x12c>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d003      	beq.n	8006860 <TIM_Base_SetConfig+0x40>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a3d      	ldr	r2, [pc, #244]	@ (8006950 <TIM_Base_SetConfig+0x130>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d108      	bne.n	8006872 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	4313      	orrs	r3, r2
 8006870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a32      	ldr	r2, [pc, #200]	@ (8006940 <TIM_Base_SetConfig+0x120>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d01f      	beq.n	80068ba <TIM_Base_SetConfig+0x9a>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006880:	d01b      	beq.n	80068ba <TIM_Base_SetConfig+0x9a>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a2f      	ldr	r2, [pc, #188]	@ (8006944 <TIM_Base_SetConfig+0x124>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d017      	beq.n	80068ba <TIM_Base_SetConfig+0x9a>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a2e      	ldr	r2, [pc, #184]	@ (8006948 <TIM_Base_SetConfig+0x128>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d013      	beq.n	80068ba <TIM_Base_SetConfig+0x9a>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a2d      	ldr	r2, [pc, #180]	@ (800694c <TIM_Base_SetConfig+0x12c>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d00f      	beq.n	80068ba <TIM_Base_SetConfig+0x9a>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a2c      	ldr	r2, [pc, #176]	@ (8006950 <TIM_Base_SetConfig+0x130>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d00b      	beq.n	80068ba <TIM_Base_SetConfig+0x9a>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a2b      	ldr	r2, [pc, #172]	@ (8006954 <TIM_Base_SetConfig+0x134>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d007      	beq.n	80068ba <TIM_Base_SetConfig+0x9a>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a2a      	ldr	r2, [pc, #168]	@ (8006958 <TIM_Base_SetConfig+0x138>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d003      	beq.n	80068ba <TIM_Base_SetConfig+0x9a>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a29      	ldr	r2, [pc, #164]	@ (800695c <TIM_Base_SetConfig+0x13c>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d108      	bne.n	80068cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	689a      	ldr	r2, [r3, #8]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4a14      	ldr	r2, [pc, #80]	@ (8006940 <TIM_Base_SetConfig+0x120>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d00f      	beq.n	8006912 <TIM_Base_SetConfig+0xf2>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	4a16      	ldr	r2, [pc, #88]	@ (8006950 <TIM_Base_SetConfig+0x130>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d00b      	beq.n	8006912 <TIM_Base_SetConfig+0xf2>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a15      	ldr	r2, [pc, #84]	@ (8006954 <TIM_Base_SetConfig+0x134>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d007      	beq.n	8006912 <TIM_Base_SetConfig+0xf2>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a14      	ldr	r2, [pc, #80]	@ (8006958 <TIM_Base_SetConfig+0x138>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d003      	beq.n	8006912 <TIM_Base_SetConfig+0xf2>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a13      	ldr	r2, [pc, #76]	@ (800695c <TIM_Base_SetConfig+0x13c>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d103      	bne.n	800691a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	691a      	ldr	r2, [r3, #16]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f043 0204 	orr.w	r2, r3, #4
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	601a      	str	r2, [r3, #0]
}
 8006932:	bf00      	nop
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	40010000 	.word	0x40010000
 8006944:	40000400 	.word	0x40000400
 8006948:	40000800 	.word	0x40000800
 800694c:	40000c00 	.word	0x40000c00
 8006950:	40010400 	.word	0x40010400
 8006954:	40014000 	.word	0x40014000
 8006958:	40014400 	.word	0x40014400
 800695c:	40014800 	.word	0x40014800

08006960 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006960:	b480      	push	{r7}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6a1b      	ldr	r3, [r3, #32]
 8006970:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	f023 0201 	bic.w	r2, r3, #1
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800698a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	011b      	lsls	r3, r3, #4
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	4313      	orrs	r3, r2
 8006994:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	f023 030a 	bic.w	r3, r3, #10
 800699c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	621a      	str	r2, [r3, #32]
}
 80069b2:	bf00      	nop
 80069b4:	371c      	adds	r7, #28
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr

080069be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069be:	b480      	push	{r7}
 80069c0:	b087      	sub	sp, #28
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	60f8      	str	r0, [r7, #12]
 80069c6:	60b9      	str	r1, [r7, #8]
 80069c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6a1b      	ldr	r3, [r3, #32]
 80069ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	f023 0210 	bic.w	r2, r3, #16
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	699b      	ldr	r3, [r3, #24]
 80069e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	031b      	lsls	r3, r3, #12
 80069ee:	693a      	ldr	r2, [r7, #16]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	011b      	lsls	r3, r3, #4
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	621a      	str	r2, [r3, #32]
}
 8006a12:	bf00      	nop
 8006a14:	371c      	adds	r7, #28
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr
	...

08006a20 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b085      	sub	sp, #20
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	4b09      	ldr	r3, [pc, #36]	@ (8006a58 <TIM_ITRx_SetConfig+0x38>)
 8006a34:	4013      	ands	r3, r2
 8006a36:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a38:	683a      	ldr	r2, [r7, #0]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	f043 0307 	orr.w	r3, r3, #7
 8006a42:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	609a      	str	r2, [r3, #8]
}
 8006a4a:	bf00      	nop
 8006a4c:	3714      	adds	r7, #20
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop
 8006a58:	ffcfff8f 	.word	0xffcfff8f

08006a5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b087      	sub	sp, #28
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
 8006a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	021a      	lsls	r2, r3, #8
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	431a      	orrs	r2, r3
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	609a      	str	r2, [r3, #8]
}
 8006a90:	bf00      	nop
 8006a92:	371c      	adds	r7, #28
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b085      	sub	sp, #20
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d101      	bne.n	8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	e06d      	b.n	8006b90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2202      	movs	r2, #2
 8006ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a30      	ldr	r2, [pc, #192]	@ (8006b9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d004      	beq.n	8006ae8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a2f      	ldr	r2, [pc, #188]	@ (8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d108      	bne.n	8006afa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006aee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b00:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68fa      	ldr	r2, [r7, #12]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a20      	ldr	r2, [pc, #128]	@ (8006b9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d022      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b26:	d01d      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d018      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a1c      	ldr	r2, [pc, #112]	@ (8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d013      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a1a      	ldr	r2, [pc, #104]	@ (8006bac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d00e      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a15      	ldr	r2, [pc, #84]	@ (8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d009      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a16      	ldr	r2, [pc, #88]	@ (8006bb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d004      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a15      	ldr	r2, [pc, #84]	@ (8006bb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d10c      	bne.n	8006b7e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b6a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	68ba      	ldr	r2, [r7, #8]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3714      	adds	r7, #20
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	40010000 	.word	0x40010000
 8006ba0:	40010400 	.word	0x40010400
 8006ba4:	40000400 	.word	0x40000400
 8006ba8:	40000800 	.word	0x40000800
 8006bac:	40000c00 	.word	0x40000c00
 8006bb0:	40001800 	.word	0x40001800
 8006bb4:	40014000 	.word	0x40014000

08006bb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bc0:	bf00      	nop
 8006bc2:	370c      	adds	r7, #12
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b083      	sub	sp, #12
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bd4:	bf00      	nop
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d101      	bne.n	8006c06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e042      	b.n	8006c8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d106      	bne.n	8006c1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f7fa ffa7 	bl	8001b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2224      	movs	r2, #36	@ 0x24
 8006c22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f022 0201 	bic.w	r2, r2, #1
 8006c34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d002      	beq.n	8006c44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 fe1e 	bl	8007880 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 f8b3 	bl	8006db0 <UART_SetConfig>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d101      	bne.n	8006c54 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e01b      	b.n	8006c8c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685a      	ldr	r2, [r3, #4]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	689a      	ldr	r2, [r3, #8]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f042 0201 	orr.w	r2, r2, #1
 8006c82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 fe9d 	bl	80079c4 <UART_CheckIdleState>
 8006c8a:	4603      	mov	r3, r0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b08a      	sub	sp, #40	@ 0x28
 8006c98:	af02      	add	r7, sp, #8
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	60b9      	str	r1, [r7, #8]
 8006c9e:	603b      	str	r3, [r7, #0]
 8006ca0:	4613      	mov	r3, r2
 8006ca2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006caa:	2b20      	cmp	r3, #32
 8006cac:	d17b      	bne.n	8006da6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d002      	beq.n	8006cba <HAL_UART_Transmit+0x26>
 8006cb4:	88fb      	ldrh	r3, [r7, #6]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d101      	bne.n	8006cbe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e074      	b.n	8006da8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2221      	movs	r2, #33	@ 0x21
 8006cca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cce:	f7fb fa57 	bl	8002180 <HAL_GetTick>
 8006cd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	88fa      	ldrh	r2, [r7, #6]
 8006cd8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	88fa      	ldrh	r2, [r7, #6]
 8006ce0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cec:	d108      	bne.n	8006d00 <HAL_UART_Transmit+0x6c>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d104      	bne.n	8006d00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	61bb      	str	r3, [r7, #24]
 8006cfe:	e003      	b.n	8006d08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d04:	2300      	movs	r3, #0
 8006d06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d08:	e030      	b.n	8006d6c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	2200      	movs	r2, #0
 8006d12:	2180      	movs	r1, #128	@ 0x80
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f000 feff 	bl	8007b18 <UART_WaitOnFlagUntilTimeout>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d005      	beq.n	8006d2c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2220      	movs	r2, #32
 8006d24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e03d      	b.n	8006da8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006d2c:	69fb      	ldr	r3, [r7, #28]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d10b      	bne.n	8006d4a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d32:	69bb      	ldr	r3, [r7, #24]
 8006d34:	881b      	ldrh	r3, [r3, #0]
 8006d36:	461a      	mov	r2, r3
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d40:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	3302      	adds	r3, #2
 8006d46:	61bb      	str	r3, [r7, #24]
 8006d48:	e007      	b.n	8006d5a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	781a      	ldrb	r2, [r3, #0]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	3301      	adds	r3, #1
 8006d58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	3b01      	subs	r3, #1
 8006d64:	b29a      	uxth	r2, r3
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1c8      	bne.n	8006d0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	9300      	str	r3, [sp, #0]
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	2140      	movs	r1, #64	@ 0x40
 8006d82:	68f8      	ldr	r0, [r7, #12]
 8006d84:	f000 fec8 	bl	8007b18 <UART_WaitOnFlagUntilTimeout>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d005      	beq.n	8006d9a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2220      	movs	r2, #32
 8006d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006d96:	2303      	movs	r3, #3
 8006d98:	e006      	b.n	8006da8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006da2:	2300      	movs	r3, #0
 8006da4:	e000      	b.n	8006da8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006da6:	2302      	movs	r3, #2
  }
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3720      	adds	r7, #32
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006db0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006db4:	b092      	sub	sp, #72	@ 0x48
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	689a      	ldr	r2, [r3, #8]
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	431a      	orrs	r2, r3
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	431a      	orrs	r2, r3
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	69db      	ldr	r3, [r3, #28]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	4bbe      	ldr	r3, [pc, #760]	@ (80070d8 <UART_SetConfig+0x328>)
 8006de0:	4013      	ands	r3, r2
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	6812      	ldr	r2, [r2, #0]
 8006de6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006de8:	430b      	orrs	r3, r1
 8006dea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	68da      	ldr	r2, [r3, #12]
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	430a      	orrs	r2, r1
 8006e00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	699b      	ldr	r3, [r3, #24]
 8006e06:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4ab3      	ldr	r2, [pc, #716]	@ (80070dc <UART_SetConfig+0x32c>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d004      	beq.n	8006e1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	6a1b      	ldr	r3, [r3, #32]
 8006e16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	689a      	ldr	r2, [r3, #8]
 8006e22:	4baf      	ldr	r3, [pc, #700]	@ (80070e0 <UART_SetConfig+0x330>)
 8006e24:	4013      	ands	r3, r2
 8006e26:	697a      	ldr	r2, [r7, #20]
 8006e28:	6812      	ldr	r2, [r2, #0]
 8006e2a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006e2c:	430b      	orrs	r3, r1
 8006e2e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e36:	f023 010f 	bic.w	r1, r3, #15
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	430a      	orrs	r2, r1
 8006e44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4aa6      	ldr	r2, [pc, #664]	@ (80070e4 <UART_SetConfig+0x334>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d177      	bne.n	8006f40 <UART_SetConfig+0x190>
 8006e50:	4ba5      	ldr	r3, [pc, #660]	@ (80070e8 <UART_SetConfig+0x338>)
 8006e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e58:	2b28      	cmp	r3, #40	@ 0x28
 8006e5a:	d86d      	bhi.n	8006f38 <UART_SetConfig+0x188>
 8006e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006e64 <UART_SetConfig+0xb4>)
 8006e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e62:	bf00      	nop
 8006e64:	08006f09 	.word	0x08006f09
 8006e68:	08006f39 	.word	0x08006f39
 8006e6c:	08006f39 	.word	0x08006f39
 8006e70:	08006f39 	.word	0x08006f39
 8006e74:	08006f39 	.word	0x08006f39
 8006e78:	08006f39 	.word	0x08006f39
 8006e7c:	08006f39 	.word	0x08006f39
 8006e80:	08006f39 	.word	0x08006f39
 8006e84:	08006f11 	.word	0x08006f11
 8006e88:	08006f39 	.word	0x08006f39
 8006e8c:	08006f39 	.word	0x08006f39
 8006e90:	08006f39 	.word	0x08006f39
 8006e94:	08006f39 	.word	0x08006f39
 8006e98:	08006f39 	.word	0x08006f39
 8006e9c:	08006f39 	.word	0x08006f39
 8006ea0:	08006f39 	.word	0x08006f39
 8006ea4:	08006f19 	.word	0x08006f19
 8006ea8:	08006f39 	.word	0x08006f39
 8006eac:	08006f39 	.word	0x08006f39
 8006eb0:	08006f39 	.word	0x08006f39
 8006eb4:	08006f39 	.word	0x08006f39
 8006eb8:	08006f39 	.word	0x08006f39
 8006ebc:	08006f39 	.word	0x08006f39
 8006ec0:	08006f39 	.word	0x08006f39
 8006ec4:	08006f21 	.word	0x08006f21
 8006ec8:	08006f39 	.word	0x08006f39
 8006ecc:	08006f39 	.word	0x08006f39
 8006ed0:	08006f39 	.word	0x08006f39
 8006ed4:	08006f39 	.word	0x08006f39
 8006ed8:	08006f39 	.word	0x08006f39
 8006edc:	08006f39 	.word	0x08006f39
 8006ee0:	08006f39 	.word	0x08006f39
 8006ee4:	08006f29 	.word	0x08006f29
 8006ee8:	08006f39 	.word	0x08006f39
 8006eec:	08006f39 	.word	0x08006f39
 8006ef0:	08006f39 	.word	0x08006f39
 8006ef4:	08006f39 	.word	0x08006f39
 8006ef8:	08006f39 	.word	0x08006f39
 8006efc:	08006f39 	.word	0x08006f39
 8006f00:	08006f39 	.word	0x08006f39
 8006f04:	08006f31 	.word	0x08006f31
 8006f08:	2301      	movs	r3, #1
 8006f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f0e:	e222      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f10:	2304      	movs	r3, #4
 8006f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f16:	e21e      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f18:	2308      	movs	r3, #8
 8006f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f1e:	e21a      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f20:	2310      	movs	r3, #16
 8006f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f26:	e216      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f28:	2320      	movs	r3, #32
 8006f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f2e:	e212      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f30:	2340      	movs	r3, #64	@ 0x40
 8006f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f36:	e20e      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f38:	2380      	movs	r3, #128	@ 0x80
 8006f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f3e:	e20a      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a69      	ldr	r2, [pc, #420]	@ (80070ec <UART_SetConfig+0x33c>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d130      	bne.n	8006fac <UART_SetConfig+0x1fc>
 8006f4a:	4b67      	ldr	r3, [pc, #412]	@ (80070e8 <UART_SetConfig+0x338>)
 8006f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f4e:	f003 0307 	and.w	r3, r3, #7
 8006f52:	2b05      	cmp	r3, #5
 8006f54:	d826      	bhi.n	8006fa4 <UART_SetConfig+0x1f4>
 8006f56:	a201      	add	r2, pc, #4	@ (adr r2, 8006f5c <UART_SetConfig+0x1ac>)
 8006f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f5c:	08006f75 	.word	0x08006f75
 8006f60:	08006f7d 	.word	0x08006f7d
 8006f64:	08006f85 	.word	0x08006f85
 8006f68:	08006f8d 	.word	0x08006f8d
 8006f6c:	08006f95 	.word	0x08006f95
 8006f70:	08006f9d 	.word	0x08006f9d
 8006f74:	2300      	movs	r3, #0
 8006f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f7a:	e1ec      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f7c:	2304      	movs	r3, #4
 8006f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f82:	e1e8      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f84:	2308      	movs	r3, #8
 8006f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f8a:	e1e4      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f8c:	2310      	movs	r3, #16
 8006f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f92:	e1e0      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f94:	2320      	movs	r3, #32
 8006f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f9a:	e1dc      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006f9c:	2340      	movs	r3, #64	@ 0x40
 8006f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fa2:	e1d8      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006fa4:	2380      	movs	r3, #128	@ 0x80
 8006fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006faa:	e1d4      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a4f      	ldr	r2, [pc, #316]	@ (80070f0 <UART_SetConfig+0x340>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d130      	bne.n	8007018 <UART_SetConfig+0x268>
 8006fb6:	4b4c      	ldr	r3, [pc, #304]	@ (80070e8 <UART_SetConfig+0x338>)
 8006fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fba:	f003 0307 	and.w	r3, r3, #7
 8006fbe:	2b05      	cmp	r3, #5
 8006fc0:	d826      	bhi.n	8007010 <UART_SetConfig+0x260>
 8006fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc8 <UART_SetConfig+0x218>)
 8006fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc8:	08006fe1 	.word	0x08006fe1
 8006fcc:	08006fe9 	.word	0x08006fe9
 8006fd0:	08006ff1 	.word	0x08006ff1
 8006fd4:	08006ff9 	.word	0x08006ff9
 8006fd8:	08007001 	.word	0x08007001
 8006fdc:	08007009 	.word	0x08007009
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fe6:	e1b6      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006fe8:	2304      	movs	r3, #4
 8006fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fee:	e1b2      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006ff0:	2308      	movs	r3, #8
 8006ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ff6:	e1ae      	b.n	8007356 <UART_SetConfig+0x5a6>
 8006ff8:	2310      	movs	r3, #16
 8006ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ffe:	e1aa      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007000:	2320      	movs	r3, #32
 8007002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007006:	e1a6      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007008:	2340      	movs	r3, #64	@ 0x40
 800700a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800700e:	e1a2      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007010:	2380      	movs	r3, #128	@ 0x80
 8007012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007016:	e19e      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a35      	ldr	r2, [pc, #212]	@ (80070f4 <UART_SetConfig+0x344>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d130      	bne.n	8007084 <UART_SetConfig+0x2d4>
 8007022:	4b31      	ldr	r3, [pc, #196]	@ (80070e8 <UART_SetConfig+0x338>)
 8007024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007026:	f003 0307 	and.w	r3, r3, #7
 800702a:	2b05      	cmp	r3, #5
 800702c:	d826      	bhi.n	800707c <UART_SetConfig+0x2cc>
 800702e:	a201      	add	r2, pc, #4	@ (adr r2, 8007034 <UART_SetConfig+0x284>)
 8007030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007034:	0800704d 	.word	0x0800704d
 8007038:	08007055 	.word	0x08007055
 800703c:	0800705d 	.word	0x0800705d
 8007040:	08007065 	.word	0x08007065
 8007044:	0800706d 	.word	0x0800706d
 8007048:	08007075 	.word	0x08007075
 800704c:	2300      	movs	r3, #0
 800704e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007052:	e180      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007054:	2304      	movs	r3, #4
 8007056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800705a:	e17c      	b.n	8007356 <UART_SetConfig+0x5a6>
 800705c:	2308      	movs	r3, #8
 800705e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007062:	e178      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007064:	2310      	movs	r3, #16
 8007066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800706a:	e174      	b.n	8007356 <UART_SetConfig+0x5a6>
 800706c:	2320      	movs	r3, #32
 800706e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007072:	e170      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007074:	2340      	movs	r3, #64	@ 0x40
 8007076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800707a:	e16c      	b.n	8007356 <UART_SetConfig+0x5a6>
 800707c:	2380      	movs	r3, #128	@ 0x80
 800707e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007082:	e168      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a1b      	ldr	r2, [pc, #108]	@ (80070f8 <UART_SetConfig+0x348>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d142      	bne.n	8007114 <UART_SetConfig+0x364>
 800708e:	4b16      	ldr	r3, [pc, #88]	@ (80070e8 <UART_SetConfig+0x338>)
 8007090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007092:	f003 0307 	and.w	r3, r3, #7
 8007096:	2b05      	cmp	r3, #5
 8007098:	d838      	bhi.n	800710c <UART_SetConfig+0x35c>
 800709a:	a201      	add	r2, pc, #4	@ (adr r2, 80070a0 <UART_SetConfig+0x2f0>)
 800709c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a0:	080070b9 	.word	0x080070b9
 80070a4:	080070c1 	.word	0x080070c1
 80070a8:	080070c9 	.word	0x080070c9
 80070ac:	080070d1 	.word	0x080070d1
 80070b0:	080070fd 	.word	0x080070fd
 80070b4:	08007105 	.word	0x08007105
 80070b8:	2300      	movs	r3, #0
 80070ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070be:	e14a      	b.n	8007356 <UART_SetConfig+0x5a6>
 80070c0:	2304      	movs	r3, #4
 80070c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070c6:	e146      	b.n	8007356 <UART_SetConfig+0x5a6>
 80070c8:	2308      	movs	r3, #8
 80070ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ce:	e142      	b.n	8007356 <UART_SetConfig+0x5a6>
 80070d0:	2310      	movs	r3, #16
 80070d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070d6:	e13e      	b.n	8007356 <UART_SetConfig+0x5a6>
 80070d8:	cfff69f3 	.word	0xcfff69f3
 80070dc:	58000c00 	.word	0x58000c00
 80070e0:	11fff4ff 	.word	0x11fff4ff
 80070e4:	40011000 	.word	0x40011000
 80070e8:	58024400 	.word	0x58024400
 80070ec:	40004400 	.word	0x40004400
 80070f0:	40004800 	.word	0x40004800
 80070f4:	40004c00 	.word	0x40004c00
 80070f8:	40005000 	.word	0x40005000
 80070fc:	2320      	movs	r3, #32
 80070fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007102:	e128      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007104:	2340      	movs	r3, #64	@ 0x40
 8007106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800710a:	e124      	b.n	8007356 <UART_SetConfig+0x5a6>
 800710c:	2380      	movs	r3, #128	@ 0x80
 800710e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007112:	e120      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4acb      	ldr	r2, [pc, #812]	@ (8007448 <UART_SetConfig+0x698>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d176      	bne.n	800720c <UART_SetConfig+0x45c>
 800711e:	4bcb      	ldr	r3, [pc, #812]	@ (800744c <UART_SetConfig+0x69c>)
 8007120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007122:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007126:	2b28      	cmp	r3, #40	@ 0x28
 8007128:	d86c      	bhi.n	8007204 <UART_SetConfig+0x454>
 800712a:	a201      	add	r2, pc, #4	@ (adr r2, 8007130 <UART_SetConfig+0x380>)
 800712c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007130:	080071d5 	.word	0x080071d5
 8007134:	08007205 	.word	0x08007205
 8007138:	08007205 	.word	0x08007205
 800713c:	08007205 	.word	0x08007205
 8007140:	08007205 	.word	0x08007205
 8007144:	08007205 	.word	0x08007205
 8007148:	08007205 	.word	0x08007205
 800714c:	08007205 	.word	0x08007205
 8007150:	080071dd 	.word	0x080071dd
 8007154:	08007205 	.word	0x08007205
 8007158:	08007205 	.word	0x08007205
 800715c:	08007205 	.word	0x08007205
 8007160:	08007205 	.word	0x08007205
 8007164:	08007205 	.word	0x08007205
 8007168:	08007205 	.word	0x08007205
 800716c:	08007205 	.word	0x08007205
 8007170:	080071e5 	.word	0x080071e5
 8007174:	08007205 	.word	0x08007205
 8007178:	08007205 	.word	0x08007205
 800717c:	08007205 	.word	0x08007205
 8007180:	08007205 	.word	0x08007205
 8007184:	08007205 	.word	0x08007205
 8007188:	08007205 	.word	0x08007205
 800718c:	08007205 	.word	0x08007205
 8007190:	080071ed 	.word	0x080071ed
 8007194:	08007205 	.word	0x08007205
 8007198:	08007205 	.word	0x08007205
 800719c:	08007205 	.word	0x08007205
 80071a0:	08007205 	.word	0x08007205
 80071a4:	08007205 	.word	0x08007205
 80071a8:	08007205 	.word	0x08007205
 80071ac:	08007205 	.word	0x08007205
 80071b0:	080071f5 	.word	0x080071f5
 80071b4:	08007205 	.word	0x08007205
 80071b8:	08007205 	.word	0x08007205
 80071bc:	08007205 	.word	0x08007205
 80071c0:	08007205 	.word	0x08007205
 80071c4:	08007205 	.word	0x08007205
 80071c8:	08007205 	.word	0x08007205
 80071cc:	08007205 	.word	0x08007205
 80071d0:	080071fd 	.word	0x080071fd
 80071d4:	2301      	movs	r3, #1
 80071d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071da:	e0bc      	b.n	8007356 <UART_SetConfig+0x5a6>
 80071dc:	2304      	movs	r3, #4
 80071de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071e2:	e0b8      	b.n	8007356 <UART_SetConfig+0x5a6>
 80071e4:	2308      	movs	r3, #8
 80071e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ea:	e0b4      	b.n	8007356 <UART_SetConfig+0x5a6>
 80071ec:	2310      	movs	r3, #16
 80071ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071f2:	e0b0      	b.n	8007356 <UART_SetConfig+0x5a6>
 80071f4:	2320      	movs	r3, #32
 80071f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071fa:	e0ac      	b.n	8007356 <UART_SetConfig+0x5a6>
 80071fc:	2340      	movs	r3, #64	@ 0x40
 80071fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007202:	e0a8      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007204:	2380      	movs	r3, #128	@ 0x80
 8007206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800720a:	e0a4      	b.n	8007356 <UART_SetConfig+0x5a6>
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a8f      	ldr	r2, [pc, #572]	@ (8007450 <UART_SetConfig+0x6a0>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d130      	bne.n	8007278 <UART_SetConfig+0x4c8>
 8007216:	4b8d      	ldr	r3, [pc, #564]	@ (800744c <UART_SetConfig+0x69c>)
 8007218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800721a:	f003 0307 	and.w	r3, r3, #7
 800721e:	2b05      	cmp	r3, #5
 8007220:	d826      	bhi.n	8007270 <UART_SetConfig+0x4c0>
 8007222:	a201      	add	r2, pc, #4	@ (adr r2, 8007228 <UART_SetConfig+0x478>)
 8007224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007228:	08007241 	.word	0x08007241
 800722c:	08007249 	.word	0x08007249
 8007230:	08007251 	.word	0x08007251
 8007234:	08007259 	.word	0x08007259
 8007238:	08007261 	.word	0x08007261
 800723c:	08007269 	.word	0x08007269
 8007240:	2300      	movs	r3, #0
 8007242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007246:	e086      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007248:	2304      	movs	r3, #4
 800724a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800724e:	e082      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007250:	2308      	movs	r3, #8
 8007252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007256:	e07e      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007258:	2310      	movs	r3, #16
 800725a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800725e:	e07a      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007260:	2320      	movs	r3, #32
 8007262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007266:	e076      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007268:	2340      	movs	r3, #64	@ 0x40
 800726a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800726e:	e072      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007270:	2380      	movs	r3, #128	@ 0x80
 8007272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007276:	e06e      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a75      	ldr	r2, [pc, #468]	@ (8007454 <UART_SetConfig+0x6a4>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d130      	bne.n	80072e4 <UART_SetConfig+0x534>
 8007282:	4b72      	ldr	r3, [pc, #456]	@ (800744c <UART_SetConfig+0x69c>)
 8007284:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007286:	f003 0307 	and.w	r3, r3, #7
 800728a:	2b05      	cmp	r3, #5
 800728c:	d826      	bhi.n	80072dc <UART_SetConfig+0x52c>
 800728e:	a201      	add	r2, pc, #4	@ (adr r2, 8007294 <UART_SetConfig+0x4e4>)
 8007290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007294:	080072ad 	.word	0x080072ad
 8007298:	080072b5 	.word	0x080072b5
 800729c:	080072bd 	.word	0x080072bd
 80072a0:	080072c5 	.word	0x080072c5
 80072a4:	080072cd 	.word	0x080072cd
 80072a8:	080072d5 	.word	0x080072d5
 80072ac:	2300      	movs	r3, #0
 80072ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072b2:	e050      	b.n	8007356 <UART_SetConfig+0x5a6>
 80072b4:	2304      	movs	r3, #4
 80072b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ba:	e04c      	b.n	8007356 <UART_SetConfig+0x5a6>
 80072bc:	2308      	movs	r3, #8
 80072be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072c2:	e048      	b.n	8007356 <UART_SetConfig+0x5a6>
 80072c4:	2310      	movs	r3, #16
 80072c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ca:	e044      	b.n	8007356 <UART_SetConfig+0x5a6>
 80072cc:	2320      	movs	r3, #32
 80072ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072d2:	e040      	b.n	8007356 <UART_SetConfig+0x5a6>
 80072d4:	2340      	movs	r3, #64	@ 0x40
 80072d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072da:	e03c      	b.n	8007356 <UART_SetConfig+0x5a6>
 80072dc:	2380      	movs	r3, #128	@ 0x80
 80072de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072e2:	e038      	b.n	8007356 <UART_SetConfig+0x5a6>
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a5b      	ldr	r2, [pc, #364]	@ (8007458 <UART_SetConfig+0x6a8>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d130      	bne.n	8007350 <UART_SetConfig+0x5a0>
 80072ee:	4b57      	ldr	r3, [pc, #348]	@ (800744c <UART_SetConfig+0x69c>)
 80072f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072f2:	f003 0307 	and.w	r3, r3, #7
 80072f6:	2b05      	cmp	r3, #5
 80072f8:	d826      	bhi.n	8007348 <UART_SetConfig+0x598>
 80072fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007300 <UART_SetConfig+0x550>)
 80072fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007300:	08007319 	.word	0x08007319
 8007304:	08007321 	.word	0x08007321
 8007308:	08007329 	.word	0x08007329
 800730c:	08007331 	.word	0x08007331
 8007310:	08007339 	.word	0x08007339
 8007314:	08007341 	.word	0x08007341
 8007318:	2302      	movs	r3, #2
 800731a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800731e:	e01a      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007320:	2304      	movs	r3, #4
 8007322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007326:	e016      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007328:	2308      	movs	r3, #8
 800732a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800732e:	e012      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007330:	2310      	movs	r3, #16
 8007332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007336:	e00e      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007338:	2320      	movs	r3, #32
 800733a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800733e:	e00a      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007340:	2340      	movs	r3, #64	@ 0x40
 8007342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007346:	e006      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007348:	2380      	movs	r3, #128	@ 0x80
 800734a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800734e:	e002      	b.n	8007356 <UART_SetConfig+0x5a6>
 8007350:	2380      	movs	r3, #128	@ 0x80
 8007352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a3f      	ldr	r2, [pc, #252]	@ (8007458 <UART_SetConfig+0x6a8>)
 800735c:	4293      	cmp	r3, r2
 800735e:	f040 80f8 	bne.w	8007552 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007362:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007366:	2b20      	cmp	r3, #32
 8007368:	dc46      	bgt.n	80073f8 <UART_SetConfig+0x648>
 800736a:	2b02      	cmp	r3, #2
 800736c:	f2c0 8082 	blt.w	8007474 <UART_SetConfig+0x6c4>
 8007370:	3b02      	subs	r3, #2
 8007372:	2b1e      	cmp	r3, #30
 8007374:	d87e      	bhi.n	8007474 <UART_SetConfig+0x6c4>
 8007376:	a201      	add	r2, pc, #4	@ (adr r2, 800737c <UART_SetConfig+0x5cc>)
 8007378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737c:	080073ff 	.word	0x080073ff
 8007380:	08007475 	.word	0x08007475
 8007384:	08007407 	.word	0x08007407
 8007388:	08007475 	.word	0x08007475
 800738c:	08007475 	.word	0x08007475
 8007390:	08007475 	.word	0x08007475
 8007394:	08007417 	.word	0x08007417
 8007398:	08007475 	.word	0x08007475
 800739c:	08007475 	.word	0x08007475
 80073a0:	08007475 	.word	0x08007475
 80073a4:	08007475 	.word	0x08007475
 80073a8:	08007475 	.word	0x08007475
 80073ac:	08007475 	.word	0x08007475
 80073b0:	08007475 	.word	0x08007475
 80073b4:	08007427 	.word	0x08007427
 80073b8:	08007475 	.word	0x08007475
 80073bc:	08007475 	.word	0x08007475
 80073c0:	08007475 	.word	0x08007475
 80073c4:	08007475 	.word	0x08007475
 80073c8:	08007475 	.word	0x08007475
 80073cc:	08007475 	.word	0x08007475
 80073d0:	08007475 	.word	0x08007475
 80073d4:	08007475 	.word	0x08007475
 80073d8:	08007475 	.word	0x08007475
 80073dc:	08007475 	.word	0x08007475
 80073e0:	08007475 	.word	0x08007475
 80073e4:	08007475 	.word	0x08007475
 80073e8:	08007475 	.word	0x08007475
 80073ec:	08007475 	.word	0x08007475
 80073f0:	08007475 	.word	0x08007475
 80073f4:	08007467 	.word	0x08007467
 80073f8:	2b40      	cmp	r3, #64	@ 0x40
 80073fa:	d037      	beq.n	800746c <UART_SetConfig+0x6bc>
 80073fc:	e03a      	b.n	8007474 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80073fe:	f7fd fc89 	bl	8004d14 <HAL_RCCEx_GetD3PCLK1Freq>
 8007402:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007404:	e03c      	b.n	8007480 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007406:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800740a:	4618      	mov	r0, r3
 800740c:	f7fd fc98 	bl	8004d40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007414:	e034      	b.n	8007480 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007416:	f107 0318 	add.w	r3, r7, #24
 800741a:	4618      	mov	r0, r3
 800741c:	f7fd fde4 	bl	8004fe8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007420:	69fb      	ldr	r3, [r7, #28]
 8007422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007424:	e02c      	b.n	8007480 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007426:	4b09      	ldr	r3, [pc, #36]	@ (800744c <UART_SetConfig+0x69c>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0320 	and.w	r3, r3, #32
 800742e:	2b00      	cmp	r3, #0
 8007430:	d016      	beq.n	8007460 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007432:	4b06      	ldr	r3, [pc, #24]	@ (800744c <UART_SetConfig+0x69c>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	08db      	lsrs	r3, r3, #3
 8007438:	f003 0303 	and.w	r3, r3, #3
 800743c:	4a07      	ldr	r2, [pc, #28]	@ (800745c <UART_SetConfig+0x6ac>)
 800743e:	fa22 f303 	lsr.w	r3, r2, r3
 8007442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007444:	e01c      	b.n	8007480 <UART_SetConfig+0x6d0>
 8007446:	bf00      	nop
 8007448:	40011400 	.word	0x40011400
 800744c:	58024400 	.word	0x58024400
 8007450:	40007800 	.word	0x40007800
 8007454:	40007c00 	.word	0x40007c00
 8007458:	58000c00 	.word	0x58000c00
 800745c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007460:	4b9d      	ldr	r3, [pc, #628]	@ (80076d8 <UART_SetConfig+0x928>)
 8007462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007464:	e00c      	b.n	8007480 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007466:	4b9d      	ldr	r3, [pc, #628]	@ (80076dc <UART_SetConfig+0x92c>)
 8007468:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800746a:	e009      	b.n	8007480 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800746c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007470:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007472:	e005      	b.n	8007480 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007474:	2300      	movs	r3, #0
 8007476:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800747e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007482:	2b00      	cmp	r3, #0
 8007484:	f000 81de 	beq.w	8007844 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748c:	4a94      	ldr	r2, [pc, #592]	@ (80076e0 <UART_SetConfig+0x930>)
 800748e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007492:	461a      	mov	r2, r3
 8007494:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007496:	fbb3 f3f2 	udiv	r3, r3, r2
 800749a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	685a      	ldr	r2, [r3, #4]
 80074a0:	4613      	mov	r3, r2
 80074a2:	005b      	lsls	r3, r3, #1
 80074a4:	4413      	add	r3, r2
 80074a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d305      	bcc.n	80074b8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d903      	bls.n	80074c0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80074be:	e1c1      	b.n	8007844 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074c2:	2200      	movs	r2, #0
 80074c4:	60bb      	str	r3, [r7, #8]
 80074c6:	60fa      	str	r2, [r7, #12]
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074cc:	4a84      	ldr	r2, [pc, #528]	@ (80076e0 <UART_SetConfig+0x930>)
 80074ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	2200      	movs	r2, #0
 80074d6:	603b      	str	r3, [r7, #0]
 80074d8:	607a      	str	r2, [r7, #4]
 80074da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80074e2:	f7f9 f911 	bl	8000708 <__aeabi_uldivmod>
 80074e6:	4602      	mov	r2, r0
 80074e8:	460b      	mov	r3, r1
 80074ea:	4610      	mov	r0, r2
 80074ec:	4619      	mov	r1, r3
 80074ee:	f04f 0200 	mov.w	r2, #0
 80074f2:	f04f 0300 	mov.w	r3, #0
 80074f6:	020b      	lsls	r3, r1, #8
 80074f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80074fc:	0202      	lsls	r2, r0, #8
 80074fe:	6979      	ldr	r1, [r7, #20]
 8007500:	6849      	ldr	r1, [r1, #4]
 8007502:	0849      	lsrs	r1, r1, #1
 8007504:	2000      	movs	r0, #0
 8007506:	460c      	mov	r4, r1
 8007508:	4605      	mov	r5, r0
 800750a:	eb12 0804 	adds.w	r8, r2, r4
 800750e:	eb43 0905 	adc.w	r9, r3, r5
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	469a      	mov	sl, r3
 800751a:	4693      	mov	fp, r2
 800751c:	4652      	mov	r2, sl
 800751e:	465b      	mov	r3, fp
 8007520:	4640      	mov	r0, r8
 8007522:	4649      	mov	r1, r9
 8007524:	f7f9 f8f0 	bl	8000708 <__aeabi_uldivmod>
 8007528:	4602      	mov	r2, r0
 800752a:	460b      	mov	r3, r1
 800752c:	4613      	mov	r3, r2
 800752e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007532:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007536:	d308      	bcc.n	800754a <UART_SetConfig+0x79a>
 8007538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800753e:	d204      	bcs.n	800754a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007546:	60da      	str	r2, [r3, #12]
 8007548:	e17c      	b.n	8007844 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800754a:	2301      	movs	r3, #1
 800754c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007550:	e178      	b.n	8007844 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	69db      	ldr	r3, [r3, #28]
 8007556:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800755a:	f040 80c5 	bne.w	80076e8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800755e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007562:	2b20      	cmp	r3, #32
 8007564:	dc48      	bgt.n	80075f8 <UART_SetConfig+0x848>
 8007566:	2b00      	cmp	r3, #0
 8007568:	db7b      	blt.n	8007662 <UART_SetConfig+0x8b2>
 800756a:	2b20      	cmp	r3, #32
 800756c:	d879      	bhi.n	8007662 <UART_SetConfig+0x8b2>
 800756e:	a201      	add	r2, pc, #4	@ (adr r2, 8007574 <UART_SetConfig+0x7c4>)
 8007570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007574:	080075ff 	.word	0x080075ff
 8007578:	08007607 	.word	0x08007607
 800757c:	08007663 	.word	0x08007663
 8007580:	08007663 	.word	0x08007663
 8007584:	0800760f 	.word	0x0800760f
 8007588:	08007663 	.word	0x08007663
 800758c:	08007663 	.word	0x08007663
 8007590:	08007663 	.word	0x08007663
 8007594:	0800761f 	.word	0x0800761f
 8007598:	08007663 	.word	0x08007663
 800759c:	08007663 	.word	0x08007663
 80075a0:	08007663 	.word	0x08007663
 80075a4:	08007663 	.word	0x08007663
 80075a8:	08007663 	.word	0x08007663
 80075ac:	08007663 	.word	0x08007663
 80075b0:	08007663 	.word	0x08007663
 80075b4:	0800762f 	.word	0x0800762f
 80075b8:	08007663 	.word	0x08007663
 80075bc:	08007663 	.word	0x08007663
 80075c0:	08007663 	.word	0x08007663
 80075c4:	08007663 	.word	0x08007663
 80075c8:	08007663 	.word	0x08007663
 80075cc:	08007663 	.word	0x08007663
 80075d0:	08007663 	.word	0x08007663
 80075d4:	08007663 	.word	0x08007663
 80075d8:	08007663 	.word	0x08007663
 80075dc:	08007663 	.word	0x08007663
 80075e0:	08007663 	.word	0x08007663
 80075e4:	08007663 	.word	0x08007663
 80075e8:	08007663 	.word	0x08007663
 80075ec:	08007663 	.word	0x08007663
 80075f0:	08007663 	.word	0x08007663
 80075f4:	08007655 	.word	0x08007655
 80075f8:	2b40      	cmp	r3, #64	@ 0x40
 80075fa:	d02e      	beq.n	800765a <UART_SetConfig+0x8aa>
 80075fc:	e031      	b.n	8007662 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075fe:	f7fc f911 	bl	8003824 <HAL_RCC_GetPCLK1Freq>
 8007602:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007604:	e033      	b.n	800766e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007606:	f7fc f923 	bl	8003850 <HAL_RCC_GetPCLK2Freq>
 800760a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800760c:	e02f      	b.n	800766e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800760e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007612:	4618      	mov	r0, r3
 8007614:	f7fd fb94 	bl	8004d40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800761c:	e027      	b.n	800766e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800761e:	f107 0318 	add.w	r3, r7, #24
 8007622:	4618      	mov	r0, r3
 8007624:	f7fd fce0 	bl	8004fe8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800762c:	e01f      	b.n	800766e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800762e:	4b2d      	ldr	r3, [pc, #180]	@ (80076e4 <UART_SetConfig+0x934>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f003 0320 	and.w	r3, r3, #32
 8007636:	2b00      	cmp	r3, #0
 8007638:	d009      	beq.n	800764e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800763a:	4b2a      	ldr	r3, [pc, #168]	@ (80076e4 <UART_SetConfig+0x934>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	08db      	lsrs	r3, r3, #3
 8007640:	f003 0303 	and.w	r3, r3, #3
 8007644:	4a24      	ldr	r2, [pc, #144]	@ (80076d8 <UART_SetConfig+0x928>)
 8007646:	fa22 f303 	lsr.w	r3, r2, r3
 800764a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800764c:	e00f      	b.n	800766e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800764e:	4b22      	ldr	r3, [pc, #136]	@ (80076d8 <UART_SetConfig+0x928>)
 8007650:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007652:	e00c      	b.n	800766e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007654:	4b21      	ldr	r3, [pc, #132]	@ (80076dc <UART_SetConfig+0x92c>)
 8007656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007658:	e009      	b.n	800766e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800765a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800765e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007660:	e005      	b.n	800766e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007662:	2300      	movs	r3, #0
 8007664:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800766c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800766e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007670:	2b00      	cmp	r3, #0
 8007672:	f000 80e7 	beq.w	8007844 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800767a:	4a19      	ldr	r2, [pc, #100]	@ (80076e0 <UART_SetConfig+0x930>)
 800767c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007680:	461a      	mov	r2, r3
 8007682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007684:	fbb3 f3f2 	udiv	r3, r3, r2
 8007688:	005a      	lsls	r2, r3, #1
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	085b      	lsrs	r3, r3, #1
 8007690:	441a      	add	r2, r3
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	fbb2 f3f3 	udiv	r3, r2, r3
 800769a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800769c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769e:	2b0f      	cmp	r3, #15
 80076a0:	d916      	bls.n	80076d0 <UART_SetConfig+0x920>
 80076a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076a8:	d212      	bcs.n	80076d0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	f023 030f 	bic.w	r3, r3, #15
 80076b2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b6:	085b      	lsrs	r3, r3, #1
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	f003 0307 	and.w	r3, r3, #7
 80076be:	b29a      	uxth	r2, r3
 80076c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80076c2:	4313      	orrs	r3, r2
 80076c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80076cc:	60da      	str	r2, [r3, #12]
 80076ce:	e0b9      	b.n	8007844 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80076d6:	e0b5      	b.n	8007844 <UART_SetConfig+0xa94>
 80076d8:	03d09000 	.word	0x03d09000
 80076dc:	003d0900 	.word	0x003d0900
 80076e0:	0800c4a0 	.word	0x0800c4a0
 80076e4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80076e8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80076ec:	2b20      	cmp	r3, #32
 80076ee:	dc49      	bgt.n	8007784 <UART_SetConfig+0x9d4>
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	db7c      	blt.n	80077ee <UART_SetConfig+0xa3e>
 80076f4:	2b20      	cmp	r3, #32
 80076f6:	d87a      	bhi.n	80077ee <UART_SetConfig+0xa3e>
 80076f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007700 <UART_SetConfig+0x950>)
 80076fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076fe:	bf00      	nop
 8007700:	0800778b 	.word	0x0800778b
 8007704:	08007793 	.word	0x08007793
 8007708:	080077ef 	.word	0x080077ef
 800770c:	080077ef 	.word	0x080077ef
 8007710:	0800779b 	.word	0x0800779b
 8007714:	080077ef 	.word	0x080077ef
 8007718:	080077ef 	.word	0x080077ef
 800771c:	080077ef 	.word	0x080077ef
 8007720:	080077ab 	.word	0x080077ab
 8007724:	080077ef 	.word	0x080077ef
 8007728:	080077ef 	.word	0x080077ef
 800772c:	080077ef 	.word	0x080077ef
 8007730:	080077ef 	.word	0x080077ef
 8007734:	080077ef 	.word	0x080077ef
 8007738:	080077ef 	.word	0x080077ef
 800773c:	080077ef 	.word	0x080077ef
 8007740:	080077bb 	.word	0x080077bb
 8007744:	080077ef 	.word	0x080077ef
 8007748:	080077ef 	.word	0x080077ef
 800774c:	080077ef 	.word	0x080077ef
 8007750:	080077ef 	.word	0x080077ef
 8007754:	080077ef 	.word	0x080077ef
 8007758:	080077ef 	.word	0x080077ef
 800775c:	080077ef 	.word	0x080077ef
 8007760:	080077ef 	.word	0x080077ef
 8007764:	080077ef 	.word	0x080077ef
 8007768:	080077ef 	.word	0x080077ef
 800776c:	080077ef 	.word	0x080077ef
 8007770:	080077ef 	.word	0x080077ef
 8007774:	080077ef 	.word	0x080077ef
 8007778:	080077ef 	.word	0x080077ef
 800777c:	080077ef 	.word	0x080077ef
 8007780:	080077e1 	.word	0x080077e1
 8007784:	2b40      	cmp	r3, #64	@ 0x40
 8007786:	d02e      	beq.n	80077e6 <UART_SetConfig+0xa36>
 8007788:	e031      	b.n	80077ee <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800778a:	f7fc f84b 	bl	8003824 <HAL_RCC_GetPCLK1Freq>
 800778e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007790:	e033      	b.n	80077fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007792:	f7fc f85d 	bl	8003850 <HAL_RCC_GetPCLK2Freq>
 8007796:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007798:	e02f      	b.n	80077fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800779a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800779e:	4618      	mov	r0, r3
 80077a0:	f7fd face 	bl	8004d40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80077a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077a8:	e027      	b.n	80077fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077aa:	f107 0318 	add.w	r3, r7, #24
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7fd fc1a 	bl	8004fe8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077b8:	e01f      	b.n	80077fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077ba:	4b2d      	ldr	r3, [pc, #180]	@ (8007870 <UART_SetConfig+0xac0>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0320 	and.w	r3, r3, #32
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d009      	beq.n	80077da <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80077c6:	4b2a      	ldr	r3, [pc, #168]	@ (8007870 <UART_SetConfig+0xac0>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	08db      	lsrs	r3, r3, #3
 80077cc:	f003 0303 	and.w	r3, r3, #3
 80077d0:	4a28      	ldr	r2, [pc, #160]	@ (8007874 <UART_SetConfig+0xac4>)
 80077d2:	fa22 f303 	lsr.w	r3, r2, r3
 80077d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80077d8:	e00f      	b.n	80077fa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80077da:	4b26      	ldr	r3, [pc, #152]	@ (8007874 <UART_SetConfig+0xac4>)
 80077dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077de:	e00c      	b.n	80077fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80077e0:	4b25      	ldr	r3, [pc, #148]	@ (8007878 <UART_SetConfig+0xac8>)
 80077e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077e4:	e009      	b.n	80077fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077ec:	e005      	b.n	80077fa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80077ee:	2300      	movs	r3, #0
 80077f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80077f8:	bf00      	nop
    }

    if (pclk != 0U)
 80077fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d021      	beq.n	8007844 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007804:	4a1d      	ldr	r2, [pc, #116]	@ (800787c <UART_SetConfig+0xacc>)
 8007806:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800780a:	461a      	mov	r2, r3
 800780c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800780e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	085b      	lsrs	r3, r3, #1
 8007818:	441a      	add	r2, r3
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007822:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007826:	2b0f      	cmp	r3, #15
 8007828:	d909      	bls.n	800783e <UART_SetConfig+0xa8e>
 800782a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800782c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007830:	d205      	bcs.n	800783e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007834:	b29a      	uxth	r2, r3
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	60da      	str	r2, [r3, #12]
 800783c:	e002      	b.n	8007844 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	2201      	movs	r2, #1
 8007848:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	2201      	movs	r2, #1
 8007850:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	2200      	movs	r2, #0
 8007858:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	2200      	movs	r2, #0
 800785e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007860:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007864:	4618      	mov	r0, r3
 8007866:	3748      	adds	r7, #72	@ 0x48
 8007868:	46bd      	mov	sp, r7
 800786a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800786e:	bf00      	nop
 8007870:	58024400 	.word	0x58024400
 8007874:	03d09000 	.word	0x03d09000
 8007878:	003d0900 	.word	0x003d0900
 800787c:	0800c4a0 	.word	0x0800c4a0

08007880 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800788c:	f003 0308 	and.w	r3, r3, #8
 8007890:	2b00      	cmp	r3, #0
 8007892:	d00a      	beq.n	80078aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ae:	f003 0301 	and.w	r3, r3, #1
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00a      	beq.n	80078cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	430a      	orrs	r2, r1
 80078ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d0:	f003 0302 	and.w	r3, r3, #2
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00a      	beq.n	80078ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	430a      	orrs	r2, r1
 80078ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078f2:	f003 0304 	and.w	r3, r3, #4
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00a      	beq.n	8007910 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	430a      	orrs	r2, r1
 800790e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007914:	f003 0310 	and.w	r3, r3, #16
 8007918:	2b00      	cmp	r3, #0
 800791a:	d00a      	beq.n	8007932 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	430a      	orrs	r2, r1
 8007930:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007936:	f003 0320 	and.w	r3, r3, #32
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00a      	beq.n	8007954 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	430a      	orrs	r2, r1
 8007952:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800795c:	2b00      	cmp	r3, #0
 800795e:	d01a      	beq.n	8007996 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	430a      	orrs	r2, r1
 8007974:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800797a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800797e:	d10a      	bne.n	8007996 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	430a      	orrs	r2, r1
 8007994:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800799a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00a      	beq.n	80079b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	430a      	orrs	r2, r1
 80079b6:	605a      	str	r2, [r3, #4]
  }
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b098      	sub	sp, #96	@ 0x60
 80079c8:	af02      	add	r7, sp, #8
 80079ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079d4:	f7fa fbd4 	bl	8002180 <HAL_GetTick>
 80079d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f003 0308 	and.w	r3, r3, #8
 80079e4:	2b08      	cmp	r3, #8
 80079e6:	d12f      	bne.n	8007a48 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079f0:	2200      	movs	r2, #0
 80079f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f88e 	bl	8007b18 <UART_WaitOnFlagUntilTimeout>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d022      	beq.n	8007a48 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a0a:	e853 3f00 	ldrex	r3, [r3]
 8007a0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a16:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a20:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a22:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a28:	e841 2300 	strex	r3, r2, [r1]
 8007a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1e6      	bne.n	8007a02 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2220      	movs	r2, #32
 8007a38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a44:	2303      	movs	r3, #3
 8007a46:	e063      	b.n	8007b10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f003 0304 	and.w	r3, r3, #4
 8007a52:	2b04      	cmp	r3, #4
 8007a54:	d149      	bne.n	8007aea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a56:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a5a:	9300      	str	r3, [sp, #0]
 8007a5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 f857 	bl	8007b18 <UART_WaitOnFlagUntilTimeout>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d03c      	beq.n	8007aea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a78:	e853 3f00 	ldrex	r3, [r3]
 8007a7c:	623b      	str	r3, [r7, #32]
   return(result);
 8007a7e:	6a3b      	ldr	r3, [r7, #32]
 8007a80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a90:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a96:	e841 2300 	strex	r3, r2, [r1]
 8007a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1e6      	bne.n	8007a70 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	3308      	adds	r3, #8
 8007aa8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	e853 3f00 	ldrex	r3, [r3]
 8007ab0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f023 0301 	bic.w	r3, r3, #1
 8007ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	3308      	adds	r3, #8
 8007ac0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ac2:	61fa      	str	r2, [r7, #28]
 8007ac4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac6:	69b9      	ldr	r1, [r7, #24]
 8007ac8:	69fa      	ldr	r2, [r7, #28]
 8007aca:	e841 2300 	strex	r3, r2, [r1]
 8007ace:	617b      	str	r3, [r7, #20]
   return(result);
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1e5      	bne.n	8007aa2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e012      	b.n	8007b10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2220      	movs	r2, #32
 8007aee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2220      	movs	r2, #32
 8007af6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b0e:	2300      	movs	r3, #0
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3758      	adds	r7, #88	@ 0x58
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	60b9      	str	r1, [r7, #8]
 8007b22:	603b      	str	r3, [r7, #0]
 8007b24:	4613      	mov	r3, r2
 8007b26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b28:	e04f      	b.n	8007bca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b30:	d04b      	beq.n	8007bca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b32:	f7fa fb25 	bl	8002180 <HAL_GetTick>
 8007b36:	4602      	mov	r2, r0
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	1ad3      	subs	r3, r2, r3
 8007b3c:	69ba      	ldr	r2, [r7, #24]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d302      	bcc.n	8007b48 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d101      	bne.n	8007b4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e04e      	b.n	8007bea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0304 	and.w	r3, r3, #4
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d037      	beq.n	8007bca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	2b80      	cmp	r3, #128	@ 0x80
 8007b5e:	d034      	beq.n	8007bca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	2b40      	cmp	r3, #64	@ 0x40
 8007b64:	d031      	beq.n	8007bca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	69db      	ldr	r3, [r3, #28]
 8007b6c:	f003 0308 	and.w	r3, r3, #8
 8007b70:	2b08      	cmp	r3, #8
 8007b72:	d110      	bne.n	8007b96 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	2208      	movs	r2, #8
 8007b7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f000 f839 	bl	8007bf4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2208      	movs	r2, #8
 8007b86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e029      	b.n	8007bea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	69db      	ldr	r3, [r3, #28]
 8007b9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ba0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ba4:	d111      	bne.n	8007bca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bb0:	68f8      	ldr	r0, [r7, #12]
 8007bb2:	f000 f81f 	bl	8007bf4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2220      	movs	r2, #32
 8007bba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	e00f      	b.n	8007bea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	69da      	ldr	r2, [r3, #28]
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	68ba      	ldr	r2, [r7, #8]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	bf0c      	ite	eq
 8007bda:	2301      	moveq	r3, #1
 8007bdc:	2300      	movne	r3, #0
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	461a      	mov	r2, r3
 8007be2:	79fb      	ldrb	r3, [r7, #7]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d0a0      	beq.n	8007b2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007be8:	2300      	movs	r3, #0
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3710      	adds	r7, #16
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
	...

08007bf4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b095      	sub	sp, #84	@ 0x54
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c04:	e853 3f00 	ldrex	r3, [r3]
 8007c08:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	461a      	mov	r2, r3
 8007c18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c22:	e841 2300 	strex	r3, r2, [r1]
 8007c26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d1e6      	bne.n	8007bfc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	3308      	adds	r3, #8
 8007c34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c36:	6a3b      	ldr	r3, [r7, #32]
 8007c38:	e853 3f00 	ldrex	r3, [r3]
 8007c3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c3e:	69fa      	ldr	r2, [r7, #28]
 8007c40:	4b1e      	ldr	r3, [pc, #120]	@ (8007cbc <UART_EndRxTransfer+0xc8>)
 8007c42:	4013      	ands	r3, r2
 8007c44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	3308      	adds	r3, #8
 8007c4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c56:	e841 2300 	strex	r3, r2, [r1]
 8007c5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1e5      	bne.n	8007c2e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d118      	bne.n	8007c9c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	e853 3f00 	ldrex	r3, [r3]
 8007c76:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	f023 0310 	bic.w	r3, r3, #16
 8007c7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	461a      	mov	r2, r3
 8007c86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c88:	61bb      	str	r3, [r7, #24]
 8007c8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8c:	6979      	ldr	r1, [r7, #20]
 8007c8e:	69ba      	ldr	r2, [r7, #24]
 8007c90:	e841 2300 	strex	r3, r2, [r1]
 8007c94:	613b      	str	r3, [r7, #16]
   return(result);
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d1e6      	bne.n	8007c6a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2220      	movs	r2, #32
 8007ca0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007cb0:	bf00      	nop
 8007cb2:	3754      	adds	r7, #84	@ 0x54
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	effffffe 	.word	0xeffffffe

08007cc0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b085      	sub	sp, #20
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d101      	bne.n	8007cd6 <HAL_UARTEx_DisableFifoMode+0x16>
 8007cd2:	2302      	movs	r3, #2
 8007cd4:	e027      	b.n	8007d26 <HAL_UARTEx_DisableFifoMode+0x66>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2224      	movs	r2, #36	@ 0x24
 8007ce2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f022 0201 	bic.w	r2, r2, #1
 8007cfc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d04:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	68fa      	ldr	r2, [r7, #12]
 8007d12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2220      	movs	r2, #32
 8007d18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3714      	adds	r7, #20
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr

08007d32 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d32:	b580      	push	{r7, lr}
 8007d34:	b084      	sub	sp, #16
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
 8007d3a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d101      	bne.n	8007d4a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d46:	2302      	movs	r3, #2
 8007d48:	e02d      	b.n	8007da6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2224      	movs	r2, #36	@ 0x24
 8007d56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f022 0201 	bic.w	r2, r2, #1
 8007d70:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	683a      	ldr	r2, [r7, #0]
 8007d82:	430a      	orrs	r2, r1
 8007d84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 f850 	bl	8007e2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2220      	movs	r2, #32
 8007d98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b084      	sub	sp, #16
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
 8007db6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d101      	bne.n	8007dc6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007dc2:	2302      	movs	r3, #2
 8007dc4:	e02d      	b.n	8007e22 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2224      	movs	r2, #36	@ 0x24
 8007dd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f022 0201 	bic.w	r2, r2, #1
 8007dec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	683a      	ldr	r2, [r7, #0]
 8007dfe:	430a      	orrs	r2, r1
 8007e00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 f812 	bl	8007e2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2220      	movs	r2, #32
 8007e14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e20:	2300      	movs	r3, #0
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3710      	adds	r7, #16
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}
	...

08007e2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d108      	bne.n	8007e4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e4c:	e031      	b.n	8007eb2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e4e:	2310      	movs	r3, #16
 8007e50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e52:	2310      	movs	r3, #16
 8007e54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	0e5b      	lsrs	r3, r3, #25
 8007e5e:	b2db      	uxtb	r3, r3
 8007e60:	f003 0307 	and.w	r3, r3, #7
 8007e64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	0f5b      	lsrs	r3, r3, #29
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	f003 0307 	and.w	r3, r3, #7
 8007e74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e76:	7bbb      	ldrb	r3, [r7, #14]
 8007e78:	7b3a      	ldrb	r2, [r7, #12]
 8007e7a:	4911      	ldr	r1, [pc, #68]	@ (8007ec0 <UARTEx_SetNbDataToProcess+0x94>)
 8007e7c:	5c8a      	ldrb	r2, [r1, r2]
 8007e7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e82:	7b3a      	ldrb	r2, [r7, #12]
 8007e84:	490f      	ldr	r1, [pc, #60]	@ (8007ec4 <UARTEx_SetNbDataToProcess+0x98>)
 8007e86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e88:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e94:	7bfb      	ldrb	r3, [r7, #15]
 8007e96:	7b7a      	ldrb	r2, [r7, #13]
 8007e98:	4909      	ldr	r1, [pc, #36]	@ (8007ec0 <UARTEx_SetNbDataToProcess+0x94>)
 8007e9a:	5c8a      	ldrb	r2, [r1, r2]
 8007e9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ea0:	7b7a      	ldrb	r2, [r7, #13]
 8007ea2:	4908      	ldr	r1, [pc, #32]	@ (8007ec4 <UARTEx_SetNbDataToProcess+0x98>)
 8007ea4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ea6:	fb93 f3f2 	sdiv	r3, r3, r2
 8007eaa:	b29a      	uxth	r2, r3
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007eb2:	bf00      	nop
 8007eb4:	3714      	adds	r7, #20
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	0800c4b8 	.word	0x0800c4b8
 8007ec4:	0800c4c0 	.word	0x0800c4c0

08007ec8 <__cvt>:
 8007ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eca:	ed2d 8b02 	vpush	{d8}
 8007ece:	eeb0 8b40 	vmov.f64	d8, d0
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	4617      	mov	r7, r2
 8007ed6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8007ed8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007eda:	ee18 2a90 	vmov	r2, s17
 8007ede:	f025 0520 	bic.w	r5, r5, #32
 8007ee2:	2a00      	cmp	r2, #0
 8007ee4:	bfb6      	itet	lt
 8007ee6:	222d      	movlt	r2, #45	@ 0x2d
 8007ee8:	2200      	movge	r2, #0
 8007eea:	eeb1 8b40 	vneglt.f64	d8, d0
 8007eee:	2d46      	cmp	r5, #70	@ 0x46
 8007ef0:	460c      	mov	r4, r1
 8007ef2:	701a      	strb	r2, [r3, #0]
 8007ef4:	d004      	beq.n	8007f00 <__cvt+0x38>
 8007ef6:	2d45      	cmp	r5, #69	@ 0x45
 8007ef8:	d100      	bne.n	8007efc <__cvt+0x34>
 8007efa:	3401      	adds	r4, #1
 8007efc:	2102      	movs	r1, #2
 8007efe:	e000      	b.n	8007f02 <__cvt+0x3a>
 8007f00:	2103      	movs	r1, #3
 8007f02:	ab03      	add	r3, sp, #12
 8007f04:	9301      	str	r3, [sp, #4]
 8007f06:	ab02      	add	r3, sp, #8
 8007f08:	9300      	str	r3, [sp, #0]
 8007f0a:	4622      	mov	r2, r4
 8007f0c:	4633      	mov	r3, r6
 8007f0e:	eeb0 0b48 	vmov.f64	d0, d8
 8007f12:	f001 f84d 	bl	8008fb0 <_dtoa_r>
 8007f16:	2d47      	cmp	r5, #71	@ 0x47
 8007f18:	d114      	bne.n	8007f44 <__cvt+0x7c>
 8007f1a:	07fb      	lsls	r3, r7, #31
 8007f1c:	d50a      	bpl.n	8007f34 <__cvt+0x6c>
 8007f1e:	1902      	adds	r2, r0, r4
 8007f20:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f28:	bf08      	it	eq
 8007f2a:	9203      	streq	r2, [sp, #12]
 8007f2c:	2130      	movs	r1, #48	@ 0x30
 8007f2e:	9b03      	ldr	r3, [sp, #12]
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d319      	bcc.n	8007f68 <__cvt+0xa0>
 8007f34:	9b03      	ldr	r3, [sp, #12]
 8007f36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f38:	1a1b      	subs	r3, r3, r0
 8007f3a:	6013      	str	r3, [r2, #0]
 8007f3c:	b005      	add	sp, #20
 8007f3e:	ecbd 8b02 	vpop	{d8}
 8007f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f44:	2d46      	cmp	r5, #70	@ 0x46
 8007f46:	eb00 0204 	add.w	r2, r0, r4
 8007f4a:	d1e9      	bne.n	8007f20 <__cvt+0x58>
 8007f4c:	7803      	ldrb	r3, [r0, #0]
 8007f4e:	2b30      	cmp	r3, #48	@ 0x30
 8007f50:	d107      	bne.n	8007f62 <__cvt+0x9a>
 8007f52:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f5a:	bf1c      	itt	ne
 8007f5c:	f1c4 0401 	rsbne	r4, r4, #1
 8007f60:	6034      	strne	r4, [r6, #0]
 8007f62:	6833      	ldr	r3, [r6, #0]
 8007f64:	441a      	add	r2, r3
 8007f66:	e7db      	b.n	8007f20 <__cvt+0x58>
 8007f68:	1c5c      	adds	r4, r3, #1
 8007f6a:	9403      	str	r4, [sp, #12]
 8007f6c:	7019      	strb	r1, [r3, #0]
 8007f6e:	e7de      	b.n	8007f2e <__cvt+0x66>

08007f70 <__exponent>:
 8007f70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f72:	2900      	cmp	r1, #0
 8007f74:	bfba      	itte	lt
 8007f76:	4249      	neglt	r1, r1
 8007f78:	232d      	movlt	r3, #45	@ 0x2d
 8007f7a:	232b      	movge	r3, #43	@ 0x2b
 8007f7c:	2909      	cmp	r1, #9
 8007f7e:	7002      	strb	r2, [r0, #0]
 8007f80:	7043      	strb	r3, [r0, #1]
 8007f82:	dd29      	ble.n	8007fd8 <__exponent+0x68>
 8007f84:	f10d 0307 	add.w	r3, sp, #7
 8007f88:	461d      	mov	r5, r3
 8007f8a:	270a      	movs	r7, #10
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	fbb1 f6f7 	udiv	r6, r1, r7
 8007f92:	fb07 1416 	mls	r4, r7, r6, r1
 8007f96:	3430      	adds	r4, #48	@ 0x30
 8007f98:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007f9c:	460c      	mov	r4, r1
 8007f9e:	2c63      	cmp	r4, #99	@ 0x63
 8007fa0:	f103 33ff 	add.w	r3, r3, #4294967295
 8007fa4:	4631      	mov	r1, r6
 8007fa6:	dcf1      	bgt.n	8007f8c <__exponent+0x1c>
 8007fa8:	3130      	adds	r1, #48	@ 0x30
 8007faa:	1e94      	subs	r4, r2, #2
 8007fac:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007fb0:	1c41      	adds	r1, r0, #1
 8007fb2:	4623      	mov	r3, r4
 8007fb4:	42ab      	cmp	r3, r5
 8007fb6:	d30a      	bcc.n	8007fce <__exponent+0x5e>
 8007fb8:	f10d 0309 	add.w	r3, sp, #9
 8007fbc:	1a9b      	subs	r3, r3, r2
 8007fbe:	42ac      	cmp	r4, r5
 8007fc0:	bf88      	it	hi
 8007fc2:	2300      	movhi	r3, #0
 8007fc4:	3302      	adds	r3, #2
 8007fc6:	4403      	add	r3, r0
 8007fc8:	1a18      	subs	r0, r3, r0
 8007fca:	b003      	add	sp, #12
 8007fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fce:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007fd2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007fd6:	e7ed      	b.n	8007fb4 <__exponent+0x44>
 8007fd8:	2330      	movs	r3, #48	@ 0x30
 8007fda:	3130      	adds	r1, #48	@ 0x30
 8007fdc:	7083      	strb	r3, [r0, #2]
 8007fde:	70c1      	strb	r1, [r0, #3]
 8007fe0:	1d03      	adds	r3, r0, #4
 8007fe2:	e7f1      	b.n	8007fc8 <__exponent+0x58>
 8007fe4:	0000      	movs	r0, r0
	...

08007fe8 <_printf_float>:
 8007fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fec:	b08d      	sub	sp, #52	@ 0x34
 8007fee:	460c      	mov	r4, r1
 8007ff0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007ff4:	4616      	mov	r6, r2
 8007ff6:	461f      	mov	r7, r3
 8007ff8:	4605      	mov	r5, r0
 8007ffa:	f000 fed1 	bl	8008da0 <_localeconv_r>
 8007ffe:	f8d0 b000 	ldr.w	fp, [r0]
 8008002:	4658      	mov	r0, fp
 8008004:	f7f8 f9bc 	bl	8000380 <strlen>
 8008008:	2300      	movs	r3, #0
 800800a:	930a      	str	r3, [sp, #40]	@ 0x28
 800800c:	f8d8 3000 	ldr.w	r3, [r8]
 8008010:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008014:	6822      	ldr	r2, [r4, #0]
 8008016:	9005      	str	r0, [sp, #20]
 8008018:	3307      	adds	r3, #7
 800801a:	f023 0307 	bic.w	r3, r3, #7
 800801e:	f103 0108 	add.w	r1, r3, #8
 8008022:	f8c8 1000 	str.w	r1, [r8]
 8008026:	ed93 0b00 	vldr	d0, [r3]
 800802a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8008288 <_printf_float+0x2a0>
 800802e:	eeb0 7bc0 	vabs.f64	d7, d0
 8008032:	eeb4 7b46 	vcmp.f64	d7, d6
 8008036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800803a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800803e:	dd24      	ble.n	800808a <_printf_float+0xa2>
 8008040:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008048:	d502      	bpl.n	8008050 <_printf_float+0x68>
 800804a:	232d      	movs	r3, #45	@ 0x2d
 800804c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008050:	498f      	ldr	r1, [pc, #572]	@ (8008290 <_printf_float+0x2a8>)
 8008052:	4b90      	ldr	r3, [pc, #576]	@ (8008294 <_printf_float+0x2ac>)
 8008054:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8008058:	bf8c      	ite	hi
 800805a:	4688      	movhi	r8, r1
 800805c:	4698      	movls	r8, r3
 800805e:	f022 0204 	bic.w	r2, r2, #4
 8008062:	2303      	movs	r3, #3
 8008064:	6123      	str	r3, [r4, #16]
 8008066:	6022      	str	r2, [r4, #0]
 8008068:	f04f 0a00 	mov.w	sl, #0
 800806c:	9700      	str	r7, [sp, #0]
 800806e:	4633      	mov	r3, r6
 8008070:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008072:	4621      	mov	r1, r4
 8008074:	4628      	mov	r0, r5
 8008076:	f000 f9d1 	bl	800841c <_printf_common>
 800807a:	3001      	adds	r0, #1
 800807c:	f040 8089 	bne.w	8008192 <_printf_float+0x1aa>
 8008080:	f04f 30ff 	mov.w	r0, #4294967295
 8008084:	b00d      	add	sp, #52	@ 0x34
 8008086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800808a:	eeb4 0b40 	vcmp.f64	d0, d0
 800808e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008092:	d709      	bvc.n	80080a8 <_printf_float+0xc0>
 8008094:	ee10 3a90 	vmov	r3, s1
 8008098:	2b00      	cmp	r3, #0
 800809a:	bfbc      	itt	lt
 800809c:	232d      	movlt	r3, #45	@ 0x2d
 800809e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80080a2:	497d      	ldr	r1, [pc, #500]	@ (8008298 <_printf_float+0x2b0>)
 80080a4:	4b7d      	ldr	r3, [pc, #500]	@ (800829c <_printf_float+0x2b4>)
 80080a6:	e7d5      	b.n	8008054 <_printf_float+0x6c>
 80080a8:	6863      	ldr	r3, [r4, #4]
 80080aa:	1c59      	adds	r1, r3, #1
 80080ac:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80080b0:	d139      	bne.n	8008126 <_printf_float+0x13e>
 80080b2:	2306      	movs	r3, #6
 80080b4:	6063      	str	r3, [r4, #4]
 80080b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80080ba:	2300      	movs	r3, #0
 80080bc:	6022      	str	r2, [r4, #0]
 80080be:	9303      	str	r3, [sp, #12]
 80080c0:	ab0a      	add	r3, sp, #40	@ 0x28
 80080c2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80080c6:	ab09      	add	r3, sp, #36	@ 0x24
 80080c8:	9300      	str	r3, [sp, #0]
 80080ca:	6861      	ldr	r1, [r4, #4]
 80080cc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80080d0:	4628      	mov	r0, r5
 80080d2:	f7ff fef9 	bl	8007ec8 <__cvt>
 80080d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80080da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080dc:	4680      	mov	r8, r0
 80080de:	d129      	bne.n	8008134 <_printf_float+0x14c>
 80080e0:	1cc8      	adds	r0, r1, #3
 80080e2:	db02      	blt.n	80080ea <_printf_float+0x102>
 80080e4:	6863      	ldr	r3, [r4, #4]
 80080e6:	4299      	cmp	r1, r3
 80080e8:	dd41      	ble.n	800816e <_printf_float+0x186>
 80080ea:	f1a9 0902 	sub.w	r9, r9, #2
 80080ee:	fa5f f989 	uxtb.w	r9, r9
 80080f2:	3901      	subs	r1, #1
 80080f4:	464a      	mov	r2, r9
 80080f6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80080fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80080fc:	f7ff ff38 	bl	8007f70 <__exponent>
 8008100:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008102:	1813      	adds	r3, r2, r0
 8008104:	2a01      	cmp	r2, #1
 8008106:	4682      	mov	sl, r0
 8008108:	6123      	str	r3, [r4, #16]
 800810a:	dc02      	bgt.n	8008112 <_printf_float+0x12a>
 800810c:	6822      	ldr	r2, [r4, #0]
 800810e:	07d2      	lsls	r2, r2, #31
 8008110:	d501      	bpl.n	8008116 <_printf_float+0x12e>
 8008112:	3301      	adds	r3, #1
 8008114:	6123      	str	r3, [r4, #16]
 8008116:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800811a:	2b00      	cmp	r3, #0
 800811c:	d0a6      	beq.n	800806c <_printf_float+0x84>
 800811e:	232d      	movs	r3, #45	@ 0x2d
 8008120:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008124:	e7a2      	b.n	800806c <_printf_float+0x84>
 8008126:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800812a:	d1c4      	bne.n	80080b6 <_printf_float+0xce>
 800812c:	2b00      	cmp	r3, #0
 800812e:	d1c2      	bne.n	80080b6 <_printf_float+0xce>
 8008130:	2301      	movs	r3, #1
 8008132:	e7bf      	b.n	80080b4 <_printf_float+0xcc>
 8008134:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8008138:	d9db      	bls.n	80080f2 <_printf_float+0x10a>
 800813a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800813e:	d118      	bne.n	8008172 <_printf_float+0x18a>
 8008140:	2900      	cmp	r1, #0
 8008142:	6863      	ldr	r3, [r4, #4]
 8008144:	dd0b      	ble.n	800815e <_printf_float+0x176>
 8008146:	6121      	str	r1, [r4, #16]
 8008148:	b913      	cbnz	r3, 8008150 <_printf_float+0x168>
 800814a:	6822      	ldr	r2, [r4, #0]
 800814c:	07d0      	lsls	r0, r2, #31
 800814e:	d502      	bpl.n	8008156 <_printf_float+0x16e>
 8008150:	3301      	adds	r3, #1
 8008152:	440b      	add	r3, r1
 8008154:	6123      	str	r3, [r4, #16]
 8008156:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008158:	f04f 0a00 	mov.w	sl, #0
 800815c:	e7db      	b.n	8008116 <_printf_float+0x12e>
 800815e:	b913      	cbnz	r3, 8008166 <_printf_float+0x17e>
 8008160:	6822      	ldr	r2, [r4, #0]
 8008162:	07d2      	lsls	r2, r2, #31
 8008164:	d501      	bpl.n	800816a <_printf_float+0x182>
 8008166:	3302      	adds	r3, #2
 8008168:	e7f4      	b.n	8008154 <_printf_float+0x16c>
 800816a:	2301      	movs	r3, #1
 800816c:	e7f2      	b.n	8008154 <_printf_float+0x16c>
 800816e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8008172:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008174:	4299      	cmp	r1, r3
 8008176:	db05      	blt.n	8008184 <_printf_float+0x19c>
 8008178:	6823      	ldr	r3, [r4, #0]
 800817a:	6121      	str	r1, [r4, #16]
 800817c:	07d8      	lsls	r0, r3, #31
 800817e:	d5ea      	bpl.n	8008156 <_printf_float+0x16e>
 8008180:	1c4b      	adds	r3, r1, #1
 8008182:	e7e7      	b.n	8008154 <_printf_float+0x16c>
 8008184:	2900      	cmp	r1, #0
 8008186:	bfd4      	ite	le
 8008188:	f1c1 0202 	rsble	r2, r1, #2
 800818c:	2201      	movgt	r2, #1
 800818e:	4413      	add	r3, r2
 8008190:	e7e0      	b.n	8008154 <_printf_float+0x16c>
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	055a      	lsls	r2, r3, #21
 8008196:	d407      	bmi.n	80081a8 <_printf_float+0x1c0>
 8008198:	6923      	ldr	r3, [r4, #16]
 800819a:	4642      	mov	r2, r8
 800819c:	4631      	mov	r1, r6
 800819e:	4628      	mov	r0, r5
 80081a0:	47b8      	blx	r7
 80081a2:	3001      	adds	r0, #1
 80081a4:	d12a      	bne.n	80081fc <_printf_float+0x214>
 80081a6:	e76b      	b.n	8008080 <_printf_float+0x98>
 80081a8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80081ac:	f240 80e0 	bls.w	8008370 <_printf_float+0x388>
 80081b0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80081b4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80081b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081bc:	d133      	bne.n	8008226 <_printf_float+0x23e>
 80081be:	4a38      	ldr	r2, [pc, #224]	@ (80082a0 <_printf_float+0x2b8>)
 80081c0:	2301      	movs	r3, #1
 80081c2:	4631      	mov	r1, r6
 80081c4:	4628      	mov	r0, r5
 80081c6:	47b8      	blx	r7
 80081c8:	3001      	adds	r0, #1
 80081ca:	f43f af59 	beq.w	8008080 <_printf_float+0x98>
 80081ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80081d2:	4543      	cmp	r3, r8
 80081d4:	db02      	blt.n	80081dc <_printf_float+0x1f4>
 80081d6:	6823      	ldr	r3, [r4, #0]
 80081d8:	07d8      	lsls	r0, r3, #31
 80081da:	d50f      	bpl.n	80081fc <_printf_float+0x214>
 80081dc:	9b05      	ldr	r3, [sp, #20]
 80081de:	465a      	mov	r2, fp
 80081e0:	4631      	mov	r1, r6
 80081e2:	4628      	mov	r0, r5
 80081e4:	47b8      	blx	r7
 80081e6:	3001      	adds	r0, #1
 80081e8:	f43f af4a 	beq.w	8008080 <_printf_float+0x98>
 80081ec:	f04f 0900 	mov.w	r9, #0
 80081f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80081f4:	f104 0a1a 	add.w	sl, r4, #26
 80081f8:	45c8      	cmp	r8, r9
 80081fa:	dc09      	bgt.n	8008210 <_printf_float+0x228>
 80081fc:	6823      	ldr	r3, [r4, #0]
 80081fe:	079b      	lsls	r3, r3, #30
 8008200:	f100 8107 	bmi.w	8008412 <_printf_float+0x42a>
 8008204:	68e0      	ldr	r0, [r4, #12]
 8008206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008208:	4298      	cmp	r0, r3
 800820a:	bfb8      	it	lt
 800820c:	4618      	movlt	r0, r3
 800820e:	e739      	b.n	8008084 <_printf_float+0x9c>
 8008210:	2301      	movs	r3, #1
 8008212:	4652      	mov	r2, sl
 8008214:	4631      	mov	r1, r6
 8008216:	4628      	mov	r0, r5
 8008218:	47b8      	blx	r7
 800821a:	3001      	adds	r0, #1
 800821c:	f43f af30 	beq.w	8008080 <_printf_float+0x98>
 8008220:	f109 0901 	add.w	r9, r9, #1
 8008224:	e7e8      	b.n	80081f8 <_printf_float+0x210>
 8008226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008228:	2b00      	cmp	r3, #0
 800822a:	dc3b      	bgt.n	80082a4 <_printf_float+0x2bc>
 800822c:	4a1c      	ldr	r2, [pc, #112]	@ (80082a0 <_printf_float+0x2b8>)
 800822e:	2301      	movs	r3, #1
 8008230:	4631      	mov	r1, r6
 8008232:	4628      	mov	r0, r5
 8008234:	47b8      	blx	r7
 8008236:	3001      	adds	r0, #1
 8008238:	f43f af22 	beq.w	8008080 <_printf_float+0x98>
 800823c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008240:	ea59 0303 	orrs.w	r3, r9, r3
 8008244:	d102      	bne.n	800824c <_printf_float+0x264>
 8008246:	6823      	ldr	r3, [r4, #0]
 8008248:	07d9      	lsls	r1, r3, #31
 800824a:	d5d7      	bpl.n	80081fc <_printf_float+0x214>
 800824c:	9b05      	ldr	r3, [sp, #20]
 800824e:	465a      	mov	r2, fp
 8008250:	4631      	mov	r1, r6
 8008252:	4628      	mov	r0, r5
 8008254:	47b8      	blx	r7
 8008256:	3001      	adds	r0, #1
 8008258:	f43f af12 	beq.w	8008080 <_printf_float+0x98>
 800825c:	f04f 0a00 	mov.w	sl, #0
 8008260:	f104 0b1a 	add.w	fp, r4, #26
 8008264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008266:	425b      	negs	r3, r3
 8008268:	4553      	cmp	r3, sl
 800826a:	dc01      	bgt.n	8008270 <_printf_float+0x288>
 800826c:	464b      	mov	r3, r9
 800826e:	e794      	b.n	800819a <_printf_float+0x1b2>
 8008270:	2301      	movs	r3, #1
 8008272:	465a      	mov	r2, fp
 8008274:	4631      	mov	r1, r6
 8008276:	4628      	mov	r0, r5
 8008278:	47b8      	blx	r7
 800827a:	3001      	adds	r0, #1
 800827c:	f43f af00 	beq.w	8008080 <_printf_float+0x98>
 8008280:	f10a 0a01 	add.w	sl, sl, #1
 8008284:	e7ee      	b.n	8008264 <_printf_float+0x27c>
 8008286:	bf00      	nop
 8008288:	ffffffff 	.word	0xffffffff
 800828c:	7fefffff 	.word	0x7fefffff
 8008290:	0800c4cc 	.word	0x0800c4cc
 8008294:	0800c4c8 	.word	0x0800c4c8
 8008298:	0800c4d4 	.word	0x0800c4d4
 800829c:	0800c4d0 	.word	0x0800c4d0
 80082a0:	0800c4d8 	.word	0x0800c4d8
 80082a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80082a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80082aa:	4553      	cmp	r3, sl
 80082ac:	bfa8      	it	ge
 80082ae:	4653      	movge	r3, sl
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	4699      	mov	r9, r3
 80082b4:	dc37      	bgt.n	8008326 <_printf_float+0x33e>
 80082b6:	2300      	movs	r3, #0
 80082b8:	9307      	str	r3, [sp, #28]
 80082ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082be:	f104 021a 	add.w	r2, r4, #26
 80082c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80082c4:	9907      	ldr	r1, [sp, #28]
 80082c6:	9306      	str	r3, [sp, #24]
 80082c8:	eba3 0309 	sub.w	r3, r3, r9
 80082cc:	428b      	cmp	r3, r1
 80082ce:	dc31      	bgt.n	8008334 <_printf_float+0x34c>
 80082d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082d2:	459a      	cmp	sl, r3
 80082d4:	dc3b      	bgt.n	800834e <_printf_float+0x366>
 80082d6:	6823      	ldr	r3, [r4, #0]
 80082d8:	07da      	lsls	r2, r3, #31
 80082da:	d438      	bmi.n	800834e <_printf_float+0x366>
 80082dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082de:	ebaa 0903 	sub.w	r9, sl, r3
 80082e2:	9b06      	ldr	r3, [sp, #24]
 80082e4:	ebaa 0303 	sub.w	r3, sl, r3
 80082e8:	4599      	cmp	r9, r3
 80082ea:	bfa8      	it	ge
 80082ec:	4699      	movge	r9, r3
 80082ee:	f1b9 0f00 	cmp.w	r9, #0
 80082f2:	dc34      	bgt.n	800835e <_printf_float+0x376>
 80082f4:	f04f 0800 	mov.w	r8, #0
 80082f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082fc:	f104 0b1a 	add.w	fp, r4, #26
 8008300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008302:	ebaa 0303 	sub.w	r3, sl, r3
 8008306:	eba3 0309 	sub.w	r3, r3, r9
 800830a:	4543      	cmp	r3, r8
 800830c:	f77f af76 	ble.w	80081fc <_printf_float+0x214>
 8008310:	2301      	movs	r3, #1
 8008312:	465a      	mov	r2, fp
 8008314:	4631      	mov	r1, r6
 8008316:	4628      	mov	r0, r5
 8008318:	47b8      	blx	r7
 800831a:	3001      	adds	r0, #1
 800831c:	f43f aeb0 	beq.w	8008080 <_printf_float+0x98>
 8008320:	f108 0801 	add.w	r8, r8, #1
 8008324:	e7ec      	b.n	8008300 <_printf_float+0x318>
 8008326:	4642      	mov	r2, r8
 8008328:	4631      	mov	r1, r6
 800832a:	4628      	mov	r0, r5
 800832c:	47b8      	blx	r7
 800832e:	3001      	adds	r0, #1
 8008330:	d1c1      	bne.n	80082b6 <_printf_float+0x2ce>
 8008332:	e6a5      	b.n	8008080 <_printf_float+0x98>
 8008334:	2301      	movs	r3, #1
 8008336:	4631      	mov	r1, r6
 8008338:	4628      	mov	r0, r5
 800833a:	9206      	str	r2, [sp, #24]
 800833c:	47b8      	blx	r7
 800833e:	3001      	adds	r0, #1
 8008340:	f43f ae9e 	beq.w	8008080 <_printf_float+0x98>
 8008344:	9b07      	ldr	r3, [sp, #28]
 8008346:	9a06      	ldr	r2, [sp, #24]
 8008348:	3301      	adds	r3, #1
 800834a:	9307      	str	r3, [sp, #28]
 800834c:	e7b9      	b.n	80082c2 <_printf_float+0x2da>
 800834e:	9b05      	ldr	r3, [sp, #20]
 8008350:	465a      	mov	r2, fp
 8008352:	4631      	mov	r1, r6
 8008354:	4628      	mov	r0, r5
 8008356:	47b8      	blx	r7
 8008358:	3001      	adds	r0, #1
 800835a:	d1bf      	bne.n	80082dc <_printf_float+0x2f4>
 800835c:	e690      	b.n	8008080 <_printf_float+0x98>
 800835e:	9a06      	ldr	r2, [sp, #24]
 8008360:	464b      	mov	r3, r9
 8008362:	4442      	add	r2, r8
 8008364:	4631      	mov	r1, r6
 8008366:	4628      	mov	r0, r5
 8008368:	47b8      	blx	r7
 800836a:	3001      	adds	r0, #1
 800836c:	d1c2      	bne.n	80082f4 <_printf_float+0x30c>
 800836e:	e687      	b.n	8008080 <_printf_float+0x98>
 8008370:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8008374:	f1b9 0f01 	cmp.w	r9, #1
 8008378:	dc01      	bgt.n	800837e <_printf_float+0x396>
 800837a:	07db      	lsls	r3, r3, #31
 800837c:	d536      	bpl.n	80083ec <_printf_float+0x404>
 800837e:	2301      	movs	r3, #1
 8008380:	4642      	mov	r2, r8
 8008382:	4631      	mov	r1, r6
 8008384:	4628      	mov	r0, r5
 8008386:	47b8      	blx	r7
 8008388:	3001      	adds	r0, #1
 800838a:	f43f ae79 	beq.w	8008080 <_printf_float+0x98>
 800838e:	9b05      	ldr	r3, [sp, #20]
 8008390:	465a      	mov	r2, fp
 8008392:	4631      	mov	r1, r6
 8008394:	4628      	mov	r0, r5
 8008396:	47b8      	blx	r7
 8008398:	3001      	adds	r0, #1
 800839a:	f43f ae71 	beq.w	8008080 <_printf_float+0x98>
 800839e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80083a2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80083a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083aa:	f109 39ff 	add.w	r9, r9, #4294967295
 80083ae:	d018      	beq.n	80083e2 <_printf_float+0x3fa>
 80083b0:	464b      	mov	r3, r9
 80083b2:	f108 0201 	add.w	r2, r8, #1
 80083b6:	4631      	mov	r1, r6
 80083b8:	4628      	mov	r0, r5
 80083ba:	47b8      	blx	r7
 80083bc:	3001      	adds	r0, #1
 80083be:	d10c      	bne.n	80083da <_printf_float+0x3f2>
 80083c0:	e65e      	b.n	8008080 <_printf_float+0x98>
 80083c2:	2301      	movs	r3, #1
 80083c4:	465a      	mov	r2, fp
 80083c6:	4631      	mov	r1, r6
 80083c8:	4628      	mov	r0, r5
 80083ca:	47b8      	blx	r7
 80083cc:	3001      	adds	r0, #1
 80083ce:	f43f ae57 	beq.w	8008080 <_printf_float+0x98>
 80083d2:	f108 0801 	add.w	r8, r8, #1
 80083d6:	45c8      	cmp	r8, r9
 80083d8:	dbf3      	blt.n	80083c2 <_printf_float+0x3da>
 80083da:	4653      	mov	r3, sl
 80083dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80083e0:	e6dc      	b.n	800819c <_printf_float+0x1b4>
 80083e2:	f04f 0800 	mov.w	r8, #0
 80083e6:	f104 0b1a 	add.w	fp, r4, #26
 80083ea:	e7f4      	b.n	80083d6 <_printf_float+0x3ee>
 80083ec:	2301      	movs	r3, #1
 80083ee:	4642      	mov	r2, r8
 80083f0:	e7e1      	b.n	80083b6 <_printf_float+0x3ce>
 80083f2:	2301      	movs	r3, #1
 80083f4:	464a      	mov	r2, r9
 80083f6:	4631      	mov	r1, r6
 80083f8:	4628      	mov	r0, r5
 80083fa:	47b8      	blx	r7
 80083fc:	3001      	adds	r0, #1
 80083fe:	f43f ae3f 	beq.w	8008080 <_printf_float+0x98>
 8008402:	f108 0801 	add.w	r8, r8, #1
 8008406:	68e3      	ldr	r3, [r4, #12]
 8008408:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800840a:	1a5b      	subs	r3, r3, r1
 800840c:	4543      	cmp	r3, r8
 800840e:	dcf0      	bgt.n	80083f2 <_printf_float+0x40a>
 8008410:	e6f8      	b.n	8008204 <_printf_float+0x21c>
 8008412:	f04f 0800 	mov.w	r8, #0
 8008416:	f104 0919 	add.w	r9, r4, #25
 800841a:	e7f4      	b.n	8008406 <_printf_float+0x41e>

0800841c <_printf_common>:
 800841c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008420:	4616      	mov	r6, r2
 8008422:	4698      	mov	r8, r3
 8008424:	688a      	ldr	r2, [r1, #8]
 8008426:	690b      	ldr	r3, [r1, #16]
 8008428:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800842c:	4293      	cmp	r3, r2
 800842e:	bfb8      	it	lt
 8008430:	4613      	movlt	r3, r2
 8008432:	6033      	str	r3, [r6, #0]
 8008434:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008438:	4607      	mov	r7, r0
 800843a:	460c      	mov	r4, r1
 800843c:	b10a      	cbz	r2, 8008442 <_printf_common+0x26>
 800843e:	3301      	adds	r3, #1
 8008440:	6033      	str	r3, [r6, #0]
 8008442:	6823      	ldr	r3, [r4, #0]
 8008444:	0699      	lsls	r1, r3, #26
 8008446:	bf42      	ittt	mi
 8008448:	6833      	ldrmi	r3, [r6, #0]
 800844a:	3302      	addmi	r3, #2
 800844c:	6033      	strmi	r3, [r6, #0]
 800844e:	6825      	ldr	r5, [r4, #0]
 8008450:	f015 0506 	ands.w	r5, r5, #6
 8008454:	d106      	bne.n	8008464 <_printf_common+0x48>
 8008456:	f104 0a19 	add.w	sl, r4, #25
 800845a:	68e3      	ldr	r3, [r4, #12]
 800845c:	6832      	ldr	r2, [r6, #0]
 800845e:	1a9b      	subs	r3, r3, r2
 8008460:	42ab      	cmp	r3, r5
 8008462:	dc26      	bgt.n	80084b2 <_printf_common+0x96>
 8008464:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008468:	6822      	ldr	r2, [r4, #0]
 800846a:	3b00      	subs	r3, #0
 800846c:	bf18      	it	ne
 800846e:	2301      	movne	r3, #1
 8008470:	0692      	lsls	r2, r2, #26
 8008472:	d42b      	bmi.n	80084cc <_printf_common+0xb0>
 8008474:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008478:	4641      	mov	r1, r8
 800847a:	4638      	mov	r0, r7
 800847c:	47c8      	blx	r9
 800847e:	3001      	adds	r0, #1
 8008480:	d01e      	beq.n	80084c0 <_printf_common+0xa4>
 8008482:	6823      	ldr	r3, [r4, #0]
 8008484:	6922      	ldr	r2, [r4, #16]
 8008486:	f003 0306 	and.w	r3, r3, #6
 800848a:	2b04      	cmp	r3, #4
 800848c:	bf02      	ittt	eq
 800848e:	68e5      	ldreq	r5, [r4, #12]
 8008490:	6833      	ldreq	r3, [r6, #0]
 8008492:	1aed      	subeq	r5, r5, r3
 8008494:	68a3      	ldr	r3, [r4, #8]
 8008496:	bf0c      	ite	eq
 8008498:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800849c:	2500      	movne	r5, #0
 800849e:	4293      	cmp	r3, r2
 80084a0:	bfc4      	itt	gt
 80084a2:	1a9b      	subgt	r3, r3, r2
 80084a4:	18ed      	addgt	r5, r5, r3
 80084a6:	2600      	movs	r6, #0
 80084a8:	341a      	adds	r4, #26
 80084aa:	42b5      	cmp	r5, r6
 80084ac:	d11a      	bne.n	80084e4 <_printf_common+0xc8>
 80084ae:	2000      	movs	r0, #0
 80084b0:	e008      	b.n	80084c4 <_printf_common+0xa8>
 80084b2:	2301      	movs	r3, #1
 80084b4:	4652      	mov	r2, sl
 80084b6:	4641      	mov	r1, r8
 80084b8:	4638      	mov	r0, r7
 80084ba:	47c8      	blx	r9
 80084bc:	3001      	adds	r0, #1
 80084be:	d103      	bne.n	80084c8 <_printf_common+0xac>
 80084c0:	f04f 30ff 	mov.w	r0, #4294967295
 80084c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084c8:	3501      	adds	r5, #1
 80084ca:	e7c6      	b.n	800845a <_printf_common+0x3e>
 80084cc:	18e1      	adds	r1, r4, r3
 80084ce:	1c5a      	adds	r2, r3, #1
 80084d0:	2030      	movs	r0, #48	@ 0x30
 80084d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80084d6:	4422      	add	r2, r4
 80084d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80084dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80084e0:	3302      	adds	r3, #2
 80084e2:	e7c7      	b.n	8008474 <_printf_common+0x58>
 80084e4:	2301      	movs	r3, #1
 80084e6:	4622      	mov	r2, r4
 80084e8:	4641      	mov	r1, r8
 80084ea:	4638      	mov	r0, r7
 80084ec:	47c8      	blx	r9
 80084ee:	3001      	adds	r0, #1
 80084f0:	d0e6      	beq.n	80084c0 <_printf_common+0xa4>
 80084f2:	3601      	adds	r6, #1
 80084f4:	e7d9      	b.n	80084aa <_printf_common+0x8e>
	...

080084f8 <_printf_i>:
 80084f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084fc:	7e0f      	ldrb	r7, [r1, #24]
 80084fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008500:	2f78      	cmp	r7, #120	@ 0x78
 8008502:	4691      	mov	r9, r2
 8008504:	4680      	mov	r8, r0
 8008506:	460c      	mov	r4, r1
 8008508:	469a      	mov	sl, r3
 800850a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800850e:	d807      	bhi.n	8008520 <_printf_i+0x28>
 8008510:	2f62      	cmp	r7, #98	@ 0x62
 8008512:	d80a      	bhi.n	800852a <_printf_i+0x32>
 8008514:	2f00      	cmp	r7, #0
 8008516:	f000 80d1 	beq.w	80086bc <_printf_i+0x1c4>
 800851a:	2f58      	cmp	r7, #88	@ 0x58
 800851c:	f000 80b8 	beq.w	8008690 <_printf_i+0x198>
 8008520:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008524:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008528:	e03a      	b.n	80085a0 <_printf_i+0xa8>
 800852a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800852e:	2b15      	cmp	r3, #21
 8008530:	d8f6      	bhi.n	8008520 <_printf_i+0x28>
 8008532:	a101      	add	r1, pc, #4	@ (adr r1, 8008538 <_printf_i+0x40>)
 8008534:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008538:	08008591 	.word	0x08008591
 800853c:	080085a5 	.word	0x080085a5
 8008540:	08008521 	.word	0x08008521
 8008544:	08008521 	.word	0x08008521
 8008548:	08008521 	.word	0x08008521
 800854c:	08008521 	.word	0x08008521
 8008550:	080085a5 	.word	0x080085a5
 8008554:	08008521 	.word	0x08008521
 8008558:	08008521 	.word	0x08008521
 800855c:	08008521 	.word	0x08008521
 8008560:	08008521 	.word	0x08008521
 8008564:	080086a3 	.word	0x080086a3
 8008568:	080085cf 	.word	0x080085cf
 800856c:	0800865d 	.word	0x0800865d
 8008570:	08008521 	.word	0x08008521
 8008574:	08008521 	.word	0x08008521
 8008578:	080086c5 	.word	0x080086c5
 800857c:	08008521 	.word	0x08008521
 8008580:	080085cf 	.word	0x080085cf
 8008584:	08008521 	.word	0x08008521
 8008588:	08008521 	.word	0x08008521
 800858c:	08008665 	.word	0x08008665
 8008590:	6833      	ldr	r3, [r6, #0]
 8008592:	1d1a      	adds	r2, r3, #4
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	6032      	str	r2, [r6, #0]
 8008598:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800859c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80085a0:	2301      	movs	r3, #1
 80085a2:	e09c      	b.n	80086de <_printf_i+0x1e6>
 80085a4:	6833      	ldr	r3, [r6, #0]
 80085a6:	6820      	ldr	r0, [r4, #0]
 80085a8:	1d19      	adds	r1, r3, #4
 80085aa:	6031      	str	r1, [r6, #0]
 80085ac:	0606      	lsls	r6, r0, #24
 80085ae:	d501      	bpl.n	80085b4 <_printf_i+0xbc>
 80085b0:	681d      	ldr	r5, [r3, #0]
 80085b2:	e003      	b.n	80085bc <_printf_i+0xc4>
 80085b4:	0645      	lsls	r5, r0, #25
 80085b6:	d5fb      	bpl.n	80085b0 <_printf_i+0xb8>
 80085b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80085bc:	2d00      	cmp	r5, #0
 80085be:	da03      	bge.n	80085c8 <_printf_i+0xd0>
 80085c0:	232d      	movs	r3, #45	@ 0x2d
 80085c2:	426d      	negs	r5, r5
 80085c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80085c8:	4858      	ldr	r0, [pc, #352]	@ (800872c <_printf_i+0x234>)
 80085ca:	230a      	movs	r3, #10
 80085cc:	e011      	b.n	80085f2 <_printf_i+0xfa>
 80085ce:	6821      	ldr	r1, [r4, #0]
 80085d0:	6833      	ldr	r3, [r6, #0]
 80085d2:	0608      	lsls	r0, r1, #24
 80085d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80085d8:	d402      	bmi.n	80085e0 <_printf_i+0xe8>
 80085da:	0649      	lsls	r1, r1, #25
 80085dc:	bf48      	it	mi
 80085de:	b2ad      	uxthmi	r5, r5
 80085e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80085e2:	4852      	ldr	r0, [pc, #328]	@ (800872c <_printf_i+0x234>)
 80085e4:	6033      	str	r3, [r6, #0]
 80085e6:	bf14      	ite	ne
 80085e8:	230a      	movne	r3, #10
 80085ea:	2308      	moveq	r3, #8
 80085ec:	2100      	movs	r1, #0
 80085ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80085f2:	6866      	ldr	r6, [r4, #4]
 80085f4:	60a6      	str	r6, [r4, #8]
 80085f6:	2e00      	cmp	r6, #0
 80085f8:	db05      	blt.n	8008606 <_printf_i+0x10e>
 80085fa:	6821      	ldr	r1, [r4, #0]
 80085fc:	432e      	orrs	r6, r5
 80085fe:	f021 0104 	bic.w	r1, r1, #4
 8008602:	6021      	str	r1, [r4, #0]
 8008604:	d04b      	beq.n	800869e <_printf_i+0x1a6>
 8008606:	4616      	mov	r6, r2
 8008608:	fbb5 f1f3 	udiv	r1, r5, r3
 800860c:	fb03 5711 	mls	r7, r3, r1, r5
 8008610:	5dc7      	ldrb	r7, [r0, r7]
 8008612:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008616:	462f      	mov	r7, r5
 8008618:	42bb      	cmp	r3, r7
 800861a:	460d      	mov	r5, r1
 800861c:	d9f4      	bls.n	8008608 <_printf_i+0x110>
 800861e:	2b08      	cmp	r3, #8
 8008620:	d10b      	bne.n	800863a <_printf_i+0x142>
 8008622:	6823      	ldr	r3, [r4, #0]
 8008624:	07df      	lsls	r7, r3, #31
 8008626:	d508      	bpl.n	800863a <_printf_i+0x142>
 8008628:	6923      	ldr	r3, [r4, #16]
 800862a:	6861      	ldr	r1, [r4, #4]
 800862c:	4299      	cmp	r1, r3
 800862e:	bfde      	ittt	le
 8008630:	2330      	movle	r3, #48	@ 0x30
 8008632:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008636:	f106 36ff 	addle.w	r6, r6, #4294967295
 800863a:	1b92      	subs	r2, r2, r6
 800863c:	6122      	str	r2, [r4, #16]
 800863e:	f8cd a000 	str.w	sl, [sp]
 8008642:	464b      	mov	r3, r9
 8008644:	aa03      	add	r2, sp, #12
 8008646:	4621      	mov	r1, r4
 8008648:	4640      	mov	r0, r8
 800864a:	f7ff fee7 	bl	800841c <_printf_common>
 800864e:	3001      	adds	r0, #1
 8008650:	d14a      	bne.n	80086e8 <_printf_i+0x1f0>
 8008652:	f04f 30ff 	mov.w	r0, #4294967295
 8008656:	b004      	add	sp, #16
 8008658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800865c:	6823      	ldr	r3, [r4, #0]
 800865e:	f043 0320 	orr.w	r3, r3, #32
 8008662:	6023      	str	r3, [r4, #0]
 8008664:	4832      	ldr	r0, [pc, #200]	@ (8008730 <_printf_i+0x238>)
 8008666:	2778      	movs	r7, #120	@ 0x78
 8008668:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800866c:	6823      	ldr	r3, [r4, #0]
 800866e:	6831      	ldr	r1, [r6, #0]
 8008670:	061f      	lsls	r7, r3, #24
 8008672:	f851 5b04 	ldr.w	r5, [r1], #4
 8008676:	d402      	bmi.n	800867e <_printf_i+0x186>
 8008678:	065f      	lsls	r7, r3, #25
 800867a:	bf48      	it	mi
 800867c:	b2ad      	uxthmi	r5, r5
 800867e:	6031      	str	r1, [r6, #0]
 8008680:	07d9      	lsls	r1, r3, #31
 8008682:	bf44      	itt	mi
 8008684:	f043 0320 	orrmi.w	r3, r3, #32
 8008688:	6023      	strmi	r3, [r4, #0]
 800868a:	b11d      	cbz	r5, 8008694 <_printf_i+0x19c>
 800868c:	2310      	movs	r3, #16
 800868e:	e7ad      	b.n	80085ec <_printf_i+0xf4>
 8008690:	4826      	ldr	r0, [pc, #152]	@ (800872c <_printf_i+0x234>)
 8008692:	e7e9      	b.n	8008668 <_printf_i+0x170>
 8008694:	6823      	ldr	r3, [r4, #0]
 8008696:	f023 0320 	bic.w	r3, r3, #32
 800869a:	6023      	str	r3, [r4, #0]
 800869c:	e7f6      	b.n	800868c <_printf_i+0x194>
 800869e:	4616      	mov	r6, r2
 80086a0:	e7bd      	b.n	800861e <_printf_i+0x126>
 80086a2:	6833      	ldr	r3, [r6, #0]
 80086a4:	6825      	ldr	r5, [r4, #0]
 80086a6:	6961      	ldr	r1, [r4, #20]
 80086a8:	1d18      	adds	r0, r3, #4
 80086aa:	6030      	str	r0, [r6, #0]
 80086ac:	062e      	lsls	r6, r5, #24
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	d501      	bpl.n	80086b6 <_printf_i+0x1be>
 80086b2:	6019      	str	r1, [r3, #0]
 80086b4:	e002      	b.n	80086bc <_printf_i+0x1c4>
 80086b6:	0668      	lsls	r0, r5, #25
 80086b8:	d5fb      	bpl.n	80086b2 <_printf_i+0x1ba>
 80086ba:	8019      	strh	r1, [r3, #0]
 80086bc:	2300      	movs	r3, #0
 80086be:	6123      	str	r3, [r4, #16]
 80086c0:	4616      	mov	r6, r2
 80086c2:	e7bc      	b.n	800863e <_printf_i+0x146>
 80086c4:	6833      	ldr	r3, [r6, #0]
 80086c6:	1d1a      	adds	r2, r3, #4
 80086c8:	6032      	str	r2, [r6, #0]
 80086ca:	681e      	ldr	r6, [r3, #0]
 80086cc:	6862      	ldr	r2, [r4, #4]
 80086ce:	2100      	movs	r1, #0
 80086d0:	4630      	mov	r0, r6
 80086d2:	f7f7 fe05 	bl	80002e0 <memchr>
 80086d6:	b108      	cbz	r0, 80086dc <_printf_i+0x1e4>
 80086d8:	1b80      	subs	r0, r0, r6
 80086da:	6060      	str	r0, [r4, #4]
 80086dc:	6863      	ldr	r3, [r4, #4]
 80086de:	6123      	str	r3, [r4, #16]
 80086e0:	2300      	movs	r3, #0
 80086e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086e6:	e7aa      	b.n	800863e <_printf_i+0x146>
 80086e8:	6923      	ldr	r3, [r4, #16]
 80086ea:	4632      	mov	r2, r6
 80086ec:	4649      	mov	r1, r9
 80086ee:	4640      	mov	r0, r8
 80086f0:	47d0      	blx	sl
 80086f2:	3001      	adds	r0, #1
 80086f4:	d0ad      	beq.n	8008652 <_printf_i+0x15a>
 80086f6:	6823      	ldr	r3, [r4, #0]
 80086f8:	079b      	lsls	r3, r3, #30
 80086fa:	d413      	bmi.n	8008724 <_printf_i+0x22c>
 80086fc:	68e0      	ldr	r0, [r4, #12]
 80086fe:	9b03      	ldr	r3, [sp, #12]
 8008700:	4298      	cmp	r0, r3
 8008702:	bfb8      	it	lt
 8008704:	4618      	movlt	r0, r3
 8008706:	e7a6      	b.n	8008656 <_printf_i+0x15e>
 8008708:	2301      	movs	r3, #1
 800870a:	4632      	mov	r2, r6
 800870c:	4649      	mov	r1, r9
 800870e:	4640      	mov	r0, r8
 8008710:	47d0      	blx	sl
 8008712:	3001      	adds	r0, #1
 8008714:	d09d      	beq.n	8008652 <_printf_i+0x15a>
 8008716:	3501      	adds	r5, #1
 8008718:	68e3      	ldr	r3, [r4, #12]
 800871a:	9903      	ldr	r1, [sp, #12]
 800871c:	1a5b      	subs	r3, r3, r1
 800871e:	42ab      	cmp	r3, r5
 8008720:	dcf2      	bgt.n	8008708 <_printf_i+0x210>
 8008722:	e7eb      	b.n	80086fc <_printf_i+0x204>
 8008724:	2500      	movs	r5, #0
 8008726:	f104 0619 	add.w	r6, r4, #25
 800872a:	e7f5      	b.n	8008718 <_printf_i+0x220>
 800872c:	0800c4da 	.word	0x0800c4da
 8008730:	0800c4eb 	.word	0x0800c4eb

08008734 <_scanf_float>:
 8008734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008738:	b087      	sub	sp, #28
 800873a:	4691      	mov	r9, r2
 800873c:	9303      	str	r3, [sp, #12]
 800873e:	688b      	ldr	r3, [r1, #8]
 8008740:	1e5a      	subs	r2, r3, #1
 8008742:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008746:	bf81      	itttt	hi
 8008748:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800874c:	eb03 0b05 	addhi.w	fp, r3, r5
 8008750:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008754:	608b      	strhi	r3, [r1, #8]
 8008756:	680b      	ldr	r3, [r1, #0]
 8008758:	460a      	mov	r2, r1
 800875a:	f04f 0500 	mov.w	r5, #0
 800875e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008762:	f842 3b1c 	str.w	r3, [r2], #28
 8008766:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800876a:	4680      	mov	r8, r0
 800876c:	460c      	mov	r4, r1
 800876e:	bf98      	it	ls
 8008770:	f04f 0b00 	movls.w	fp, #0
 8008774:	9201      	str	r2, [sp, #4]
 8008776:	4616      	mov	r6, r2
 8008778:	46aa      	mov	sl, r5
 800877a:	462f      	mov	r7, r5
 800877c:	9502      	str	r5, [sp, #8]
 800877e:	68a2      	ldr	r2, [r4, #8]
 8008780:	b15a      	cbz	r2, 800879a <_scanf_float+0x66>
 8008782:	f8d9 3000 	ldr.w	r3, [r9]
 8008786:	781b      	ldrb	r3, [r3, #0]
 8008788:	2b4e      	cmp	r3, #78	@ 0x4e
 800878a:	d863      	bhi.n	8008854 <_scanf_float+0x120>
 800878c:	2b40      	cmp	r3, #64	@ 0x40
 800878e:	d83b      	bhi.n	8008808 <_scanf_float+0xd4>
 8008790:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008794:	b2c8      	uxtb	r0, r1
 8008796:	280e      	cmp	r0, #14
 8008798:	d939      	bls.n	800880e <_scanf_float+0xda>
 800879a:	b11f      	cbz	r7, 80087a4 <_scanf_float+0x70>
 800879c:	6823      	ldr	r3, [r4, #0]
 800879e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087a2:	6023      	str	r3, [r4, #0]
 80087a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087a8:	f1ba 0f01 	cmp.w	sl, #1
 80087ac:	f200 8114 	bhi.w	80089d8 <_scanf_float+0x2a4>
 80087b0:	9b01      	ldr	r3, [sp, #4]
 80087b2:	429e      	cmp	r6, r3
 80087b4:	f200 8105 	bhi.w	80089c2 <_scanf_float+0x28e>
 80087b8:	2001      	movs	r0, #1
 80087ba:	b007      	add	sp, #28
 80087bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80087c4:	2a0d      	cmp	r2, #13
 80087c6:	d8e8      	bhi.n	800879a <_scanf_float+0x66>
 80087c8:	a101      	add	r1, pc, #4	@ (adr r1, 80087d0 <_scanf_float+0x9c>)
 80087ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80087ce:	bf00      	nop
 80087d0:	08008919 	.word	0x08008919
 80087d4:	0800879b 	.word	0x0800879b
 80087d8:	0800879b 	.word	0x0800879b
 80087dc:	0800879b 	.word	0x0800879b
 80087e0:	08008975 	.word	0x08008975
 80087e4:	0800894f 	.word	0x0800894f
 80087e8:	0800879b 	.word	0x0800879b
 80087ec:	0800879b 	.word	0x0800879b
 80087f0:	08008927 	.word	0x08008927
 80087f4:	0800879b 	.word	0x0800879b
 80087f8:	0800879b 	.word	0x0800879b
 80087fc:	0800879b 	.word	0x0800879b
 8008800:	0800879b 	.word	0x0800879b
 8008804:	080088e3 	.word	0x080088e3
 8008808:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800880c:	e7da      	b.n	80087c4 <_scanf_float+0x90>
 800880e:	290e      	cmp	r1, #14
 8008810:	d8c3      	bhi.n	800879a <_scanf_float+0x66>
 8008812:	a001      	add	r0, pc, #4	@ (adr r0, 8008818 <_scanf_float+0xe4>)
 8008814:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008818:	080088d3 	.word	0x080088d3
 800881c:	0800879b 	.word	0x0800879b
 8008820:	080088d3 	.word	0x080088d3
 8008824:	08008963 	.word	0x08008963
 8008828:	0800879b 	.word	0x0800879b
 800882c:	08008875 	.word	0x08008875
 8008830:	080088b9 	.word	0x080088b9
 8008834:	080088b9 	.word	0x080088b9
 8008838:	080088b9 	.word	0x080088b9
 800883c:	080088b9 	.word	0x080088b9
 8008840:	080088b9 	.word	0x080088b9
 8008844:	080088b9 	.word	0x080088b9
 8008848:	080088b9 	.word	0x080088b9
 800884c:	080088b9 	.word	0x080088b9
 8008850:	080088b9 	.word	0x080088b9
 8008854:	2b6e      	cmp	r3, #110	@ 0x6e
 8008856:	d809      	bhi.n	800886c <_scanf_float+0x138>
 8008858:	2b60      	cmp	r3, #96	@ 0x60
 800885a:	d8b1      	bhi.n	80087c0 <_scanf_float+0x8c>
 800885c:	2b54      	cmp	r3, #84	@ 0x54
 800885e:	d07b      	beq.n	8008958 <_scanf_float+0x224>
 8008860:	2b59      	cmp	r3, #89	@ 0x59
 8008862:	d19a      	bne.n	800879a <_scanf_float+0x66>
 8008864:	2d07      	cmp	r5, #7
 8008866:	d198      	bne.n	800879a <_scanf_float+0x66>
 8008868:	2508      	movs	r5, #8
 800886a:	e02f      	b.n	80088cc <_scanf_float+0x198>
 800886c:	2b74      	cmp	r3, #116	@ 0x74
 800886e:	d073      	beq.n	8008958 <_scanf_float+0x224>
 8008870:	2b79      	cmp	r3, #121	@ 0x79
 8008872:	e7f6      	b.n	8008862 <_scanf_float+0x12e>
 8008874:	6821      	ldr	r1, [r4, #0]
 8008876:	05c8      	lsls	r0, r1, #23
 8008878:	d51e      	bpl.n	80088b8 <_scanf_float+0x184>
 800887a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800887e:	6021      	str	r1, [r4, #0]
 8008880:	3701      	adds	r7, #1
 8008882:	f1bb 0f00 	cmp.w	fp, #0
 8008886:	d003      	beq.n	8008890 <_scanf_float+0x15c>
 8008888:	3201      	adds	r2, #1
 800888a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800888e:	60a2      	str	r2, [r4, #8]
 8008890:	68a3      	ldr	r3, [r4, #8]
 8008892:	3b01      	subs	r3, #1
 8008894:	60a3      	str	r3, [r4, #8]
 8008896:	6923      	ldr	r3, [r4, #16]
 8008898:	3301      	adds	r3, #1
 800889a:	6123      	str	r3, [r4, #16]
 800889c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80088a0:	3b01      	subs	r3, #1
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f8c9 3004 	str.w	r3, [r9, #4]
 80088a8:	f340 8082 	ble.w	80089b0 <_scanf_float+0x27c>
 80088ac:	f8d9 3000 	ldr.w	r3, [r9]
 80088b0:	3301      	adds	r3, #1
 80088b2:	f8c9 3000 	str.w	r3, [r9]
 80088b6:	e762      	b.n	800877e <_scanf_float+0x4a>
 80088b8:	eb1a 0105 	adds.w	r1, sl, r5
 80088bc:	f47f af6d 	bne.w	800879a <_scanf_float+0x66>
 80088c0:	6822      	ldr	r2, [r4, #0]
 80088c2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80088c6:	6022      	str	r2, [r4, #0]
 80088c8:	460d      	mov	r5, r1
 80088ca:	468a      	mov	sl, r1
 80088cc:	f806 3b01 	strb.w	r3, [r6], #1
 80088d0:	e7de      	b.n	8008890 <_scanf_float+0x15c>
 80088d2:	6822      	ldr	r2, [r4, #0]
 80088d4:	0610      	lsls	r0, r2, #24
 80088d6:	f57f af60 	bpl.w	800879a <_scanf_float+0x66>
 80088da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80088de:	6022      	str	r2, [r4, #0]
 80088e0:	e7f4      	b.n	80088cc <_scanf_float+0x198>
 80088e2:	f1ba 0f00 	cmp.w	sl, #0
 80088e6:	d10c      	bne.n	8008902 <_scanf_float+0x1ce>
 80088e8:	b977      	cbnz	r7, 8008908 <_scanf_float+0x1d4>
 80088ea:	6822      	ldr	r2, [r4, #0]
 80088ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80088f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80088f4:	d108      	bne.n	8008908 <_scanf_float+0x1d4>
 80088f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80088fa:	6022      	str	r2, [r4, #0]
 80088fc:	f04f 0a01 	mov.w	sl, #1
 8008900:	e7e4      	b.n	80088cc <_scanf_float+0x198>
 8008902:	f1ba 0f02 	cmp.w	sl, #2
 8008906:	d050      	beq.n	80089aa <_scanf_float+0x276>
 8008908:	2d01      	cmp	r5, #1
 800890a:	d002      	beq.n	8008912 <_scanf_float+0x1de>
 800890c:	2d04      	cmp	r5, #4
 800890e:	f47f af44 	bne.w	800879a <_scanf_float+0x66>
 8008912:	3501      	adds	r5, #1
 8008914:	b2ed      	uxtb	r5, r5
 8008916:	e7d9      	b.n	80088cc <_scanf_float+0x198>
 8008918:	f1ba 0f01 	cmp.w	sl, #1
 800891c:	f47f af3d 	bne.w	800879a <_scanf_float+0x66>
 8008920:	f04f 0a02 	mov.w	sl, #2
 8008924:	e7d2      	b.n	80088cc <_scanf_float+0x198>
 8008926:	b975      	cbnz	r5, 8008946 <_scanf_float+0x212>
 8008928:	2f00      	cmp	r7, #0
 800892a:	f47f af37 	bne.w	800879c <_scanf_float+0x68>
 800892e:	6822      	ldr	r2, [r4, #0]
 8008930:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008934:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008938:	f040 80fc 	bne.w	8008b34 <_scanf_float+0x400>
 800893c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008940:	6022      	str	r2, [r4, #0]
 8008942:	2501      	movs	r5, #1
 8008944:	e7c2      	b.n	80088cc <_scanf_float+0x198>
 8008946:	2d03      	cmp	r5, #3
 8008948:	d0e3      	beq.n	8008912 <_scanf_float+0x1de>
 800894a:	2d05      	cmp	r5, #5
 800894c:	e7df      	b.n	800890e <_scanf_float+0x1da>
 800894e:	2d02      	cmp	r5, #2
 8008950:	f47f af23 	bne.w	800879a <_scanf_float+0x66>
 8008954:	2503      	movs	r5, #3
 8008956:	e7b9      	b.n	80088cc <_scanf_float+0x198>
 8008958:	2d06      	cmp	r5, #6
 800895a:	f47f af1e 	bne.w	800879a <_scanf_float+0x66>
 800895e:	2507      	movs	r5, #7
 8008960:	e7b4      	b.n	80088cc <_scanf_float+0x198>
 8008962:	6822      	ldr	r2, [r4, #0]
 8008964:	0591      	lsls	r1, r2, #22
 8008966:	f57f af18 	bpl.w	800879a <_scanf_float+0x66>
 800896a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800896e:	6022      	str	r2, [r4, #0]
 8008970:	9702      	str	r7, [sp, #8]
 8008972:	e7ab      	b.n	80088cc <_scanf_float+0x198>
 8008974:	6822      	ldr	r2, [r4, #0]
 8008976:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800897a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800897e:	d005      	beq.n	800898c <_scanf_float+0x258>
 8008980:	0550      	lsls	r0, r2, #21
 8008982:	f57f af0a 	bpl.w	800879a <_scanf_float+0x66>
 8008986:	2f00      	cmp	r7, #0
 8008988:	f000 80d4 	beq.w	8008b34 <_scanf_float+0x400>
 800898c:	0591      	lsls	r1, r2, #22
 800898e:	bf58      	it	pl
 8008990:	9902      	ldrpl	r1, [sp, #8]
 8008992:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008996:	bf58      	it	pl
 8008998:	1a79      	subpl	r1, r7, r1
 800899a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800899e:	bf58      	it	pl
 80089a0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80089a4:	6022      	str	r2, [r4, #0]
 80089a6:	2700      	movs	r7, #0
 80089a8:	e790      	b.n	80088cc <_scanf_float+0x198>
 80089aa:	f04f 0a03 	mov.w	sl, #3
 80089ae:	e78d      	b.n	80088cc <_scanf_float+0x198>
 80089b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80089b4:	4649      	mov	r1, r9
 80089b6:	4640      	mov	r0, r8
 80089b8:	4798      	blx	r3
 80089ba:	2800      	cmp	r0, #0
 80089bc:	f43f aedf 	beq.w	800877e <_scanf_float+0x4a>
 80089c0:	e6eb      	b.n	800879a <_scanf_float+0x66>
 80089c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80089c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80089ca:	464a      	mov	r2, r9
 80089cc:	4640      	mov	r0, r8
 80089ce:	4798      	blx	r3
 80089d0:	6923      	ldr	r3, [r4, #16]
 80089d2:	3b01      	subs	r3, #1
 80089d4:	6123      	str	r3, [r4, #16]
 80089d6:	e6eb      	b.n	80087b0 <_scanf_float+0x7c>
 80089d8:	1e6b      	subs	r3, r5, #1
 80089da:	2b06      	cmp	r3, #6
 80089dc:	d824      	bhi.n	8008a28 <_scanf_float+0x2f4>
 80089de:	2d02      	cmp	r5, #2
 80089e0:	d836      	bhi.n	8008a50 <_scanf_float+0x31c>
 80089e2:	9b01      	ldr	r3, [sp, #4]
 80089e4:	429e      	cmp	r6, r3
 80089e6:	f67f aee7 	bls.w	80087b8 <_scanf_float+0x84>
 80089ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80089ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80089f2:	464a      	mov	r2, r9
 80089f4:	4640      	mov	r0, r8
 80089f6:	4798      	blx	r3
 80089f8:	6923      	ldr	r3, [r4, #16]
 80089fa:	3b01      	subs	r3, #1
 80089fc:	6123      	str	r3, [r4, #16]
 80089fe:	e7f0      	b.n	80089e2 <_scanf_float+0x2ae>
 8008a00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a04:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008a08:	464a      	mov	r2, r9
 8008a0a:	4640      	mov	r0, r8
 8008a0c:	4798      	blx	r3
 8008a0e:	6923      	ldr	r3, [r4, #16]
 8008a10:	3b01      	subs	r3, #1
 8008a12:	6123      	str	r3, [r4, #16]
 8008a14:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a18:	fa5f fa8a 	uxtb.w	sl, sl
 8008a1c:	f1ba 0f02 	cmp.w	sl, #2
 8008a20:	d1ee      	bne.n	8008a00 <_scanf_float+0x2cc>
 8008a22:	3d03      	subs	r5, #3
 8008a24:	b2ed      	uxtb	r5, r5
 8008a26:	1b76      	subs	r6, r6, r5
 8008a28:	6823      	ldr	r3, [r4, #0]
 8008a2a:	05da      	lsls	r2, r3, #23
 8008a2c:	d530      	bpl.n	8008a90 <_scanf_float+0x35c>
 8008a2e:	055b      	lsls	r3, r3, #21
 8008a30:	d511      	bpl.n	8008a56 <_scanf_float+0x322>
 8008a32:	9b01      	ldr	r3, [sp, #4]
 8008a34:	429e      	cmp	r6, r3
 8008a36:	f67f aebf 	bls.w	80087b8 <_scanf_float+0x84>
 8008a3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a42:	464a      	mov	r2, r9
 8008a44:	4640      	mov	r0, r8
 8008a46:	4798      	blx	r3
 8008a48:	6923      	ldr	r3, [r4, #16]
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	6123      	str	r3, [r4, #16]
 8008a4e:	e7f0      	b.n	8008a32 <_scanf_float+0x2fe>
 8008a50:	46aa      	mov	sl, r5
 8008a52:	46b3      	mov	fp, r6
 8008a54:	e7de      	b.n	8008a14 <_scanf_float+0x2e0>
 8008a56:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008a5a:	6923      	ldr	r3, [r4, #16]
 8008a5c:	2965      	cmp	r1, #101	@ 0x65
 8008a5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008a62:	f106 35ff 	add.w	r5, r6, #4294967295
 8008a66:	6123      	str	r3, [r4, #16]
 8008a68:	d00c      	beq.n	8008a84 <_scanf_float+0x350>
 8008a6a:	2945      	cmp	r1, #69	@ 0x45
 8008a6c:	d00a      	beq.n	8008a84 <_scanf_float+0x350>
 8008a6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a72:	464a      	mov	r2, r9
 8008a74:	4640      	mov	r0, r8
 8008a76:	4798      	blx	r3
 8008a78:	6923      	ldr	r3, [r4, #16]
 8008a7a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	1eb5      	subs	r5, r6, #2
 8008a82:	6123      	str	r3, [r4, #16]
 8008a84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a88:	464a      	mov	r2, r9
 8008a8a:	4640      	mov	r0, r8
 8008a8c:	4798      	blx	r3
 8008a8e:	462e      	mov	r6, r5
 8008a90:	6822      	ldr	r2, [r4, #0]
 8008a92:	f012 0210 	ands.w	r2, r2, #16
 8008a96:	d001      	beq.n	8008a9c <_scanf_float+0x368>
 8008a98:	2000      	movs	r0, #0
 8008a9a:	e68e      	b.n	80087ba <_scanf_float+0x86>
 8008a9c:	7032      	strb	r2, [r6, #0]
 8008a9e:	6823      	ldr	r3, [r4, #0]
 8008aa0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008aa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008aa8:	d123      	bne.n	8008af2 <_scanf_float+0x3be>
 8008aaa:	9b02      	ldr	r3, [sp, #8]
 8008aac:	429f      	cmp	r7, r3
 8008aae:	d00a      	beq.n	8008ac6 <_scanf_float+0x392>
 8008ab0:	1bda      	subs	r2, r3, r7
 8008ab2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008ab6:	429e      	cmp	r6, r3
 8008ab8:	bf28      	it	cs
 8008aba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008abe:	491e      	ldr	r1, [pc, #120]	@ (8008b38 <_scanf_float+0x404>)
 8008ac0:	4630      	mov	r0, r6
 8008ac2:	f000 f8ff 	bl	8008cc4 <siprintf>
 8008ac6:	9901      	ldr	r1, [sp, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	4640      	mov	r0, r8
 8008acc:	f002 fb2a 	bl	800b124 <_strtod_r>
 8008ad0:	9b03      	ldr	r3, [sp, #12]
 8008ad2:	6821      	ldr	r1, [r4, #0]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f011 0f02 	tst.w	r1, #2
 8008ada:	f103 0204 	add.w	r2, r3, #4
 8008ade:	d015      	beq.n	8008b0c <_scanf_float+0x3d8>
 8008ae0:	9903      	ldr	r1, [sp, #12]
 8008ae2:	600a      	str	r2, [r1, #0]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	ed83 0b00 	vstr	d0, [r3]
 8008aea:	68e3      	ldr	r3, [r4, #12]
 8008aec:	3301      	adds	r3, #1
 8008aee:	60e3      	str	r3, [r4, #12]
 8008af0:	e7d2      	b.n	8008a98 <_scanf_float+0x364>
 8008af2:	9b04      	ldr	r3, [sp, #16]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d0e6      	beq.n	8008ac6 <_scanf_float+0x392>
 8008af8:	9905      	ldr	r1, [sp, #20]
 8008afa:	230a      	movs	r3, #10
 8008afc:	3101      	adds	r1, #1
 8008afe:	4640      	mov	r0, r8
 8008b00:	f002 fb90 	bl	800b224 <_strtol_r>
 8008b04:	9b04      	ldr	r3, [sp, #16]
 8008b06:	9e05      	ldr	r6, [sp, #20]
 8008b08:	1ac2      	subs	r2, r0, r3
 8008b0a:	e7d2      	b.n	8008ab2 <_scanf_float+0x37e>
 8008b0c:	f011 0f04 	tst.w	r1, #4
 8008b10:	9903      	ldr	r1, [sp, #12]
 8008b12:	600a      	str	r2, [r1, #0]
 8008b14:	d1e6      	bne.n	8008ae4 <_scanf_float+0x3b0>
 8008b16:	eeb4 0b40 	vcmp.f64	d0, d0
 8008b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b1e:	681d      	ldr	r5, [r3, #0]
 8008b20:	d705      	bvc.n	8008b2e <_scanf_float+0x3fa>
 8008b22:	4806      	ldr	r0, [pc, #24]	@ (8008b3c <_scanf_float+0x408>)
 8008b24:	f000 f9b4 	bl	8008e90 <nanf>
 8008b28:	ed85 0a00 	vstr	s0, [r5]
 8008b2c:	e7dd      	b.n	8008aea <_scanf_float+0x3b6>
 8008b2e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8008b32:	e7f9      	b.n	8008b28 <_scanf_float+0x3f4>
 8008b34:	2700      	movs	r7, #0
 8008b36:	e635      	b.n	80087a4 <_scanf_float+0x70>
 8008b38:	0800c4fc 	.word	0x0800c4fc
 8008b3c:	0800c63d 	.word	0x0800c63d

08008b40 <std>:
 8008b40:	2300      	movs	r3, #0
 8008b42:	b510      	push	{r4, lr}
 8008b44:	4604      	mov	r4, r0
 8008b46:	e9c0 3300 	strd	r3, r3, [r0]
 8008b4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b4e:	6083      	str	r3, [r0, #8]
 8008b50:	8181      	strh	r1, [r0, #12]
 8008b52:	6643      	str	r3, [r0, #100]	@ 0x64
 8008b54:	81c2      	strh	r2, [r0, #14]
 8008b56:	6183      	str	r3, [r0, #24]
 8008b58:	4619      	mov	r1, r3
 8008b5a:	2208      	movs	r2, #8
 8008b5c:	305c      	adds	r0, #92	@ 0x5c
 8008b5e:	f000 f916 	bl	8008d8e <memset>
 8008b62:	4b0d      	ldr	r3, [pc, #52]	@ (8008b98 <std+0x58>)
 8008b64:	6263      	str	r3, [r4, #36]	@ 0x24
 8008b66:	4b0d      	ldr	r3, [pc, #52]	@ (8008b9c <std+0x5c>)
 8008b68:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ba0 <std+0x60>)
 8008b6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8008ba4 <std+0x64>)
 8008b70:	6323      	str	r3, [r4, #48]	@ 0x30
 8008b72:	4b0d      	ldr	r3, [pc, #52]	@ (8008ba8 <std+0x68>)
 8008b74:	6224      	str	r4, [r4, #32]
 8008b76:	429c      	cmp	r4, r3
 8008b78:	d006      	beq.n	8008b88 <std+0x48>
 8008b7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008b7e:	4294      	cmp	r4, r2
 8008b80:	d002      	beq.n	8008b88 <std+0x48>
 8008b82:	33d0      	adds	r3, #208	@ 0xd0
 8008b84:	429c      	cmp	r4, r3
 8008b86:	d105      	bne.n	8008b94 <std+0x54>
 8008b88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b90:	f000 b97a 	b.w	8008e88 <__retarget_lock_init_recursive>
 8008b94:	bd10      	pop	{r4, pc}
 8008b96:	bf00      	nop
 8008b98:	08008d09 	.word	0x08008d09
 8008b9c:	08008d2b 	.word	0x08008d2b
 8008ba0:	08008d63 	.word	0x08008d63
 8008ba4:	08008d87 	.word	0x08008d87
 8008ba8:	240003b4 	.word	0x240003b4

08008bac <stdio_exit_handler>:
 8008bac:	4a02      	ldr	r2, [pc, #8]	@ (8008bb8 <stdio_exit_handler+0xc>)
 8008bae:	4903      	ldr	r1, [pc, #12]	@ (8008bbc <stdio_exit_handler+0x10>)
 8008bb0:	4803      	ldr	r0, [pc, #12]	@ (8008bc0 <stdio_exit_handler+0x14>)
 8008bb2:	f000 b869 	b.w	8008c88 <_fwalk_sglue>
 8008bb6:	bf00      	nop
 8008bb8:	24000010 	.word	0x24000010
 8008bbc:	0800b5e1 	.word	0x0800b5e1
 8008bc0:	24000020 	.word	0x24000020

08008bc4 <cleanup_stdio>:
 8008bc4:	6841      	ldr	r1, [r0, #4]
 8008bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8008bf8 <cleanup_stdio+0x34>)
 8008bc8:	4299      	cmp	r1, r3
 8008bca:	b510      	push	{r4, lr}
 8008bcc:	4604      	mov	r4, r0
 8008bce:	d001      	beq.n	8008bd4 <cleanup_stdio+0x10>
 8008bd0:	f002 fd06 	bl	800b5e0 <_fflush_r>
 8008bd4:	68a1      	ldr	r1, [r4, #8]
 8008bd6:	4b09      	ldr	r3, [pc, #36]	@ (8008bfc <cleanup_stdio+0x38>)
 8008bd8:	4299      	cmp	r1, r3
 8008bda:	d002      	beq.n	8008be2 <cleanup_stdio+0x1e>
 8008bdc:	4620      	mov	r0, r4
 8008bde:	f002 fcff 	bl	800b5e0 <_fflush_r>
 8008be2:	68e1      	ldr	r1, [r4, #12]
 8008be4:	4b06      	ldr	r3, [pc, #24]	@ (8008c00 <cleanup_stdio+0x3c>)
 8008be6:	4299      	cmp	r1, r3
 8008be8:	d004      	beq.n	8008bf4 <cleanup_stdio+0x30>
 8008bea:	4620      	mov	r0, r4
 8008bec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bf0:	f002 bcf6 	b.w	800b5e0 <_fflush_r>
 8008bf4:	bd10      	pop	{r4, pc}
 8008bf6:	bf00      	nop
 8008bf8:	240003b4 	.word	0x240003b4
 8008bfc:	2400041c 	.word	0x2400041c
 8008c00:	24000484 	.word	0x24000484

08008c04 <global_stdio_init.part.0>:
 8008c04:	b510      	push	{r4, lr}
 8008c06:	4b0b      	ldr	r3, [pc, #44]	@ (8008c34 <global_stdio_init.part.0+0x30>)
 8008c08:	4c0b      	ldr	r4, [pc, #44]	@ (8008c38 <global_stdio_init.part.0+0x34>)
 8008c0a:	4a0c      	ldr	r2, [pc, #48]	@ (8008c3c <global_stdio_init.part.0+0x38>)
 8008c0c:	601a      	str	r2, [r3, #0]
 8008c0e:	4620      	mov	r0, r4
 8008c10:	2200      	movs	r2, #0
 8008c12:	2104      	movs	r1, #4
 8008c14:	f7ff ff94 	bl	8008b40 <std>
 8008c18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	2109      	movs	r1, #9
 8008c20:	f7ff ff8e 	bl	8008b40 <std>
 8008c24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008c28:	2202      	movs	r2, #2
 8008c2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c2e:	2112      	movs	r1, #18
 8008c30:	f7ff bf86 	b.w	8008b40 <std>
 8008c34:	240004ec 	.word	0x240004ec
 8008c38:	240003b4 	.word	0x240003b4
 8008c3c:	08008bad 	.word	0x08008bad

08008c40 <__sfp_lock_acquire>:
 8008c40:	4801      	ldr	r0, [pc, #4]	@ (8008c48 <__sfp_lock_acquire+0x8>)
 8008c42:	f000 b922 	b.w	8008e8a <__retarget_lock_acquire_recursive>
 8008c46:	bf00      	nop
 8008c48:	240004f5 	.word	0x240004f5

08008c4c <__sfp_lock_release>:
 8008c4c:	4801      	ldr	r0, [pc, #4]	@ (8008c54 <__sfp_lock_release+0x8>)
 8008c4e:	f000 b91d 	b.w	8008e8c <__retarget_lock_release_recursive>
 8008c52:	bf00      	nop
 8008c54:	240004f5 	.word	0x240004f5

08008c58 <__sinit>:
 8008c58:	b510      	push	{r4, lr}
 8008c5a:	4604      	mov	r4, r0
 8008c5c:	f7ff fff0 	bl	8008c40 <__sfp_lock_acquire>
 8008c60:	6a23      	ldr	r3, [r4, #32]
 8008c62:	b11b      	cbz	r3, 8008c6c <__sinit+0x14>
 8008c64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c68:	f7ff bff0 	b.w	8008c4c <__sfp_lock_release>
 8008c6c:	4b04      	ldr	r3, [pc, #16]	@ (8008c80 <__sinit+0x28>)
 8008c6e:	6223      	str	r3, [r4, #32]
 8008c70:	4b04      	ldr	r3, [pc, #16]	@ (8008c84 <__sinit+0x2c>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d1f5      	bne.n	8008c64 <__sinit+0xc>
 8008c78:	f7ff ffc4 	bl	8008c04 <global_stdio_init.part.0>
 8008c7c:	e7f2      	b.n	8008c64 <__sinit+0xc>
 8008c7e:	bf00      	nop
 8008c80:	08008bc5 	.word	0x08008bc5
 8008c84:	240004ec 	.word	0x240004ec

08008c88 <_fwalk_sglue>:
 8008c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c8c:	4607      	mov	r7, r0
 8008c8e:	4688      	mov	r8, r1
 8008c90:	4614      	mov	r4, r2
 8008c92:	2600      	movs	r6, #0
 8008c94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c98:	f1b9 0901 	subs.w	r9, r9, #1
 8008c9c:	d505      	bpl.n	8008caa <_fwalk_sglue+0x22>
 8008c9e:	6824      	ldr	r4, [r4, #0]
 8008ca0:	2c00      	cmp	r4, #0
 8008ca2:	d1f7      	bne.n	8008c94 <_fwalk_sglue+0xc>
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008caa:	89ab      	ldrh	r3, [r5, #12]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d907      	bls.n	8008cc0 <_fwalk_sglue+0x38>
 8008cb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	d003      	beq.n	8008cc0 <_fwalk_sglue+0x38>
 8008cb8:	4629      	mov	r1, r5
 8008cba:	4638      	mov	r0, r7
 8008cbc:	47c0      	blx	r8
 8008cbe:	4306      	orrs	r6, r0
 8008cc0:	3568      	adds	r5, #104	@ 0x68
 8008cc2:	e7e9      	b.n	8008c98 <_fwalk_sglue+0x10>

08008cc4 <siprintf>:
 8008cc4:	b40e      	push	{r1, r2, r3}
 8008cc6:	b510      	push	{r4, lr}
 8008cc8:	b09d      	sub	sp, #116	@ 0x74
 8008cca:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008ccc:	9002      	str	r0, [sp, #8]
 8008cce:	9006      	str	r0, [sp, #24]
 8008cd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008cd4:	480a      	ldr	r0, [pc, #40]	@ (8008d00 <siprintf+0x3c>)
 8008cd6:	9107      	str	r1, [sp, #28]
 8008cd8:	9104      	str	r1, [sp, #16]
 8008cda:	490a      	ldr	r1, [pc, #40]	@ (8008d04 <siprintf+0x40>)
 8008cdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ce0:	9105      	str	r1, [sp, #20]
 8008ce2:	2400      	movs	r4, #0
 8008ce4:	a902      	add	r1, sp, #8
 8008ce6:	6800      	ldr	r0, [r0, #0]
 8008ce8:	9301      	str	r3, [sp, #4]
 8008cea:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008cec:	f002 faf8 	bl	800b2e0 <_svfiprintf_r>
 8008cf0:	9b02      	ldr	r3, [sp, #8]
 8008cf2:	701c      	strb	r4, [r3, #0]
 8008cf4:	b01d      	add	sp, #116	@ 0x74
 8008cf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cfa:	b003      	add	sp, #12
 8008cfc:	4770      	bx	lr
 8008cfe:	bf00      	nop
 8008d00:	2400001c 	.word	0x2400001c
 8008d04:	ffff0208 	.word	0xffff0208

08008d08 <__sread>:
 8008d08:	b510      	push	{r4, lr}
 8008d0a:	460c      	mov	r4, r1
 8008d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d10:	f000 f86c 	bl	8008dec <_read_r>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	bfab      	itete	ge
 8008d18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008d1a:	89a3      	ldrhlt	r3, [r4, #12]
 8008d1c:	181b      	addge	r3, r3, r0
 8008d1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008d22:	bfac      	ite	ge
 8008d24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008d26:	81a3      	strhlt	r3, [r4, #12]
 8008d28:	bd10      	pop	{r4, pc}

08008d2a <__swrite>:
 8008d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d2e:	461f      	mov	r7, r3
 8008d30:	898b      	ldrh	r3, [r1, #12]
 8008d32:	05db      	lsls	r3, r3, #23
 8008d34:	4605      	mov	r5, r0
 8008d36:	460c      	mov	r4, r1
 8008d38:	4616      	mov	r6, r2
 8008d3a:	d505      	bpl.n	8008d48 <__swrite+0x1e>
 8008d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d40:	2302      	movs	r3, #2
 8008d42:	2200      	movs	r2, #0
 8008d44:	f000 f840 	bl	8008dc8 <_lseek_r>
 8008d48:	89a3      	ldrh	r3, [r4, #12]
 8008d4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d52:	81a3      	strh	r3, [r4, #12]
 8008d54:	4632      	mov	r2, r6
 8008d56:	463b      	mov	r3, r7
 8008d58:	4628      	mov	r0, r5
 8008d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d5e:	f000 b857 	b.w	8008e10 <_write_r>

08008d62 <__sseek>:
 8008d62:	b510      	push	{r4, lr}
 8008d64:	460c      	mov	r4, r1
 8008d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d6a:	f000 f82d 	bl	8008dc8 <_lseek_r>
 8008d6e:	1c43      	adds	r3, r0, #1
 8008d70:	89a3      	ldrh	r3, [r4, #12]
 8008d72:	bf15      	itete	ne
 8008d74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008d76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008d7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008d7e:	81a3      	strheq	r3, [r4, #12]
 8008d80:	bf18      	it	ne
 8008d82:	81a3      	strhne	r3, [r4, #12]
 8008d84:	bd10      	pop	{r4, pc}

08008d86 <__sclose>:
 8008d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d8a:	f000 b80d 	b.w	8008da8 <_close_r>

08008d8e <memset>:
 8008d8e:	4402      	add	r2, r0
 8008d90:	4603      	mov	r3, r0
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d100      	bne.n	8008d98 <memset+0xa>
 8008d96:	4770      	bx	lr
 8008d98:	f803 1b01 	strb.w	r1, [r3], #1
 8008d9c:	e7f9      	b.n	8008d92 <memset+0x4>
	...

08008da0 <_localeconv_r>:
 8008da0:	4800      	ldr	r0, [pc, #0]	@ (8008da4 <_localeconv_r+0x4>)
 8008da2:	4770      	bx	lr
 8008da4:	2400015c 	.word	0x2400015c

08008da8 <_close_r>:
 8008da8:	b538      	push	{r3, r4, r5, lr}
 8008daa:	4d06      	ldr	r5, [pc, #24]	@ (8008dc4 <_close_r+0x1c>)
 8008dac:	2300      	movs	r3, #0
 8008dae:	4604      	mov	r4, r0
 8008db0:	4608      	mov	r0, r1
 8008db2:	602b      	str	r3, [r5, #0]
 8008db4:	f7f9 f846 	bl	8001e44 <_close>
 8008db8:	1c43      	adds	r3, r0, #1
 8008dba:	d102      	bne.n	8008dc2 <_close_r+0x1a>
 8008dbc:	682b      	ldr	r3, [r5, #0]
 8008dbe:	b103      	cbz	r3, 8008dc2 <_close_r+0x1a>
 8008dc0:	6023      	str	r3, [r4, #0]
 8008dc2:	bd38      	pop	{r3, r4, r5, pc}
 8008dc4:	240004f0 	.word	0x240004f0

08008dc8 <_lseek_r>:
 8008dc8:	b538      	push	{r3, r4, r5, lr}
 8008dca:	4d07      	ldr	r5, [pc, #28]	@ (8008de8 <_lseek_r+0x20>)
 8008dcc:	4604      	mov	r4, r0
 8008dce:	4608      	mov	r0, r1
 8008dd0:	4611      	mov	r1, r2
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	602a      	str	r2, [r5, #0]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	f7f9 f85b 	bl	8001e92 <_lseek>
 8008ddc:	1c43      	adds	r3, r0, #1
 8008dde:	d102      	bne.n	8008de6 <_lseek_r+0x1e>
 8008de0:	682b      	ldr	r3, [r5, #0]
 8008de2:	b103      	cbz	r3, 8008de6 <_lseek_r+0x1e>
 8008de4:	6023      	str	r3, [r4, #0]
 8008de6:	bd38      	pop	{r3, r4, r5, pc}
 8008de8:	240004f0 	.word	0x240004f0

08008dec <_read_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	4d07      	ldr	r5, [pc, #28]	@ (8008e0c <_read_r+0x20>)
 8008df0:	4604      	mov	r4, r0
 8008df2:	4608      	mov	r0, r1
 8008df4:	4611      	mov	r1, r2
 8008df6:	2200      	movs	r2, #0
 8008df8:	602a      	str	r2, [r5, #0]
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	f7f8 ffe9 	bl	8001dd2 <_read>
 8008e00:	1c43      	adds	r3, r0, #1
 8008e02:	d102      	bne.n	8008e0a <_read_r+0x1e>
 8008e04:	682b      	ldr	r3, [r5, #0]
 8008e06:	b103      	cbz	r3, 8008e0a <_read_r+0x1e>
 8008e08:	6023      	str	r3, [r4, #0]
 8008e0a:	bd38      	pop	{r3, r4, r5, pc}
 8008e0c:	240004f0 	.word	0x240004f0

08008e10 <_write_r>:
 8008e10:	b538      	push	{r3, r4, r5, lr}
 8008e12:	4d07      	ldr	r5, [pc, #28]	@ (8008e30 <_write_r+0x20>)
 8008e14:	4604      	mov	r4, r0
 8008e16:	4608      	mov	r0, r1
 8008e18:	4611      	mov	r1, r2
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	602a      	str	r2, [r5, #0]
 8008e1e:	461a      	mov	r2, r3
 8008e20:	f7f8 fff4 	bl	8001e0c <_write>
 8008e24:	1c43      	adds	r3, r0, #1
 8008e26:	d102      	bne.n	8008e2e <_write_r+0x1e>
 8008e28:	682b      	ldr	r3, [r5, #0]
 8008e2a:	b103      	cbz	r3, 8008e2e <_write_r+0x1e>
 8008e2c:	6023      	str	r3, [r4, #0]
 8008e2e:	bd38      	pop	{r3, r4, r5, pc}
 8008e30:	240004f0 	.word	0x240004f0

08008e34 <__errno>:
 8008e34:	4b01      	ldr	r3, [pc, #4]	@ (8008e3c <__errno+0x8>)
 8008e36:	6818      	ldr	r0, [r3, #0]
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	2400001c 	.word	0x2400001c

08008e40 <__libc_init_array>:
 8008e40:	b570      	push	{r4, r5, r6, lr}
 8008e42:	4d0d      	ldr	r5, [pc, #52]	@ (8008e78 <__libc_init_array+0x38>)
 8008e44:	4c0d      	ldr	r4, [pc, #52]	@ (8008e7c <__libc_init_array+0x3c>)
 8008e46:	1b64      	subs	r4, r4, r5
 8008e48:	10a4      	asrs	r4, r4, #2
 8008e4a:	2600      	movs	r6, #0
 8008e4c:	42a6      	cmp	r6, r4
 8008e4e:	d109      	bne.n	8008e64 <__libc_init_array+0x24>
 8008e50:	4d0b      	ldr	r5, [pc, #44]	@ (8008e80 <__libc_init_array+0x40>)
 8008e52:	4c0c      	ldr	r4, [pc, #48]	@ (8008e84 <__libc_init_array+0x44>)
 8008e54:	f003 fab6 	bl	800c3c4 <_init>
 8008e58:	1b64      	subs	r4, r4, r5
 8008e5a:	10a4      	asrs	r4, r4, #2
 8008e5c:	2600      	movs	r6, #0
 8008e5e:	42a6      	cmp	r6, r4
 8008e60:	d105      	bne.n	8008e6e <__libc_init_array+0x2e>
 8008e62:	bd70      	pop	{r4, r5, r6, pc}
 8008e64:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e68:	4798      	blx	r3
 8008e6a:	3601      	adds	r6, #1
 8008e6c:	e7ee      	b.n	8008e4c <__libc_init_array+0xc>
 8008e6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e72:	4798      	blx	r3
 8008e74:	3601      	adds	r6, #1
 8008e76:	e7f2      	b.n	8008e5e <__libc_init_array+0x1e>
 8008e78:	0800c8fc 	.word	0x0800c8fc
 8008e7c:	0800c8fc 	.word	0x0800c8fc
 8008e80:	0800c8fc 	.word	0x0800c8fc
 8008e84:	0800c900 	.word	0x0800c900

08008e88 <__retarget_lock_init_recursive>:
 8008e88:	4770      	bx	lr

08008e8a <__retarget_lock_acquire_recursive>:
 8008e8a:	4770      	bx	lr

08008e8c <__retarget_lock_release_recursive>:
 8008e8c:	4770      	bx	lr
	...

08008e90 <nanf>:
 8008e90:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008e98 <nanf+0x8>
 8008e94:	4770      	bx	lr
 8008e96:	bf00      	nop
 8008e98:	7fc00000 	.word	0x7fc00000

08008e9c <quorem>:
 8008e9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ea0:	6903      	ldr	r3, [r0, #16]
 8008ea2:	690c      	ldr	r4, [r1, #16]
 8008ea4:	42a3      	cmp	r3, r4
 8008ea6:	4607      	mov	r7, r0
 8008ea8:	db7e      	blt.n	8008fa8 <quorem+0x10c>
 8008eaa:	3c01      	subs	r4, #1
 8008eac:	f101 0814 	add.w	r8, r1, #20
 8008eb0:	00a3      	lsls	r3, r4, #2
 8008eb2:	f100 0514 	add.w	r5, r0, #20
 8008eb6:	9300      	str	r3, [sp, #0]
 8008eb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ebc:	9301      	str	r3, [sp, #4]
 8008ebe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008ec2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ece:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ed2:	d32e      	bcc.n	8008f32 <quorem+0x96>
 8008ed4:	f04f 0a00 	mov.w	sl, #0
 8008ed8:	46c4      	mov	ip, r8
 8008eda:	46ae      	mov	lr, r5
 8008edc:	46d3      	mov	fp, sl
 8008ede:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008ee2:	b298      	uxth	r0, r3
 8008ee4:	fb06 a000 	mla	r0, r6, r0, sl
 8008ee8:	0c02      	lsrs	r2, r0, #16
 8008eea:	0c1b      	lsrs	r3, r3, #16
 8008eec:	fb06 2303 	mla	r3, r6, r3, r2
 8008ef0:	f8de 2000 	ldr.w	r2, [lr]
 8008ef4:	b280      	uxth	r0, r0
 8008ef6:	b292      	uxth	r2, r2
 8008ef8:	1a12      	subs	r2, r2, r0
 8008efa:	445a      	add	r2, fp
 8008efc:	f8de 0000 	ldr.w	r0, [lr]
 8008f00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008f0a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008f0e:	b292      	uxth	r2, r2
 8008f10:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008f14:	45e1      	cmp	r9, ip
 8008f16:	f84e 2b04 	str.w	r2, [lr], #4
 8008f1a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008f1e:	d2de      	bcs.n	8008ede <quorem+0x42>
 8008f20:	9b00      	ldr	r3, [sp, #0]
 8008f22:	58eb      	ldr	r3, [r5, r3]
 8008f24:	b92b      	cbnz	r3, 8008f32 <quorem+0x96>
 8008f26:	9b01      	ldr	r3, [sp, #4]
 8008f28:	3b04      	subs	r3, #4
 8008f2a:	429d      	cmp	r5, r3
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	d32f      	bcc.n	8008f90 <quorem+0xf4>
 8008f30:	613c      	str	r4, [r7, #16]
 8008f32:	4638      	mov	r0, r7
 8008f34:	f001 f956 	bl	800a1e4 <__mcmp>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	db25      	blt.n	8008f88 <quorem+0xec>
 8008f3c:	4629      	mov	r1, r5
 8008f3e:	2000      	movs	r0, #0
 8008f40:	f858 2b04 	ldr.w	r2, [r8], #4
 8008f44:	f8d1 c000 	ldr.w	ip, [r1]
 8008f48:	fa1f fe82 	uxth.w	lr, r2
 8008f4c:	fa1f f38c 	uxth.w	r3, ip
 8008f50:	eba3 030e 	sub.w	r3, r3, lr
 8008f54:	4403      	add	r3, r0
 8008f56:	0c12      	lsrs	r2, r2, #16
 8008f58:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008f5c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f66:	45c1      	cmp	r9, r8
 8008f68:	f841 3b04 	str.w	r3, [r1], #4
 8008f6c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008f70:	d2e6      	bcs.n	8008f40 <quorem+0xa4>
 8008f72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f7a:	b922      	cbnz	r2, 8008f86 <quorem+0xea>
 8008f7c:	3b04      	subs	r3, #4
 8008f7e:	429d      	cmp	r5, r3
 8008f80:	461a      	mov	r2, r3
 8008f82:	d30b      	bcc.n	8008f9c <quorem+0x100>
 8008f84:	613c      	str	r4, [r7, #16]
 8008f86:	3601      	adds	r6, #1
 8008f88:	4630      	mov	r0, r6
 8008f8a:	b003      	add	sp, #12
 8008f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f90:	6812      	ldr	r2, [r2, #0]
 8008f92:	3b04      	subs	r3, #4
 8008f94:	2a00      	cmp	r2, #0
 8008f96:	d1cb      	bne.n	8008f30 <quorem+0x94>
 8008f98:	3c01      	subs	r4, #1
 8008f9a:	e7c6      	b.n	8008f2a <quorem+0x8e>
 8008f9c:	6812      	ldr	r2, [r2, #0]
 8008f9e:	3b04      	subs	r3, #4
 8008fa0:	2a00      	cmp	r2, #0
 8008fa2:	d1ef      	bne.n	8008f84 <quorem+0xe8>
 8008fa4:	3c01      	subs	r4, #1
 8008fa6:	e7ea      	b.n	8008f7e <quorem+0xe2>
 8008fa8:	2000      	movs	r0, #0
 8008faa:	e7ee      	b.n	8008f8a <quorem+0xee>
 8008fac:	0000      	movs	r0, r0
	...

08008fb0 <_dtoa_r>:
 8008fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fb4:	ed2d 8b02 	vpush	{d8}
 8008fb8:	69c7      	ldr	r7, [r0, #28]
 8008fba:	b091      	sub	sp, #68	@ 0x44
 8008fbc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008fc0:	ec55 4b10 	vmov	r4, r5, d0
 8008fc4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8008fc6:	9107      	str	r1, [sp, #28]
 8008fc8:	4681      	mov	r9, r0
 8008fca:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fcc:	930d      	str	r3, [sp, #52]	@ 0x34
 8008fce:	b97f      	cbnz	r7, 8008ff0 <_dtoa_r+0x40>
 8008fd0:	2010      	movs	r0, #16
 8008fd2:	f000 fd95 	bl	8009b00 <malloc>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	f8c9 001c 	str.w	r0, [r9, #28]
 8008fdc:	b920      	cbnz	r0, 8008fe8 <_dtoa_r+0x38>
 8008fde:	4ba0      	ldr	r3, [pc, #640]	@ (8009260 <_dtoa_r+0x2b0>)
 8008fe0:	21ef      	movs	r1, #239	@ 0xef
 8008fe2:	48a0      	ldr	r0, [pc, #640]	@ (8009264 <_dtoa_r+0x2b4>)
 8008fe4:	f002 fb78 	bl	800b6d8 <__assert_func>
 8008fe8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008fec:	6007      	str	r7, [r0, #0]
 8008fee:	60c7      	str	r7, [r0, #12]
 8008ff0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008ff4:	6819      	ldr	r1, [r3, #0]
 8008ff6:	b159      	cbz	r1, 8009010 <_dtoa_r+0x60>
 8008ff8:	685a      	ldr	r2, [r3, #4]
 8008ffa:	604a      	str	r2, [r1, #4]
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	4093      	lsls	r3, r2
 8009000:	608b      	str	r3, [r1, #8]
 8009002:	4648      	mov	r0, r9
 8009004:	f000 fe72 	bl	8009cec <_Bfree>
 8009008:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800900c:	2200      	movs	r2, #0
 800900e:	601a      	str	r2, [r3, #0]
 8009010:	1e2b      	subs	r3, r5, #0
 8009012:	bfbb      	ittet	lt
 8009014:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009018:	9303      	strlt	r3, [sp, #12]
 800901a:	2300      	movge	r3, #0
 800901c:	2201      	movlt	r2, #1
 800901e:	bfac      	ite	ge
 8009020:	6033      	strge	r3, [r6, #0]
 8009022:	6032      	strlt	r2, [r6, #0]
 8009024:	4b90      	ldr	r3, [pc, #576]	@ (8009268 <_dtoa_r+0x2b8>)
 8009026:	9e03      	ldr	r6, [sp, #12]
 8009028:	43b3      	bics	r3, r6
 800902a:	d110      	bne.n	800904e <_dtoa_r+0x9e>
 800902c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800902e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009032:	6013      	str	r3, [r2, #0]
 8009034:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8009038:	4323      	orrs	r3, r4
 800903a:	f000 84e6 	beq.w	8009a0a <_dtoa_r+0xa5a>
 800903e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009040:	4f8a      	ldr	r7, [pc, #552]	@ (800926c <_dtoa_r+0x2bc>)
 8009042:	2b00      	cmp	r3, #0
 8009044:	f000 84e8 	beq.w	8009a18 <_dtoa_r+0xa68>
 8009048:	1cfb      	adds	r3, r7, #3
 800904a:	f000 bce3 	b.w	8009a14 <_dtoa_r+0xa64>
 800904e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8009052:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800905a:	d10a      	bne.n	8009072 <_dtoa_r+0xc2>
 800905c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800905e:	2301      	movs	r3, #1
 8009060:	6013      	str	r3, [r2, #0]
 8009062:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009064:	b113      	cbz	r3, 800906c <_dtoa_r+0xbc>
 8009066:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009068:	4b81      	ldr	r3, [pc, #516]	@ (8009270 <_dtoa_r+0x2c0>)
 800906a:	6013      	str	r3, [r2, #0]
 800906c:	4f81      	ldr	r7, [pc, #516]	@ (8009274 <_dtoa_r+0x2c4>)
 800906e:	f000 bcd3 	b.w	8009a18 <_dtoa_r+0xa68>
 8009072:	aa0e      	add	r2, sp, #56	@ 0x38
 8009074:	a90f      	add	r1, sp, #60	@ 0x3c
 8009076:	4648      	mov	r0, r9
 8009078:	eeb0 0b48 	vmov.f64	d0, d8
 800907c:	f001 f9d2 	bl	800a424 <__d2b>
 8009080:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8009084:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009086:	9001      	str	r0, [sp, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d045      	beq.n	8009118 <_dtoa_r+0x168>
 800908c:	eeb0 7b48 	vmov.f64	d7, d8
 8009090:	ee18 1a90 	vmov	r1, s17
 8009094:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009098:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800909c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80090a0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80090a4:	2500      	movs	r5, #0
 80090a6:	ee07 1a90 	vmov	s15, r1
 80090aa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80090ae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8009248 <_dtoa_r+0x298>
 80090b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80090b6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8009250 <_dtoa_r+0x2a0>
 80090ba:	eea7 6b05 	vfma.f64	d6, d7, d5
 80090be:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8009258 <_dtoa_r+0x2a8>
 80090c2:	ee07 3a90 	vmov	s15, r3
 80090c6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80090ca:	eeb0 7b46 	vmov.f64	d7, d6
 80090ce:	eea4 7b05 	vfma.f64	d7, d4, d5
 80090d2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80090d6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80090da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090de:	ee16 8a90 	vmov	r8, s13
 80090e2:	d508      	bpl.n	80090f6 <_dtoa_r+0x146>
 80090e4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80090e8:	eeb4 6b47 	vcmp.f64	d6, d7
 80090ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090f0:	bf18      	it	ne
 80090f2:	f108 38ff 	addne.w	r8, r8, #4294967295
 80090f6:	f1b8 0f16 	cmp.w	r8, #22
 80090fa:	d82b      	bhi.n	8009154 <_dtoa_r+0x1a4>
 80090fc:	495e      	ldr	r1, [pc, #376]	@ (8009278 <_dtoa_r+0x2c8>)
 80090fe:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8009102:	ed91 7b00 	vldr	d7, [r1]
 8009106:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800910a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800910e:	d501      	bpl.n	8009114 <_dtoa_r+0x164>
 8009110:	f108 38ff 	add.w	r8, r8, #4294967295
 8009114:	2100      	movs	r1, #0
 8009116:	e01e      	b.n	8009156 <_dtoa_r+0x1a6>
 8009118:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800911a:	4413      	add	r3, r2
 800911c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8009120:	2920      	cmp	r1, #32
 8009122:	bfc1      	itttt	gt
 8009124:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8009128:	408e      	lslgt	r6, r1
 800912a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800912e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8009132:	bfd6      	itet	le
 8009134:	f1c1 0120 	rsble	r1, r1, #32
 8009138:	4331      	orrgt	r1, r6
 800913a:	fa04 f101 	lslle.w	r1, r4, r1
 800913e:	ee07 1a90 	vmov	s15, r1
 8009142:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009146:	3b01      	subs	r3, #1
 8009148:	ee17 1a90 	vmov	r1, s15
 800914c:	2501      	movs	r5, #1
 800914e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8009152:	e7a8      	b.n	80090a6 <_dtoa_r+0xf6>
 8009154:	2101      	movs	r1, #1
 8009156:	1ad2      	subs	r2, r2, r3
 8009158:	1e53      	subs	r3, r2, #1
 800915a:	9306      	str	r3, [sp, #24]
 800915c:	bf45      	ittet	mi
 800915e:	f1c2 0301 	rsbmi	r3, r2, #1
 8009162:	9304      	strmi	r3, [sp, #16]
 8009164:	2300      	movpl	r3, #0
 8009166:	2300      	movmi	r3, #0
 8009168:	bf4c      	ite	mi
 800916a:	9306      	strmi	r3, [sp, #24]
 800916c:	9304      	strpl	r3, [sp, #16]
 800916e:	f1b8 0f00 	cmp.w	r8, #0
 8009172:	910c      	str	r1, [sp, #48]	@ 0x30
 8009174:	db18      	blt.n	80091a8 <_dtoa_r+0x1f8>
 8009176:	9b06      	ldr	r3, [sp, #24]
 8009178:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800917c:	4443      	add	r3, r8
 800917e:	9306      	str	r3, [sp, #24]
 8009180:	2300      	movs	r3, #0
 8009182:	9a07      	ldr	r2, [sp, #28]
 8009184:	2a09      	cmp	r2, #9
 8009186:	d845      	bhi.n	8009214 <_dtoa_r+0x264>
 8009188:	2a05      	cmp	r2, #5
 800918a:	bfc4      	itt	gt
 800918c:	3a04      	subgt	r2, #4
 800918e:	9207      	strgt	r2, [sp, #28]
 8009190:	9a07      	ldr	r2, [sp, #28]
 8009192:	f1a2 0202 	sub.w	r2, r2, #2
 8009196:	bfcc      	ite	gt
 8009198:	2400      	movgt	r4, #0
 800919a:	2401      	movle	r4, #1
 800919c:	2a03      	cmp	r2, #3
 800919e:	d844      	bhi.n	800922a <_dtoa_r+0x27a>
 80091a0:	e8df f002 	tbb	[pc, r2]
 80091a4:	0b173634 	.word	0x0b173634
 80091a8:	9b04      	ldr	r3, [sp, #16]
 80091aa:	2200      	movs	r2, #0
 80091ac:	eba3 0308 	sub.w	r3, r3, r8
 80091b0:	9304      	str	r3, [sp, #16]
 80091b2:	920a      	str	r2, [sp, #40]	@ 0x28
 80091b4:	f1c8 0300 	rsb	r3, r8, #0
 80091b8:	e7e3      	b.n	8009182 <_dtoa_r+0x1d2>
 80091ba:	2201      	movs	r2, #1
 80091bc:	9208      	str	r2, [sp, #32]
 80091be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091c0:	eb08 0b02 	add.w	fp, r8, r2
 80091c4:	f10b 0a01 	add.w	sl, fp, #1
 80091c8:	4652      	mov	r2, sl
 80091ca:	2a01      	cmp	r2, #1
 80091cc:	bfb8      	it	lt
 80091ce:	2201      	movlt	r2, #1
 80091d0:	e006      	b.n	80091e0 <_dtoa_r+0x230>
 80091d2:	2201      	movs	r2, #1
 80091d4:	9208      	str	r2, [sp, #32]
 80091d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091d8:	2a00      	cmp	r2, #0
 80091da:	dd29      	ble.n	8009230 <_dtoa_r+0x280>
 80091dc:	4693      	mov	fp, r2
 80091de:	4692      	mov	sl, r2
 80091e0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80091e4:	2100      	movs	r1, #0
 80091e6:	2004      	movs	r0, #4
 80091e8:	f100 0614 	add.w	r6, r0, #20
 80091ec:	4296      	cmp	r6, r2
 80091ee:	d926      	bls.n	800923e <_dtoa_r+0x28e>
 80091f0:	6079      	str	r1, [r7, #4]
 80091f2:	4648      	mov	r0, r9
 80091f4:	9305      	str	r3, [sp, #20]
 80091f6:	f000 fd39 	bl	8009c6c <_Balloc>
 80091fa:	9b05      	ldr	r3, [sp, #20]
 80091fc:	4607      	mov	r7, r0
 80091fe:	2800      	cmp	r0, #0
 8009200:	d13e      	bne.n	8009280 <_dtoa_r+0x2d0>
 8009202:	4b1e      	ldr	r3, [pc, #120]	@ (800927c <_dtoa_r+0x2cc>)
 8009204:	4602      	mov	r2, r0
 8009206:	f240 11af 	movw	r1, #431	@ 0x1af
 800920a:	e6ea      	b.n	8008fe2 <_dtoa_r+0x32>
 800920c:	2200      	movs	r2, #0
 800920e:	e7e1      	b.n	80091d4 <_dtoa_r+0x224>
 8009210:	2200      	movs	r2, #0
 8009212:	e7d3      	b.n	80091bc <_dtoa_r+0x20c>
 8009214:	2401      	movs	r4, #1
 8009216:	2200      	movs	r2, #0
 8009218:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800921c:	f04f 3bff 	mov.w	fp, #4294967295
 8009220:	2100      	movs	r1, #0
 8009222:	46da      	mov	sl, fp
 8009224:	2212      	movs	r2, #18
 8009226:	9109      	str	r1, [sp, #36]	@ 0x24
 8009228:	e7da      	b.n	80091e0 <_dtoa_r+0x230>
 800922a:	2201      	movs	r2, #1
 800922c:	9208      	str	r2, [sp, #32]
 800922e:	e7f5      	b.n	800921c <_dtoa_r+0x26c>
 8009230:	f04f 0b01 	mov.w	fp, #1
 8009234:	46da      	mov	sl, fp
 8009236:	465a      	mov	r2, fp
 8009238:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800923c:	e7d0      	b.n	80091e0 <_dtoa_r+0x230>
 800923e:	3101      	adds	r1, #1
 8009240:	0040      	lsls	r0, r0, #1
 8009242:	e7d1      	b.n	80091e8 <_dtoa_r+0x238>
 8009244:	f3af 8000 	nop.w
 8009248:	636f4361 	.word	0x636f4361
 800924c:	3fd287a7 	.word	0x3fd287a7
 8009250:	8b60c8b3 	.word	0x8b60c8b3
 8009254:	3fc68a28 	.word	0x3fc68a28
 8009258:	509f79fb 	.word	0x509f79fb
 800925c:	3fd34413 	.word	0x3fd34413
 8009260:	0800c50e 	.word	0x0800c50e
 8009264:	0800c525 	.word	0x0800c525
 8009268:	7ff00000 	.word	0x7ff00000
 800926c:	0800c50a 	.word	0x0800c50a
 8009270:	0800c4d9 	.word	0x0800c4d9
 8009274:	0800c4d8 	.word	0x0800c4d8
 8009278:	0800c6d8 	.word	0x0800c6d8
 800927c:	0800c57d 	.word	0x0800c57d
 8009280:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8009284:	f1ba 0f0e 	cmp.w	sl, #14
 8009288:	6010      	str	r0, [r2, #0]
 800928a:	d86e      	bhi.n	800936a <_dtoa_r+0x3ba>
 800928c:	2c00      	cmp	r4, #0
 800928e:	d06c      	beq.n	800936a <_dtoa_r+0x3ba>
 8009290:	f1b8 0f00 	cmp.w	r8, #0
 8009294:	f340 80b4 	ble.w	8009400 <_dtoa_r+0x450>
 8009298:	4ac8      	ldr	r2, [pc, #800]	@ (80095bc <_dtoa_r+0x60c>)
 800929a:	f008 010f 	and.w	r1, r8, #15
 800929e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80092a2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80092a6:	ed92 7b00 	vldr	d7, [r2]
 80092aa:	ea4f 1128 	mov.w	r1, r8, asr #4
 80092ae:	f000 809b 	beq.w	80093e8 <_dtoa_r+0x438>
 80092b2:	4ac3      	ldr	r2, [pc, #780]	@ (80095c0 <_dtoa_r+0x610>)
 80092b4:	ed92 6b08 	vldr	d6, [r2, #32]
 80092b8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80092bc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80092c0:	f001 010f 	and.w	r1, r1, #15
 80092c4:	2203      	movs	r2, #3
 80092c6:	48be      	ldr	r0, [pc, #760]	@ (80095c0 <_dtoa_r+0x610>)
 80092c8:	2900      	cmp	r1, #0
 80092ca:	f040 808f 	bne.w	80093ec <_dtoa_r+0x43c>
 80092ce:	ed9d 6b02 	vldr	d6, [sp, #8]
 80092d2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80092d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80092da:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80092dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80092e0:	2900      	cmp	r1, #0
 80092e2:	f000 80b3 	beq.w	800944c <_dtoa_r+0x49c>
 80092e6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80092ea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80092ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f2:	f140 80ab 	bpl.w	800944c <_dtoa_r+0x49c>
 80092f6:	f1ba 0f00 	cmp.w	sl, #0
 80092fa:	f000 80a7 	beq.w	800944c <_dtoa_r+0x49c>
 80092fe:	f1bb 0f00 	cmp.w	fp, #0
 8009302:	dd30      	ble.n	8009366 <_dtoa_r+0x3b6>
 8009304:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8009308:	ee27 7b06 	vmul.f64	d7, d7, d6
 800930c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009310:	f108 31ff 	add.w	r1, r8, #4294967295
 8009314:	9105      	str	r1, [sp, #20]
 8009316:	3201      	adds	r2, #1
 8009318:	465c      	mov	r4, fp
 800931a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800931e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8009322:	ee07 2a90 	vmov	s15, r2
 8009326:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800932a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800932e:	ee15 2a90 	vmov	r2, s11
 8009332:	ec51 0b15 	vmov	r0, r1, d5
 8009336:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800933a:	2c00      	cmp	r4, #0
 800933c:	f040 808a 	bne.w	8009454 <_dtoa_r+0x4a4>
 8009340:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009344:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009348:	ec41 0b17 	vmov	d7, r0, r1
 800934c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009354:	f300 826a 	bgt.w	800982c <_dtoa_r+0x87c>
 8009358:	eeb1 7b47 	vneg.f64	d7, d7
 800935c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009364:	d423      	bmi.n	80093ae <_dtoa_r+0x3fe>
 8009366:	ed8d 8b02 	vstr	d8, [sp, #8]
 800936a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800936c:	2a00      	cmp	r2, #0
 800936e:	f2c0 8129 	blt.w	80095c4 <_dtoa_r+0x614>
 8009372:	f1b8 0f0e 	cmp.w	r8, #14
 8009376:	f300 8125 	bgt.w	80095c4 <_dtoa_r+0x614>
 800937a:	4b90      	ldr	r3, [pc, #576]	@ (80095bc <_dtoa_r+0x60c>)
 800937c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009380:	ed93 6b00 	vldr	d6, [r3]
 8009384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009386:	2b00      	cmp	r3, #0
 8009388:	f280 80c8 	bge.w	800951c <_dtoa_r+0x56c>
 800938c:	f1ba 0f00 	cmp.w	sl, #0
 8009390:	f300 80c4 	bgt.w	800951c <_dtoa_r+0x56c>
 8009394:	d10b      	bne.n	80093ae <_dtoa_r+0x3fe>
 8009396:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800939a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800939e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80093a2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80093a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093aa:	f2c0 823c 	blt.w	8009826 <_dtoa_r+0x876>
 80093ae:	2400      	movs	r4, #0
 80093b0:	4625      	mov	r5, r4
 80093b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093b4:	43db      	mvns	r3, r3
 80093b6:	9305      	str	r3, [sp, #20]
 80093b8:	463e      	mov	r6, r7
 80093ba:	f04f 0800 	mov.w	r8, #0
 80093be:	4621      	mov	r1, r4
 80093c0:	4648      	mov	r0, r9
 80093c2:	f000 fc93 	bl	8009cec <_Bfree>
 80093c6:	2d00      	cmp	r5, #0
 80093c8:	f000 80a2 	beq.w	8009510 <_dtoa_r+0x560>
 80093cc:	f1b8 0f00 	cmp.w	r8, #0
 80093d0:	d005      	beq.n	80093de <_dtoa_r+0x42e>
 80093d2:	45a8      	cmp	r8, r5
 80093d4:	d003      	beq.n	80093de <_dtoa_r+0x42e>
 80093d6:	4641      	mov	r1, r8
 80093d8:	4648      	mov	r0, r9
 80093da:	f000 fc87 	bl	8009cec <_Bfree>
 80093de:	4629      	mov	r1, r5
 80093e0:	4648      	mov	r0, r9
 80093e2:	f000 fc83 	bl	8009cec <_Bfree>
 80093e6:	e093      	b.n	8009510 <_dtoa_r+0x560>
 80093e8:	2202      	movs	r2, #2
 80093ea:	e76c      	b.n	80092c6 <_dtoa_r+0x316>
 80093ec:	07cc      	lsls	r4, r1, #31
 80093ee:	d504      	bpl.n	80093fa <_dtoa_r+0x44a>
 80093f0:	ed90 6b00 	vldr	d6, [r0]
 80093f4:	3201      	adds	r2, #1
 80093f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80093fa:	1049      	asrs	r1, r1, #1
 80093fc:	3008      	adds	r0, #8
 80093fe:	e763      	b.n	80092c8 <_dtoa_r+0x318>
 8009400:	d022      	beq.n	8009448 <_dtoa_r+0x498>
 8009402:	f1c8 0100 	rsb	r1, r8, #0
 8009406:	4a6d      	ldr	r2, [pc, #436]	@ (80095bc <_dtoa_r+0x60c>)
 8009408:	f001 000f 	and.w	r0, r1, #15
 800940c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009410:	ed92 7b00 	vldr	d7, [r2]
 8009414:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009418:	ed8d 7b02 	vstr	d7, [sp, #8]
 800941c:	4868      	ldr	r0, [pc, #416]	@ (80095c0 <_dtoa_r+0x610>)
 800941e:	1109      	asrs	r1, r1, #4
 8009420:	2400      	movs	r4, #0
 8009422:	2202      	movs	r2, #2
 8009424:	b929      	cbnz	r1, 8009432 <_dtoa_r+0x482>
 8009426:	2c00      	cmp	r4, #0
 8009428:	f43f af57 	beq.w	80092da <_dtoa_r+0x32a>
 800942c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009430:	e753      	b.n	80092da <_dtoa_r+0x32a>
 8009432:	07ce      	lsls	r6, r1, #31
 8009434:	d505      	bpl.n	8009442 <_dtoa_r+0x492>
 8009436:	ed90 6b00 	vldr	d6, [r0]
 800943a:	3201      	adds	r2, #1
 800943c:	2401      	movs	r4, #1
 800943e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009442:	1049      	asrs	r1, r1, #1
 8009444:	3008      	adds	r0, #8
 8009446:	e7ed      	b.n	8009424 <_dtoa_r+0x474>
 8009448:	2202      	movs	r2, #2
 800944a:	e746      	b.n	80092da <_dtoa_r+0x32a>
 800944c:	f8cd 8014 	str.w	r8, [sp, #20]
 8009450:	4654      	mov	r4, sl
 8009452:	e762      	b.n	800931a <_dtoa_r+0x36a>
 8009454:	4a59      	ldr	r2, [pc, #356]	@ (80095bc <_dtoa_r+0x60c>)
 8009456:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800945a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800945e:	9a08      	ldr	r2, [sp, #32]
 8009460:	ec41 0b17 	vmov	d7, r0, r1
 8009464:	443c      	add	r4, r7
 8009466:	b34a      	cbz	r2, 80094bc <_dtoa_r+0x50c>
 8009468:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800946c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8009470:	463e      	mov	r6, r7
 8009472:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8009476:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800947a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800947e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009482:	ee14 2a90 	vmov	r2, s9
 8009486:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800948a:	3230      	adds	r2, #48	@ 0x30
 800948c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009490:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009498:	f806 2b01 	strb.w	r2, [r6], #1
 800949c:	d438      	bmi.n	8009510 <_dtoa_r+0x560>
 800949e:	ee32 5b46 	vsub.f64	d5, d2, d6
 80094a2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80094a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094aa:	d46e      	bmi.n	800958a <_dtoa_r+0x5da>
 80094ac:	42a6      	cmp	r6, r4
 80094ae:	f43f af5a 	beq.w	8009366 <_dtoa_r+0x3b6>
 80094b2:	ee27 7b03 	vmul.f64	d7, d7, d3
 80094b6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80094ba:	e7e0      	b.n	800947e <_dtoa_r+0x4ce>
 80094bc:	4621      	mov	r1, r4
 80094be:	463e      	mov	r6, r7
 80094c0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80094c4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80094c8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80094cc:	ee14 2a90 	vmov	r2, s9
 80094d0:	3230      	adds	r2, #48	@ 0x30
 80094d2:	f806 2b01 	strb.w	r2, [r6], #1
 80094d6:	42a6      	cmp	r6, r4
 80094d8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80094dc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80094e0:	d119      	bne.n	8009516 <_dtoa_r+0x566>
 80094e2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80094e6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80094ea:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80094ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094f2:	dc4a      	bgt.n	800958a <_dtoa_r+0x5da>
 80094f4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80094f8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80094fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009500:	f57f af31 	bpl.w	8009366 <_dtoa_r+0x3b6>
 8009504:	460e      	mov	r6, r1
 8009506:	3901      	subs	r1, #1
 8009508:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800950c:	2b30      	cmp	r3, #48	@ 0x30
 800950e:	d0f9      	beq.n	8009504 <_dtoa_r+0x554>
 8009510:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009514:	e027      	b.n	8009566 <_dtoa_r+0x5b6>
 8009516:	ee26 6b03 	vmul.f64	d6, d6, d3
 800951a:	e7d5      	b.n	80094c8 <_dtoa_r+0x518>
 800951c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009520:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8009524:	463e      	mov	r6, r7
 8009526:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800952a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800952e:	ee15 3a10 	vmov	r3, s10
 8009532:	3330      	adds	r3, #48	@ 0x30
 8009534:	f806 3b01 	strb.w	r3, [r6], #1
 8009538:	1bf3      	subs	r3, r6, r7
 800953a:	459a      	cmp	sl, r3
 800953c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009540:	eea3 7b46 	vfms.f64	d7, d3, d6
 8009544:	d132      	bne.n	80095ac <_dtoa_r+0x5fc>
 8009546:	ee37 7b07 	vadd.f64	d7, d7, d7
 800954a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800954e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009552:	dc18      	bgt.n	8009586 <_dtoa_r+0x5d6>
 8009554:	eeb4 7b46 	vcmp.f64	d7, d6
 8009558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800955c:	d103      	bne.n	8009566 <_dtoa_r+0x5b6>
 800955e:	ee15 3a10 	vmov	r3, s10
 8009562:	07db      	lsls	r3, r3, #31
 8009564:	d40f      	bmi.n	8009586 <_dtoa_r+0x5d6>
 8009566:	9901      	ldr	r1, [sp, #4]
 8009568:	4648      	mov	r0, r9
 800956a:	f000 fbbf 	bl	8009cec <_Bfree>
 800956e:	2300      	movs	r3, #0
 8009570:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009572:	7033      	strb	r3, [r6, #0]
 8009574:	f108 0301 	add.w	r3, r8, #1
 8009578:	6013      	str	r3, [r2, #0]
 800957a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800957c:	2b00      	cmp	r3, #0
 800957e:	f000 824b 	beq.w	8009a18 <_dtoa_r+0xa68>
 8009582:	601e      	str	r6, [r3, #0]
 8009584:	e248      	b.n	8009a18 <_dtoa_r+0xa68>
 8009586:	f8cd 8014 	str.w	r8, [sp, #20]
 800958a:	4633      	mov	r3, r6
 800958c:	461e      	mov	r6, r3
 800958e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009592:	2a39      	cmp	r2, #57	@ 0x39
 8009594:	d106      	bne.n	80095a4 <_dtoa_r+0x5f4>
 8009596:	429f      	cmp	r7, r3
 8009598:	d1f8      	bne.n	800958c <_dtoa_r+0x5dc>
 800959a:	9a05      	ldr	r2, [sp, #20]
 800959c:	3201      	adds	r2, #1
 800959e:	9205      	str	r2, [sp, #20]
 80095a0:	2230      	movs	r2, #48	@ 0x30
 80095a2:	703a      	strb	r2, [r7, #0]
 80095a4:	781a      	ldrb	r2, [r3, #0]
 80095a6:	3201      	adds	r2, #1
 80095a8:	701a      	strb	r2, [r3, #0]
 80095aa:	e7b1      	b.n	8009510 <_dtoa_r+0x560>
 80095ac:	ee27 7b04 	vmul.f64	d7, d7, d4
 80095b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80095b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095b8:	d1b5      	bne.n	8009526 <_dtoa_r+0x576>
 80095ba:	e7d4      	b.n	8009566 <_dtoa_r+0x5b6>
 80095bc:	0800c6d8 	.word	0x0800c6d8
 80095c0:	0800c6b0 	.word	0x0800c6b0
 80095c4:	9908      	ldr	r1, [sp, #32]
 80095c6:	2900      	cmp	r1, #0
 80095c8:	f000 80e9 	beq.w	800979e <_dtoa_r+0x7ee>
 80095cc:	9907      	ldr	r1, [sp, #28]
 80095ce:	2901      	cmp	r1, #1
 80095d0:	f300 80cb 	bgt.w	800976a <_dtoa_r+0x7ba>
 80095d4:	2d00      	cmp	r5, #0
 80095d6:	f000 80c4 	beq.w	8009762 <_dtoa_r+0x7b2>
 80095da:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80095de:	9e04      	ldr	r6, [sp, #16]
 80095e0:	461c      	mov	r4, r3
 80095e2:	9305      	str	r3, [sp, #20]
 80095e4:	9b04      	ldr	r3, [sp, #16]
 80095e6:	4413      	add	r3, r2
 80095e8:	9304      	str	r3, [sp, #16]
 80095ea:	9b06      	ldr	r3, [sp, #24]
 80095ec:	2101      	movs	r1, #1
 80095ee:	4413      	add	r3, r2
 80095f0:	4648      	mov	r0, r9
 80095f2:	9306      	str	r3, [sp, #24]
 80095f4:	f000 fc78 	bl	8009ee8 <__i2b>
 80095f8:	9b05      	ldr	r3, [sp, #20]
 80095fa:	4605      	mov	r5, r0
 80095fc:	b166      	cbz	r6, 8009618 <_dtoa_r+0x668>
 80095fe:	9a06      	ldr	r2, [sp, #24]
 8009600:	2a00      	cmp	r2, #0
 8009602:	dd09      	ble.n	8009618 <_dtoa_r+0x668>
 8009604:	42b2      	cmp	r2, r6
 8009606:	9904      	ldr	r1, [sp, #16]
 8009608:	bfa8      	it	ge
 800960a:	4632      	movge	r2, r6
 800960c:	1a89      	subs	r1, r1, r2
 800960e:	9104      	str	r1, [sp, #16]
 8009610:	9906      	ldr	r1, [sp, #24]
 8009612:	1ab6      	subs	r6, r6, r2
 8009614:	1a8a      	subs	r2, r1, r2
 8009616:	9206      	str	r2, [sp, #24]
 8009618:	b30b      	cbz	r3, 800965e <_dtoa_r+0x6ae>
 800961a:	9a08      	ldr	r2, [sp, #32]
 800961c:	2a00      	cmp	r2, #0
 800961e:	f000 80c5 	beq.w	80097ac <_dtoa_r+0x7fc>
 8009622:	2c00      	cmp	r4, #0
 8009624:	f000 80bf 	beq.w	80097a6 <_dtoa_r+0x7f6>
 8009628:	4629      	mov	r1, r5
 800962a:	4622      	mov	r2, r4
 800962c:	4648      	mov	r0, r9
 800962e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009630:	f000 fd12 	bl	800a058 <__pow5mult>
 8009634:	9a01      	ldr	r2, [sp, #4]
 8009636:	4601      	mov	r1, r0
 8009638:	4605      	mov	r5, r0
 800963a:	4648      	mov	r0, r9
 800963c:	f000 fc6a 	bl	8009f14 <__multiply>
 8009640:	9901      	ldr	r1, [sp, #4]
 8009642:	9005      	str	r0, [sp, #20]
 8009644:	4648      	mov	r0, r9
 8009646:	f000 fb51 	bl	8009cec <_Bfree>
 800964a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800964c:	1b1b      	subs	r3, r3, r4
 800964e:	f000 80b0 	beq.w	80097b2 <_dtoa_r+0x802>
 8009652:	9905      	ldr	r1, [sp, #20]
 8009654:	461a      	mov	r2, r3
 8009656:	4648      	mov	r0, r9
 8009658:	f000 fcfe 	bl	800a058 <__pow5mult>
 800965c:	9001      	str	r0, [sp, #4]
 800965e:	2101      	movs	r1, #1
 8009660:	4648      	mov	r0, r9
 8009662:	f000 fc41 	bl	8009ee8 <__i2b>
 8009666:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009668:	4604      	mov	r4, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	f000 81da 	beq.w	8009a24 <_dtoa_r+0xa74>
 8009670:	461a      	mov	r2, r3
 8009672:	4601      	mov	r1, r0
 8009674:	4648      	mov	r0, r9
 8009676:	f000 fcef 	bl	800a058 <__pow5mult>
 800967a:	9b07      	ldr	r3, [sp, #28]
 800967c:	2b01      	cmp	r3, #1
 800967e:	4604      	mov	r4, r0
 8009680:	f300 80a0 	bgt.w	80097c4 <_dtoa_r+0x814>
 8009684:	9b02      	ldr	r3, [sp, #8]
 8009686:	2b00      	cmp	r3, #0
 8009688:	f040 8096 	bne.w	80097b8 <_dtoa_r+0x808>
 800968c:	9b03      	ldr	r3, [sp, #12]
 800968e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8009692:	2a00      	cmp	r2, #0
 8009694:	f040 8092 	bne.w	80097bc <_dtoa_r+0x80c>
 8009698:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800969c:	0d12      	lsrs	r2, r2, #20
 800969e:	0512      	lsls	r2, r2, #20
 80096a0:	2a00      	cmp	r2, #0
 80096a2:	f000 808d 	beq.w	80097c0 <_dtoa_r+0x810>
 80096a6:	9b04      	ldr	r3, [sp, #16]
 80096a8:	3301      	adds	r3, #1
 80096aa:	9304      	str	r3, [sp, #16]
 80096ac:	9b06      	ldr	r3, [sp, #24]
 80096ae:	3301      	adds	r3, #1
 80096b0:	9306      	str	r3, [sp, #24]
 80096b2:	2301      	movs	r3, #1
 80096b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80096b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	f000 81b9 	beq.w	8009a30 <_dtoa_r+0xa80>
 80096be:	6922      	ldr	r2, [r4, #16]
 80096c0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80096c4:	6910      	ldr	r0, [r2, #16]
 80096c6:	f000 fbc3 	bl	8009e50 <__hi0bits>
 80096ca:	f1c0 0020 	rsb	r0, r0, #32
 80096ce:	9b06      	ldr	r3, [sp, #24]
 80096d0:	4418      	add	r0, r3
 80096d2:	f010 001f 	ands.w	r0, r0, #31
 80096d6:	f000 8081 	beq.w	80097dc <_dtoa_r+0x82c>
 80096da:	f1c0 0220 	rsb	r2, r0, #32
 80096de:	2a04      	cmp	r2, #4
 80096e0:	dd73      	ble.n	80097ca <_dtoa_r+0x81a>
 80096e2:	9b04      	ldr	r3, [sp, #16]
 80096e4:	f1c0 001c 	rsb	r0, r0, #28
 80096e8:	4403      	add	r3, r0
 80096ea:	9304      	str	r3, [sp, #16]
 80096ec:	9b06      	ldr	r3, [sp, #24]
 80096ee:	4406      	add	r6, r0
 80096f0:	4403      	add	r3, r0
 80096f2:	9306      	str	r3, [sp, #24]
 80096f4:	9b04      	ldr	r3, [sp, #16]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	dd05      	ble.n	8009706 <_dtoa_r+0x756>
 80096fa:	9901      	ldr	r1, [sp, #4]
 80096fc:	461a      	mov	r2, r3
 80096fe:	4648      	mov	r0, r9
 8009700:	f000 fd04 	bl	800a10c <__lshift>
 8009704:	9001      	str	r0, [sp, #4]
 8009706:	9b06      	ldr	r3, [sp, #24]
 8009708:	2b00      	cmp	r3, #0
 800970a:	dd05      	ble.n	8009718 <_dtoa_r+0x768>
 800970c:	4621      	mov	r1, r4
 800970e:	461a      	mov	r2, r3
 8009710:	4648      	mov	r0, r9
 8009712:	f000 fcfb 	bl	800a10c <__lshift>
 8009716:	4604      	mov	r4, r0
 8009718:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800971a:	2b00      	cmp	r3, #0
 800971c:	d060      	beq.n	80097e0 <_dtoa_r+0x830>
 800971e:	9801      	ldr	r0, [sp, #4]
 8009720:	4621      	mov	r1, r4
 8009722:	f000 fd5f 	bl	800a1e4 <__mcmp>
 8009726:	2800      	cmp	r0, #0
 8009728:	da5a      	bge.n	80097e0 <_dtoa_r+0x830>
 800972a:	f108 33ff 	add.w	r3, r8, #4294967295
 800972e:	9305      	str	r3, [sp, #20]
 8009730:	9901      	ldr	r1, [sp, #4]
 8009732:	2300      	movs	r3, #0
 8009734:	220a      	movs	r2, #10
 8009736:	4648      	mov	r0, r9
 8009738:	f000 fafa 	bl	8009d30 <__multadd>
 800973c:	9b08      	ldr	r3, [sp, #32]
 800973e:	9001      	str	r0, [sp, #4]
 8009740:	2b00      	cmp	r3, #0
 8009742:	f000 8177 	beq.w	8009a34 <_dtoa_r+0xa84>
 8009746:	4629      	mov	r1, r5
 8009748:	2300      	movs	r3, #0
 800974a:	220a      	movs	r2, #10
 800974c:	4648      	mov	r0, r9
 800974e:	f000 faef 	bl	8009d30 <__multadd>
 8009752:	f1bb 0f00 	cmp.w	fp, #0
 8009756:	4605      	mov	r5, r0
 8009758:	dc6e      	bgt.n	8009838 <_dtoa_r+0x888>
 800975a:	9b07      	ldr	r3, [sp, #28]
 800975c:	2b02      	cmp	r3, #2
 800975e:	dc48      	bgt.n	80097f2 <_dtoa_r+0x842>
 8009760:	e06a      	b.n	8009838 <_dtoa_r+0x888>
 8009762:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009764:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009768:	e739      	b.n	80095de <_dtoa_r+0x62e>
 800976a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800976e:	42a3      	cmp	r3, r4
 8009770:	db07      	blt.n	8009782 <_dtoa_r+0x7d2>
 8009772:	f1ba 0f00 	cmp.w	sl, #0
 8009776:	eba3 0404 	sub.w	r4, r3, r4
 800977a:	db0b      	blt.n	8009794 <_dtoa_r+0x7e4>
 800977c:	9e04      	ldr	r6, [sp, #16]
 800977e:	4652      	mov	r2, sl
 8009780:	e72f      	b.n	80095e2 <_dtoa_r+0x632>
 8009782:	1ae2      	subs	r2, r4, r3
 8009784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009786:	9e04      	ldr	r6, [sp, #16]
 8009788:	4413      	add	r3, r2
 800978a:	930a      	str	r3, [sp, #40]	@ 0x28
 800978c:	4652      	mov	r2, sl
 800978e:	4623      	mov	r3, r4
 8009790:	2400      	movs	r4, #0
 8009792:	e726      	b.n	80095e2 <_dtoa_r+0x632>
 8009794:	9a04      	ldr	r2, [sp, #16]
 8009796:	eba2 060a 	sub.w	r6, r2, sl
 800979a:	2200      	movs	r2, #0
 800979c:	e721      	b.n	80095e2 <_dtoa_r+0x632>
 800979e:	9e04      	ldr	r6, [sp, #16]
 80097a0:	9d08      	ldr	r5, [sp, #32]
 80097a2:	461c      	mov	r4, r3
 80097a4:	e72a      	b.n	80095fc <_dtoa_r+0x64c>
 80097a6:	9a01      	ldr	r2, [sp, #4]
 80097a8:	9205      	str	r2, [sp, #20]
 80097aa:	e752      	b.n	8009652 <_dtoa_r+0x6a2>
 80097ac:	9901      	ldr	r1, [sp, #4]
 80097ae:	461a      	mov	r2, r3
 80097b0:	e751      	b.n	8009656 <_dtoa_r+0x6a6>
 80097b2:	9b05      	ldr	r3, [sp, #20]
 80097b4:	9301      	str	r3, [sp, #4]
 80097b6:	e752      	b.n	800965e <_dtoa_r+0x6ae>
 80097b8:	2300      	movs	r3, #0
 80097ba:	e77b      	b.n	80096b4 <_dtoa_r+0x704>
 80097bc:	9b02      	ldr	r3, [sp, #8]
 80097be:	e779      	b.n	80096b4 <_dtoa_r+0x704>
 80097c0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80097c2:	e778      	b.n	80096b6 <_dtoa_r+0x706>
 80097c4:	2300      	movs	r3, #0
 80097c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80097c8:	e779      	b.n	80096be <_dtoa_r+0x70e>
 80097ca:	d093      	beq.n	80096f4 <_dtoa_r+0x744>
 80097cc:	9b04      	ldr	r3, [sp, #16]
 80097ce:	321c      	adds	r2, #28
 80097d0:	4413      	add	r3, r2
 80097d2:	9304      	str	r3, [sp, #16]
 80097d4:	9b06      	ldr	r3, [sp, #24]
 80097d6:	4416      	add	r6, r2
 80097d8:	4413      	add	r3, r2
 80097da:	e78a      	b.n	80096f2 <_dtoa_r+0x742>
 80097dc:	4602      	mov	r2, r0
 80097de:	e7f5      	b.n	80097cc <_dtoa_r+0x81c>
 80097e0:	f1ba 0f00 	cmp.w	sl, #0
 80097e4:	f8cd 8014 	str.w	r8, [sp, #20]
 80097e8:	46d3      	mov	fp, sl
 80097ea:	dc21      	bgt.n	8009830 <_dtoa_r+0x880>
 80097ec:	9b07      	ldr	r3, [sp, #28]
 80097ee:	2b02      	cmp	r3, #2
 80097f0:	dd1e      	ble.n	8009830 <_dtoa_r+0x880>
 80097f2:	f1bb 0f00 	cmp.w	fp, #0
 80097f6:	f47f addc 	bne.w	80093b2 <_dtoa_r+0x402>
 80097fa:	4621      	mov	r1, r4
 80097fc:	465b      	mov	r3, fp
 80097fe:	2205      	movs	r2, #5
 8009800:	4648      	mov	r0, r9
 8009802:	f000 fa95 	bl	8009d30 <__multadd>
 8009806:	4601      	mov	r1, r0
 8009808:	4604      	mov	r4, r0
 800980a:	9801      	ldr	r0, [sp, #4]
 800980c:	f000 fcea 	bl	800a1e4 <__mcmp>
 8009810:	2800      	cmp	r0, #0
 8009812:	f77f adce 	ble.w	80093b2 <_dtoa_r+0x402>
 8009816:	463e      	mov	r6, r7
 8009818:	2331      	movs	r3, #49	@ 0x31
 800981a:	f806 3b01 	strb.w	r3, [r6], #1
 800981e:	9b05      	ldr	r3, [sp, #20]
 8009820:	3301      	adds	r3, #1
 8009822:	9305      	str	r3, [sp, #20]
 8009824:	e5c9      	b.n	80093ba <_dtoa_r+0x40a>
 8009826:	f8cd 8014 	str.w	r8, [sp, #20]
 800982a:	4654      	mov	r4, sl
 800982c:	4625      	mov	r5, r4
 800982e:	e7f2      	b.n	8009816 <_dtoa_r+0x866>
 8009830:	9b08      	ldr	r3, [sp, #32]
 8009832:	2b00      	cmp	r3, #0
 8009834:	f000 8102 	beq.w	8009a3c <_dtoa_r+0xa8c>
 8009838:	2e00      	cmp	r6, #0
 800983a:	dd05      	ble.n	8009848 <_dtoa_r+0x898>
 800983c:	4629      	mov	r1, r5
 800983e:	4632      	mov	r2, r6
 8009840:	4648      	mov	r0, r9
 8009842:	f000 fc63 	bl	800a10c <__lshift>
 8009846:	4605      	mov	r5, r0
 8009848:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800984a:	2b00      	cmp	r3, #0
 800984c:	d058      	beq.n	8009900 <_dtoa_r+0x950>
 800984e:	6869      	ldr	r1, [r5, #4]
 8009850:	4648      	mov	r0, r9
 8009852:	f000 fa0b 	bl	8009c6c <_Balloc>
 8009856:	4606      	mov	r6, r0
 8009858:	b928      	cbnz	r0, 8009866 <_dtoa_r+0x8b6>
 800985a:	4b82      	ldr	r3, [pc, #520]	@ (8009a64 <_dtoa_r+0xab4>)
 800985c:	4602      	mov	r2, r0
 800985e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009862:	f7ff bbbe 	b.w	8008fe2 <_dtoa_r+0x32>
 8009866:	692a      	ldr	r2, [r5, #16]
 8009868:	3202      	adds	r2, #2
 800986a:	0092      	lsls	r2, r2, #2
 800986c:	f105 010c 	add.w	r1, r5, #12
 8009870:	300c      	adds	r0, #12
 8009872:	f001 ff19 	bl	800b6a8 <memcpy>
 8009876:	2201      	movs	r2, #1
 8009878:	4631      	mov	r1, r6
 800987a:	4648      	mov	r0, r9
 800987c:	f000 fc46 	bl	800a10c <__lshift>
 8009880:	1c7b      	adds	r3, r7, #1
 8009882:	9304      	str	r3, [sp, #16]
 8009884:	eb07 030b 	add.w	r3, r7, fp
 8009888:	9309      	str	r3, [sp, #36]	@ 0x24
 800988a:	9b02      	ldr	r3, [sp, #8]
 800988c:	f003 0301 	and.w	r3, r3, #1
 8009890:	46a8      	mov	r8, r5
 8009892:	9308      	str	r3, [sp, #32]
 8009894:	4605      	mov	r5, r0
 8009896:	9b04      	ldr	r3, [sp, #16]
 8009898:	9801      	ldr	r0, [sp, #4]
 800989a:	4621      	mov	r1, r4
 800989c:	f103 3bff 	add.w	fp, r3, #4294967295
 80098a0:	f7ff fafc 	bl	8008e9c <quorem>
 80098a4:	4641      	mov	r1, r8
 80098a6:	9002      	str	r0, [sp, #8]
 80098a8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80098ac:	9801      	ldr	r0, [sp, #4]
 80098ae:	f000 fc99 	bl	800a1e4 <__mcmp>
 80098b2:	462a      	mov	r2, r5
 80098b4:	9006      	str	r0, [sp, #24]
 80098b6:	4621      	mov	r1, r4
 80098b8:	4648      	mov	r0, r9
 80098ba:	f000 fcaf 	bl	800a21c <__mdiff>
 80098be:	68c2      	ldr	r2, [r0, #12]
 80098c0:	4606      	mov	r6, r0
 80098c2:	b9fa      	cbnz	r2, 8009904 <_dtoa_r+0x954>
 80098c4:	4601      	mov	r1, r0
 80098c6:	9801      	ldr	r0, [sp, #4]
 80098c8:	f000 fc8c 	bl	800a1e4 <__mcmp>
 80098cc:	4602      	mov	r2, r0
 80098ce:	4631      	mov	r1, r6
 80098d0:	4648      	mov	r0, r9
 80098d2:	920a      	str	r2, [sp, #40]	@ 0x28
 80098d4:	f000 fa0a 	bl	8009cec <_Bfree>
 80098d8:	9b07      	ldr	r3, [sp, #28]
 80098da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80098dc:	9e04      	ldr	r6, [sp, #16]
 80098de:	ea42 0103 	orr.w	r1, r2, r3
 80098e2:	9b08      	ldr	r3, [sp, #32]
 80098e4:	4319      	orrs	r1, r3
 80098e6:	d10f      	bne.n	8009908 <_dtoa_r+0x958>
 80098e8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80098ec:	d028      	beq.n	8009940 <_dtoa_r+0x990>
 80098ee:	9b06      	ldr	r3, [sp, #24]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	dd02      	ble.n	80098fa <_dtoa_r+0x94a>
 80098f4:	9b02      	ldr	r3, [sp, #8]
 80098f6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80098fa:	f88b a000 	strb.w	sl, [fp]
 80098fe:	e55e      	b.n	80093be <_dtoa_r+0x40e>
 8009900:	4628      	mov	r0, r5
 8009902:	e7bd      	b.n	8009880 <_dtoa_r+0x8d0>
 8009904:	2201      	movs	r2, #1
 8009906:	e7e2      	b.n	80098ce <_dtoa_r+0x91e>
 8009908:	9b06      	ldr	r3, [sp, #24]
 800990a:	2b00      	cmp	r3, #0
 800990c:	db04      	blt.n	8009918 <_dtoa_r+0x968>
 800990e:	9907      	ldr	r1, [sp, #28]
 8009910:	430b      	orrs	r3, r1
 8009912:	9908      	ldr	r1, [sp, #32]
 8009914:	430b      	orrs	r3, r1
 8009916:	d120      	bne.n	800995a <_dtoa_r+0x9aa>
 8009918:	2a00      	cmp	r2, #0
 800991a:	ddee      	ble.n	80098fa <_dtoa_r+0x94a>
 800991c:	9901      	ldr	r1, [sp, #4]
 800991e:	2201      	movs	r2, #1
 8009920:	4648      	mov	r0, r9
 8009922:	f000 fbf3 	bl	800a10c <__lshift>
 8009926:	4621      	mov	r1, r4
 8009928:	9001      	str	r0, [sp, #4]
 800992a:	f000 fc5b 	bl	800a1e4 <__mcmp>
 800992e:	2800      	cmp	r0, #0
 8009930:	dc03      	bgt.n	800993a <_dtoa_r+0x98a>
 8009932:	d1e2      	bne.n	80098fa <_dtoa_r+0x94a>
 8009934:	f01a 0f01 	tst.w	sl, #1
 8009938:	d0df      	beq.n	80098fa <_dtoa_r+0x94a>
 800993a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800993e:	d1d9      	bne.n	80098f4 <_dtoa_r+0x944>
 8009940:	2339      	movs	r3, #57	@ 0x39
 8009942:	f88b 3000 	strb.w	r3, [fp]
 8009946:	4633      	mov	r3, r6
 8009948:	461e      	mov	r6, r3
 800994a:	3b01      	subs	r3, #1
 800994c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009950:	2a39      	cmp	r2, #57	@ 0x39
 8009952:	d052      	beq.n	80099fa <_dtoa_r+0xa4a>
 8009954:	3201      	adds	r2, #1
 8009956:	701a      	strb	r2, [r3, #0]
 8009958:	e531      	b.n	80093be <_dtoa_r+0x40e>
 800995a:	2a00      	cmp	r2, #0
 800995c:	dd07      	ble.n	800996e <_dtoa_r+0x9be>
 800995e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009962:	d0ed      	beq.n	8009940 <_dtoa_r+0x990>
 8009964:	f10a 0301 	add.w	r3, sl, #1
 8009968:	f88b 3000 	strb.w	r3, [fp]
 800996c:	e527      	b.n	80093be <_dtoa_r+0x40e>
 800996e:	9b04      	ldr	r3, [sp, #16]
 8009970:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009972:	f803 ac01 	strb.w	sl, [r3, #-1]
 8009976:	4293      	cmp	r3, r2
 8009978:	d029      	beq.n	80099ce <_dtoa_r+0xa1e>
 800997a:	9901      	ldr	r1, [sp, #4]
 800997c:	2300      	movs	r3, #0
 800997e:	220a      	movs	r2, #10
 8009980:	4648      	mov	r0, r9
 8009982:	f000 f9d5 	bl	8009d30 <__multadd>
 8009986:	45a8      	cmp	r8, r5
 8009988:	9001      	str	r0, [sp, #4]
 800998a:	f04f 0300 	mov.w	r3, #0
 800998e:	f04f 020a 	mov.w	r2, #10
 8009992:	4641      	mov	r1, r8
 8009994:	4648      	mov	r0, r9
 8009996:	d107      	bne.n	80099a8 <_dtoa_r+0x9f8>
 8009998:	f000 f9ca 	bl	8009d30 <__multadd>
 800999c:	4680      	mov	r8, r0
 800999e:	4605      	mov	r5, r0
 80099a0:	9b04      	ldr	r3, [sp, #16]
 80099a2:	3301      	adds	r3, #1
 80099a4:	9304      	str	r3, [sp, #16]
 80099a6:	e776      	b.n	8009896 <_dtoa_r+0x8e6>
 80099a8:	f000 f9c2 	bl	8009d30 <__multadd>
 80099ac:	4629      	mov	r1, r5
 80099ae:	4680      	mov	r8, r0
 80099b0:	2300      	movs	r3, #0
 80099b2:	220a      	movs	r2, #10
 80099b4:	4648      	mov	r0, r9
 80099b6:	f000 f9bb 	bl	8009d30 <__multadd>
 80099ba:	4605      	mov	r5, r0
 80099bc:	e7f0      	b.n	80099a0 <_dtoa_r+0x9f0>
 80099be:	f1bb 0f00 	cmp.w	fp, #0
 80099c2:	bfcc      	ite	gt
 80099c4:	465e      	movgt	r6, fp
 80099c6:	2601      	movle	r6, #1
 80099c8:	443e      	add	r6, r7
 80099ca:	f04f 0800 	mov.w	r8, #0
 80099ce:	9901      	ldr	r1, [sp, #4]
 80099d0:	2201      	movs	r2, #1
 80099d2:	4648      	mov	r0, r9
 80099d4:	f000 fb9a 	bl	800a10c <__lshift>
 80099d8:	4621      	mov	r1, r4
 80099da:	9001      	str	r0, [sp, #4]
 80099dc:	f000 fc02 	bl	800a1e4 <__mcmp>
 80099e0:	2800      	cmp	r0, #0
 80099e2:	dcb0      	bgt.n	8009946 <_dtoa_r+0x996>
 80099e4:	d102      	bne.n	80099ec <_dtoa_r+0xa3c>
 80099e6:	f01a 0f01 	tst.w	sl, #1
 80099ea:	d1ac      	bne.n	8009946 <_dtoa_r+0x996>
 80099ec:	4633      	mov	r3, r6
 80099ee:	461e      	mov	r6, r3
 80099f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099f4:	2a30      	cmp	r2, #48	@ 0x30
 80099f6:	d0fa      	beq.n	80099ee <_dtoa_r+0xa3e>
 80099f8:	e4e1      	b.n	80093be <_dtoa_r+0x40e>
 80099fa:	429f      	cmp	r7, r3
 80099fc:	d1a4      	bne.n	8009948 <_dtoa_r+0x998>
 80099fe:	9b05      	ldr	r3, [sp, #20]
 8009a00:	3301      	adds	r3, #1
 8009a02:	9305      	str	r3, [sp, #20]
 8009a04:	2331      	movs	r3, #49	@ 0x31
 8009a06:	703b      	strb	r3, [r7, #0]
 8009a08:	e4d9      	b.n	80093be <_dtoa_r+0x40e>
 8009a0a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a0c:	4f16      	ldr	r7, [pc, #88]	@ (8009a68 <_dtoa_r+0xab8>)
 8009a0e:	b11b      	cbz	r3, 8009a18 <_dtoa_r+0xa68>
 8009a10:	f107 0308 	add.w	r3, r7, #8
 8009a14:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009a16:	6013      	str	r3, [r2, #0]
 8009a18:	4638      	mov	r0, r7
 8009a1a:	b011      	add	sp, #68	@ 0x44
 8009a1c:	ecbd 8b02 	vpop	{d8}
 8009a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a24:	9b07      	ldr	r3, [sp, #28]
 8009a26:	2b01      	cmp	r3, #1
 8009a28:	f77f ae2c 	ble.w	8009684 <_dtoa_r+0x6d4>
 8009a2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a30:	2001      	movs	r0, #1
 8009a32:	e64c      	b.n	80096ce <_dtoa_r+0x71e>
 8009a34:	f1bb 0f00 	cmp.w	fp, #0
 8009a38:	f77f aed8 	ble.w	80097ec <_dtoa_r+0x83c>
 8009a3c:	463e      	mov	r6, r7
 8009a3e:	9801      	ldr	r0, [sp, #4]
 8009a40:	4621      	mov	r1, r4
 8009a42:	f7ff fa2b 	bl	8008e9c <quorem>
 8009a46:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009a4a:	f806 ab01 	strb.w	sl, [r6], #1
 8009a4e:	1bf2      	subs	r2, r6, r7
 8009a50:	4593      	cmp	fp, r2
 8009a52:	ddb4      	ble.n	80099be <_dtoa_r+0xa0e>
 8009a54:	9901      	ldr	r1, [sp, #4]
 8009a56:	2300      	movs	r3, #0
 8009a58:	220a      	movs	r2, #10
 8009a5a:	4648      	mov	r0, r9
 8009a5c:	f000 f968 	bl	8009d30 <__multadd>
 8009a60:	9001      	str	r0, [sp, #4]
 8009a62:	e7ec      	b.n	8009a3e <_dtoa_r+0xa8e>
 8009a64:	0800c57d 	.word	0x0800c57d
 8009a68:	0800c501 	.word	0x0800c501

08009a6c <_free_r>:
 8009a6c:	b538      	push	{r3, r4, r5, lr}
 8009a6e:	4605      	mov	r5, r0
 8009a70:	2900      	cmp	r1, #0
 8009a72:	d041      	beq.n	8009af8 <_free_r+0x8c>
 8009a74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a78:	1f0c      	subs	r4, r1, #4
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	bfb8      	it	lt
 8009a7e:	18e4      	addlt	r4, r4, r3
 8009a80:	f000 f8e8 	bl	8009c54 <__malloc_lock>
 8009a84:	4a1d      	ldr	r2, [pc, #116]	@ (8009afc <_free_r+0x90>)
 8009a86:	6813      	ldr	r3, [r2, #0]
 8009a88:	b933      	cbnz	r3, 8009a98 <_free_r+0x2c>
 8009a8a:	6063      	str	r3, [r4, #4]
 8009a8c:	6014      	str	r4, [r2, #0]
 8009a8e:	4628      	mov	r0, r5
 8009a90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a94:	f000 b8e4 	b.w	8009c60 <__malloc_unlock>
 8009a98:	42a3      	cmp	r3, r4
 8009a9a:	d908      	bls.n	8009aae <_free_r+0x42>
 8009a9c:	6820      	ldr	r0, [r4, #0]
 8009a9e:	1821      	adds	r1, r4, r0
 8009aa0:	428b      	cmp	r3, r1
 8009aa2:	bf01      	itttt	eq
 8009aa4:	6819      	ldreq	r1, [r3, #0]
 8009aa6:	685b      	ldreq	r3, [r3, #4]
 8009aa8:	1809      	addeq	r1, r1, r0
 8009aaa:	6021      	streq	r1, [r4, #0]
 8009aac:	e7ed      	b.n	8009a8a <_free_r+0x1e>
 8009aae:	461a      	mov	r2, r3
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	b10b      	cbz	r3, 8009ab8 <_free_r+0x4c>
 8009ab4:	42a3      	cmp	r3, r4
 8009ab6:	d9fa      	bls.n	8009aae <_free_r+0x42>
 8009ab8:	6811      	ldr	r1, [r2, #0]
 8009aba:	1850      	adds	r0, r2, r1
 8009abc:	42a0      	cmp	r0, r4
 8009abe:	d10b      	bne.n	8009ad8 <_free_r+0x6c>
 8009ac0:	6820      	ldr	r0, [r4, #0]
 8009ac2:	4401      	add	r1, r0
 8009ac4:	1850      	adds	r0, r2, r1
 8009ac6:	4283      	cmp	r3, r0
 8009ac8:	6011      	str	r1, [r2, #0]
 8009aca:	d1e0      	bne.n	8009a8e <_free_r+0x22>
 8009acc:	6818      	ldr	r0, [r3, #0]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	6053      	str	r3, [r2, #4]
 8009ad2:	4408      	add	r0, r1
 8009ad4:	6010      	str	r0, [r2, #0]
 8009ad6:	e7da      	b.n	8009a8e <_free_r+0x22>
 8009ad8:	d902      	bls.n	8009ae0 <_free_r+0x74>
 8009ada:	230c      	movs	r3, #12
 8009adc:	602b      	str	r3, [r5, #0]
 8009ade:	e7d6      	b.n	8009a8e <_free_r+0x22>
 8009ae0:	6820      	ldr	r0, [r4, #0]
 8009ae2:	1821      	adds	r1, r4, r0
 8009ae4:	428b      	cmp	r3, r1
 8009ae6:	bf04      	itt	eq
 8009ae8:	6819      	ldreq	r1, [r3, #0]
 8009aea:	685b      	ldreq	r3, [r3, #4]
 8009aec:	6063      	str	r3, [r4, #4]
 8009aee:	bf04      	itt	eq
 8009af0:	1809      	addeq	r1, r1, r0
 8009af2:	6021      	streq	r1, [r4, #0]
 8009af4:	6054      	str	r4, [r2, #4]
 8009af6:	e7ca      	b.n	8009a8e <_free_r+0x22>
 8009af8:	bd38      	pop	{r3, r4, r5, pc}
 8009afa:	bf00      	nop
 8009afc:	240004fc 	.word	0x240004fc

08009b00 <malloc>:
 8009b00:	4b02      	ldr	r3, [pc, #8]	@ (8009b0c <malloc+0xc>)
 8009b02:	4601      	mov	r1, r0
 8009b04:	6818      	ldr	r0, [r3, #0]
 8009b06:	f000 b825 	b.w	8009b54 <_malloc_r>
 8009b0a:	bf00      	nop
 8009b0c:	2400001c 	.word	0x2400001c

08009b10 <sbrk_aligned>:
 8009b10:	b570      	push	{r4, r5, r6, lr}
 8009b12:	4e0f      	ldr	r6, [pc, #60]	@ (8009b50 <sbrk_aligned+0x40>)
 8009b14:	460c      	mov	r4, r1
 8009b16:	6831      	ldr	r1, [r6, #0]
 8009b18:	4605      	mov	r5, r0
 8009b1a:	b911      	cbnz	r1, 8009b22 <sbrk_aligned+0x12>
 8009b1c:	f001 fdb4 	bl	800b688 <_sbrk_r>
 8009b20:	6030      	str	r0, [r6, #0]
 8009b22:	4621      	mov	r1, r4
 8009b24:	4628      	mov	r0, r5
 8009b26:	f001 fdaf 	bl	800b688 <_sbrk_r>
 8009b2a:	1c43      	adds	r3, r0, #1
 8009b2c:	d103      	bne.n	8009b36 <sbrk_aligned+0x26>
 8009b2e:	f04f 34ff 	mov.w	r4, #4294967295
 8009b32:	4620      	mov	r0, r4
 8009b34:	bd70      	pop	{r4, r5, r6, pc}
 8009b36:	1cc4      	adds	r4, r0, #3
 8009b38:	f024 0403 	bic.w	r4, r4, #3
 8009b3c:	42a0      	cmp	r0, r4
 8009b3e:	d0f8      	beq.n	8009b32 <sbrk_aligned+0x22>
 8009b40:	1a21      	subs	r1, r4, r0
 8009b42:	4628      	mov	r0, r5
 8009b44:	f001 fda0 	bl	800b688 <_sbrk_r>
 8009b48:	3001      	adds	r0, #1
 8009b4a:	d1f2      	bne.n	8009b32 <sbrk_aligned+0x22>
 8009b4c:	e7ef      	b.n	8009b2e <sbrk_aligned+0x1e>
 8009b4e:	bf00      	nop
 8009b50:	240004f8 	.word	0x240004f8

08009b54 <_malloc_r>:
 8009b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b58:	1ccd      	adds	r5, r1, #3
 8009b5a:	f025 0503 	bic.w	r5, r5, #3
 8009b5e:	3508      	adds	r5, #8
 8009b60:	2d0c      	cmp	r5, #12
 8009b62:	bf38      	it	cc
 8009b64:	250c      	movcc	r5, #12
 8009b66:	2d00      	cmp	r5, #0
 8009b68:	4606      	mov	r6, r0
 8009b6a:	db01      	blt.n	8009b70 <_malloc_r+0x1c>
 8009b6c:	42a9      	cmp	r1, r5
 8009b6e:	d904      	bls.n	8009b7a <_malloc_r+0x26>
 8009b70:	230c      	movs	r3, #12
 8009b72:	6033      	str	r3, [r6, #0]
 8009b74:	2000      	movs	r0, #0
 8009b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c50 <_malloc_r+0xfc>
 8009b7e:	f000 f869 	bl	8009c54 <__malloc_lock>
 8009b82:	f8d8 3000 	ldr.w	r3, [r8]
 8009b86:	461c      	mov	r4, r3
 8009b88:	bb44      	cbnz	r4, 8009bdc <_malloc_r+0x88>
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f7ff ffbf 	bl	8009b10 <sbrk_aligned>
 8009b92:	1c43      	adds	r3, r0, #1
 8009b94:	4604      	mov	r4, r0
 8009b96:	d158      	bne.n	8009c4a <_malloc_r+0xf6>
 8009b98:	f8d8 4000 	ldr.w	r4, [r8]
 8009b9c:	4627      	mov	r7, r4
 8009b9e:	2f00      	cmp	r7, #0
 8009ba0:	d143      	bne.n	8009c2a <_malloc_r+0xd6>
 8009ba2:	2c00      	cmp	r4, #0
 8009ba4:	d04b      	beq.n	8009c3e <_malloc_r+0xea>
 8009ba6:	6823      	ldr	r3, [r4, #0]
 8009ba8:	4639      	mov	r1, r7
 8009baa:	4630      	mov	r0, r6
 8009bac:	eb04 0903 	add.w	r9, r4, r3
 8009bb0:	f001 fd6a 	bl	800b688 <_sbrk_r>
 8009bb4:	4581      	cmp	r9, r0
 8009bb6:	d142      	bne.n	8009c3e <_malloc_r+0xea>
 8009bb8:	6821      	ldr	r1, [r4, #0]
 8009bba:	1a6d      	subs	r5, r5, r1
 8009bbc:	4629      	mov	r1, r5
 8009bbe:	4630      	mov	r0, r6
 8009bc0:	f7ff ffa6 	bl	8009b10 <sbrk_aligned>
 8009bc4:	3001      	adds	r0, #1
 8009bc6:	d03a      	beq.n	8009c3e <_malloc_r+0xea>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	442b      	add	r3, r5
 8009bcc:	6023      	str	r3, [r4, #0]
 8009bce:	f8d8 3000 	ldr.w	r3, [r8]
 8009bd2:	685a      	ldr	r2, [r3, #4]
 8009bd4:	bb62      	cbnz	r2, 8009c30 <_malloc_r+0xdc>
 8009bd6:	f8c8 7000 	str.w	r7, [r8]
 8009bda:	e00f      	b.n	8009bfc <_malloc_r+0xa8>
 8009bdc:	6822      	ldr	r2, [r4, #0]
 8009bde:	1b52      	subs	r2, r2, r5
 8009be0:	d420      	bmi.n	8009c24 <_malloc_r+0xd0>
 8009be2:	2a0b      	cmp	r2, #11
 8009be4:	d917      	bls.n	8009c16 <_malloc_r+0xc2>
 8009be6:	1961      	adds	r1, r4, r5
 8009be8:	42a3      	cmp	r3, r4
 8009bea:	6025      	str	r5, [r4, #0]
 8009bec:	bf18      	it	ne
 8009bee:	6059      	strne	r1, [r3, #4]
 8009bf0:	6863      	ldr	r3, [r4, #4]
 8009bf2:	bf08      	it	eq
 8009bf4:	f8c8 1000 	streq.w	r1, [r8]
 8009bf8:	5162      	str	r2, [r4, r5]
 8009bfa:	604b      	str	r3, [r1, #4]
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	f000 f82f 	bl	8009c60 <__malloc_unlock>
 8009c02:	f104 000b 	add.w	r0, r4, #11
 8009c06:	1d23      	adds	r3, r4, #4
 8009c08:	f020 0007 	bic.w	r0, r0, #7
 8009c0c:	1ac2      	subs	r2, r0, r3
 8009c0e:	bf1c      	itt	ne
 8009c10:	1a1b      	subne	r3, r3, r0
 8009c12:	50a3      	strne	r3, [r4, r2]
 8009c14:	e7af      	b.n	8009b76 <_malloc_r+0x22>
 8009c16:	6862      	ldr	r2, [r4, #4]
 8009c18:	42a3      	cmp	r3, r4
 8009c1a:	bf0c      	ite	eq
 8009c1c:	f8c8 2000 	streq.w	r2, [r8]
 8009c20:	605a      	strne	r2, [r3, #4]
 8009c22:	e7eb      	b.n	8009bfc <_malloc_r+0xa8>
 8009c24:	4623      	mov	r3, r4
 8009c26:	6864      	ldr	r4, [r4, #4]
 8009c28:	e7ae      	b.n	8009b88 <_malloc_r+0x34>
 8009c2a:	463c      	mov	r4, r7
 8009c2c:	687f      	ldr	r7, [r7, #4]
 8009c2e:	e7b6      	b.n	8009b9e <_malloc_r+0x4a>
 8009c30:	461a      	mov	r2, r3
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	42a3      	cmp	r3, r4
 8009c36:	d1fb      	bne.n	8009c30 <_malloc_r+0xdc>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	6053      	str	r3, [r2, #4]
 8009c3c:	e7de      	b.n	8009bfc <_malloc_r+0xa8>
 8009c3e:	230c      	movs	r3, #12
 8009c40:	6033      	str	r3, [r6, #0]
 8009c42:	4630      	mov	r0, r6
 8009c44:	f000 f80c 	bl	8009c60 <__malloc_unlock>
 8009c48:	e794      	b.n	8009b74 <_malloc_r+0x20>
 8009c4a:	6005      	str	r5, [r0, #0]
 8009c4c:	e7d6      	b.n	8009bfc <_malloc_r+0xa8>
 8009c4e:	bf00      	nop
 8009c50:	240004fc 	.word	0x240004fc

08009c54 <__malloc_lock>:
 8009c54:	4801      	ldr	r0, [pc, #4]	@ (8009c5c <__malloc_lock+0x8>)
 8009c56:	f7ff b918 	b.w	8008e8a <__retarget_lock_acquire_recursive>
 8009c5a:	bf00      	nop
 8009c5c:	240004f4 	.word	0x240004f4

08009c60 <__malloc_unlock>:
 8009c60:	4801      	ldr	r0, [pc, #4]	@ (8009c68 <__malloc_unlock+0x8>)
 8009c62:	f7ff b913 	b.w	8008e8c <__retarget_lock_release_recursive>
 8009c66:	bf00      	nop
 8009c68:	240004f4 	.word	0x240004f4

08009c6c <_Balloc>:
 8009c6c:	b570      	push	{r4, r5, r6, lr}
 8009c6e:	69c6      	ldr	r6, [r0, #28]
 8009c70:	4604      	mov	r4, r0
 8009c72:	460d      	mov	r5, r1
 8009c74:	b976      	cbnz	r6, 8009c94 <_Balloc+0x28>
 8009c76:	2010      	movs	r0, #16
 8009c78:	f7ff ff42 	bl	8009b00 <malloc>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	61e0      	str	r0, [r4, #28]
 8009c80:	b920      	cbnz	r0, 8009c8c <_Balloc+0x20>
 8009c82:	4b18      	ldr	r3, [pc, #96]	@ (8009ce4 <_Balloc+0x78>)
 8009c84:	4818      	ldr	r0, [pc, #96]	@ (8009ce8 <_Balloc+0x7c>)
 8009c86:	216b      	movs	r1, #107	@ 0x6b
 8009c88:	f001 fd26 	bl	800b6d8 <__assert_func>
 8009c8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c90:	6006      	str	r6, [r0, #0]
 8009c92:	60c6      	str	r6, [r0, #12]
 8009c94:	69e6      	ldr	r6, [r4, #28]
 8009c96:	68f3      	ldr	r3, [r6, #12]
 8009c98:	b183      	cbz	r3, 8009cbc <_Balloc+0x50>
 8009c9a:	69e3      	ldr	r3, [r4, #28]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009ca2:	b9b8      	cbnz	r0, 8009cd4 <_Balloc+0x68>
 8009ca4:	2101      	movs	r1, #1
 8009ca6:	fa01 f605 	lsl.w	r6, r1, r5
 8009caa:	1d72      	adds	r2, r6, #5
 8009cac:	0092      	lsls	r2, r2, #2
 8009cae:	4620      	mov	r0, r4
 8009cb0:	f001 fd30 	bl	800b714 <_calloc_r>
 8009cb4:	b160      	cbz	r0, 8009cd0 <_Balloc+0x64>
 8009cb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009cba:	e00e      	b.n	8009cda <_Balloc+0x6e>
 8009cbc:	2221      	movs	r2, #33	@ 0x21
 8009cbe:	2104      	movs	r1, #4
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	f001 fd27 	bl	800b714 <_calloc_r>
 8009cc6:	69e3      	ldr	r3, [r4, #28]
 8009cc8:	60f0      	str	r0, [r6, #12]
 8009cca:	68db      	ldr	r3, [r3, #12]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d1e4      	bne.n	8009c9a <_Balloc+0x2e>
 8009cd0:	2000      	movs	r0, #0
 8009cd2:	bd70      	pop	{r4, r5, r6, pc}
 8009cd4:	6802      	ldr	r2, [r0, #0]
 8009cd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009cda:	2300      	movs	r3, #0
 8009cdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009ce0:	e7f7      	b.n	8009cd2 <_Balloc+0x66>
 8009ce2:	bf00      	nop
 8009ce4:	0800c50e 	.word	0x0800c50e
 8009ce8:	0800c58e 	.word	0x0800c58e

08009cec <_Bfree>:
 8009cec:	b570      	push	{r4, r5, r6, lr}
 8009cee:	69c6      	ldr	r6, [r0, #28]
 8009cf0:	4605      	mov	r5, r0
 8009cf2:	460c      	mov	r4, r1
 8009cf4:	b976      	cbnz	r6, 8009d14 <_Bfree+0x28>
 8009cf6:	2010      	movs	r0, #16
 8009cf8:	f7ff ff02 	bl	8009b00 <malloc>
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	61e8      	str	r0, [r5, #28]
 8009d00:	b920      	cbnz	r0, 8009d0c <_Bfree+0x20>
 8009d02:	4b09      	ldr	r3, [pc, #36]	@ (8009d28 <_Bfree+0x3c>)
 8009d04:	4809      	ldr	r0, [pc, #36]	@ (8009d2c <_Bfree+0x40>)
 8009d06:	218f      	movs	r1, #143	@ 0x8f
 8009d08:	f001 fce6 	bl	800b6d8 <__assert_func>
 8009d0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d10:	6006      	str	r6, [r0, #0]
 8009d12:	60c6      	str	r6, [r0, #12]
 8009d14:	b13c      	cbz	r4, 8009d26 <_Bfree+0x3a>
 8009d16:	69eb      	ldr	r3, [r5, #28]
 8009d18:	6862      	ldr	r2, [r4, #4]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d20:	6021      	str	r1, [r4, #0]
 8009d22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009d26:	bd70      	pop	{r4, r5, r6, pc}
 8009d28:	0800c50e 	.word	0x0800c50e
 8009d2c:	0800c58e 	.word	0x0800c58e

08009d30 <__multadd>:
 8009d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d34:	690d      	ldr	r5, [r1, #16]
 8009d36:	4607      	mov	r7, r0
 8009d38:	460c      	mov	r4, r1
 8009d3a:	461e      	mov	r6, r3
 8009d3c:	f101 0c14 	add.w	ip, r1, #20
 8009d40:	2000      	movs	r0, #0
 8009d42:	f8dc 3000 	ldr.w	r3, [ip]
 8009d46:	b299      	uxth	r1, r3
 8009d48:	fb02 6101 	mla	r1, r2, r1, r6
 8009d4c:	0c1e      	lsrs	r6, r3, #16
 8009d4e:	0c0b      	lsrs	r3, r1, #16
 8009d50:	fb02 3306 	mla	r3, r2, r6, r3
 8009d54:	b289      	uxth	r1, r1
 8009d56:	3001      	adds	r0, #1
 8009d58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d5c:	4285      	cmp	r5, r0
 8009d5e:	f84c 1b04 	str.w	r1, [ip], #4
 8009d62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d66:	dcec      	bgt.n	8009d42 <__multadd+0x12>
 8009d68:	b30e      	cbz	r6, 8009dae <__multadd+0x7e>
 8009d6a:	68a3      	ldr	r3, [r4, #8]
 8009d6c:	42ab      	cmp	r3, r5
 8009d6e:	dc19      	bgt.n	8009da4 <__multadd+0x74>
 8009d70:	6861      	ldr	r1, [r4, #4]
 8009d72:	4638      	mov	r0, r7
 8009d74:	3101      	adds	r1, #1
 8009d76:	f7ff ff79 	bl	8009c6c <_Balloc>
 8009d7a:	4680      	mov	r8, r0
 8009d7c:	b928      	cbnz	r0, 8009d8a <__multadd+0x5a>
 8009d7e:	4602      	mov	r2, r0
 8009d80:	4b0c      	ldr	r3, [pc, #48]	@ (8009db4 <__multadd+0x84>)
 8009d82:	480d      	ldr	r0, [pc, #52]	@ (8009db8 <__multadd+0x88>)
 8009d84:	21ba      	movs	r1, #186	@ 0xba
 8009d86:	f001 fca7 	bl	800b6d8 <__assert_func>
 8009d8a:	6922      	ldr	r2, [r4, #16]
 8009d8c:	3202      	adds	r2, #2
 8009d8e:	f104 010c 	add.w	r1, r4, #12
 8009d92:	0092      	lsls	r2, r2, #2
 8009d94:	300c      	adds	r0, #12
 8009d96:	f001 fc87 	bl	800b6a8 <memcpy>
 8009d9a:	4621      	mov	r1, r4
 8009d9c:	4638      	mov	r0, r7
 8009d9e:	f7ff ffa5 	bl	8009cec <_Bfree>
 8009da2:	4644      	mov	r4, r8
 8009da4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009da8:	3501      	adds	r5, #1
 8009daa:	615e      	str	r6, [r3, #20]
 8009dac:	6125      	str	r5, [r4, #16]
 8009dae:	4620      	mov	r0, r4
 8009db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009db4:	0800c57d 	.word	0x0800c57d
 8009db8:	0800c58e 	.word	0x0800c58e

08009dbc <__s2b>:
 8009dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dc0:	460c      	mov	r4, r1
 8009dc2:	4615      	mov	r5, r2
 8009dc4:	461f      	mov	r7, r3
 8009dc6:	2209      	movs	r2, #9
 8009dc8:	3308      	adds	r3, #8
 8009dca:	4606      	mov	r6, r0
 8009dcc:	fb93 f3f2 	sdiv	r3, r3, r2
 8009dd0:	2100      	movs	r1, #0
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	db09      	blt.n	8009dec <__s2b+0x30>
 8009dd8:	4630      	mov	r0, r6
 8009dda:	f7ff ff47 	bl	8009c6c <_Balloc>
 8009dde:	b940      	cbnz	r0, 8009df2 <__s2b+0x36>
 8009de0:	4602      	mov	r2, r0
 8009de2:	4b19      	ldr	r3, [pc, #100]	@ (8009e48 <__s2b+0x8c>)
 8009de4:	4819      	ldr	r0, [pc, #100]	@ (8009e4c <__s2b+0x90>)
 8009de6:	21d3      	movs	r1, #211	@ 0xd3
 8009de8:	f001 fc76 	bl	800b6d8 <__assert_func>
 8009dec:	0052      	lsls	r2, r2, #1
 8009dee:	3101      	adds	r1, #1
 8009df0:	e7f0      	b.n	8009dd4 <__s2b+0x18>
 8009df2:	9b08      	ldr	r3, [sp, #32]
 8009df4:	6143      	str	r3, [r0, #20]
 8009df6:	2d09      	cmp	r5, #9
 8009df8:	f04f 0301 	mov.w	r3, #1
 8009dfc:	6103      	str	r3, [r0, #16]
 8009dfe:	dd16      	ble.n	8009e2e <__s2b+0x72>
 8009e00:	f104 0909 	add.w	r9, r4, #9
 8009e04:	46c8      	mov	r8, r9
 8009e06:	442c      	add	r4, r5
 8009e08:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009e0c:	4601      	mov	r1, r0
 8009e0e:	3b30      	subs	r3, #48	@ 0x30
 8009e10:	220a      	movs	r2, #10
 8009e12:	4630      	mov	r0, r6
 8009e14:	f7ff ff8c 	bl	8009d30 <__multadd>
 8009e18:	45a0      	cmp	r8, r4
 8009e1a:	d1f5      	bne.n	8009e08 <__s2b+0x4c>
 8009e1c:	f1a5 0408 	sub.w	r4, r5, #8
 8009e20:	444c      	add	r4, r9
 8009e22:	1b2d      	subs	r5, r5, r4
 8009e24:	1963      	adds	r3, r4, r5
 8009e26:	42bb      	cmp	r3, r7
 8009e28:	db04      	blt.n	8009e34 <__s2b+0x78>
 8009e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e2e:	340a      	adds	r4, #10
 8009e30:	2509      	movs	r5, #9
 8009e32:	e7f6      	b.n	8009e22 <__s2b+0x66>
 8009e34:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009e38:	4601      	mov	r1, r0
 8009e3a:	3b30      	subs	r3, #48	@ 0x30
 8009e3c:	220a      	movs	r2, #10
 8009e3e:	4630      	mov	r0, r6
 8009e40:	f7ff ff76 	bl	8009d30 <__multadd>
 8009e44:	e7ee      	b.n	8009e24 <__s2b+0x68>
 8009e46:	bf00      	nop
 8009e48:	0800c57d 	.word	0x0800c57d
 8009e4c:	0800c58e 	.word	0x0800c58e

08009e50 <__hi0bits>:
 8009e50:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009e54:	4603      	mov	r3, r0
 8009e56:	bf36      	itet	cc
 8009e58:	0403      	lslcc	r3, r0, #16
 8009e5a:	2000      	movcs	r0, #0
 8009e5c:	2010      	movcc	r0, #16
 8009e5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009e62:	bf3c      	itt	cc
 8009e64:	021b      	lslcc	r3, r3, #8
 8009e66:	3008      	addcc	r0, #8
 8009e68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e6c:	bf3c      	itt	cc
 8009e6e:	011b      	lslcc	r3, r3, #4
 8009e70:	3004      	addcc	r0, #4
 8009e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e76:	bf3c      	itt	cc
 8009e78:	009b      	lslcc	r3, r3, #2
 8009e7a:	3002      	addcc	r0, #2
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	db05      	blt.n	8009e8c <__hi0bits+0x3c>
 8009e80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009e84:	f100 0001 	add.w	r0, r0, #1
 8009e88:	bf08      	it	eq
 8009e8a:	2020      	moveq	r0, #32
 8009e8c:	4770      	bx	lr

08009e8e <__lo0bits>:
 8009e8e:	6803      	ldr	r3, [r0, #0]
 8009e90:	4602      	mov	r2, r0
 8009e92:	f013 0007 	ands.w	r0, r3, #7
 8009e96:	d00b      	beq.n	8009eb0 <__lo0bits+0x22>
 8009e98:	07d9      	lsls	r1, r3, #31
 8009e9a:	d421      	bmi.n	8009ee0 <__lo0bits+0x52>
 8009e9c:	0798      	lsls	r0, r3, #30
 8009e9e:	bf49      	itett	mi
 8009ea0:	085b      	lsrmi	r3, r3, #1
 8009ea2:	089b      	lsrpl	r3, r3, #2
 8009ea4:	2001      	movmi	r0, #1
 8009ea6:	6013      	strmi	r3, [r2, #0]
 8009ea8:	bf5c      	itt	pl
 8009eaa:	6013      	strpl	r3, [r2, #0]
 8009eac:	2002      	movpl	r0, #2
 8009eae:	4770      	bx	lr
 8009eb0:	b299      	uxth	r1, r3
 8009eb2:	b909      	cbnz	r1, 8009eb8 <__lo0bits+0x2a>
 8009eb4:	0c1b      	lsrs	r3, r3, #16
 8009eb6:	2010      	movs	r0, #16
 8009eb8:	b2d9      	uxtb	r1, r3
 8009eba:	b909      	cbnz	r1, 8009ec0 <__lo0bits+0x32>
 8009ebc:	3008      	adds	r0, #8
 8009ebe:	0a1b      	lsrs	r3, r3, #8
 8009ec0:	0719      	lsls	r1, r3, #28
 8009ec2:	bf04      	itt	eq
 8009ec4:	091b      	lsreq	r3, r3, #4
 8009ec6:	3004      	addeq	r0, #4
 8009ec8:	0799      	lsls	r1, r3, #30
 8009eca:	bf04      	itt	eq
 8009ecc:	089b      	lsreq	r3, r3, #2
 8009ece:	3002      	addeq	r0, #2
 8009ed0:	07d9      	lsls	r1, r3, #31
 8009ed2:	d403      	bmi.n	8009edc <__lo0bits+0x4e>
 8009ed4:	085b      	lsrs	r3, r3, #1
 8009ed6:	f100 0001 	add.w	r0, r0, #1
 8009eda:	d003      	beq.n	8009ee4 <__lo0bits+0x56>
 8009edc:	6013      	str	r3, [r2, #0]
 8009ede:	4770      	bx	lr
 8009ee0:	2000      	movs	r0, #0
 8009ee2:	4770      	bx	lr
 8009ee4:	2020      	movs	r0, #32
 8009ee6:	4770      	bx	lr

08009ee8 <__i2b>:
 8009ee8:	b510      	push	{r4, lr}
 8009eea:	460c      	mov	r4, r1
 8009eec:	2101      	movs	r1, #1
 8009eee:	f7ff febd 	bl	8009c6c <_Balloc>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	b928      	cbnz	r0, 8009f02 <__i2b+0x1a>
 8009ef6:	4b05      	ldr	r3, [pc, #20]	@ (8009f0c <__i2b+0x24>)
 8009ef8:	4805      	ldr	r0, [pc, #20]	@ (8009f10 <__i2b+0x28>)
 8009efa:	f240 1145 	movw	r1, #325	@ 0x145
 8009efe:	f001 fbeb 	bl	800b6d8 <__assert_func>
 8009f02:	2301      	movs	r3, #1
 8009f04:	6144      	str	r4, [r0, #20]
 8009f06:	6103      	str	r3, [r0, #16]
 8009f08:	bd10      	pop	{r4, pc}
 8009f0a:	bf00      	nop
 8009f0c:	0800c57d 	.word	0x0800c57d
 8009f10:	0800c58e 	.word	0x0800c58e

08009f14 <__multiply>:
 8009f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f18:	4617      	mov	r7, r2
 8009f1a:	690a      	ldr	r2, [r1, #16]
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	429a      	cmp	r2, r3
 8009f20:	bfa8      	it	ge
 8009f22:	463b      	movge	r3, r7
 8009f24:	4689      	mov	r9, r1
 8009f26:	bfa4      	itt	ge
 8009f28:	460f      	movge	r7, r1
 8009f2a:	4699      	movge	r9, r3
 8009f2c:	693d      	ldr	r5, [r7, #16]
 8009f2e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	6879      	ldr	r1, [r7, #4]
 8009f36:	eb05 060a 	add.w	r6, r5, sl
 8009f3a:	42b3      	cmp	r3, r6
 8009f3c:	b085      	sub	sp, #20
 8009f3e:	bfb8      	it	lt
 8009f40:	3101      	addlt	r1, #1
 8009f42:	f7ff fe93 	bl	8009c6c <_Balloc>
 8009f46:	b930      	cbnz	r0, 8009f56 <__multiply+0x42>
 8009f48:	4602      	mov	r2, r0
 8009f4a:	4b41      	ldr	r3, [pc, #260]	@ (800a050 <__multiply+0x13c>)
 8009f4c:	4841      	ldr	r0, [pc, #260]	@ (800a054 <__multiply+0x140>)
 8009f4e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009f52:	f001 fbc1 	bl	800b6d8 <__assert_func>
 8009f56:	f100 0414 	add.w	r4, r0, #20
 8009f5a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009f5e:	4623      	mov	r3, r4
 8009f60:	2200      	movs	r2, #0
 8009f62:	4573      	cmp	r3, lr
 8009f64:	d320      	bcc.n	8009fa8 <__multiply+0x94>
 8009f66:	f107 0814 	add.w	r8, r7, #20
 8009f6a:	f109 0114 	add.w	r1, r9, #20
 8009f6e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009f72:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009f76:	9302      	str	r3, [sp, #8]
 8009f78:	1beb      	subs	r3, r5, r7
 8009f7a:	3b15      	subs	r3, #21
 8009f7c:	f023 0303 	bic.w	r3, r3, #3
 8009f80:	3304      	adds	r3, #4
 8009f82:	3715      	adds	r7, #21
 8009f84:	42bd      	cmp	r5, r7
 8009f86:	bf38      	it	cc
 8009f88:	2304      	movcc	r3, #4
 8009f8a:	9301      	str	r3, [sp, #4]
 8009f8c:	9b02      	ldr	r3, [sp, #8]
 8009f8e:	9103      	str	r1, [sp, #12]
 8009f90:	428b      	cmp	r3, r1
 8009f92:	d80c      	bhi.n	8009fae <__multiply+0x9a>
 8009f94:	2e00      	cmp	r6, #0
 8009f96:	dd03      	ble.n	8009fa0 <__multiply+0x8c>
 8009f98:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d055      	beq.n	800a04c <__multiply+0x138>
 8009fa0:	6106      	str	r6, [r0, #16]
 8009fa2:	b005      	add	sp, #20
 8009fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fa8:	f843 2b04 	str.w	r2, [r3], #4
 8009fac:	e7d9      	b.n	8009f62 <__multiply+0x4e>
 8009fae:	f8b1 a000 	ldrh.w	sl, [r1]
 8009fb2:	f1ba 0f00 	cmp.w	sl, #0
 8009fb6:	d01f      	beq.n	8009ff8 <__multiply+0xe4>
 8009fb8:	46c4      	mov	ip, r8
 8009fba:	46a1      	mov	r9, r4
 8009fbc:	2700      	movs	r7, #0
 8009fbe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009fc2:	f8d9 3000 	ldr.w	r3, [r9]
 8009fc6:	fa1f fb82 	uxth.w	fp, r2
 8009fca:	b29b      	uxth	r3, r3
 8009fcc:	fb0a 330b 	mla	r3, sl, fp, r3
 8009fd0:	443b      	add	r3, r7
 8009fd2:	f8d9 7000 	ldr.w	r7, [r9]
 8009fd6:	0c12      	lsrs	r2, r2, #16
 8009fd8:	0c3f      	lsrs	r7, r7, #16
 8009fda:	fb0a 7202 	mla	r2, sl, r2, r7
 8009fde:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009fe2:	b29b      	uxth	r3, r3
 8009fe4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fe8:	4565      	cmp	r5, ip
 8009fea:	f849 3b04 	str.w	r3, [r9], #4
 8009fee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009ff2:	d8e4      	bhi.n	8009fbe <__multiply+0xaa>
 8009ff4:	9b01      	ldr	r3, [sp, #4]
 8009ff6:	50e7      	str	r7, [r4, r3]
 8009ff8:	9b03      	ldr	r3, [sp, #12]
 8009ffa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009ffe:	3104      	adds	r1, #4
 800a000:	f1b9 0f00 	cmp.w	r9, #0
 800a004:	d020      	beq.n	800a048 <__multiply+0x134>
 800a006:	6823      	ldr	r3, [r4, #0]
 800a008:	4647      	mov	r7, r8
 800a00a:	46a4      	mov	ip, r4
 800a00c:	f04f 0a00 	mov.w	sl, #0
 800a010:	f8b7 b000 	ldrh.w	fp, [r7]
 800a014:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a018:	fb09 220b 	mla	r2, r9, fp, r2
 800a01c:	4452      	add	r2, sl
 800a01e:	b29b      	uxth	r3, r3
 800a020:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a024:	f84c 3b04 	str.w	r3, [ip], #4
 800a028:	f857 3b04 	ldr.w	r3, [r7], #4
 800a02c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a030:	f8bc 3000 	ldrh.w	r3, [ip]
 800a034:	fb09 330a 	mla	r3, r9, sl, r3
 800a038:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a03c:	42bd      	cmp	r5, r7
 800a03e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a042:	d8e5      	bhi.n	800a010 <__multiply+0xfc>
 800a044:	9a01      	ldr	r2, [sp, #4]
 800a046:	50a3      	str	r3, [r4, r2]
 800a048:	3404      	adds	r4, #4
 800a04a:	e79f      	b.n	8009f8c <__multiply+0x78>
 800a04c:	3e01      	subs	r6, #1
 800a04e:	e7a1      	b.n	8009f94 <__multiply+0x80>
 800a050:	0800c57d 	.word	0x0800c57d
 800a054:	0800c58e 	.word	0x0800c58e

0800a058 <__pow5mult>:
 800a058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a05c:	4615      	mov	r5, r2
 800a05e:	f012 0203 	ands.w	r2, r2, #3
 800a062:	4607      	mov	r7, r0
 800a064:	460e      	mov	r6, r1
 800a066:	d007      	beq.n	800a078 <__pow5mult+0x20>
 800a068:	4c25      	ldr	r4, [pc, #148]	@ (800a100 <__pow5mult+0xa8>)
 800a06a:	3a01      	subs	r2, #1
 800a06c:	2300      	movs	r3, #0
 800a06e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a072:	f7ff fe5d 	bl	8009d30 <__multadd>
 800a076:	4606      	mov	r6, r0
 800a078:	10ad      	asrs	r5, r5, #2
 800a07a:	d03d      	beq.n	800a0f8 <__pow5mult+0xa0>
 800a07c:	69fc      	ldr	r4, [r7, #28]
 800a07e:	b97c      	cbnz	r4, 800a0a0 <__pow5mult+0x48>
 800a080:	2010      	movs	r0, #16
 800a082:	f7ff fd3d 	bl	8009b00 <malloc>
 800a086:	4602      	mov	r2, r0
 800a088:	61f8      	str	r0, [r7, #28]
 800a08a:	b928      	cbnz	r0, 800a098 <__pow5mult+0x40>
 800a08c:	4b1d      	ldr	r3, [pc, #116]	@ (800a104 <__pow5mult+0xac>)
 800a08e:	481e      	ldr	r0, [pc, #120]	@ (800a108 <__pow5mult+0xb0>)
 800a090:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a094:	f001 fb20 	bl	800b6d8 <__assert_func>
 800a098:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a09c:	6004      	str	r4, [r0, #0]
 800a09e:	60c4      	str	r4, [r0, #12]
 800a0a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a0a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a0a8:	b94c      	cbnz	r4, 800a0be <__pow5mult+0x66>
 800a0aa:	f240 2171 	movw	r1, #625	@ 0x271
 800a0ae:	4638      	mov	r0, r7
 800a0b0:	f7ff ff1a 	bl	8009ee8 <__i2b>
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a0ba:	4604      	mov	r4, r0
 800a0bc:	6003      	str	r3, [r0, #0]
 800a0be:	f04f 0900 	mov.w	r9, #0
 800a0c2:	07eb      	lsls	r3, r5, #31
 800a0c4:	d50a      	bpl.n	800a0dc <__pow5mult+0x84>
 800a0c6:	4631      	mov	r1, r6
 800a0c8:	4622      	mov	r2, r4
 800a0ca:	4638      	mov	r0, r7
 800a0cc:	f7ff ff22 	bl	8009f14 <__multiply>
 800a0d0:	4631      	mov	r1, r6
 800a0d2:	4680      	mov	r8, r0
 800a0d4:	4638      	mov	r0, r7
 800a0d6:	f7ff fe09 	bl	8009cec <_Bfree>
 800a0da:	4646      	mov	r6, r8
 800a0dc:	106d      	asrs	r5, r5, #1
 800a0de:	d00b      	beq.n	800a0f8 <__pow5mult+0xa0>
 800a0e0:	6820      	ldr	r0, [r4, #0]
 800a0e2:	b938      	cbnz	r0, 800a0f4 <__pow5mult+0x9c>
 800a0e4:	4622      	mov	r2, r4
 800a0e6:	4621      	mov	r1, r4
 800a0e8:	4638      	mov	r0, r7
 800a0ea:	f7ff ff13 	bl	8009f14 <__multiply>
 800a0ee:	6020      	str	r0, [r4, #0]
 800a0f0:	f8c0 9000 	str.w	r9, [r0]
 800a0f4:	4604      	mov	r4, r0
 800a0f6:	e7e4      	b.n	800a0c2 <__pow5mult+0x6a>
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0fe:	bf00      	nop
 800a100:	0800c6a0 	.word	0x0800c6a0
 800a104:	0800c50e 	.word	0x0800c50e
 800a108:	0800c58e 	.word	0x0800c58e

0800a10c <__lshift>:
 800a10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a110:	460c      	mov	r4, r1
 800a112:	6849      	ldr	r1, [r1, #4]
 800a114:	6923      	ldr	r3, [r4, #16]
 800a116:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a11a:	68a3      	ldr	r3, [r4, #8]
 800a11c:	4607      	mov	r7, r0
 800a11e:	4691      	mov	r9, r2
 800a120:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a124:	f108 0601 	add.w	r6, r8, #1
 800a128:	42b3      	cmp	r3, r6
 800a12a:	db0b      	blt.n	800a144 <__lshift+0x38>
 800a12c:	4638      	mov	r0, r7
 800a12e:	f7ff fd9d 	bl	8009c6c <_Balloc>
 800a132:	4605      	mov	r5, r0
 800a134:	b948      	cbnz	r0, 800a14a <__lshift+0x3e>
 800a136:	4602      	mov	r2, r0
 800a138:	4b28      	ldr	r3, [pc, #160]	@ (800a1dc <__lshift+0xd0>)
 800a13a:	4829      	ldr	r0, [pc, #164]	@ (800a1e0 <__lshift+0xd4>)
 800a13c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a140:	f001 faca 	bl	800b6d8 <__assert_func>
 800a144:	3101      	adds	r1, #1
 800a146:	005b      	lsls	r3, r3, #1
 800a148:	e7ee      	b.n	800a128 <__lshift+0x1c>
 800a14a:	2300      	movs	r3, #0
 800a14c:	f100 0114 	add.w	r1, r0, #20
 800a150:	f100 0210 	add.w	r2, r0, #16
 800a154:	4618      	mov	r0, r3
 800a156:	4553      	cmp	r3, sl
 800a158:	db33      	blt.n	800a1c2 <__lshift+0xb6>
 800a15a:	6920      	ldr	r0, [r4, #16]
 800a15c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a160:	f104 0314 	add.w	r3, r4, #20
 800a164:	f019 091f 	ands.w	r9, r9, #31
 800a168:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a16c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a170:	d02b      	beq.n	800a1ca <__lshift+0xbe>
 800a172:	f1c9 0e20 	rsb	lr, r9, #32
 800a176:	468a      	mov	sl, r1
 800a178:	2200      	movs	r2, #0
 800a17a:	6818      	ldr	r0, [r3, #0]
 800a17c:	fa00 f009 	lsl.w	r0, r0, r9
 800a180:	4310      	orrs	r0, r2
 800a182:	f84a 0b04 	str.w	r0, [sl], #4
 800a186:	f853 2b04 	ldr.w	r2, [r3], #4
 800a18a:	459c      	cmp	ip, r3
 800a18c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a190:	d8f3      	bhi.n	800a17a <__lshift+0x6e>
 800a192:	ebac 0304 	sub.w	r3, ip, r4
 800a196:	3b15      	subs	r3, #21
 800a198:	f023 0303 	bic.w	r3, r3, #3
 800a19c:	3304      	adds	r3, #4
 800a19e:	f104 0015 	add.w	r0, r4, #21
 800a1a2:	4560      	cmp	r0, ip
 800a1a4:	bf88      	it	hi
 800a1a6:	2304      	movhi	r3, #4
 800a1a8:	50ca      	str	r2, [r1, r3]
 800a1aa:	b10a      	cbz	r2, 800a1b0 <__lshift+0xa4>
 800a1ac:	f108 0602 	add.w	r6, r8, #2
 800a1b0:	3e01      	subs	r6, #1
 800a1b2:	4638      	mov	r0, r7
 800a1b4:	612e      	str	r6, [r5, #16]
 800a1b6:	4621      	mov	r1, r4
 800a1b8:	f7ff fd98 	bl	8009cec <_Bfree>
 800a1bc:	4628      	mov	r0, r5
 800a1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1c2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	e7c5      	b.n	800a156 <__lshift+0x4a>
 800a1ca:	3904      	subs	r1, #4
 800a1cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1d0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a1d4:	459c      	cmp	ip, r3
 800a1d6:	d8f9      	bhi.n	800a1cc <__lshift+0xc0>
 800a1d8:	e7ea      	b.n	800a1b0 <__lshift+0xa4>
 800a1da:	bf00      	nop
 800a1dc:	0800c57d 	.word	0x0800c57d
 800a1e0:	0800c58e 	.word	0x0800c58e

0800a1e4 <__mcmp>:
 800a1e4:	690a      	ldr	r2, [r1, #16]
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	6900      	ldr	r0, [r0, #16]
 800a1ea:	1a80      	subs	r0, r0, r2
 800a1ec:	b530      	push	{r4, r5, lr}
 800a1ee:	d10e      	bne.n	800a20e <__mcmp+0x2a>
 800a1f0:	3314      	adds	r3, #20
 800a1f2:	3114      	adds	r1, #20
 800a1f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a1f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a1fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a200:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a204:	4295      	cmp	r5, r2
 800a206:	d003      	beq.n	800a210 <__mcmp+0x2c>
 800a208:	d205      	bcs.n	800a216 <__mcmp+0x32>
 800a20a:	f04f 30ff 	mov.w	r0, #4294967295
 800a20e:	bd30      	pop	{r4, r5, pc}
 800a210:	42a3      	cmp	r3, r4
 800a212:	d3f3      	bcc.n	800a1fc <__mcmp+0x18>
 800a214:	e7fb      	b.n	800a20e <__mcmp+0x2a>
 800a216:	2001      	movs	r0, #1
 800a218:	e7f9      	b.n	800a20e <__mcmp+0x2a>
	...

0800a21c <__mdiff>:
 800a21c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a220:	4689      	mov	r9, r1
 800a222:	4606      	mov	r6, r0
 800a224:	4611      	mov	r1, r2
 800a226:	4648      	mov	r0, r9
 800a228:	4614      	mov	r4, r2
 800a22a:	f7ff ffdb 	bl	800a1e4 <__mcmp>
 800a22e:	1e05      	subs	r5, r0, #0
 800a230:	d112      	bne.n	800a258 <__mdiff+0x3c>
 800a232:	4629      	mov	r1, r5
 800a234:	4630      	mov	r0, r6
 800a236:	f7ff fd19 	bl	8009c6c <_Balloc>
 800a23a:	4602      	mov	r2, r0
 800a23c:	b928      	cbnz	r0, 800a24a <__mdiff+0x2e>
 800a23e:	4b3f      	ldr	r3, [pc, #252]	@ (800a33c <__mdiff+0x120>)
 800a240:	f240 2137 	movw	r1, #567	@ 0x237
 800a244:	483e      	ldr	r0, [pc, #248]	@ (800a340 <__mdiff+0x124>)
 800a246:	f001 fa47 	bl	800b6d8 <__assert_func>
 800a24a:	2301      	movs	r3, #1
 800a24c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a250:	4610      	mov	r0, r2
 800a252:	b003      	add	sp, #12
 800a254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a258:	bfbc      	itt	lt
 800a25a:	464b      	movlt	r3, r9
 800a25c:	46a1      	movlt	r9, r4
 800a25e:	4630      	mov	r0, r6
 800a260:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a264:	bfba      	itte	lt
 800a266:	461c      	movlt	r4, r3
 800a268:	2501      	movlt	r5, #1
 800a26a:	2500      	movge	r5, #0
 800a26c:	f7ff fcfe 	bl	8009c6c <_Balloc>
 800a270:	4602      	mov	r2, r0
 800a272:	b918      	cbnz	r0, 800a27c <__mdiff+0x60>
 800a274:	4b31      	ldr	r3, [pc, #196]	@ (800a33c <__mdiff+0x120>)
 800a276:	f240 2145 	movw	r1, #581	@ 0x245
 800a27a:	e7e3      	b.n	800a244 <__mdiff+0x28>
 800a27c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a280:	6926      	ldr	r6, [r4, #16]
 800a282:	60c5      	str	r5, [r0, #12]
 800a284:	f109 0310 	add.w	r3, r9, #16
 800a288:	f109 0514 	add.w	r5, r9, #20
 800a28c:	f104 0e14 	add.w	lr, r4, #20
 800a290:	f100 0b14 	add.w	fp, r0, #20
 800a294:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a298:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a29c:	9301      	str	r3, [sp, #4]
 800a29e:	46d9      	mov	r9, fp
 800a2a0:	f04f 0c00 	mov.w	ip, #0
 800a2a4:	9b01      	ldr	r3, [sp, #4]
 800a2a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a2aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a2ae:	9301      	str	r3, [sp, #4]
 800a2b0:	fa1f f38a 	uxth.w	r3, sl
 800a2b4:	4619      	mov	r1, r3
 800a2b6:	b283      	uxth	r3, r0
 800a2b8:	1acb      	subs	r3, r1, r3
 800a2ba:	0c00      	lsrs	r0, r0, #16
 800a2bc:	4463      	add	r3, ip
 800a2be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a2c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a2c6:	b29b      	uxth	r3, r3
 800a2c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a2cc:	4576      	cmp	r6, lr
 800a2ce:	f849 3b04 	str.w	r3, [r9], #4
 800a2d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a2d6:	d8e5      	bhi.n	800a2a4 <__mdiff+0x88>
 800a2d8:	1b33      	subs	r3, r6, r4
 800a2da:	3b15      	subs	r3, #21
 800a2dc:	f023 0303 	bic.w	r3, r3, #3
 800a2e0:	3415      	adds	r4, #21
 800a2e2:	3304      	adds	r3, #4
 800a2e4:	42a6      	cmp	r6, r4
 800a2e6:	bf38      	it	cc
 800a2e8:	2304      	movcc	r3, #4
 800a2ea:	441d      	add	r5, r3
 800a2ec:	445b      	add	r3, fp
 800a2ee:	461e      	mov	r6, r3
 800a2f0:	462c      	mov	r4, r5
 800a2f2:	4544      	cmp	r4, r8
 800a2f4:	d30e      	bcc.n	800a314 <__mdiff+0xf8>
 800a2f6:	f108 0103 	add.w	r1, r8, #3
 800a2fa:	1b49      	subs	r1, r1, r5
 800a2fc:	f021 0103 	bic.w	r1, r1, #3
 800a300:	3d03      	subs	r5, #3
 800a302:	45a8      	cmp	r8, r5
 800a304:	bf38      	it	cc
 800a306:	2100      	movcc	r1, #0
 800a308:	440b      	add	r3, r1
 800a30a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a30e:	b191      	cbz	r1, 800a336 <__mdiff+0x11a>
 800a310:	6117      	str	r7, [r2, #16]
 800a312:	e79d      	b.n	800a250 <__mdiff+0x34>
 800a314:	f854 1b04 	ldr.w	r1, [r4], #4
 800a318:	46e6      	mov	lr, ip
 800a31a:	0c08      	lsrs	r0, r1, #16
 800a31c:	fa1c fc81 	uxtah	ip, ip, r1
 800a320:	4471      	add	r1, lr
 800a322:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a326:	b289      	uxth	r1, r1
 800a328:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a32c:	f846 1b04 	str.w	r1, [r6], #4
 800a330:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a334:	e7dd      	b.n	800a2f2 <__mdiff+0xd6>
 800a336:	3f01      	subs	r7, #1
 800a338:	e7e7      	b.n	800a30a <__mdiff+0xee>
 800a33a:	bf00      	nop
 800a33c:	0800c57d 	.word	0x0800c57d
 800a340:	0800c58e 	.word	0x0800c58e

0800a344 <__ulp>:
 800a344:	b082      	sub	sp, #8
 800a346:	ed8d 0b00 	vstr	d0, [sp]
 800a34a:	9a01      	ldr	r2, [sp, #4]
 800a34c:	4b0f      	ldr	r3, [pc, #60]	@ (800a38c <__ulp+0x48>)
 800a34e:	4013      	ands	r3, r2
 800a350:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a354:	2b00      	cmp	r3, #0
 800a356:	dc08      	bgt.n	800a36a <__ulp+0x26>
 800a358:	425b      	negs	r3, r3
 800a35a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a35e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a362:	da04      	bge.n	800a36e <__ulp+0x2a>
 800a364:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a368:	4113      	asrs	r3, r2
 800a36a:	2200      	movs	r2, #0
 800a36c:	e008      	b.n	800a380 <__ulp+0x3c>
 800a36e:	f1a2 0314 	sub.w	r3, r2, #20
 800a372:	2b1e      	cmp	r3, #30
 800a374:	bfda      	itte	le
 800a376:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a37a:	40da      	lsrle	r2, r3
 800a37c:	2201      	movgt	r2, #1
 800a37e:	2300      	movs	r3, #0
 800a380:	4619      	mov	r1, r3
 800a382:	4610      	mov	r0, r2
 800a384:	ec41 0b10 	vmov	d0, r0, r1
 800a388:	b002      	add	sp, #8
 800a38a:	4770      	bx	lr
 800a38c:	7ff00000 	.word	0x7ff00000

0800a390 <__b2d>:
 800a390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a394:	6906      	ldr	r6, [r0, #16]
 800a396:	f100 0814 	add.w	r8, r0, #20
 800a39a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a39e:	1f37      	subs	r7, r6, #4
 800a3a0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a3a4:	4610      	mov	r0, r2
 800a3a6:	f7ff fd53 	bl	8009e50 <__hi0bits>
 800a3aa:	f1c0 0320 	rsb	r3, r0, #32
 800a3ae:	280a      	cmp	r0, #10
 800a3b0:	600b      	str	r3, [r1, #0]
 800a3b2:	491b      	ldr	r1, [pc, #108]	@ (800a420 <__b2d+0x90>)
 800a3b4:	dc15      	bgt.n	800a3e2 <__b2d+0x52>
 800a3b6:	f1c0 0c0b 	rsb	ip, r0, #11
 800a3ba:	fa22 f30c 	lsr.w	r3, r2, ip
 800a3be:	45b8      	cmp	r8, r7
 800a3c0:	ea43 0501 	orr.w	r5, r3, r1
 800a3c4:	bf34      	ite	cc
 800a3c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a3ca:	2300      	movcs	r3, #0
 800a3cc:	3015      	adds	r0, #21
 800a3ce:	fa02 f000 	lsl.w	r0, r2, r0
 800a3d2:	fa23 f30c 	lsr.w	r3, r3, ip
 800a3d6:	4303      	orrs	r3, r0
 800a3d8:	461c      	mov	r4, r3
 800a3da:	ec45 4b10 	vmov	d0, r4, r5
 800a3de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3e2:	45b8      	cmp	r8, r7
 800a3e4:	bf3a      	itte	cc
 800a3e6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a3ea:	f1a6 0708 	subcc.w	r7, r6, #8
 800a3ee:	2300      	movcs	r3, #0
 800a3f0:	380b      	subs	r0, #11
 800a3f2:	d012      	beq.n	800a41a <__b2d+0x8a>
 800a3f4:	f1c0 0120 	rsb	r1, r0, #32
 800a3f8:	fa23 f401 	lsr.w	r4, r3, r1
 800a3fc:	4082      	lsls	r2, r0
 800a3fe:	4322      	orrs	r2, r4
 800a400:	4547      	cmp	r7, r8
 800a402:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a406:	bf8c      	ite	hi
 800a408:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a40c:	2200      	movls	r2, #0
 800a40e:	4083      	lsls	r3, r0
 800a410:	40ca      	lsrs	r2, r1
 800a412:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a416:	4313      	orrs	r3, r2
 800a418:	e7de      	b.n	800a3d8 <__b2d+0x48>
 800a41a:	ea42 0501 	orr.w	r5, r2, r1
 800a41e:	e7db      	b.n	800a3d8 <__b2d+0x48>
 800a420:	3ff00000 	.word	0x3ff00000

0800a424 <__d2b>:
 800a424:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a428:	460f      	mov	r7, r1
 800a42a:	2101      	movs	r1, #1
 800a42c:	ec59 8b10 	vmov	r8, r9, d0
 800a430:	4616      	mov	r6, r2
 800a432:	f7ff fc1b 	bl	8009c6c <_Balloc>
 800a436:	4604      	mov	r4, r0
 800a438:	b930      	cbnz	r0, 800a448 <__d2b+0x24>
 800a43a:	4602      	mov	r2, r0
 800a43c:	4b23      	ldr	r3, [pc, #140]	@ (800a4cc <__d2b+0xa8>)
 800a43e:	4824      	ldr	r0, [pc, #144]	@ (800a4d0 <__d2b+0xac>)
 800a440:	f240 310f 	movw	r1, #783	@ 0x30f
 800a444:	f001 f948 	bl	800b6d8 <__assert_func>
 800a448:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a44c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a450:	b10d      	cbz	r5, 800a456 <__d2b+0x32>
 800a452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a456:	9301      	str	r3, [sp, #4]
 800a458:	f1b8 0300 	subs.w	r3, r8, #0
 800a45c:	d023      	beq.n	800a4a6 <__d2b+0x82>
 800a45e:	4668      	mov	r0, sp
 800a460:	9300      	str	r3, [sp, #0]
 800a462:	f7ff fd14 	bl	8009e8e <__lo0bits>
 800a466:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a46a:	b1d0      	cbz	r0, 800a4a2 <__d2b+0x7e>
 800a46c:	f1c0 0320 	rsb	r3, r0, #32
 800a470:	fa02 f303 	lsl.w	r3, r2, r3
 800a474:	430b      	orrs	r3, r1
 800a476:	40c2      	lsrs	r2, r0
 800a478:	6163      	str	r3, [r4, #20]
 800a47a:	9201      	str	r2, [sp, #4]
 800a47c:	9b01      	ldr	r3, [sp, #4]
 800a47e:	61a3      	str	r3, [r4, #24]
 800a480:	2b00      	cmp	r3, #0
 800a482:	bf0c      	ite	eq
 800a484:	2201      	moveq	r2, #1
 800a486:	2202      	movne	r2, #2
 800a488:	6122      	str	r2, [r4, #16]
 800a48a:	b1a5      	cbz	r5, 800a4b6 <__d2b+0x92>
 800a48c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a490:	4405      	add	r5, r0
 800a492:	603d      	str	r5, [r7, #0]
 800a494:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a498:	6030      	str	r0, [r6, #0]
 800a49a:	4620      	mov	r0, r4
 800a49c:	b003      	add	sp, #12
 800a49e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a4a2:	6161      	str	r1, [r4, #20]
 800a4a4:	e7ea      	b.n	800a47c <__d2b+0x58>
 800a4a6:	a801      	add	r0, sp, #4
 800a4a8:	f7ff fcf1 	bl	8009e8e <__lo0bits>
 800a4ac:	9b01      	ldr	r3, [sp, #4]
 800a4ae:	6163      	str	r3, [r4, #20]
 800a4b0:	3020      	adds	r0, #32
 800a4b2:	2201      	movs	r2, #1
 800a4b4:	e7e8      	b.n	800a488 <__d2b+0x64>
 800a4b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a4ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a4be:	6038      	str	r0, [r7, #0]
 800a4c0:	6918      	ldr	r0, [r3, #16]
 800a4c2:	f7ff fcc5 	bl	8009e50 <__hi0bits>
 800a4c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4ca:	e7e5      	b.n	800a498 <__d2b+0x74>
 800a4cc:	0800c57d 	.word	0x0800c57d
 800a4d0:	0800c58e 	.word	0x0800c58e

0800a4d4 <__ratio>:
 800a4d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4d8:	4688      	mov	r8, r1
 800a4da:	4669      	mov	r1, sp
 800a4dc:	4681      	mov	r9, r0
 800a4de:	f7ff ff57 	bl	800a390 <__b2d>
 800a4e2:	a901      	add	r1, sp, #4
 800a4e4:	4640      	mov	r0, r8
 800a4e6:	ec55 4b10 	vmov	r4, r5, d0
 800a4ea:	f7ff ff51 	bl	800a390 <__b2d>
 800a4ee:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a4f2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800a4f6:	1ad2      	subs	r2, r2, r3
 800a4f8:	e9dd 3100 	ldrd	r3, r1, [sp]
 800a4fc:	1a5b      	subs	r3, r3, r1
 800a4fe:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800a502:	ec57 6b10 	vmov	r6, r7, d0
 800a506:	2b00      	cmp	r3, #0
 800a508:	bfd6      	itet	le
 800a50a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a50e:	462a      	movgt	r2, r5
 800a510:	463a      	movle	r2, r7
 800a512:	46ab      	mov	fp, r5
 800a514:	46a2      	mov	sl, r4
 800a516:	bfce      	itee	gt
 800a518:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a51c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800a520:	ee00 3a90 	vmovle	s1, r3
 800a524:	ec4b ab17 	vmov	d7, sl, fp
 800a528:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800a52c:	b003      	add	sp, #12
 800a52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a532 <__copybits>:
 800a532:	3901      	subs	r1, #1
 800a534:	b570      	push	{r4, r5, r6, lr}
 800a536:	1149      	asrs	r1, r1, #5
 800a538:	6914      	ldr	r4, [r2, #16]
 800a53a:	3101      	adds	r1, #1
 800a53c:	f102 0314 	add.w	r3, r2, #20
 800a540:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a544:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a548:	1f05      	subs	r5, r0, #4
 800a54a:	42a3      	cmp	r3, r4
 800a54c:	d30c      	bcc.n	800a568 <__copybits+0x36>
 800a54e:	1aa3      	subs	r3, r4, r2
 800a550:	3b11      	subs	r3, #17
 800a552:	f023 0303 	bic.w	r3, r3, #3
 800a556:	3211      	adds	r2, #17
 800a558:	42a2      	cmp	r2, r4
 800a55a:	bf88      	it	hi
 800a55c:	2300      	movhi	r3, #0
 800a55e:	4418      	add	r0, r3
 800a560:	2300      	movs	r3, #0
 800a562:	4288      	cmp	r0, r1
 800a564:	d305      	bcc.n	800a572 <__copybits+0x40>
 800a566:	bd70      	pop	{r4, r5, r6, pc}
 800a568:	f853 6b04 	ldr.w	r6, [r3], #4
 800a56c:	f845 6f04 	str.w	r6, [r5, #4]!
 800a570:	e7eb      	b.n	800a54a <__copybits+0x18>
 800a572:	f840 3b04 	str.w	r3, [r0], #4
 800a576:	e7f4      	b.n	800a562 <__copybits+0x30>

0800a578 <__any_on>:
 800a578:	f100 0214 	add.w	r2, r0, #20
 800a57c:	6900      	ldr	r0, [r0, #16]
 800a57e:	114b      	asrs	r3, r1, #5
 800a580:	4298      	cmp	r0, r3
 800a582:	b510      	push	{r4, lr}
 800a584:	db11      	blt.n	800a5aa <__any_on+0x32>
 800a586:	dd0a      	ble.n	800a59e <__any_on+0x26>
 800a588:	f011 011f 	ands.w	r1, r1, #31
 800a58c:	d007      	beq.n	800a59e <__any_on+0x26>
 800a58e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a592:	fa24 f001 	lsr.w	r0, r4, r1
 800a596:	fa00 f101 	lsl.w	r1, r0, r1
 800a59a:	428c      	cmp	r4, r1
 800a59c:	d10b      	bne.n	800a5b6 <__any_on+0x3e>
 800a59e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d803      	bhi.n	800a5ae <__any_on+0x36>
 800a5a6:	2000      	movs	r0, #0
 800a5a8:	bd10      	pop	{r4, pc}
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	e7f7      	b.n	800a59e <__any_on+0x26>
 800a5ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a5b2:	2900      	cmp	r1, #0
 800a5b4:	d0f5      	beq.n	800a5a2 <__any_on+0x2a>
 800a5b6:	2001      	movs	r0, #1
 800a5b8:	e7f6      	b.n	800a5a8 <__any_on+0x30>

0800a5ba <sulp>:
 800a5ba:	b570      	push	{r4, r5, r6, lr}
 800a5bc:	4604      	mov	r4, r0
 800a5be:	460d      	mov	r5, r1
 800a5c0:	4616      	mov	r6, r2
 800a5c2:	ec45 4b10 	vmov	d0, r4, r5
 800a5c6:	f7ff febd 	bl	800a344 <__ulp>
 800a5ca:	b17e      	cbz	r6, 800a5ec <sulp+0x32>
 800a5cc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a5d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	dd09      	ble.n	800a5ec <sulp+0x32>
 800a5d8:	051b      	lsls	r3, r3, #20
 800a5da:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a5de:	2000      	movs	r0, #0
 800a5e0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a5e4:	ec41 0b17 	vmov	d7, r0, r1
 800a5e8:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a5ec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a5f0 <_strtod_l>:
 800a5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f4:	ed2d 8b0a 	vpush	{d8-d12}
 800a5f8:	b097      	sub	sp, #92	@ 0x5c
 800a5fa:	4688      	mov	r8, r1
 800a5fc:	920e      	str	r2, [sp, #56]	@ 0x38
 800a5fe:	2200      	movs	r2, #0
 800a600:	9212      	str	r2, [sp, #72]	@ 0x48
 800a602:	9005      	str	r0, [sp, #20]
 800a604:	f04f 0a00 	mov.w	sl, #0
 800a608:	f04f 0b00 	mov.w	fp, #0
 800a60c:	460a      	mov	r2, r1
 800a60e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a610:	7811      	ldrb	r1, [r2, #0]
 800a612:	292b      	cmp	r1, #43	@ 0x2b
 800a614:	d04c      	beq.n	800a6b0 <_strtod_l+0xc0>
 800a616:	d839      	bhi.n	800a68c <_strtod_l+0x9c>
 800a618:	290d      	cmp	r1, #13
 800a61a:	d833      	bhi.n	800a684 <_strtod_l+0x94>
 800a61c:	2908      	cmp	r1, #8
 800a61e:	d833      	bhi.n	800a688 <_strtod_l+0x98>
 800a620:	2900      	cmp	r1, #0
 800a622:	d03c      	beq.n	800a69e <_strtod_l+0xae>
 800a624:	2200      	movs	r2, #0
 800a626:	9208      	str	r2, [sp, #32]
 800a628:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a62a:	782a      	ldrb	r2, [r5, #0]
 800a62c:	2a30      	cmp	r2, #48	@ 0x30
 800a62e:	f040 80b7 	bne.w	800a7a0 <_strtod_l+0x1b0>
 800a632:	786a      	ldrb	r2, [r5, #1]
 800a634:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a638:	2a58      	cmp	r2, #88	@ 0x58
 800a63a:	d170      	bne.n	800a71e <_strtod_l+0x12e>
 800a63c:	9302      	str	r3, [sp, #8]
 800a63e:	9b08      	ldr	r3, [sp, #32]
 800a640:	9301      	str	r3, [sp, #4]
 800a642:	ab12      	add	r3, sp, #72	@ 0x48
 800a644:	9300      	str	r3, [sp, #0]
 800a646:	4a90      	ldr	r2, [pc, #576]	@ (800a888 <_strtod_l+0x298>)
 800a648:	9805      	ldr	r0, [sp, #20]
 800a64a:	ab13      	add	r3, sp, #76	@ 0x4c
 800a64c:	a911      	add	r1, sp, #68	@ 0x44
 800a64e:	f001 f8dd 	bl	800b80c <__gethex>
 800a652:	f010 060f 	ands.w	r6, r0, #15
 800a656:	4604      	mov	r4, r0
 800a658:	d005      	beq.n	800a666 <_strtod_l+0x76>
 800a65a:	2e06      	cmp	r6, #6
 800a65c:	d12a      	bne.n	800a6b4 <_strtod_l+0xc4>
 800a65e:	3501      	adds	r5, #1
 800a660:	2300      	movs	r3, #0
 800a662:	9511      	str	r5, [sp, #68]	@ 0x44
 800a664:	9308      	str	r3, [sp, #32]
 800a666:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a668:	2b00      	cmp	r3, #0
 800a66a:	f040 8537 	bne.w	800b0dc <_strtod_l+0xaec>
 800a66e:	9b08      	ldr	r3, [sp, #32]
 800a670:	ec4b ab10 	vmov	d0, sl, fp
 800a674:	b1cb      	cbz	r3, 800a6aa <_strtod_l+0xba>
 800a676:	eeb1 0b40 	vneg.f64	d0, d0
 800a67a:	b017      	add	sp, #92	@ 0x5c
 800a67c:	ecbd 8b0a 	vpop	{d8-d12}
 800a680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a684:	2920      	cmp	r1, #32
 800a686:	d1cd      	bne.n	800a624 <_strtod_l+0x34>
 800a688:	3201      	adds	r2, #1
 800a68a:	e7c0      	b.n	800a60e <_strtod_l+0x1e>
 800a68c:	292d      	cmp	r1, #45	@ 0x2d
 800a68e:	d1c9      	bne.n	800a624 <_strtod_l+0x34>
 800a690:	2101      	movs	r1, #1
 800a692:	9108      	str	r1, [sp, #32]
 800a694:	1c51      	adds	r1, r2, #1
 800a696:	9111      	str	r1, [sp, #68]	@ 0x44
 800a698:	7852      	ldrb	r2, [r2, #1]
 800a69a:	2a00      	cmp	r2, #0
 800a69c:	d1c4      	bne.n	800a628 <_strtod_l+0x38>
 800a69e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6a0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	f040 8517 	bne.w	800b0d8 <_strtod_l+0xae8>
 800a6aa:	ec4b ab10 	vmov	d0, sl, fp
 800a6ae:	e7e4      	b.n	800a67a <_strtod_l+0x8a>
 800a6b0:	2100      	movs	r1, #0
 800a6b2:	e7ee      	b.n	800a692 <_strtod_l+0xa2>
 800a6b4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a6b6:	b13a      	cbz	r2, 800a6c8 <_strtod_l+0xd8>
 800a6b8:	2135      	movs	r1, #53	@ 0x35
 800a6ba:	a814      	add	r0, sp, #80	@ 0x50
 800a6bc:	f7ff ff39 	bl	800a532 <__copybits>
 800a6c0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a6c2:	9805      	ldr	r0, [sp, #20]
 800a6c4:	f7ff fb12 	bl	8009cec <_Bfree>
 800a6c8:	1e73      	subs	r3, r6, #1
 800a6ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a6cc:	2b04      	cmp	r3, #4
 800a6ce:	d806      	bhi.n	800a6de <_strtod_l+0xee>
 800a6d0:	e8df f003 	tbb	[pc, r3]
 800a6d4:	201d0314 	.word	0x201d0314
 800a6d8:	14          	.byte	0x14
 800a6d9:	00          	.byte	0x00
 800a6da:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a6de:	05e3      	lsls	r3, r4, #23
 800a6e0:	bf48      	it	mi
 800a6e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a6e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a6ea:	0d1b      	lsrs	r3, r3, #20
 800a6ec:	051b      	lsls	r3, r3, #20
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d1b9      	bne.n	800a666 <_strtod_l+0x76>
 800a6f2:	f7fe fb9f 	bl	8008e34 <__errno>
 800a6f6:	2322      	movs	r3, #34	@ 0x22
 800a6f8:	6003      	str	r3, [r0, #0]
 800a6fa:	e7b4      	b.n	800a666 <_strtod_l+0x76>
 800a6fc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a700:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a704:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a708:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a70c:	e7e7      	b.n	800a6de <_strtod_l+0xee>
 800a70e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a890 <_strtod_l+0x2a0>
 800a712:	e7e4      	b.n	800a6de <_strtod_l+0xee>
 800a714:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a718:	f04f 3aff 	mov.w	sl, #4294967295
 800a71c:	e7df      	b.n	800a6de <_strtod_l+0xee>
 800a71e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a720:	1c5a      	adds	r2, r3, #1
 800a722:	9211      	str	r2, [sp, #68]	@ 0x44
 800a724:	785b      	ldrb	r3, [r3, #1]
 800a726:	2b30      	cmp	r3, #48	@ 0x30
 800a728:	d0f9      	beq.n	800a71e <_strtod_l+0x12e>
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d09b      	beq.n	800a666 <_strtod_l+0x76>
 800a72e:	2301      	movs	r3, #1
 800a730:	9307      	str	r3, [sp, #28]
 800a732:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a734:	930a      	str	r3, [sp, #40]	@ 0x28
 800a736:	2300      	movs	r3, #0
 800a738:	9306      	str	r3, [sp, #24]
 800a73a:	4699      	mov	r9, r3
 800a73c:	461d      	mov	r5, r3
 800a73e:	220a      	movs	r2, #10
 800a740:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a742:	7804      	ldrb	r4, [r0, #0]
 800a744:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a748:	b2d9      	uxtb	r1, r3
 800a74a:	2909      	cmp	r1, #9
 800a74c:	d92a      	bls.n	800a7a4 <_strtod_l+0x1b4>
 800a74e:	494f      	ldr	r1, [pc, #316]	@ (800a88c <_strtod_l+0x29c>)
 800a750:	2201      	movs	r2, #1
 800a752:	f000 ff87 	bl	800b664 <strncmp>
 800a756:	b398      	cbz	r0, 800a7c0 <_strtod_l+0x1d0>
 800a758:	2000      	movs	r0, #0
 800a75a:	4622      	mov	r2, r4
 800a75c:	462b      	mov	r3, r5
 800a75e:	4607      	mov	r7, r0
 800a760:	4601      	mov	r1, r0
 800a762:	2a65      	cmp	r2, #101	@ 0x65
 800a764:	d001      	beq.n	800a76a <_strtod_l+0x17a>
 800a766:	2a45      	cmp	r2, #69	@ 0x45
 800a768:	d118      	bne.n	800a79c <_strtod_l+0x1ac>
 800a76a:	b91b      	cbnz	r3, 800a774 <_strtod_l+0x184>
 800a76c:	9b07      	ldr	r3, [sp, #28]
 800a76e:	4303      	orrs	r3, r0
 800a770:	d095      	beq.n	800a69e <_strtod_l+0xae>
 800a772:	2300      	movs	r3, #0
 800a774:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a778:	f108 0201 	add.w	r2, r8, #1
 800a77c:	9211      	str	r2, [sp, #68]	@ 0x44
 800a77e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a782:	2a2b      	cmp	r2, #43	@ 0x2b
 800a784:	d074      	beq.n	800a870 <_strtod_l+0x280>
 800a786:	2a2d      	cmp	r2, #45	@ 0x2d
 800a788:	d07a      	beq.n	800a880 <_strtod_l+0x290>
 800a78a:	f04f 0e00 	mov.w	lr, #0
 800a78e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a792:	2c09      	cmp	r4, #9
 800a794:	f240 8082 	bls.w	800a89c <_strtod_l+0x2ac>
 800a798:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a79c:	2400      	movs	r4, #0
 800a79e:	e09d      	b.n	800a8dc <_strtod_l+0x2ec>
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	e7c5      	b.n	800a730 <_strtod_l+0x140>
 800a7a4:	2d08      	cmp	r5, #8
 800a7a6:	bfc8      	it	gt
 800a7a8:	9906      	ldrgt	r1, [sp, #24]
 800a7aa:	f100 0001 	add.w	r0, r0, #1
 800a7ae:	bfca      	itet	gt
 800a7b0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a7b4:	fb02 3909 	mlale	r9, r2, r9, r3
 800a7b8:	9306      	strgt	r3, [sp, #24]
 800a7ba:	3501      	adds	r5, #1
 800a7bc:	9011      	str	r0, [sp, #68]	@ 0x44
 800a7be:	e7bf      	b.n	800a740 <_strtod_l+0x150>
 800a7c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7c2:	1c5a      	adds	r2, r3, #1
 800a7c4:	9211      	str	r2, [sp, #68]	@ 0x44
 800a7c6:	785a      	ldrb	r2, [r3, #1]
 800a7c8:	b3bd      	cbz	r5, 800a83a <_strtod_l+0x24a>
 800a7ca:	4607      	mov	r7, r0
 800a7cc:	462b      	mov	r3, r5
 800a7ce:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a7d2:	2909      	cmp	r1, #9
 800a7d4:	d912      	bls.n	800a7fc <_strtod_l+0x20c>
 800a7d6:	2101      	movs	r1, #1
 800a7d8:	e7c3      	b.n	800a762 <_strtod_l+0x172>
 800a7da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7dc:	1c5a      	adds	r2, r3, #1
 800a7de:	9211      	str	r2, [sp, #68]	@ 0x44
 800a7e0:	785a      	ldrb	r2, [r3, #1]
 800a7e2:	3001      	adds	r0, #1
 800a7e4:	2a30      	cmp	r2, #48	@ 0x30
 800a7e6:	d0f8      	beq.n	800a7da <_strtod_l+0x1ea>
 800a7e8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a7ec:	2b08      	cmp	r3, #8
 800a7ee:	f200 847a 	bhi.w	800b0e6 <_strtod_l+0xaf6>
 800a7f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7f6:	4607      	mov	r7, r0
 800a7f8:	2000      	movs	r0, #0
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	3a30      	subs	r2, #48	@ 0x30
 800a7fe:	f100 0101 	add.w	r1, r0, #1
 800a802:	d014      	beq.n	800a82e <_strtod_l+0x23e>
 800a804:	440f      	add	r7, r1
 800a806:	469c      	mov	ip, r3
 800a808:	f04f 0e0a 	mov.w	lr, #10
 800a80c:	f10c 0401 	add.w	r4, ip, #1
 800a810:	1ae6      	subs	r6, r4, r3
 800a812:	42b1      	cmp	r1, r6
 800a814:	dc13      	bgt.n	800a83e <_strtod_l+0x24e>
 800a816:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a81a:	1819      	adds	r1, r3, r0
 800a81c:	2908      	cmp	r1, #8
 800a81e:	f103 0301 	add.w	r3, r3, #1
 800a822:	4403      	add	r3, r0
 800a824:	dc19      	bgt.n	800a85a <_strtod_l+0x26a>
 800a826:	210a      	movs	r1, #10
 800a828:	fb01 2909 	mla	r9, r1, r9, r2
 800a82c:	2100      	movs	r1, #0
 800a82e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a830:	1c50      	adds	r0, r2, #1
 800a832:	9011      	str	r0, [sp, #68]	@ 0x44
 800a834:	7852      	ldrb	r2, [r2, #1]
 800a836:	4608      	mov	r0, r1
 800a838:	e7c9      	b.n	800a7ce <_strtod_l+0x1de>
 800a83a:	4628      	mov	r0, r5
 800a83c:	e7d2      	b.n	800a7e4 <_strtod_l+0x1f4>
 800a83e:	f1bc 0f08 	cmp.w	ip, #8
 800a842:	dc03      	bgt.n	800a84c <_strtod_l+0x25c>
 800a844:	fb0e f909 	mul.w	r9, lr, r9
 800a848:	46a4      	mov	ip, r4
 800a84a:	e7df      	b.n	800a80c <_strtod_l+0x21c>
 800a84c:	2c10      	cmp	r4, #16
 800a84e:	bfde      	ittt	le
 800a850:	9e06      	ldrle	r6, [sp, #24]
 800a852:	fb0e f606 	mulle.w	r6, lr, r6
 800a856:	9606      	strle	r6, [sp, #24]
 800a858:	e7f6      	b.n	800a848 <_strtod_l+0x258>
 800a85a:	290f      	cmp	r1, #15
 800a85c:	bfdf      	itttt	le
 800a85e:	9806      	ldrle	r0, [sp, #24]
 800a860:	210a      	movle	r1, #10
 800a862:	fb01 2200 	mlale	r2, r1, r0, r2
 800a866:	9206      	strle	r2, [sp, #24]
 800a868:	e7e0      	b.n	800a82c <_strtod_l+0x23c>
 800a86a:	2700      	movs	r7, #0
 800a86c:	2101      	movs	r1, #1
 800a86e:	e77d      	b.n	800a76c <_strtod_l+0x17c>
 800a870:	f04f 0e00 	mov.w	lr, #0
 800a874:	f108 0202 	add.w	r2, r8, #2
 800a878:	9211      	str	r2, [sp, #68]	@ 0x44
 800a87a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a87e:	e786      	b.n	800a78e <_strtod_l+0x19e>
 800a880:	f04f 0e01 	mov.w	lr, #1
 800a884:	e7f6      	b.n	800a874 <_strtod_l+0x284>
 800a886:	bf00      	nop
 800a888:	0800c7b4 	.word	0x0800c7b4
 800a88c:	0800c5e7 	.word	0x0800c5e7
 800a890:	7ff00000 	.word	0x7ff00000
 800a894:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a896:	1c54      	adds	r4, r2, #1
 800a898:	9411      	str	r4, [sp, #68]	@ 0x44
 800a89a:	7852      	ldrb	r2, [r2, #1]
 800a89c:	2a30      	cmp	r2, #48	@ 0x30
 800a89e:	d0f9      	beq.n	800a894 <_strtod_l+0x2a4>
 800a8a0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a8a4:	2c08      	cmp	r4, #8
 800a8a6:	f63f af79 	bhi.w	800a79c <_strtod_l+0x1ac>
 800a8aa:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a8ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a8b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8b2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a8b4:	1c54      	adds	r4, r2, #1
 800a8b6:	9411      	str	r4, [sp, #68]	@ 0x44
 800a8b8:	7852      	ldrb	r2, [r2, #1]
 800a8ba:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a8be:	2e09      	cmp	r6, #9
 800a8c0:	d937      	bls.n	800a932 <_strtod_l+0x342>
 800a8c2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a8c4:	1ba4      	subs	r4, r4, r6
 800a8c6:	2c08      	cmp	r4, #8
 800a8c8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a8cc:	dc02      	bgt.n	800a8d4 <_strtod_l+0x2e4>
 800a8ce:	4564      	cmp	r4, ip
 800a8d0:	bfa8      	it	ge
 800a8d2:	4664      	movge	r4, ip
 800a8d4:	f1be 0f00 	cmp.w	lr, #0
 800a8d8:	d000      	beq.n	800a8dc <_strtod_l+0x2ec>
 800a8da:	4264      	negs	r4, r4
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d14d      	bne.n	800a97c <_strtod_l+0x38c>
 800a8e0:	9b07      	ldr	r3, [sp, #28]
 800a8e2:	4318      	orrs	r0, r3
 800a8e4:	f47f aebf 	bne.w	800a666 <_strtod_l+0x76>
 800a8e8:	2900      	cmp	r1, #0
 800a8ea:	f47f aed8 	bne.w	800a69e <_strtod_l+0xae>
 800a8ee:	2a69      	cmp	r2, #105	@ 0x69
 800a8f0:	d027      	beq.n	800a942 <_strtod_l+0x352>
 800a8f2:	dc24      	bgt.n	800a93e <_strtod_l+0x34e>
 800a8f4:	2a49      	cmp	r2, #73	@ 0x49
 800a8f6:	d024      	beq.n	800a942 <_strtod_l+0x352>
 800a8f8:	2a4e      	cmp	r2, #78	@ 0x4e
 800a8fa:	f47f aed0 	bne.w	800a69e <_strtod_l+0xae>
 800a8fe:	4997      	ldr	r1, [pc, #604]	@ (800ab5c <_strtod_l+0x56c>)
 800a900:	a811      	add	r0, sp, #68	@ 0x44
 800a902:	f001 f9a5 	bl	800bc50 <__match>
 800a906:	2800      	cmp	r0, #0
 800a908:	f43f aec9 	beq.w	800a69e <_strtod_l+0xae>
 800a90c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a90e:	781b      	ldrb	r3, [r3, #0]
 800a910:	2b28      	cmp	r3, #40	@ 0x28
 800a912:	d12d      	bne.n	800a970 <_strtod_l+0x380>
 800a914:	4992      	ldr	r1, [pc, #584]	@ (800ab60 <_strtod_l+0x570>)
 800a916:	aa14      	add	r2, sp, #80	@ 0x50
 800a918:	a811      	add	r0, sp, #68	@ 0x44
 800a91a:	f001 f9ad 	bl	800bc78 <__hexnan>
 800a91e:	2805      	cmp	r0, #5
 800a920:	d126      	bne.n	800a970 <_strtod_l+0x380>
 800a922:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a924:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a928:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a92c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a930:	e699      	b.n	800a666 <_strtod_l+0x76>
 800a932:	240a      	movs	r4, #10
 800a934:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a938:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a93c:	e7b9      	b.n	800a8b2 <_strtod_l+0x2c2>
 800a93e:	2a6e      	cmp	r2, #110	@ 0x6e
 800a940:	e7db      	b.n	800a8fa <_strtod_l+0x30a>
 800a942:	4988      	ldr	r1, [pc, #544]	@ (800ab64 <_strtod_l+0x574>)
 800a944:	a811      	add	r0, sp, #68	@ 0x44
 800a946:	f001 f983 	bl	800bc50 <__match>
 800a94a:	2800      	cmp	r0, #0
 800a94c:	f43f aea7 	beq.w	800a69e <_strtod_l+0xae>
 800a950:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a952:	4985      	ldr	r1, [pc, #532]	@ (800ab68 <_strtod_l+0x578>)
 800a954:	3b01      	subs	r3, #1
 800a956:	a811      	add	r0, sp, #68	@ 0x44
 800a958:	9311      	str	r3, [sp, #68]	@ 0x44
 800a95a:	f001 f979 	bl	800bc50 <__match>
 800a95e:	b910      	cbnz	r0, 800a966 <_strtod_l+0x376>
 800a960:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a962:	3301      	adds	r3, #1
 800a964:	9311      	str	r3, [sp, #68]	@ 0x44
 800a966:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800ab7c <_strtod_l+0x58c>
 800a96a:	f04f 0a00 	mov.w	sl, #0
 800a96e:	e67a      	b.n	800a666 <_strtod_l+0x76>
 800a970:	487e      	ldr	r0, [pc, #504]	@ (800ab6c <_strtod_l+0x57c>)
 800a972:	f000 fea9 	bl	800b6c8 <nan>
 800a976:	ec5b ab10 	vmov	sl, fp, d0
 800a97a:	e674      	b.n	800a666 <_strtod_l+0x76>
 800a97c:	ee07 9a90 	vmov	s15, r9
 800a980:	1be2      	subs	r2, r4, r7
 800a982:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a986:	2d00      	cmp	r5, #0
 800a988:	bf08      	it	eq
 800a98a:	461d      	moveq	r5, r3
 800a98c:	2b10      	cmp	r3, #16
 800a98e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a990:	461a      	mov	r2, r3
 800a992:	bfa8      	it	ge
 800a994:	2210      	movge	r2, #16
 800a996:	2b09      	cmp	r3, #9
 800a998:	ec5b ab17 	vmov	sl, fp, d7
 800a99c:	dc15      	bgt.n	800a9ca <_strtod_l+0x3da>
 800a99e:	1be1      	subs	r1, r4, r7
 800a9a0:	2900      	cmp	r1, #0
 800a9a2:	f43f ae60 	beq.w	800a666 <_strtod_l+0x76>
 800a9a6:	eba4 0107 	sub.w	r1, r4, r7
 800a9aa:	dd72      	ble.n	800aa92 <_strtod_l+0x4a2>
 800a9ac:	2916      	cmp	r1, #22
 800a9ae:	dc59      	bgt.n	800aa64 <_strtod_l+0x474>
 800a9b0:	4b6f      	ldr	r3, [pc, #444]	@ (800ab70 <_strtod_l+0x580>)
 800a9b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9b8:	ed93 7b00 	vldr	d7, [r3]
 800a9bc:	ec4b ab16 	vmov	d6, sl, fp
 800a9c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a9c4:	ec5b ab17 	vmov	sl, fp, d7
 800a9c8:	e64d      	b.n	800a666 <_strtod_l+0x76>
 800a9ca:	4969      	ldr	r1, [pc, #420]	@ (800ab70 <_strtod_l+0x580>)
 800a9cc:	eddd 6a06 	vldr	s13, [sp, #24]
 800a9d0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a9d4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800a9d8:	2b0f      	cmp	r3, #15
 800a9da:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a9de:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a9e2:	ec5b ab16 	vmov	sl, fp, d6
 800a9e6:	ddda      	ble.n	800a99e <_strtod_l+0x3ae>
 800a9e8:	1a9a      	subs	r2, r3, r2
 800a9ea:	1be1      	subs	r1, r4, r7
 800a9ec:	440a      	add	r2, r1
 800a9ee:	2a00      	cmp	r2, #0
 800a9f0:	f340 8094 	ble.w	800ab1c <_strtod_l+0x52c>
 800a9f4:	f012 000f 	ands.w	r0, r2, #15
 800a9f8:	d00a      	beq.n	800aa10 <_strtod_l+0x420>
 800a9fa:	495d      	ldr	r1, [pc, #372]	@ (800ab70 <_strtod_l+0x580>)
 800a9fc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800aa00:	ed91 7b00 	vldr	d7, [r1]
 800aa04:	ec4b ab16 	vmov	d6, sl, fp
 800aa08:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aa0c:	ec5b ab17 	vmov	sl, fp, d7
 800aa10:	f032 020f 	bics.w	r2, r2, #15
 800aa14:	d073      	beq.n	800aafe <_strtod_l+0x50e>
 800aa16:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800aa1a:	dd47      	ble.n	800aaac <_strtod_l+0x4bc>
 800aa1c:	2400      	movs	r4, #0
 800aa1e:	4625      	mov	r5, r4
 800aa20:	9407      	str	r4, [sp, #28]
 800aa22:	4626      	mov	r6, r4
 800aa24:	9a05      	ldr	r2, [sp, #20]
 800aa26:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ab7c <_strtod_l+0x58c>
 800aa2a:	2322      	movs	r3, #34	@ 0x22
 800aa2c:	6013      	str	r3, [r2, #0]
 800aa2e:	f04f 0a00 	mov.w	sl, #0
 800aa32:	9b07      	ldr	r3, [sp, #28]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	f43f ae16 	beq.w	800a666 <_strtod_l+0x76>
 800aa3a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aa3c:	9805      	ldr	r0, [sp, #20]
 800aa3e:	f7ff f955 	bl	8009cec <_Bfree>
 800aa42:	9805      	ldr	r0, [sp, #20]
 800aa44:	4631      	mov	r1, r6
 800aa46:	f7ff f951 	bl	8009cec <_Bfree>
 800aa4a:	9805      	ldr	r0, [sp, #20]
 800aa4c:	4629      	mov	r1, r5
 800aa4e:	f7ff f94d 	bl	8009cec <_Bfree>
 800aa52:	9907      	ldr	r1, [sp, #28]
 800aa54:	9805      	ldr	r0, [sp, #20]
 800aa56:	f7ff f949 	bl	8009cec <_Bfree>
 800aa5a:	9805      	ldr	r0, [sp, #20]
 800aa5c:	4621      	mov	r1, r4
 800aa5e:	f7ff f945 	bl	8009cec <_Bfree>
 800aa62:	e600      	b.n	800a666 <_strtod_l+0x76>
 800aa64:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800aa68:	1be0      	subs	r0, r4, r7
 800aa6a:	4281      	cmp	r1, r0
 800aa6c:	dbbc      	blt.n	800a9e8 <_strtod_l+0x3f8>
 800aa6e:	4a40      	ldr	r2, [pc, #256]	@ (800ab70 <_strtod_l+0x580>)
 800aa70:	f1c3 030f 	rsb	r3, r3, #15
 800aa74:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800aa78:	ed91 7b00 	vldr	d7, [r1]
 800aa7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aa7e:	ec4b ab16 	vmov	d6, sl, fp
 800aa82:	1acb      	subs	r3, r1, r3
 800aa84:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800aa88:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aa8c:	ed92 6b00 	vldr	d6, [r2]
 800aa90:	e796      	b.n	800a9c0 <_strtod_l+0x3d0>
 800aa92:	3116      	adds	r1, #22
 800aa94:	dba8      	blt.n	800a9e8 <_strtod_l+0x3f8>
 800aa96:	4b36      	ldr	r3, [pc, #216]	@ (800ab70 <_strtod_l+0x580>)
 800aa98:	1b3c      	subs	r4, r7, r4
 800aa9a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800aa9e:	ed94 7b00 	vldr	d7, [r4]
 800aaa2:	ec4b ab16 	vmov	d6, sl, fp
 800aaa6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800aaaa:	e78b      	b.n	800a9c4 <_strtod_l+0x3d4>
 800aaac:	2000      	movs	r0, #0
 800aaae:	ec4b ab17 	vmov	d7, sl, fp
 800aab2:	4e30      	ldr	r6, [pc, #192]	@ (800ab74 <_strtod_l+0x584>)
 800aab4:	1112      	asrs	r2, r2, #4
 800aab6:	4601      	mov	r1, r0
 800aab8:	2a01      	cmp	r2, #1
 800aaba:	dc23      	bgt.n	800ab04 <_strtod_l+0x514>
 800aabc:	b108      	cbz	r0, 800aac2 <_strtod_l+0x4d2>
 800aabe:	ec5b ab17 	vmov	sl, fp, d7
 800aac2:	4a2c      	ldr	r2, [pc, #176]	@ (800ab74 <_strtod_l+0x584>)
 800aac4:	482c      	ldr	r0, [pc, #176]	@ (800ab78 <_strtod_l+0x588>)
 800aac6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800aaca:	ed92 7b00 	vldr	d7, [r2]
 800aace:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800aad2:	ec4b ab16 	vmov	d6, sl, fp
 800aad6:	4a29      	ldr	r2, [pc, #164]	@ (800ab7c <_strtod_l+0x58c>)
 800aad8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aadc:	ee17 1a90 	vmov	r1, s15
 800aae0:	400a      	ands	r2, r1
 800aae2:	4282      	cmp	r2, r0
 800aae4:	ec5b ab17 	vmov	sl, fp, d7
 800aae8:	d898      	bhi.n	800aa1c <_strtod_l+0x42c>
 800aaea:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800aaee:	4282      	cmp	r2, r0
 800aaf0:	bf86      	itte	hi
 800aaf2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800ab80 <_strtod_l+0x590>
 800aaf6:	f04f 3aff 	movhi.w	sl, #4294967295
 800aafa:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800aafe:	2200      	movs	r2, #0
 800ab00:	9206      	str	r2, [sp, #24]
 800ab02:	e076      	b.n	800abf2 <_strtod_l+0x602>
 800ab04:	f012 0f01 	tst.w	r2, #1
 800ab08:	d004      	beq.n	800ab14 <_strtod_l+0x524>
 800ab0a:	ed96 6b00 	vldr	d6, [r6]
 800ab0e:	2001      	movs	r0, #1
 800ab10:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ab14:	3101      	adds	r1, #1
 800ab16:	1052      	asrs	r2, r2, #1
 800ab18:	3608      	adds	r6, #8
 800ab1a:	e7cd      	b.n	800aab8 <_strtod_l+0x4c8>
 800ab1c:	d0ef      	beq.n	800aafe <_strtod_l+0x50e>
 800ab1e:	4252      	negs	r2, r2
 800ab20:	f012 000f 	ands.w	r0, r2, #15
 800ab24:	d00a      	beq.n	800ab3c <_strtod_l+0x54c>
 800ab26:	4912      	ldr	r1, [pc, #72]	@ (800ab70 <_strtod_l+0x580>)
 800ab28:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800ab2c:	ed91 7b00 	vldr	d7, [r1]
 800ab30:	ec4b ab16 	vmov	d6, sl, fp
 800ab34:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ab38:	ec5b ab17 	vmov	sl, fp, d7
 800ab3c:	1112      	asrs	r2, r2, #4
 800ab3e:	d0de      	beq.n	800aafe <_strtod_l+0x50e>
 800ab40:	2a1f      	cmp	r2, #31
 800ab42:	dd1f      	ble.n	800ab84 <_strtod_l+0x594>
 800ab44:	2400      	movs	r4, #0
 800ab46:	4625      	mov	r5, r4
 800ab48:	9407      	str	r4, [sp, #28]
 800ab4a:	4626      	mov	r6, r4
 800ab4c:	9a05      	ldr	r2, [sp, #20]
 800ab4e:	2322      	movs	r3, #34	@ 0x22
 800ab50:	f04f 0a00 	mov.w	sl, #0
 800ab54:	f04f 0b00 	mov.w	fp, #0
 800ab58:	6013      	str	r3, [r2, #0]
 800ab5a:	e76a      	b.n	800aa32 <_strtod_l+0x442>
 800ab5c:	0800c4d5 	.word	0x0800c4d5
 800ab60:	0800c7a0 	.word	0x0800c7a0
 800ab64:	0800c4cd 	.word	0x0800c4cd
 800ab68:	0800c504 	.word	0x0800c504
 800ab6c:	0800c63d 	.word	0x0800c63d
 800ab70:	0800c6d8 	.word	0x0800c6d8
 800ab74:	0800c6b0 	.word	0x0800c6b0
 800ab78:	7ca00000 	.word	0x7ca00000
 800ab7c:	7ff00000 	.word	0x7ff00000
 800ab80:	7fefffff 	.word	0x7fefffff
 800ab84:	f012 0110 	ands.w	r1, r2, #16
 800ab88:	bf18      	it	ne
 800ab8a:	216a      	movne	r1, #106	@ 0x6a
 800ab8c:	9106      	str	r1, [sp, #24]
 800ab8e:	ec4b ab17 	vmov	d7, sl, fp
 800ab92:	49af      	ldr	r1, [pc, #700]	@ (800ae50 <_strtod_l+0x860>)
 800ab94:	2000      	movs	r0, #0
 800ab96:	07d6      	lsls	r6, r2, #31
 800ab98:	d504      	bpl.n	800aba4 <_strtod_l+0x5b4>
 800ab9a:	ed91 6b00 	vldr	d6, [r1]
 800ab9e:	2001      	movs	r0, #1
 800aba0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aba4:	1052      	asrs	r2, r2, #1
 800aba6:	f101 0108 	add.w	r1, r1, #8
 800abaa:	d1f4      	bne.n	800ab96 <_strtod_l+0x5a6>
 800abac:	b108      	cbz	r0, 800abb2 <_strtod_l+0x5c2>
 800abae:	ec5b ab17 	vmov	sl, fp, d7
 800abb2:	9a06      	ldr	r2, [sp, #24]
 800abb4:	b1b2      	cbz	r2, 800abe4 <_strtod_l+0x5f4>
 800abb6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800abba:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800abbe:	2a00      	cmp	r2, #0
 800abc0:	4658      	mov	r0, fp
 800abc2:	dd0f      	ble.n	800abe4 <_strtod_l+0x5f4>
 800abc4:	2a1f      	cmp	r2, #31
 800abc6:	dd55      	ble.n	800ac74 <_strtod_l+0x684>
 800abc8:	2a34      	cmp	r2, #52	@ 0x34
 800abca:	bfde      	ittt	le
 800abcc:	f04f 32ff 	movle.w	r2, #4294967295
 800abd0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800abd4:	408a      	lslle	r2, r1
 800abd6:	f04f 0a00 	mov.w	sl, #0
 800abda:	bfcc      	ite	gt
 800abdc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800abe0:	ea02 0b00 	andle.w	fp, r2, r0
 800abe4:	ec4b ab17 	vmov	d7, sl, fp
 800abe8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800abec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abf0:	d0a8      	beq.n	800ab44 <_strtod_l+0x554>
 800abf2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800abf4:	9805      	ldr	r0, [sp, #20]
 800abf6:	f8cd 9000 	str.w	r9, [sp]
 800abfa:	462a      	mov	r2, r5
 800abfc:	f7ff f8de 	bl	8009dbc <__s2b>
 800ac00:	9007      	str	r0, [sp, #28]
 800ac02:	2800      	cmp	r0, #0
 800ac04:	f43f af0a 	beq.w	800aa1c <_strtod_l+0x42c>
 800ac08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac0a:	1b3f      	subs	r7, r7, r4
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	bfb4      	ite	lt
 800ac10:	463b      	movlt	r3, r7
 800ac12:	2300      	movge	r3, #0
 800ac14:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac18:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800ae40 <_strtod_l+0x850>
 800ac1c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ac20:	2400      	movs	r4, #0
 800ac22:	930d      	str	r3, [sp, #52]	@ 0x34
 800ac24:	4625      	mov	r5, r4
 800ac26:	9b07      	ldr	r3, [sp, #28]
 800ac28:	9805      	ldr	r0, [sp, #20]
 800ac2a:	6859      	ldr	r1, [r3, #4]
 800ac2c:	f7ff f81e 	bl	8009c6c <_Balloc>
 800ac30:	4606      	mov	r6, r0
 800ac32:	2800      	cmp	r0, #0
 800ac34:	f43f aef6 	beq.w	800aa24 <_strtod_l+0x434>
 800ac38:	9b07      	ldr	r3, [sp, #28]
 800ac3a:	691a      	ldr	r2, [r3, #16]
 800ac3c:	ec4b ab19 	vmov	d9, sl, fp
 800ac40:	3202      	adds	r2, #2
 800ac42:	f103 010c 	add.w	r1, r3, #12
 800ac46:	0092      	lsls	r2, r2, #2
 800ac48:	300c      	adds	r0, #12
 800ac4a:	f000 fd2d 	bl	800b6a8 <memcpy>
 800ac4e:	eeb0 0b49 	vmov.f64	d0, d9
 800ac52:	9805      	ldr	r0, [sp, #20]
 800ac54:	aa14      	add	r2, sp, #80	@ 0x50
 800ac56:	a913      	add	r1, sp, #76	@ 0x4c
 800ac58:	f7ff fbe4 	bl	800a424 <__d2b>
 800ac5c:	9012      	str	r0, [sp, #72]	@ 0x48
 800ac5e:	2800      	cmp	r0, #0
 800ac60:	f43f aee0 	beq.w	800aa24 <_strtod_l+0x434>
 800ac64:	9805      	ldr	r0, [sp, #20]
 800ac66:	2101      	movs	r1, #1
 800ac68:	f7ff f93e 	bl	8009ee8 <__i2b>
 800ac6c:	4605      	mov	r5, r0
 800ac6e:	b940      	cbnz	r0, 800ac82 <_strtod_l+0x692>
 800ac70:	2500      	movs	r5, #0
 800ac72:	e6d7      	b.n	800aa24 <_strtod_l+0x434>
 800ac74:	f04f 31ff 	mov.w	r1, #4294967295
 800ac78:	fa01 f202 	lsl.w	r2, r1, r2
 800ac7c:	ea02 0a0a 	and.w	sl, r2, sl
 800ac80:	e7b0      	b.n	800abe4 <_strtod_l+0x5f4>
 800ac82:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800ac84:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ac86:	2f00      	cmp	r7, #0
 800ac88:	bfab      	itete	ge
 800ac8a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800ac8c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800ac8e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800ac92:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800ac96:	bfac      	ite	ge
 800ac98:	eb07 0903 	addge.w	r9, r7, r3
 800ac9c:	eba3 0807 	sublt.w	r8, r3, r7
 800aca0:	9b06      	ldr	r3, [sp, #24]
 800aca2:	1aff      	subs	r7, r7, r3
 800aca4:	4417      	add	r7, r2
 800aca6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800acaa:	4a6a      	ldr	r2, [pc, #424]	@ (800ae54 <_strtod_l+0x864>)
 800acac:	3f01      	subs	r7, #1
 800acae:	4297      	cmp	r7, r2
 800acb0:	da51      	bge.n	800ad56 <_strtod_l+0x766>
 800acb2:	1bd1      	subs	r1, r2, r7
 800acb4:	291f      	cmp	r1, #31
 800acb6:	eba3 0301 	sub.w	r3, r3, r1
 800acba:	f04f 0201 	mov.w	r2, #1
 800acbe:	dc3e      	bgt.n	800ad3e <_strtod_l+0x74e>
 800acc0:	408a      	lsls	r2, r1
 800acc2:	920c      	str	r2, [sp, #48]	@ 0x30
 800acc4:	2200      	movs	r2, #0
 800acc6:	920b      	str	r2, [sp, #44]	@ 0x2c
 800acc8:	eb09 0703 	add.w	r7, r9, r3
 800accc:	4498      	add	r8, r3
 800acce:	9b06      	ldr	r3, [sp, #24]
 800acd0:	45b9      	cmp	r9, r7
 800acd2:	4498      	add	r8, r3
 800acd4:	464b      	mov	r3, r9
 800acd6:	bfa8      	it	ge
 800acd8:	463b      	movge	r3, r7
 800acda:	4543      	cmp	r3, r8
 800acdc:	bfa8      	it	ge
 800acde:	4643      	movge	r3, r8
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	bfc2      	ittt	gt
 800ace4:	1aff      	subgt	r7, r7, r3
 800ace6:	eba8 0803 	subgt.w	r8, r8, r3
 800acea:	eba9 0903 	subgt.w	r9, r9, r3
 800acee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	dd16      	ble.n	800ad22 <_strtod_l+0x732>
 800acf4:	4629      	mov	r1, r5
 800acf6:	9805      	ldr	r0, [sp, #20]
 800acf8:	461a      	mov	r2, r3
 800acfa:	f7ff f9ad 	bl	800a058 <__pow5mult>
 800acfe:	4605      	mov	r5, r0
 800ad00:	2800      	cmp	r0, #0
 800ad02:	d0b5      	beq.n	800ac70 <_strtod_l+0x680>
 800ad04:	4601      	mov	r1, r0
 800ad06:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ad08:	9805      	ldr	r0, [sp, #20]
 800ad0a:	f7ff f903 	bl	8009f14 <__multiply>
 800ad0e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ad10:	2800      	cmp	r0, #0
 800ad12:	f43f ae87 	beq.w	800aa24 <_strtod_l+0x434>
 800ad16:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ad18:	9805      	ldr	r0, [sp, #20]
 800ad1a:	f7fe ffe7 	bl	8009cec <_Bfree>
 800ad1e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad20:	9312      	str	r3, [sp, #72]	@ 0x48
 800ad22:	2f00      	cmp	r7, #0
 800ad24:	dc1b      	bgt.n	800ad5e <_strtod_l+0x76e>
 800ad26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	dd21      	ble.n	800ad70 <_strtod_l+0x780>
 800ad2c:	4631      	mov	r1, r6
 800ad2e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad30:	9805      	ldr	r0, [sp, #20]
 800ad32:	f7ff f991 	bl	800a058 <__pow5mult>
 800ad36:	4606      	mov	r6, r0
 800ad38:	b9d0      	cbnz	r0, 800ad70 <_strtod_l+0x780>
 800ad3a:	2600      	movs	r6, #0
 800ad3c:	e672      	b.n	800aa24 <_strtod_l+0x434>
 800ad3e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800ad42:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800ad46:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800ad4a:	37e2      	adds	r7, #226	@ 0xe2
 800ad4c:	fa02 f107 	lsl.w	r1, r2, r7
 800ad50:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ad52:	920c      	str	r2, [sp, #48]	@ 0x30
 800ad54:	e7b8      	b.n	800acc8 <_strtod_l+0x6d8>
 800ad56:	2200      	movs	r2, #0
 800ad58:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	e7f9      	b.n	800ad52 <_strtod_l+0x762>
 800ad5e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ad60:	9805      	ldr	r0, [sp, #20]
 800ad62:	463a      	mov	r2, r7
 800ad64:	f7ff f9d2 	bl	800a10c <__lshift>
 800ad68:	9012      	str	r0, [sp, #72]	@ 0x48
 800ad6a:	2800      	cmp	r0, #0
 800ad6c:	d1db      	bne.n	800ad26 <_strtod_l+0x736>
 800ad6e:	e659      	b.n	800aa24 <_strtod_l+0x434>
 800ad70:	f1b8 0f00 	cmp.w	r8, #0
 800ad74:	dd07      	ble.n	800ad86 <_strtod_l+0x796>
 800ad76:	4631      	mov	r1, r6
 800ad78:	9805      	ldr	r0, [sp, #20]
 800ad7a:	4642      	mov	r2, r8
 800ad7c:	f7ff f9c6 	bl	800a10c <__lshift>
 800ad80:	4606      	mov	r6, r0
 800ad82:	2800      	cmp	r0, #0
 800ad84:	d0d9      	beq.n	800ad3a <_strtod_l+0x74a>
 800ad86:	f1b9 0f00 	cmp.w	r9, #0
 800ad8a:	dd08      	ble.n	800ad9e <_strtod_l+0x7ae>
 800ad8c:	4629      	mov	r1, r5
 800ad8e:	9805      	ldr	r0, [sp, #20]
 800ad90:	464a      	mov	r2, r9
 800ad92:	f7ff f9bb 	bl	800a10c <__lshift>
 800ad96:	4605      	mov	r5, r0
 800ad98:	2800      	cmp	r0, #0
 800ad9a:	f43f ae43 	beq.w	800aa24 <_strtod_l+0x434>
 800ad9e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ada0:	9805      	ldr	r0, [sp, #20]
 800ada2:	4632      	mov	r2, r6
 800ada4:	f7ff fa3a 	bl	800a21c <__mdiff>
 800ada8:	4604      	mov	r4, r0
 800adaa:	2800      	cmp	r0, #0
 800adac:	f43f ae3a 	beq.w	800aa24 <_strtod_l+0x434>
 800adb0:	2300      	movs	r3, #0
 800adb2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800adb6:	60c3      	str	r3, [r0, #12]
 800adb8:	4629      	mov	r1, r5
 800adba:	f7ff fa13 	bl	800a1e4 <__mcmp>
 800adbe:	2800      	cmp	r0, #0
 800adc0:	da4c      	bge.n	800ae5c <_strtod_l+0x86c>
 800adc2:	ea58 080a 	orrs.w	r8, r8, sl
 800adc6:	d172      	bne.n	800aeae <_strtod_l+0x8be>
 800adc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d16e      	bne.n	800aeae <_strtod_l+0x8be>
 800add0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800add4:	0d1b      	lsrs	r3, r3, #20
 800add6:	051b      	lsls	r3, r3, #20
 800add8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800addc:	d967      	bls.n	800aeae <_strtod_l+0x8be>
 800adde:	6963      	ldr	r3, [r4, #20]
 800ade0:	b913      	cbnz	r3, 800ade8 <_strtod_l+0x7f8>
 800ade2:	6923      	ldr	r3, [r4, #16]
 800ade4:	2b01      	cmp	r3, #1
 800ade6:	dd62      	ble.n	800aeae <_strtod_l+0x8be>
 800ade8:	4621      	mov	r1, r4
 800adea:	2201      	movs	r2, #1
 800adec:	9805      	ldr	r0, [sp, #20]
 800adee:	f7ff f98d 	bl	800a10c <__lshift>
 800adf2:	4629      	mov	r1, r5
 800adf4:	4604      	mov	r4, r0
 800adf6:	f7ff f9f5 	bl	800a1e4 <__mcmp>
 800adfa:	2800      	cmp	r0, #0
 800adfc:	dd57      	ble.n	800aeae <_strtod_l+0x8be>
 800adfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae02:	9a06      	ldr	r2, [sp, #24]
 800ae04:	0d1b      	lsrs	r3, r3, #20
 800ae06:	051b      	lsls	r3, r3, #20
 800ae08:	2a00      	cmp	r2, #0
 800ae0a:	d06e      	beq.n	800aeea <_strtod_l+0x8fa>
 800ae0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ae10:	d86b      	bhi.n	800aeea <_strtod_l+0x8fa>
 800ae12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ae16:	f67f ae99 	bls.w	800ab4c <_strtod_l+0x55c>
 800ae1a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800ae48 <_strtod_l+0x858>
 800ae1e:	ec4b ab16 	vmov	d6, sl, fp
 800ae22:	4b0d      	ldr	r3, [pc, #52]	@ (800ae58 <_strtod_l+0x868>)
 800ae24:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ae28:	ee17 2a90 	vmov	r2, s15
 800ae2c:	4013      	ands	r3, r2
 800ae2e:	ec5b ab17 	vmov	sl, fp, d7
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	f47f ae01 	bne.w	800aa3a <_strtod_l+0x44a>
 800ae38:	9a05      	ldr	r2, [sp, #20]
 800ae3a:	2322      	movs	r3, #34	@ 0x22
 800ae3c:	6013      	str	r3, [r2, #0]
 800ae3e:	e5fc      	b.n	800aa3a <_strtod_l+0x44a>
 800ae40:	ffc00000 	.word	0xffc00000
 800ae44:	41dfffff 	.word	0x41dfffff
 800ae48:	00000000 	.word	0x00000000
 800ae4c:	39500000 	.word	0x39500000
 800ae50:	0800c7c8 	.word	0x0800c7c8
 800ae54:	fffffc02 	.word	0xfffffc02
 800ae58:	7ff00000 	.word	0x7ff00000
 800ae5c:	46d9      	mov	r9, fp
 800ae5e:	d15d      	bne.n	800af1c <_strtod_l+0x92c>
 800ae60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae64:	f1b8 0f00 	cmp.w	r8, #0
 800ae68:	d02a      	beq.n	800aec0 <_strtod_l+0x8d0>
 800ae6a:	4aa9      	ldr	r2, [pc, #676]	@ (800b110 <_strtod_l+0xb20>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d12a      	bne.n	800aec6 <_strtod_l+0x8d6>
 800ae70:	9b06      	ldr	r3, [sp, #24]
 800ae72:	4652      	mov	r2, sl
 800ae74:	b1fb      	cbz	r3, 800aeb6 <_strtod_l+0x8c6>
 800ae76:	4ba7      	ldr	r3, [pc, #668]	@ (800b114 <_strtod_l+0xb24>)
 800ae78:	ea0b 0303 	and.w	r3, fp, r3
 800ae7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ae80:	f04f 31ff 	mov.w	r1, #4294967295
 800ae84:	d81a      	bhi.n	800aebc <_strtod_l+0x8cc>
 800ae86:	0d1b      	lsrs	r3, r3, #20
 800ae88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ae8c:	fa01 f303 	lsl.w	r3, r1, r3
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d118      	bne.n	800aec6 <_strtod_l+0x8d6>
 800ae94:	4ba0      	ldr	r3, [pc, #640]	@ (800b118 <_strtod_l+0xb28>)
 800ae96:	4599      	cmp	r9, r3
 800ae98:	d102      	bne.n	800aea0 <_strtod_l+0x8b0>
 800ae9a:	3201      	adds	r2, #1
 800ae9c:	f43f adc2 	beq.w	800aa24 <_strtod_l+0x434>
 800aea0:	4b9c      	ldr	r3, [pc, #624]	@ (800b114 <_strtod_l+0xb24>)
 800aea2:	ea09 0303 	and.w	r3, r9, r3
 800aea6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800aeaa:	f04f 0a00 	mov.w	sl, #0
 800aeae:	9b06      	ldr	r3, [sp, #24]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d1b2      	bne.n	800ae1a <_strtod_l+0x82a>
 800aeb4:	e5c1      	b.n	800aa3a <_strtod_l+0x44a>
 800aeb6:	f04f 33ff 	mov.w	r3, #4294967295
 800aeba:	e7e9      	b.n	800ae90 <_strtod_l+0x8a0>
 800aebc:	460b      	mov	r3, r1
 800aebe:	e7e7      	b.n	800ae90 <_strtod_l+0x8a0>
 800aec0:	ea53 030a 	orrs.w	r3, r3, sl
 800aec4:	d09b      	beq.n	800adfe <_strtod_l+0x80e>
 800aec6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aec8:	b1c3      	cbz	r3, 800aefc <_strtod_l+0x90c>
 800aeca:	ea13 0f09 	tst.w	r3, r9
 800aece:	d0ee      	beq.n	800aeae <_strtod_l+0x8be>
 800aed0:	9a06      	ldr	r2, [sp, #24]
 800aed2:	4650      	mov	r0, sl
 800aed4:	4659      	mov	r1, fp
 800aed6:	f1b8 0f00 	cmp.w	r8, #0
 800aeda:	d013      	beq.n	800af04 <_strtod_l+0x914>
 800aedc:	f7ff fb6d 	bl	800a5ba <sulp>
 800aee0:	ee39 7b00 	vadd.f64	d7, d9, d0
 800aee4:	ec5b ab17 	vmov	sl, fp, d7
 800aee8:	e7e1      	b.n	800aeae <_strtod_l+0x8be>
 800aeea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800aeee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800aef2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800aef6:	f04f 3aff 	mov.w	sl, #4294967295
 800aefa:	e7d8      	b.n	800aeae <_strtod_l+0x8be>
 800aefc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aefe:	ea13 0f0a 	tst.w	r3, sl
 800af02:	e7e4      	b.n	800aece <_strtod_l+0x8de>
 800af04:	f7ff fb59 	bl	800a5ba <sulp>
 800af08:	ee39 0b40 	vsub.f64	d0, d9, d0
 800af0c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800af10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af14:	ec5b ab10 	vmov	sl, fp, d0
 800af18:	d1c9      	bne.n	800aeae <_strtod_l+0x8be>
 800af1a:	e617      	b.n	800ab4c <_strtod_l+0x55c>
 800af1c:	4629      	mov	r1, r5
 800af1e:	4620      	mov	r0, r4
 800af20:	f7ff fad8 	bl	800a4d4 <__ratio>
 800af24:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800af28:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800af2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af30:	d85d      	bhi.n	800afee <_strtod_l+0x9fe>
 800af32:	f1b8 0f00 	cmp.w	r8, #0
 800af36:	d164      	bne.n	800b002 <_strtod_l+0xa12>
 800af38:	f1ba 0f00 	cmp.w	sl, #0
 800af3c:	d14b      	bne.n	800afd6 <_strtod_l+0x9e6>
 800af3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af42:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d160      	bne.n	800b00c <_strtod_l+0xa1c>
 800af4a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800af4e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800af52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af56:	d401      	bmi.n	800af5c <_strtod_l+0x96c>
 800af58:	ee20 8b08 	vmul.f64	d8, d0, d8
 800af5c:	eeb1 ab48 	vneg.f64	d10, d8
 800af60:	486c      	ldr	r0, [pc, #432]	@ (800b114 <_strtod_l+0xb24>)
 800af62:	496e      	ldr	r1, [pc, #440]	@ (800b11c <_strtod_l+0xb2c>)
 800af64:	ea09 0700 	and.w	r7, r9, r0
 800af68:	428f      	cmp	r7, r1
 800af6a:	ec53 2b1a 	vmov	r2, r3, d10
 800af6e:	d17d      	bne.n	800b06c <_strtod_l+0xa7c>
 800af70:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800af74:	ec4b ab1c 	vmov	d12, sl, fp
 800af78:	eeb0 0b4c 	vmov.f64	d0, d12
 800af7c:	f7ff f9e2 	bl	800a344 <__ulp>
 800af80:	4864      	ldr	r0, [pc, #400]	@ (800b114 <_strtod_l+0xb24>)
 800af82:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800af86:	ee1c 3a90 	vmov	r3, s25
 800af8a:	4a65      	ldr	r2, [pc, #404]	@ (800b120 <_strtod_l+0xb30>)
 800af8c:	ea03 0100 	and.w	r1, r3, r0
 800af90:	4291      	cmp	r1, r2
 800af92:	ec5b ab1c 	vmov	sl, fp, d12
 800af96:	d93c      	bls.n	800b012 <_strtod_l+0xa22>
 800af98:	ee19 2a90 	vmov	r2, s19
 800af9c:	4b5e      	ldr	r3, [pc, #376]	@ (800b118 <_strtod_l+0xb28>)
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d104      	bne.n	800afac <_strtod_l+0x9bc>
 800afa2:	ee19 3a10 	vmov	r3, s18
 800afa6:	3301      	adds	r3, #1
 800afa8:	f43f ad3c 	beq.w	800aa24 <_strtod_l+0x434>
 800afac:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800b118 <_strtod_l+0xb28>
 800afb0:	f04f 3aff 	mov.w	sl, #4294967295
 800afb4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800afb6:	9805      	ldr	r0, [sp, #20]
 800afb8:	f7fe fe98 	bl	8009cec <_Bfree>
 800afbc:	9805      	ldr	r0, [sp, #20]
 800afbe:	4631      	mov	r1, r6
 800afc0:	f7fe fe94 	bl	8009cec <_Bfree>
 800afc4:	9805      	ldr	r0, [sp, #20]
 800afc6:	4629      	mov	r1, r5
 800afc8:	f7fe fe90 	bl	8009cec <_Bfree>
 800afcc:	9805      	ldr	r0, [sp, #20]
 800afce:	4621      	mov	r1, r4
 800afd0:	f7fe fe8c 	bl	8009cec <_Bfree>
 800afd4:	e627      	b.n	800ac26 <_strtod_l+0x636>
 800afd6:	f1ba 0f01 	cmp.w	sl, #1
 800afda:	d103      	bne.n	800afe4 <_strtod_l+0x9f4>
 800afdc:	f1bb 0f00 	cmp.w	fp, #0
 800afe0:	f43f adb4 	beq.w	800ab4c <_strtod_l+0x55c>
 800afe4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800afe8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800afec:	e7b8      	b.n	800af60 <_strtod_l+0x970>
 800afee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800aff2:	ee20 8b08 	vmul.f64	d8, d0, d8
 800aff6:	f1b8 0f00 	cmp.w	r8, #0
 800affa:	d0af      	beq.n	800af5c <_strtod_l+0x96c>
 800affc:	eeb0 ab48 	vmov.f64	d10, d8
 800b000:	e7ae      	b.n	800af60 <_strtod_l+0x970>
 800b002:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800b006:	eeb0 8b4a 	vmov.f64	d8, d10
 800b00a:	e7a9      	b.n	800af60 <_strtod_l+0x970>
 800b00c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800b010:	e7a6      	b.n	800af60 <_strtod_l+0x970>
 800b012:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b016:	9b06      	ldr	r3, [sp, #24]
 800b018:	46d9      	mov	r9, fp
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d1ca      	bne.n	800afb4 <_strtod_l+0x9c4>
 800b01e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b022:	0d1b      	lsrs	r3, r3, #20
 800b024:	051b      	lsls	r3, r3, #20
 800b026:	429f      	cmp	r7, r3
 800b028:	d1c4      	bne.n	800afb4 <_strtod_l+0x9c4>
 800b02a:	ec51 0b18 	vmov	r0, r1, d8
 800b02e:	f7f5 fb83 	bl	8000738 <__aeabi_d2lz>
 800b032:	f7f5 fb3b 	bl	80006ac <__aeabi_l2d>
 800b036:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800b03a:	ec41 0b17 	vmov	d7, r0, r1
 800b03e:	ea49 090a 	orr.w	r9, r9, sl
 800b042:	ea59 0908 	orrs.w	r9, r9, r8
 800b046:	ee38 8b47 	vsub.f64	d8, d8, d7
 800b04a:	d03c      	beq.n	800b0c6 <_strtod_l+0xad6>
 800b04c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800b0f8 <_strtod_l+0xb08>
 800b050:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b058:	f53f acef 	bmi.w	800aa3a <_strtod_l+0x44a>
 800b05c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800b100 <_strtod_l+0xb10>
 800b060:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b068:	dda4      	ble.n	800afb4 <_strtod_l+0x9c4>
 800b06a:	e4e6      	b.n	800aa3a <_strtod_l+0x44a>
 800b06c:	9906      	ldr	r1, [sp, #24]
 800b06e:	b1e1      	cbz	r1, 800b0aa <_strtod_l+0xaba>
 800b070:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800b074:	d819      	bhi.n	800b0aa <_strtod_l+0xaba>
 800b076:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800b07a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b07e:	d811      	bhi.n	800b0a4 <_strtod_l+0xab4>
 800b080:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800b084:	ee18 3a10 	vmov	r3, s16
 800b088:	2b01      	cmp	r3, #1
 800b08a:	bf38      	it	cc
 800b08c:	2301      	movcc	r3, #1
 800b08e:	ee08 3a10 	vmov	s16, r3
 800b092:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800b096:	f1b8 0f00 	cmp.w	r8, #0
 800b09a:	d111      	bne.n	800b0c0 <_strtod_l+0xad0>
 800b09c:	eeb1 7b48 	vneg.f64	d7, d8
 800b0a0:	ec53 2b17 	vmov	r2, r3, d7
 800b0a4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800b0a8:	1bcb      	subs	r3, r1, r7
 800b0aa:	eeb0 0b49 	vmov.f64	d0, d9
 800b0ae:	ec43 2b1a 	vmov	d10, r2, r3
 800b0b2:	f7ff f947 	bl	800a344 <__ulp>
 800b0b6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800b0ba:	ec5b ab19 	vmov	sl, fp, d9
 800b0be:	e7aa      	b.n	800b016 <_strtod_l+0xa26>
 800b0c0:	eeb0 7b48 	vmov.f64	d7, d8
 800b0c4:	e7ec      	b.n	800b0a0 <_strtod_l+0xab0>
 800b0c6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800b108 <_strtod_l+0xb18>
 800b0ca:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b0ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0d2:	f57f af6f 	bpl.w	800afb4 <_strtod_l+0x9c4>
 800b0d6:	e4b0      	b.n	800aa3a <_strtod_l+0x44a>
 800b0d8:	2300      	movs	r3, #0
 800b0da:	9308      	str	r3, [sp, #32]
 800b0dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b0e0:	6013      	str	r3, [r2, #0]
 800b0e2:	f7ff bac4 	b.w	800a66e <_strtod_l+0x7e>
 800b0e6:	2a65      	cmp	r2, #101	@ 0x65
 800b0e8:	f43f abbf 	beq.w	800a86a <_strtod_l+0x27a>
 800b0ec:	2a45      	cmp	r2, #69	@ 0x45
 800b0ee:	f43f abbc 	beq.w	800a86a <_strtod_l+0x27a>
 800b0f2:	2101      	movs	r1, #1
 800b0f4:	f7ff bbf4 	b.w	800a8e0 <_strtod_l+0x2f0>
 800b0f8:	94a03595 	.word	0x94a03595
 800b0fc:	3fdfffff 	.word	0x3fdfffff
 800b100:	35afe535 	.word	0x35afe535
 800b104:	3fe00000 	.word	0x3fe00000
 800b108:	94a03595 	.word	0x94a03595
 800b10c:	3fcfffff 	.word	0x3fcfffff
 800b110:	000fffff 	.word	0x000fffff
 800b114:	7ff00000 	.word	0x7ff00000
 800b118:	7fefffff 	.word	0x7fefffff
 800b11c:	7fe00000 	.word	0x7fe00000
 800b120:	7c9fffff 	.word	0x7c9fffff

0800b124 <_strtod_r>:
 800b124:	4b01      	ldr	r3, [pc, #4]	@ (800b12c <_strtod_r+0x8>)
 800b126:	f7ff ba63 	b.w	800a5f0 <_strtod_l>
 800b12a:	bf00      	nop
 800b12c:	2400006c 	.word	0x2400006c

0800b130 <_strtol_l.isra.0>:
 800b130:	2b24      	cmp	r3, #36	@ 0x24
 800b132:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b136:	4686      	mov	lr, r0
 800b138:	4690      	mov	r8, r2
 800b13a:	d801      	bhi.n	800b140 <_strtol_l.isra.0+0x10>
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	d106      	bne.n	800b14e <_strtol_l.isra.0+0x1e>
 800b140:	f7fd fe78 	bl	8008e34 <__errno>
 800b144:	2316      	movs	r3, #22
 800b146:	6003      	str	r3, [r0, #0]
 800b148:	2000      	movs	r0, #0
 800b14a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b14e:	4834      	ldr	r0, [pc, #208]	@ (800b220 <_strtol_l.isra.0+0xf0>)
 800b150:	460d      	mov	r5, r1
 800b152:	462a      	mov	r2, r5
 800b154:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b158:	5d06      	ldrb	r6, [r0, r4]
 800b15a:	f016 0608 	ands.w	r6, r6, #8
 800b15e:	d1f8      	bne.n	800b152 <_strtol_l.isra.0+0x22>
 800b160:	2c2d      	cmp	r4, #45	@ 0x2d
 800b162:	d110      	bne.n	800b186 <_strtol_l.isra.0+0x56>
 800b164:	782c      	ldrb	r4, [r5, #0]
 800b166:	2601      	movs	r6, #1
 800b168:	1c95      	adds	r5, r2, #2
 800b16a:	f033 0210 	bics.w	r2, r3, #16
 800b16e:	d115      	bne.n	800b19c <_strtol_l.isra.0+0x6c>
 800b170:	2c30      	cmp	r4, #48	@ 0x30
 800b172:	d10d      	bne.n	800b190 <_strtol_l.isra.0+0x60>
 800b174:	782a      	ldrb	r2, [r5, #0]
 800b176:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b17a:	2a58      	cmp	r2, #88	@ 0x58
 800b17c:	d108      	bne.n	800b190 <_strtol_l.isra.0+0x60>
 800b17e:	786c      	ldrb	r4, [r5, #1]
 800b180:	3502      	adds	r5, #2
 800b182:	2310      	movs	r3, #16
 800b184:	e00a      	b.n	800b19c <_strtol_l.isra.0+0x6c>
 800b186:	2c2b      	cmp	r4, #43	@ 0x2b
 800b188:	bf04      	itt	eq
 800b18a:	782c      	ldrbeq	r4, [r5, #0]
 800b18c:	1c95      	addeq	r5, r2, #2
 800b18e:	e7ec      	b.n	800b16a <_strtol_l.isra.0+0x3a>
 800b190:	2b00      	cmp	r3, #0
 800b192:	d1f6      	bne.n	800b182 <_strtol_l.isra.0+0x52>
 800b194:	2c30      	cmp	r4, #48	@ 0x30
 800b196:	bf14      	ite	ne
 800b198:	230a      	movne	r3, #10
 800b19a:	2308      	moveq	r3, #8
 800b19c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b1a0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	fbbc f9f3 	udiv	r9, ip, r3
 800b1aa:	4610      	mov	r0, r2
 800b1ac:	fb03 ca19 	mls	sl, r3, r9, ip
 800b1b0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b1b4:	2f09      	cmp	r7, #9
 800b1b6:	d80f      	bhi.n	800b1d8 <_strtol_l.isra.0+0xa8>
 800b1b8:	463c      	mov	r4, r7
 800b1ba:	42a3      	cmp	r3, r4
 800b1bc:	dd1b      	ble.n	800b1f6 <_strtol_l.isra.0+0xc6>
 800b1be:	1c57      	adds	r7, r2, #1
 800b1c0:	d007      	beq.n	800b1d2 <_strtol_l.isra.0+0xa2>
 800b1c2:	4581      	cmp	r9, r0
 800b1c4:	d314      	bcc.n	800b1f0 <_strtol_l.isra.0+0xc0>
 800b1c6:	d101      	bne.n	800b1cc <_strtol_l.isra.0+0x9c>
 800b1c8:	45a2      	cmp	sl, r4
 800b1ca:	db11      	blt.n	800b1f0 <_strtol_l.isra.0+0xc0>
 800b1cc:	fb00 4003 	mla	r0, r0, r3, r4
 800b1d0:	2201      	movs	r2, #1
 800b1d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1d6:	e7eb      	b.n	800b1b0 <_strtol_l.isra.0+0x80>
 800b1d8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b1dc:	2f19      	cmp	r7, #25
 800b1de:	d801      	bhi.n	800b1e4 <_strtol_l.isra.0+0xb4>
 800b1e0:	3c37      	subs	r4, #55	@ 0x37
 800b1e2:	e7ea      	b.n	800b1ba <_strtol_l.isra.0+0x8a>
 800b1e4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b1e8:	2f19      	cmp	r7, #25
 800b1ea:	d804      	bhi.n	800b1f6 <_strtol_l.isra.0+0xc6>
 800b1ec:	3c57      	subs	r4, #87	@ 0x57
 800b1ee:	e7e4      	b.n	800b1ba <_strtol_l.isra.0+0x8a>
 800b1f0:	f04f 32ff 	mov.w	r2, #4294967295
 800b1f4:	e7ed      	b.n	800b1d2 <_strtol_l.isra.0+0xa2>
 800b1f6:	1c53      	adds	r3, r2, #1
 800b1f8:	d108      	bne.n	800b20c <_strtol_l.isra.0+0xdc>
 800b1fa:	2322      	movs	r3, #34	@ 0x22
 800b1fc:	f8ce 3000 	str.w	r3, [lr]
 800b200:	4660      	mov	r0, ip
 800b202:	f1b8 0f00 	cmp.w	r8, #0
 800b206:	d0a0      	beq.n	800b14a <_strtol_l.isra.0+0x1a>
 800b208:	1e69      	subs	r1, r5, #1
 800b20a:	e006      	b.n	800b21a <_strtol_l.isra.0+0xea>
 800b20c:	b106      	cbz	r6, 800b210 <_strtol_l.isra.0+0xe0>
 800b20e:	4240      	negs	r0, r0
 800b210:	f1b8 0f00 	cmp.w	r8, #0
 800b214:	d099      	beq.n	800b14a <_strtol_l.isra.0+0x1a>
 800b216:	2a00      	cmp	r2, #0
 800b218:	d1f6      	bne.n	800b208 <_strtol_l.isra.0+0xd8>
 800b21a:	f8c8 1000 	str.w	r1, [r8]
 800b21e:	e794      	b.n	800b14a <_strtol_l.isra.0+0x1a>
 800b220:	0800c7f1 	.word	0x0800c7f1

0800b224 <_strtol_r>:
 800b224:	f7ff bf84 	b.w	800b130 <_strtol_l.isra.0>

0800b228 <__ssputs_r>:
 800b228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b22c:	688e      	ldr	r6, [r1, #8]
 800b22e:	461f      	mov	r7, r3
 800b230:	42be      	cmp	r6, r7
 800b232:	680b      	ldr	r3, [r1, #0]
 800b234:	4682      	mov	sl, r0
 800b236:	460c      	mov	r4, r1
 800b238:	4690      	mov	r8, r2
 800b23a:	d82d      	bhi.n	800b298 <__ssputs_r+0x70>
 800b23c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b240:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b244:	d026      	beq.n	800b294 <__ssputs_r+0x6c>
 800b246:	6965      	ldr	r5, [r4, #20]
 800b248:	6909      	ldr	r1, [r1, #16]
 800b24a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b24e:	eba3 0901 	sub.w	r9, r3, r1
 800b252:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b256:	1c7b      	adds	r3, r7, #1
 800b258:	444b      	add	r3, r9
 800b25a:	106d      	asrs	r5, r5, #1
 800b25c:	429d      	cmp	r5, r3
 800b25e:	bf38      	it	cc
 800b260:	461d      	movcc	r5, r3
 800b262:	0553      	lsls	r3, r2, #21
 800b264:	d527      	bpl.n	800b2b6 <__ssputs_r+0x8e>
 800b266:	4629      	mov	r1, r5
 800b268:	f7fe fc74 	bl	8009b54 <_malloc_r>
 800b26c:	4606      	mov	r6, r0
 800b26e:	b360      	cbz	r0, 800b2ca <__ssputs_r+0xa2>
 800b270:	6921      	ldr	r1, [r4, #16]
 800b272:	464a      	mov	r2, r9
 800b274:	f000 fa18 	bl	800b6a8 <memcpy>
 800b278:	89a3      	ldrh	r3, [r4, #12]
 800b27a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b27e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b282:	81a3      	strh	r3, [r4, #12]
 800b284:	6126      	str	r6, [r4, #16]
 800b286:	6165      	str	r5, [r4, #20]
 800b288:	444e      	add	r6, r9
 800b28a:	eba5 0509 	sub.w	r5, r5, r9
 800b28e:	6026      	str	r6, [r4, #0]
 800b290:	60a5      	str	r5, [r4, #8]
 800b292:	463e      	mov	r6, r7
 800b294:	42be      	cmp	r6, r7
 800b296:	d900      	bls.n	800b29a <__ssputs_r+0x72>
 800b298:	463e      	mov	r6, r7
 800b29a:	6820      	ldr	r0, [r4, #0]
 800b29c:	4632      	mov	r2, r6
 800b29e:	4641      	mov	r1, r8
 800b2a0:	f000 f9c6 	bl	800b630 <memmove>
 800b2a4:	68a3      	ldr	r3, [r4, #8]
 800b2a6:	1b9b      	subs	r3, r3, r6
 800b2a8:	60a3      	str	r3, [r4, #8]
 800b2aa:	6823      	ldr	r3, [r4, #0]
 800b2ac:	4433      	add	r3, r6
 800b2ae:	6023      	str	r3, [r4, #0]
 800b2b0:	2000      	movs	r0, #0
 800b2b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2b6:	462a      	mov	r2, r5
 800b2b8:	f000 fd8b 	bl	800bdd2 <_realloc_r>
 800b2bc:	4606      	mov	r6, r0
 800b2be:	2800      	cmp	r0, #0
 800b2c0:	d1e0      	bne.n	800b284 <__ssputs_r+0x5c>
 800b2c2:	6921      	ldr	r1, [r4, #16]
 800b2c4:	4650      	mov	r0, sl
 800b2c6:	f7fe fbd1 	bl	8009a6c <_free_r>
 800b2ca:	230c      	movs	r3, #12
 800b2cc:	f8ca 3000 	str.w	r3, [sl]
 800b2d0:	89a3      	ldrh	r3, [r4, #12]
 800b2d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2d6:	81a3      	strh	r3, [r4, #12]
 800b2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2dc:	e7e9      	b.n	800b2b2 <__ssputs_r+0x8a>
	...

0800b2e0 <_svfiprintf_r>:
 800b2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e4:	4698      	mov	r8, r3
 800b2e6:	898b      	ldrh	r3, [r1, #12]
 800b2e8:	061b      	lsls	r3, r3, #24
 800b2ea:	b09d      	sub	sp, #116	@ 0x74
 800b2ec:	4607      	mov	r7, r0
 800b2ee:	460d      	mov	r5, r1
 800b2f0:	4614      	mov	r4, r2
 800b2f2:	d510      	bpl.n	800b316 <_svfiprintf_r+0x36>
 800b2f4:	690b      	ldr	r3, [r1, #16]
 800b2f6:	b973      	cbnz	r3, 800b316 <_svfiprintf_r+0x36>
 800b2f8:	2140      	movs	r1, #64	@ 0x40
 800b2fa:	f7fe fc2b 	bl	8009b54 <_malloc_r>
 800b2fe:	6028      	str	r0, [r5, #0]
 800b300:	6128      	str	r0, [r5, #16]
 800b302:	b930      	cbnz	r0, 800b312 <_svfiprintf_r+0x32>
 800b304:	230c      	movs	r3, #12
 800b306:	603b      	str	r3, [r7, #0]
 800b308:	f04f 30ff 	mov.w	r0, #4294967295
 800b30c:	b01d      	add	sp, #116	@ 0x74
 800b30e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b312:	2340      	movs	r3, #64	@ 0x40
 800b314:	616b      	str	r3, [r5, #20]
 800b316:	2300      	movs	r3, #0
 800b318:	9309      	str	r3, [sp, #36]	@ 0x24
 800b31a:	2320      	movs	r3, #32
 800b31c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b320:	f8cd 800c 	str.w	r8, [sp, #12]
 800b324:	2330      	movs	r3, #48	@ 0x30
 800b326:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b4c4 <_svfiprintf_r+0x1e4>
 800b32a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b32e:	f04f 0901 	mov.w	r9, #1
 800b332:	4623      	mov	r3, r4
 800b334:	469a      	mov	sl, r3
 800b336:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b33a:	b10a      	cbz	r2, 800b340 <_svfiprintf_r+0x60>
 800b33c:	2a25      	cmp	r2, #37	@ 0x25
 800b33e:	d1f9      	bne.n	800b334 <_svfiprintf_r+0x54>
 800b340:	ebba 0b04 	subs.w	fp, sl, r4
 800b344:	d00b      	beq.n	800b35e <_svfiprintf_r+0x7e>
 800b346:	465b      	mov	r3, fp
 800b348:	4622      	mov	r2, r4
 800b34a:	4629      	mov	r1, r5
 800b34c:	4638      	mov	r0, r7
 800b34e:	f7ff ff6b 	bl	800b228 <__ssputs_r>
 800b352:	3001      	adds	r0, #1
 800b354:	f000 80a7 	beq.w	800b4a6 <_svfiprintf_r+0x1c6>
 800b358:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b35a:	445a      	add	r2, fp
 800b35c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b35e:	f89a 3000 	ldrb.w	r3, [sl]
 800b362:	2b00      	cmp	r3, #0
 800b364:	f000 809f 	beq.w	800b4a6 <_svfiprintf_r+0x1c6>
 800b368:	2300      	movs	r3, #0
 800b36a:	f04f 32ff 	mov.w	r2, #4294967295
 800b36e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b372:	f10a 0a01 	add.w	sl, sl, #1
 800b376:	9304      	str	r3, [sp, #16]
 800b378:	9307      	str	r3, [sp, #28]
 800b37a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b37e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b380:	4654      	mov	r4, sl
 800b382:	2205      	movs	r2, #5
 800b384:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b388:	484e      	ldr	r0, [pc, #312]	@ (800b4c4 <_svfiprintf_r+0x1e4>)
 800b38a:	f7f4 ffa9 	bl	80002e0 <memchr>
 800b38e:	9a04      	ldr	r2, [sp, #16]
 800b390:	b9d8      	cbnz	r0, 800b3ca <_svfiprintf_r+0xea>
 800b392:	06d0      	lsls	r0, r2, #27
 800b394:	bf44      	itt	mi
 800b396:	2320      	movmi	r3, #32
 800b398:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b39c:	0711      	lsls	r1, r2, #28
 800b39e:	bf44      	itt	mi
 800b3a0:	232b      	movmi	r3, #43	@ 0x2b
 800b3a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3a6:	f89a 3000 	ldrb.w	r3, [sl]
 800b3aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3ac:	d015      	beq.n	800b3da <_svfiprintf_r+0xfa>
 800b3ae:	9a07      	ldr	r2, [sp, #28]
 800b3b0:	4654      	mov	r4, sl
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	f04f 0c0a 	mov.w	ip, #10
 800b3b8:	4621      	mov	r1, r4
 800b3ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3be:	3b30      	subs	r3, #48	@ 0x30
 800b3c0:	2b09      	cmp	r3, #9
 800b3c2:	d94b      	bls.n	800b45c <_svfiprintf_r+0x17c>
 800b3c4:	b1b0      	cbz	r0, 800b3f4 <_svfiprintf_r+0x114>
 800b3c6:	9207      	str	r2, [sp, #28]
 800b3c8:	e014      	b.n	800b3f4 <_svfiprintf_r+0x114>
 800b3ca:	eba0 0308 	sub.w	r3, r0, r8
 800b3ce:	fa09 f303 	lsl.w	r3, r9, r3
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	9304      	str	r3, [sp, #16]
 800b3d6:	46a2      	mov	sl, r4
 800b3d8:	e7d2      	b.n	800b380 <_svfiprintf_r+0xa0>
 800b3da:	9b03      	ldr	r3, [sp, #12]
 800b3dc:	1d19      	adds	r1, r3, #4
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	9103      	str	r1, [sp, #12]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	bfbb      	ittet	lt
 800b3e6:	425b      	neglt	r3, r3
 800b3e8:	f042 0202 	orrlt.w	r2, r2, #2
 800b3ec:	9307      	strge	r3, [sp, #28]
 800b3ee:	9307      	strlt	r3, [sp, #28]
 800b3f0:	bfb8      	it	lt
 800b3f2:	9204      	strlt	r2, [sp, #16]
 800b3f4:	7823      	ldrb	r3, [r4, #0]
 800b3f6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3f8:	d10a      	bne.n	800b410 <_svfiprintf_r+0x130>
 800b3fa:	7863      	ldrb	r3, [r4, #1]
 800b3fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3fe:	d132      	bne.n	800b466 <_svfiprintf_r+0x186>
 800b400:	9b03      	ldr	r3, [sp, #12]
 800b402:	1d1a      	adds	r2, r3, #4
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	9203      	str	r2, [sp, #12]
 800b408:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b40c:	3402      	adds	r4, #2
 800b40e:	9305      	str	r3, [sp, #20]
 800b410:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b4d4 <_svfiprintf_r+0x1f4>
 800b414:	7821      	ldrb	r1, [r4, #0]
 800b416:	2203      	movs	r2, #3
 800b418:	4650      	mov	r0, sl
 800b41a:	f7f4 ff61 	bl	80002e0 <memchr>
 800b41e:	b138      	cbz	r0, 800b430 <_svfiprintf_r+0x150>
 800b420:	9b04      	ldr	r3, [sp, #16]
 800b422:	eba0 000a 	sub.w	r0, r0, sl
 800b426:	2240      	movs	r2, #64	@ 0x40
 800b428:	4082      	lsls	r2, r0
 800b42a:	4313      	orrs	r3, r2
 800b42c:	3401      	adds	r4, #1
 800b42e:	9304      	str	r3, [sp, #16]
 800b430:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b434:	4824      	ldr	r0, [pc, #144]	@ (800b4c8 <_svfiprintf_r+0x1e8>)
 800b436:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b43a:	2206      	movs	r2, #6
 800b43c:	f7f4 ff50 	bl	80002e0 <memchr>
 800b440:	2800      	cmp	r0, #0
 800b442:	d036      	beq.n	800b4b2 <_svfiprintf_r+0x1d2>
 800b444:	4b21      	ldr	r3, [pc, #132]	@ (800b4cc <_svfiprintf_r+0x1ec>)
 800b446:	bb1b      	cbnz	r3, 800b490 <_svfiprintf_r+0x1b0>
 800b448:	9b03      	ldr	r3, [sp, #12]
 800b44a:	3307      	adds	r3, #7
 800b44c:	f023 0307 	bic.w	r3, r3, #7
 800b450:	3308      	adds	r3, #8
 800b452:	9303      	str	r3, [sp, #12]
 800b454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b456:	4433      	add	r3, r6
 800b458:	9309      	str	r3, [sp, #36]	@ 0x24
 800b45a:	e76a      	b.n	800b332 <_svfiprintf_r+0x52>
 800b45c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b460:	460c      	mov	r4, r1
 800b462:	2001      	movs	r0, #1
 800b464:	e7a8      	b.n	800b3b8 <_svfiprintf_r+0xd8>
 800b466:	2300      	movs	r3, #0
 800b468:	3401      	adds	r4, #1
 800b46a:	9305      	str	r3, [sp, #20]
 800b46c:	4619      	mov	r1, r3
 800b46e:	f04f 0c0a 	mov.w	ip, #10
 800b472:	4620      	mov	r0, r4
 800b474:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b478:	3a30      	subs	r2, #48	@ 0x30
 800b47a:	2a09      	cmp	r2, #9
 800b47c:	d903      	bls.n	800b486 <_svfiprintf_r+0x1a6>
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d0c6      	beq.n	800b410 <_svfiprintf_r+0x130>
 800b482:	9105      	str	r1, [sp, #20]
 800b484:	e7c4      	b.n	800b410 <_svfiprintf_r+0x130>
 800b486:	fb0c 2101 	mla	r1, ip, r1, r2
 800b48a:	4604      	mov	r4, r0
 800b48c:	2301      	movs	r3, #1
 800b48e:	e7f0      	b.n	800b472 <_svfiprintf_r+0x192>
 800b490:	ab03      	add	r3, sp, #12
 800b492:	9300      	str	r3, [sp, #0]
 800b494:	462a      	mov	r2, r5
 800b496:	4b0e      	ldr	r3, [pc, #56]	@ (800b4d0 <_svfiprintf_r+0x1f0>)
 800b498:	a904      	add	r1, sp, #16
 800b49a:	4638      	mov	r0, r7
 800b49c:	f7fc fda4 	bl	8007fe8 <_printf_float>
 800b4a0:	1c42      	adds	r2, r0, #1
 800b4a2:	4606      	mov	r6, r0
 800b4a4:	d1d6      	bne.n	800b454 <_svfiprintf_r+0x174>
 800b4a6:	89ab      	ldrh	r3, [r5, #12]
 800b4a8:	065b      	lsls	r3, r3, #25
 800b4aa:	f53f af2d 	bmi.w	800b308 <_svfiprintf_r+0x28>
 800b4ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4b0:	e72c      	b.n	800b30c <_svfiprintf_r+0x2c>
 800b4b2:	ab03      	add	r3, sp, #12
 800b4b4:	9300      	str	r3, [sp, #0]
 800b4b6:	462a      	mov	r2, r5
 800b4b8:	4b05      	ldr	r3, [pc, #20]	@ (800b4d0 <_svfiprintf_r+0x1f0>)
 800b4ba:	a904      	add	r1, sp, #16
 800b4bc:	4638      	mov	r0, r7
 800b4be:	f7fd f81b 	bl	80084f8 <_printf_i>
 800b4c2:	e7ed      	b.n	800b4a0 <_svfiprintf_r+0x1c0>
 800b4c4:	0800c5e9 	.word	0x0800c5e9
 800b4c8:	0800c5f3 	.word	0x0800c5f3
 800b4cc:	08007fe9 	.word	0x08007fe9
 800b4d0:	0800b229 	.word	0x0800b229
 800b4d4:	0800c5ef 	.word	0x0800c5ef

0800b4d8 <__sflush_r>:
 800b4d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4e0:	0716      	lsls	r6, r2, #28
 800b4e2:	4605      	mov	r5, r0
 800b4e4:	460c      	mov	r4, r1
 800b4e6:	d454      	bmi.n	800b592 <__sflush_r+0xba>
 800b4e8:	684b      	ldr	r3, [r1, #4]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	dc02      	bgt.n	800b4f4 <__sflush_r+0x1c>
 800b4ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	dd48      	ble.n	800b586 <__sflush_r+0xae>
 800b4f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b4f6:	2e00      	cmp	r6, #0
 800b4f8:	d045      	beq.n	800b586 <__sflush_r+0xae>
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b500:	682f      	ldr	r7, [r5, #0]
 800b502:	6a21      	ldr	r1, [r4, #32]
 800b504:	602b      	str	r3, [r5, #0]
 800b506:	d030      	beq.n	800b56a <__sflush_r+0x92>
 800b508:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b50a:	89a3      	ldrh	r3, [r4, #12]
 800b50c:	0759      	lsls	r1, r3, #29
 800b50e:	d505      	bpl.n	800b51c <__sflush_r+0x44>
 800b510:	6863      	ldr	r3, [r4, #4]
 800b512:	1ad2      	subs	r2, r2, r3
 800b514:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b516:	b10b      	cbz	r3, 800b51c <__sflush_r+0x44>
 800b518:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b51a:	1ad2      	subs	r2, r2, r3
 800b51c:	2300      	movs	r3, #0
 800b51e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b520:	6a21      	ldr	r1, [r4, #32]
 800b522:	4628      	mov	r0, r5
 800b524:	47b0      	blx	r6
 800b526:	1c43      	adds	r3, r0, #1
 800b528:	89a3      	ldrh	r3, [r4, #12]
 800b52a:	d106      	bne.n	800b53a <__sflush_r+0x62>
 800b52c:	6829      	ldr	r1, [r5, #0]
 800b52e:	291d      	cmp	r1, #29
 800b530:	d82b      	bhi.n	800b58a <__sflush_r+0xb2>
 800b532:	4a2a      	ldr	r2, [pc, #168]	@ (800b5dc <__sflush_r+0x104>)
 800b534:	40ca      	lsrs	r2, r1
 800b536:	07d6      	lsls	r6, r2, #31
 800b538:	d527      	bpl.n	800b58a <__sflush_r+0xb2>
 800b53a:	2200      	movs	r2, #0
 800b53c:	6062      	str	r2, [r4, #4]
 800b53e:	04d9      	lsls	r1, r3, #19
 800b540:	6922      	ldr	r2, [r4, #16]
 800b542:	6022      	str	r2, [r4, #0]
 800b544:	d504      	bpl.n	800b550 <__sflush_r+0x78>
 800b546:	1c42      	adds	r2, r0, #1
 800b548:	d101      	bne.n	800b54e <__sflush_r+0x76>
 800b54a:	682b      	ldr	r3, [r5, #0]
 800b54c:	b903      	cbnz	r3, 800b550 <__sflush_r+0x78>
 800b54e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b550:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b552:	602f      	str	r7, [r5, #0]
 800b554:	b1b9      	cbz	r1, 800b586 <__sflush_r+0xae>
 800b556:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b55a:	4299      	cmp	r1, r3
 800b55c:	d002      	beq.n	800b564 <__sflush_r+0x8c>
 800b55e:	4628      	mov	r0, r5
 800b560:	f7fe fa84 	bl	8009a6c <_free_r>
 800b564:	2300      	movs	r3, #0
 800b566:	6363      	str	r3, [r4, #52]	@ 0x34
 800b568:	e00d      	b.n	800b586 <__sflush_r+0xae>
 800b56a:	2301      	movs	r3, #1
 800b56c:	4628      	mov	r0, r5
 800b56e:	47b0      	blx	r6
 800b570:	4602      	mov	r2, r0
 800b572:	1c50      	adds	r0, r2, #1
 800b574:	d1c9      	bne.n	800b50a <__sflush_r+0x32>
 800b576:	682b      	ldr	r3, [r5, #0]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d0c6      	beq.n	800b50a <__sflush_r+0x32>
 800b57c:	2b1d      	cmp	r3, #29
 800b57e:	d001      	beq.n	800b584 <__sflush_r+0xac>
 800b580:	2b16      	cmp	r3, #22
 800b582:	d11e      	bne.n	800b5c2 <__sflush_r+0xea>
 800b584:	602f      	str	r7, [r5, #0]
 800b586:	2000      	movs	r0, #0
 800b588:	e022      	b.n	800b5d0 <__sflush_r+0xf8>
 800b58a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b58e:	b21b      	sxth	r3, r3
 800b590:	e01b      	b.n	800b5ca <__sflush_r+0xf2>
 800b592:	690f      	ldr	r7, [r1, #16]
 800b594:	2f00      	cmp	r7, #0
 800b596:	d0f6      	beq.n	800b586 <__sflush_r+0xae>
 800b598:	0793      	lsls	r3, r2, #30
 800b59a:	680e      	ldr	r6, [r1, #0]
 800b59c:	bf08      	it	eq
 800b59e:	694b      	ldreq	r3, [r1, #20]
 800b5a0:	600f      	str	r7, [r1, #0]
 800b5a2:	bf18      	it	ne
 800b5a4:	2300      	movne	r3, #0
 800b5a6:	eba6 0807 	sub.w	r8, r6, r7
 800b5aa:	608b      	str	r3, [r1, #8]
 800b5ac:	f1b8 0f00 	cmp.w	r8, #0
 800b5b0:	dde9      	ble.n	800b586 <__sflush_r+0xae>
 800b5b2:	6a21      	ldr	r1, [r4, #32]
 800b5b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b5b6:	4643      	mov	r3, r8
 800b5b8:	463a      	mov	r2, r7
 800b5ba:	4628      	mov	r0, r5
 800b5bc:	47b0      	blx	r6
 800b5be:	2800      	cmp	r0, #0
 800b5c0:	dc08      	bgt.n	800b5d4 <__sflush_r+0xfc>
 800b5c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5ca:	81a3      	strh	r3, [r4, #12]
 800b5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5d4:	4407      	add	r7, r0
 800b5d6:	eba8 0800 	sub.w	r8, r8, r0
 800b5da:	e7e7      	b.n	800b5ac <__sflush_r+0xd4>
 800b5dc:	20400001 	.word	0x20400001

0800b5e0 <_fflush_r>:
 800b5e0:	b538      	push	{r3, r4, r5, lr}
 800b5e2:	690b      	ldr	r3, [r1, #16]
 800b5e4:	4605      	mov	r5, r0
 800b5e6:	460c      	mov	r4, r1
 800b5e8:	b913      	cbnz	r3, 800b5f0 <_fflush_r+0x10>
 800b5ea:	2500      	movs	r5, #0
 800b5ec:	4628      	mov	r0, r5
 800b5ee:	bd38      	pop	{r3, r4, r5, pc}
 800b5f0:	b118      	cbz	r0, 800b5fa <_fflush_r+0x1a>
 800b5f2:	6a03      	ldr	r3, [r0, #32]
 800b5f4:	b90b      	cbnz	r3, 800b5fa <_fflush_r+0x1a>
 800b5f6:	f7fd fb2f 	bl	8008c58 <__sinit>
 800b5fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d0f3      	beq.n	800b5ea <_fflush_r+0xa>
 800b602:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b604:	07d0      	lsls	r0, r2, #31
 800b606:	d404      	bmi.n	800b612 <_fflush_r+0x32>
 800b608:	0599      	lsls	r1, r3, #22
 800b60a:	d402      	bmi.n	800b612 <_fflush_r+0x32>
 800b60c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b60e:	f7fd fc3c 	bl	8008e8a <__retarget_lock_acquire_recursive>
 800b612:	4628      	mov	r0, r5
 800b614:	4621      	mov	r1, r4
 800b616:	f7ff ff5f 	bl	800b4d8 <__sflush_r>
 800b61a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b61c:	07da      	lsls	r2, r3, #31
 800b61e:	4605      	mov	r5, r0
 800b620:	d4e4      	bmi.n	800b5ec <_fflush_r+0xc>
 800b622:	89a3      	ldrh	r3, [r4, #12]
 800b624:	059b      	lsls	r3, r3, #22
 800b626:	d4e1      	bmi.n	800b5ec <_fflush_r+0xc>
 800b628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b62a:	f7fd fc2f 	bl	8008e8c <__retarget_lock_release_recursive>
 800b62e:	e7dd      	b.n	800b5ec <_fflush_r+0xc>

0800b630 <memmove>:
 800b630:	4288      	cmp	r0, r1
 800b632:	b510      	push	{r4, lr}
 800b634:	eb01 0402 	add.w	r4, r1, r2
 800b638:	d902      	bls.n	800b640 <memmove+0x10>
 800b63a:	4284      	cmp	r4, r0
 800b63c:	4623      	mov	r3, r4
 800b63e:	d807      	bhi.n	800b650 <memmove+0x20>
 800b640:	1e43      	subs	r3, r0, #1
 800b642:	42a1      	cmp	r1, r4
 800b644:	d008      	beq.n	800b658 <memmove+0x28>
 800b646:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b64a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b64e:	e7f8      	b.n	800b642 <memmove+0x12>
 800b650:	4402      	add	r2, r0
 800b652:	4601      	mov	r1, r0
 800b654:	428a      	cmp	r2, r1
 800b656:	d100      	bne.n	800b65a <memmove+0x2a>
 800b658:	bd10      	pop	{r4, pc}
 800b65a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b65e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b662:	e7f7      	b.n	800b654 <memmove+0x24>

0800b664 <strncmp>:
 800b664:	b510      	push	{r4, lr}
 800b666:	b16a      	cbz	r2, 800b684 <strncmp+0x20>
 800b668:	3901      	subs	r1, #1
 800b66a:	1884      	adds	r4, r0, r2
 800b66c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b670:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b674:	429a      	cmp	r2, r3
 800b676:	d103      	bne.n	800b680 <strncmp+0x1c>
 800b678:	42a0      	cmp	r0, r4
 800b67a:	d001      	beq.n	800b680 <strncmp+0x1c>
 800b67c:	2a00      	cmp	r2, #0
 800b67e:	d1f5      	bne.n	800b66c <strncmp+0x8>
 800b680:	1ad0      	subs	r0, r2, r3
 800b682:	bd10      	pop	{r4, pc}
 800b684:	4610      	mov	r0, r2
 800b686:	e7fc      	b.n	800b682 <strncmp+0x1e>

0800b688 <_sbrk_r>:
 800b688:	b538      	push	{r3, r4, r5, lr}
 800b68a:	4d06      	ldr	r5, [pc, #24]	@ (800b6a4 <_sbrk_r+0x1c>)
 800b68c:	2300      	movs	r3, #0
 800b68e:	4604      	mov	r4, r0
 800b690:	4608      	mov	r0, r1
 800b692:	602b      	str	r3, [r5, #0]
 800b694:	f7f6 fc0a 	bl	8001eac <_sbrk>
 800b698:	1c43      	adds	r3, r0, #1
 800b69a:	d102      	bne.n	800b6a2 <_sbrk_r+0x1a>
 800b69c:	682b      	ldr	r3, [r5, #0]
 800b69e:	b103      	cbz	r3, 800b6a2 <_sbrk_r+0x1a>
 800b6a0:	6023      	str	r3, [r4, #0]
 800b6a2:	bd38      	pop	{r3, r4, r5, pc}
 800b6a4:	240004f0 	.word	0x240004f0

0800b6a8 <memcpy>:
 800b6a8:	440a      	add	r2, r1
 800b6aa:	4291      	cmp	r1, r2
 800b6ac:	f100 33ff 	add.w	r3, r0, #4294967295
 800b6b0:	d100      	bne.n	800b6b4 <memcpy+0xc>
 800b6b2:	4770      	bx	lr
 800b6b4:	b510      	push	{r4, lr}
 800b6b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6be:	4291      	cmp	r1, r2
 800b6c0:	d1f9      	bne.n	800b6b6 <memcpy+0xe>
 800b6c2:	bd10      	pop	{r4, pc}
 800b6c4:	0000      	movs	r0, r0
	...

0800b6c8 <nan>:
 800b6c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b6d0 <nan+0x8>
 800b6cc:	4770      	bx	lr
 800b6ce:	bf00      	nop
 800b6d0:	00000000 	.word	0x00000000
 800b6d4:	7ff80000 	.word	0x7ff80000

0800b6d8 <__assert_func>:
 800b6d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b6da:	4614      	mov	r4, r2
 800b6dc:	461a      	mov	r2, r3
 800b6de:	4b09      	ldr	r3, [pc, #36]	@ (800b704 <__assert_func+0x2c>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	4605      	mov	r5, r0
 800b6e4:	68d8      	ldr	r0, [r3, #12]
 800b6e6:	b14c      	cbz	r4, 800b6fc <__assert_func+0x24>
 800b6e8:	4b07      	ldr	r3, [pc, #28]	@ (800b708 <__assert_func+0x30>)
 800b6ea:	9100      	str	r1, [sp, #0]
 800b6ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b6f0:	4906      	ldr	r1, [pc, #24]	@ (800b70c <__assert_func+0x34>)
 800b6f2:	462b      	mov	r3, r5
 800b6f4:	f000 fba8 	bl	800be48 <fiprintf>
 800b6f8:	f000 fbb8 	bl	800be6c <abort>
 800b6fc:	4b04      	ldr	r3, [pc, #16]	@ (800b710 <__assert_func+0x38>)
 800b6fe:	461c      	mov	r4, r3
 800b700:	e7f3      	b.n	800b6ea <__assert_func+0x12>
 800b702:	bf00      	nop
 800b704:	2400001c 	.word	0x2400001c
 800b708:	0800c602 	.word	0x0800c602
 800b70c:	0800c60f 	.word	0x0800c60f
 800b710:	0800c63d 	.word	0x0800c63d

0800b714 <_calloc_r>:
 800b714:	b570      	push	{r4, r5, r6, lr}
 800b716:	fba1 5402 	umull	r5, r4, r1, r2
 800b71a:	b934      	cbnz	r4, 800b72a <_calloc_r+0x16>
 800b71c:	4629      	mov	r1, r5
 800b71e:	f7fe fa19 	bl	8009b54 <_malloc_r>
 800b722:	4606      	mov	r6, r0
 800b724:	b928      	cbnz	r0, 800b732 <_calloc_r+0x1e>
 800b726:	4630      	mov	r0, r6
 800b728:	bd70      	pop	{r4, r5, r6, pc}
 800b72a:	220c      	movs	r2, #12
 800b72c:	6002      	str	r2, [r0, #0]
 800b72e:	2600      	movs	r6, #0
 800b730:	e7f9      	b.n	800b726 <_calloc_r+0x12>
 800b732:	462a      	mov	r2, r5
 800b734:	4621      	mov	r1, r4
 800b736:	f7fd fb2a 	bl	8008d8e <memset>
 800b73a:	e7f4      	b.n	800b726 <_calloc_r+0x12>

0800b73c <rshift>:
 800b73c:	6903      	ldr	r3, [r0, #16]
 800b73e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b742:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b746:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b74a:	f100 0414 	add.w	r4, r0, #20
 800b74e:	dd45      	ble.n	800b7dc <rshift+0xa0>
 800b750:	f011 011f 	ands.w	r1, r1, #31
 800b754:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b758:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b75c:	d10c      	bne.n	800b778 <rshift+0x3c>
 800b75e:	f100 0710 	add.w	r7, r0, #16
 800b762:	4629      	mov	r1, r5
 800b764:	42b1      	cmp	r1, r6
 800b766:	d334      	bcc.n	800b7d2 <rshift+0x96>
 800b768:	1a9b      	subs	r3, r3, r2
 800b76a:	009b      	lsls	r3, r3, #2
 800b76c:	1eea      	subs	r2, r5, #3
 800b76e:	4296      	cmp	r6, r2
 800b770:	bf38      	it	cc
 800b772:	2300      	movcc	r3, #0
 800b774:	4423      	add	r3, r4
 800b776:	e015      	b.n	800b7a4 <rshift+0x68>
 800b778:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b77c:	f1c1 0820 	rsb	r8, r1, #32
 800b780:	40cf      	lsrs	r7, r1
 800b782:	f105 0e04 	add.w	lr, r5, #4
 800b786:	46a1      	mov	r9, r4
 800b788:	4576      	cmp	r6, lr
 800b78a:	46f4      	mov	ip, lr
 800b78c:	d815      	bhi.n	800b7ba <rshift+0x7e>
 800b78e:	1a9a      	subs	r2, r3, r2
 800b790:	0092      	lsls	r2, r2, #2
 800b792:	3a04      	subs	r2, #4
 800b794:	3501      	adds	r5, #1
 800b796:	42ae      	cmp	r6, r5
 800b798:	bf38      	it	cc
 800b79a:	2200      	movcc	r2, #0
 800b79c:	18a3      	adds	r3, r4, r2
 800b79e:	50a7      	str	r7, [r4, r2]
 800b7a0:	b107      	cbz	r7, 800b7a4 <rshift+0x68>
 800b7a2:	3304      	adds	r3, #4
 800b7a4:	1b1a      	subs	r2, r3, r4
 800b7a6:	42a3      	cmp	r3, r4
 800b7a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b7ac:	bf08      	it	eq
 800b7ae:	2300      	moveq	r3, #0
 800b7b0:	6102      	str	r2, [r0, #16]
 800b7b2:	bf08      	it	eq
 800b7b4:	6143      	streq	r3, [r0, #20]
 800b7b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7ba:	f8dc c000 	ldr.w	ip, [ip]
 800b7be:	fa0c fc08 	lsl.w	ip, ip, r8
 800b7c2:	ea4c 0707 	orr.w	r7, ip, r7
 800b7c6:	f849 7b04 	str.w	r7, [r9], #4
 800b7ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b7ce:	40cf      	lsrs	r7, r1
 800b7d0:	e7da      	b.n	800b788 <rshift+0x4c>
 800b7d2:	f851 cb04 	ldr.w	ip, [r1], #4
 800b7d6:	f847 cf04 	str.w	ip, [r7, #4]!
 800b7da:	e7c3      	b.n	800b764 <rshift+0x28>
 800b7dc:	4623      	mov	r3, r4
 800b7de:	e7e1      	b.n	800b7a4 <rshift+0x68>

0800b7e0 <__hexdig_fun>:
 800b7e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b7e4:	2b09      	cmp	r3, #9
 800b7e6:	d802      	bhi.n	800b7ee <__hexdig_fun+0xe>
 800b7e8:	3820      	subs	r0, #32
 800b7ea:	b2c0      	uxtb	r0, r0
 800b7ec:	4770      	bx	lr
 800b7ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b7f2:	2b05      	cmp	r3, #5
 800b7f4:	d801      	bhi.n	800b7fa <__hexdig_fun+0x1a>
 800b7f6:	3847      	subs	r0, #71	@ 0x47
 800b7f8:	e7f7      	b.n	800b7ea <__hexdig_fun+0xa>
 800b7fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b7fe:	2b05      	cmp	r3, #5
 800b800:	d801      	bhi.n	800b806 <__hexdig_fun+0x26>
 800b802:	3827      	subs	r0, #39	@ 0x27
 800b804:	e7f1      	b.n	800b7ea <__hexdig_fun+0xa>
 800b806:	2000      	movs	r0, #0
 800b808:	4770      	bx	lr
	...

0800b80c <__gethex>:
 800b80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b810:	b085      	sub	sp, #20
 800b812:	468a      	mov	sl, r1
 800b814:	9302      	str	r3, [sp, #8]
 800b816:	680b      	ldr	r3, [r1, #0]
 800b818:	9001      	str	r0, [sp, #4]
 800b81a:	4690      	mov	r8, r2
 800b81c:	1c9c      	adds	r4, r3, #2
 800b81e:	46a1      	mov	r9, r4
 800b820:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b824:	2830      	cmp	r0, #48	@ 0x30
 800b826:	d0fa      	beq.n	800b81e <__gethex+0x12>
 800b828:	eba9 0303 	sub.w	r3, r9, r3
 800b82c:	f1a3 0b02 	sub.w	fp, r3, #2
 800b830:	f7ff ffd6 	bl	800b7e0 <__hexdig_fun>
 800b834:	4605      	mov	r5, r0
 800b836:	2800      	cmp	r0, #0
 800b838:	d168      	bne.n	800b90c <__gethex+0x100>
 800b83a:	49a0      	ldr	r1, [pc, #640]	@ (800babc <__gethex+0x2b0>)
 800b83c:	2201      	movs	r2, #1
 800b83e:	4648      	mov	r0, r9
 800b840:	f7ff ff10 	bl	800b664 <strncmp>
 800b844:	4607      	mov	r7, r0
 800b846:	2800      	cmp	r0, #0
 800b848:	d167      	bne.n	800b91a <__gethex+0x10e>
 800b84a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b84e:	4626      	mov	r6, r4
 800b850:	f7ff ffc6 	bl	800b7e0 <__hexdig_fun>
 800b854:	2800      	cmp	r0, #0
 800b856:	d062      	beq.n	800b91e <__gethex+0x112>
 800b858:	4623      	mov	r3, r4
 800b85a:	7818      	ldrb	r0, [r3, #0]
 800b85c:	2830      	cmp	r0, #48	@ 0x30
 800b85e:	4699      	mov	r9, r3
 800b860:	f103 0301 	add.w	r3, r3, #1
 800b864:	d0f9      	beq.n	800b85a <__gethex+0x4e>
 800b866:	f7ff ffbb 	bl	800b7e0 <__hexdig_fun>
 800b86a:	fab0 f580 	clz	r5, r0
 800b86e:	096d      	lsrs	r5, r5, #5
 800b870:	f04f 0b01 	mov.w	fp, #1
 800b874:	464a      	mov	r2, r9
 800b876:	4616      	mov	r6, r2
 800b878:	3201      	adds	r2, #1
 800b87a:	7830      	ldrb	r0, [r6, #0]
 800b87c:	f7ff ffb0 	bl	800b7e0 <__hexdig_fun>
 800b880:	2800      	cmp	r0, #0
 800b882:	d1f8      	bne.n	800b876 <__gethex+0x6a>
 800b884:	498d      	ldr	r1, [pc, #564]	@ (800babc <__gethex+0x2b0>)
 800b886:	2201      	movs	r2, #1
 800b888:	4630      	mov	r0, r6
 800b88a:	f7ff feeb 	bl	800b664 <strncmp>
 800b88e:	2800      	cmp	r0, #0
 800b890:	d13f      	bne.n	800b912 <__gethex+0x106>
 800b892:	b944      	cbnz	r4, 800b8a6 <__gethex+0x9a>
 800b894:	1c74      	adds	r4, r6, #1
 800b896:	4622      	mov	r2, r4
 800b898:	4616      	mov	r6, r2
 800b89a:	3201      	adds	r2, #1
 800b89c:	7830      	ldrb	r0, [r6, #0]
 800b89e:	f7ff ff9f 	bl	800b7e0 <__hexdig_fun>
 800b8a2:	2800      	cmp	r0, #0
 800b8a4:	d1f8      	bne.n	800b898 <__gethex+0x8c>
 800b8a6:	1ba4      	subs	r4, r4, r6
 800b8a8:	00a7      	lsls	r7, r4, #2
 800b8aa:	7833      	ldrb	r3, [r6, #0]
 800b8ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b8b0:	2b50      	cmp	r3, #80	@ 0x50
 800b8b2:	d13e      	bne.n	800b932 <__gethex+0x126>
 800b8b4:	7873      	ldrb	r3, [r6, #1]
 800b8b6:	2b2b      	cmp	r3, #43	@ 0x2b
 800b8b8:	d033      	beq.n	800b922 <__gethex+0x116>
 800b8ba:	2b2d      	cmp	r3, #45	@ 0x2d
 800b8bc:	d034      	beq.n	800b928 <__gethex+0x11c>
 800b8be:	1c71      	adds	r1, r6, #1
 800b8c0:	2400      	movs	r4, #0
 800b8c2:	7808      	ldrb	r0, [r1, #0]
 800b8c4:	f7ff ff8c 	bl	800b7e0 <__hexdig_fun>
 800b8c8:	1e43      	subs	r3, r0, #1
 800b8ca:	b2db      	uxtb	r3, r3
 800b8cc:	2b18      	cmp	r3, #24
 800b8ce:	d830      	bhi.n	800b932 <__gethex+0x126>
 800b8d0:	f1a0 0210 	sub.w	r2, r0, #16
 800b8d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b8d8:	f7ff ff82 	bl	800b7e0 <__hexdig_fun>
 800b8dc:	f100 3cff 	add.w	ip, r0, #4294967295
 800b8e0:	fa5f fc8c 	uxtb.w	ip, ip
 800b8e4:	f1bc 0f18 	cmp.w	ip, #24
 800b8e8:	f04f 030a 	mov.w	r3, #10
 800b8ec:	d91e      	bls.n	800b92c <__gethex+0x120>
 800b8ee:	b104      	cbz	r4, 800b8f2 <__gethex+0xe6>
 800b8f0:	4252      	negs	r2, r2
 800b8f2:	4417      	add	r7, r2
 800b8f4:	f8ca 1000 	str.w	r1, [sl]
 800b8f8:	b1ed      	cbz	r5, 800b936 <__gethex+0x12a>
 800b8fa:	f1bb 0f00 	cmp.w	fp, #0
 800b8fe:	bf0c      	ite	eq
 800b900:	2506      	moveq	r5, #6
 800b902:	2500      	movne	r5, #0
 800b904:	4628      	mov	r0, r5
 800b906:	b005      	add	sp, #20
 800b908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b90c:	2500      	movs	r5, #0
 800b90e:	462c      	mov	r4, r5
 800b910:	e7b0      	b.n	800b874 <__gethex+0x68>
 800b912:	2c00      	cmp	r4, #0
 800b914:	d1c7      	bne.n	800b8a6 <__gethex+0x9a>
 800b916:	4627      	mov	r7, r4
 800b918:	e7c7      	b.n	800b8aa <__gethex+0x9e>
 800b91a:	464e      	mov	r6, r9
 800b91c:	462f      	mov	r7, r5
 800b91e:	2501      	movs	r5, #1
 800b920:	e7c3      	b.n	800b8aa <__gethex+0x9e>
 800b922:	2400      	movs	r4, #0
 800b924:	1cb1      	adds	r1, r6, #2
 800b926:	e7cc      	b.n	800b8c2 <__gethex+0xb6>
 800b928:	2401      	movs	r4, #1
 800b92a:	e7fb      	b.n	800b924 <__gethex+0x118>
 800b92c:	fb03 0002 	mla	r0, r3, r2, r0
 800b930:	e7ce      	b.n	800b8d0 <__gethex+0xc4>
 800b932:	4631      	mov	r1, r6
 800b934:	e7de      	b.n	800b8f4 <__gethex+0xe8>
 800b936:	eba6 0309 	sub.w	r3, r6, r9
 800b93a:	3b01      	subs	r3, #1
 800b93c:	4629      	mov	r1, r5
 800b93e:	2b07      	cmp	r3, #7
 800b940:	dc0a      	bgt.n	800b958 <__gethex+0x14c>
 800b942:	9801      	ldr	r0, [sp, #4]
 800b944:	f7fe f992 	bl	8009c6c <_Balloc>
 800b948:	4604      	mov	r4, r0
 800b94a:	b940      	cbnz	r0, 800b95e <__gethex+0x152>
 800b94c:	4b5c      	ldr	r3, [pc, #368]	@ (800bac0 <__gethex+0x2b4>)
 800b94e:	4602      	mov	r2, r0
 800b950:	21e4      	movs	r1, #228	@ 0xe4
 800b952:	485c      	ldr	r0, [pc, #368]	@ (800bac4 <__gethex+0x2b8>)
 800b954:	f7ff fec0 	bl	800b6d8 <__assert_func>
 800b958:	3101      	adds	r1, #1
 800b95a:	105b      	asrs	r3, r3, #1
 800b95c:	e7ef      	b.n	800b93e <__gethex+0x132>
 800b95e:	f100 0a14 	add.w	sl, r0, #20
 800b962:	2300      	movs	r3, #0
 800b964:	4655      	mov	r5, sl
 800b966:	469b      	mov	fp, r3
 800b968:	45b1      	cmp	r9, r6
 800b96a:	d337      	bcc.n	800b9dc <__gethex+0x1d0>
 800b96c:	f845 bb04 	str.w	fp, [r5], #4
 800b970:	eba5 050a 	sub.w	r5, r5, sl
 800b974:	10ad      	asrs	r5, r5, #2
 800b976:	6125      	str	r5, [r4, #16]
 800b978:	4658      	mov	r0, fp
 800b97a:	f7fe fa69 	bl	8009e50 <__hi0bits>
 800b97e:	016d      	lsls	r5, r5, #5
 800b980:	f8d8 6000 	ldr.w	r6, [r8]
 800b984:	1a2d      	subs	r5, r5, r0
 800b986:	42b5      	cmp	r5, r6
 800b988:	dd54      	ble.n	800ba34 <__gethex+0x228>
 800b98a:	1bad      	subs	r5, r5, r6
 800b98c:	4629      	mov	r1, r5
 800b98e:	4620      	mov	r0, r4
 800b990:	f7fe fdf2 	bl	800a578 <__any_on>
 800b994:	4681      	mov	r9, r0
 800b996:	b178      	cbz	r0, 800b9b8 <__gethex+0x1ac>
 800b998:	1e6b      	subs	r3, r5, #1
 800b99a:	1159      	asrs	r1, r3, #5
 800b99c:	f003 021f 	and.w	r2, r3, #31
 800b9a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b9a4:	f04f 0901 	mov.w	r9, #1
 800b9a8:	fa09 f202 	lsl.w	r2, r9, r2
 800b9ac:	420a      	tst	r2, r1
 800b9ae:	d003      	beq.n	800b9b8 <__gethex+0x1ac>
 800b9b0:	454b      	cmp	r3, r9
 800b9b2:	dc36      	bgt.n	800ba22 <__gethex+0x216>
 800b9b4:	f04f 0902 	mov.w	r9, #2
 800b9b8:	4629      	mov	r1, r5
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f7ff febe 	bl	800b73c <rshift>
 800b9c0:	442f      	add	r7, r5
 800b9c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b9c6:	42bb      	cmp	r3, r7
 800b9c8:	da42      	bge.n	800ba50 <__gethex+0x244>
 800b9ca:	9801      	ldr	r0, [sp, #4]
 800b9cc:	4621      	mov	r1, r4
 800b9ce:	f7fe f98d 	bl	8009cec <_Bfree>
 800b9d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	6013      	str	r3, [r2, #0]
 800b9d8:	25a3      	movs	r5, #163	@ 0xa3
 800b9da:	e793      	b.n	800b904 <__gethex+0xf8>
 800b9dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b9e0:	2a2e      	cmp	r2, #46	@ 0x2e
 800b9e2:	d012      	beq.n	800ba0a <__gethex+0x1fe>
 800b9e4:	2b20      	cmp	r3, #32
 800b9e6:	d104      	bne.n	800b9f2 <__gethex+0x1e6>
 800b9e8:	f845 bb04 	str.w	fp, [r5], #4
 800b9ec:	f04f 0b00 	mov.w	fp, #0
 800b9f0:	465b      	mov	r3, fp
 800b9f2:	7830      	ldrb	r0, [r6, #0]
 800b9f4:	9303      	str	r3, [sp, #12]
 800b9f6:	f7ff fef3 	bl	800b7e0 <__hexdig_fun>
 800b9fa:	9b03      	ldr	r3, [sp, #12]
 800b9fc:	f000 000f 	and.w	r0, r0, #15
 800ba00:	4098      	lsls	r0, r3
 800ba02:	ea4b 0b00 	orr.w	fp, fp, r0
 800ba06:	3304      	adds	r3, #4
 800ba08:	e7ae      	b.n	800b968 <__gethex+0x15c>
 800ba0a:	45b1      	cmp	r9, r6
 800ba0c:	d8ea      	bhi.n	800b9e4 <__gethex+0x1d8>
 800ba0e:	492b      	ldr	r1, [pc, #172]	@ (800babc <__gethex+0x2b0>)
 800ba10:	9303      	str	r3, [sp, #12]
 800ba12:	2201      	movs	r2, #1
 800ba14:	4630      	mov	r0, r6
 800ba16:	f7ff fe25 	bl	800b664 <strncmp>
 800ba1a:	9b03      	ldr	r3, [sp, #12]
 800ba1c:	2800      	cmp	r0, #0
 800ba1e:	d1e1      	bne.n	800b9e4 <__gethex+0x1d8>
 800ba20:	e7a2      	b.n	800b968 <__gethex+0x15c>
 800ba22:	1ea9      	subs	r1, r5, #2
 800ba24:	4620      	mov	r0, r4
 800ba26:	f7fe fda7 	bl	800a578 <__any_on>
 800ba2a:	2800      	cmp	r0, #0
 800ba2c:	d0c2      	beq.n	800b9b4 <__gethex+0x1a8>
 800ba2e:	f04f 0903 	mov.w	r9, #3
 800ba32:	e7c1      	b.n	800b9b8 <__gethex+0x1ac>
 800ba34:	da09      	bge.n	800ba4a <__gethex+0x23e>
 800ba36:	1b75      	subs	r5, r6, r5
 800ba38:	4621      	mov	r1, r4
 800ba3a:	9801      	ldr	r0, [sp, #4]
 800ba3c:	462a      	mov	r2, r5
 800ba3e:	f7fe fb65 	bl	800a10c <__lshift>
 800ba42:	1b7f      	subs	r7, r7, r5
 800ba44:	4604      	mov	r4, r0
 800ba46:	f100 0a14 	add.w	sl, r0, #20
 800ba4a:	f04f 0900 	mov.w	r9, #0
 800ba4e:	e7b8      	b.n	800b9c2 <__gethex+0x1b6>
 800ba50:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ba54:	42bd      	cmp	r5, r7
 800ba56:	dd6f      	ble.n	800bb38 <__gethex+0x32c>
 800ba58:	1bed      	subs	r5, r5, r7
 800ba5a:	42ae      	cmp	r6, r5
 800ba5c:	dc34      	bgt.n	800bac8 <__gethex+0x2bc>
 800ba5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ba62:	2b02      	cmp	r3, #2
 800ba64:	d022      	beq.n	800baac <__gethex+0x2a0>
 800ba66:	2b03      	cmp	r3, #3
 800ba68:	d024      	beq.n	800bab4 <__gethex+0x2a8>
 800ba6a:	2b01      	cmp	r3, #1
 800ba6c:	d115      	bne.n	800ba9a <__gethex+0x28e>
 800ba6e:	42ae      	cmp	r6, r5
 800ba70:	d113      	bne.n	800ba9a <__gethex+0x28e>
 800ba72:	2e01      	cmp	r6, #1
 800ba74:	d10b      	bne.n	800ba8e <__gethex+0x282>
 800ba76:	9a02      	ldr	r2, [sp, #8]
 800ba78:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ba7c:	6013      	str	r3, [r2, #0]
 800ba7e:	2301      	movs	r3, #1
 800ba80:	6123      	str	r3, [r4, #16]
 800ba82:	f8ca 3000 	str.w	r3, [sl]
 800ba86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba88:	2562      	movs	r5, #98	@ 0x62
 800ba8a:	601c      	str	r4, [r3, #0]
 800ba8c:	e73a      	b.n	800b904 <__gethex+0xf8>
 800ba8e:	1e71      	subs	r1, r6, #1
 800ba90:	4620      	mov	r0, r4
 800ba92:	f7fe fd71 	bl	800a578 <__any_on>
 800ba96:	2800      	cmp	r0, #0
 800ba98:	d1ed      	bne.n	800ba76 <__gethex+0x26a>
 800ba9a:	9801      	ldr	r0, [sp, #4]
 800ba9c:	4621      	mov	r1, r4
 800ba9e:	f7fe f925 	bl	8009cec <_Bfree>
 800baa2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800baa4:	2300      	movs	r3, #0
 800baa6:	6013      	str	r3, [r2, #0]
 800baa8:	2550      	movs	r5, #80	@ 0x50
 800baaa:	e72b      	b.n	800b904 <__gethex+0xf8>
 800baac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d1f3      	bne.n	800ba9a <__gethex+0x28e>
 800bab2:	e7e0      	b.n	800ba76 <__gethex+0x26a>
 800bab4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d1dd      	bne.n	800ba76 <__gethex+0x26a>
 800baba:	e7ee      	b.n	800ba9a <__gethex+0x28e>
 800babc:	0800c5e7 	.word	0x0800c5e7
 800bac0:	0800c57d 	.word	0x0800c57d
 800bac4:	0800c63e 	.word	0x0800c63e
 800bac8:	1e6f      	subs	r7, r5, #1
 800baca:	f1b9 0f00 	cmp.w	r9, #0
 800bace:	d130      	bne.n	800bb32 <__gethex+0x326>
 800bad0:	b127      	cbz	r7, 800badc <__gethex+0x2d0>
 800bad2:	4639      	mov	r1, r7
 800bad4:	4620      	mov	r0, r4
 800bad6:	f7fe fd4f 	bl	800a578 <__any_on>
 800bada:	4681      	mov	r9, r0
 800badc:	117a      	asrs	r2, r7, #5
 800bade:	2301      	movs	r3, #1
 800bae0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bae4:	f007 071f 	and.w	r7, r7, #31
 800bae8:	40bb      	lsls	r3, r7
 800baea:	4213      	tst	r3, r2
 800baec:	4629      	mov	r1, r5
 800baee:	4620      	mov	r0, r4
 800baf0:	bf18      	it	ne
 800baf2:	f049 0902 	orrne.w	r9, r9, #2
 800baf6:	f7ff fe21 	bl	800b73c <rshift>
 800bafa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bafe:	1b76      	subs	r6, r6, r5
 800bb00:	2502      	movs	r5, #2
 800bb02:	f1b9 0f00 	cmp.w	r9, #0
 800bb06:	d047      	beq.n	800bb98 <__gethex+0x38c>
 800bb08:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bb0c:	2b02      	cmp	r3, #2
 800bb0e:	d015      	beq.n	800bb3c <__gethex+0x330>
 800bb10:	2b03      	cmp	r3, #3
 800bb12:	d017      	beq.n	800bb44 <__gethex+0x338>
 800bb14:	2b01      	cmp	r3, #1
 800bb16:	d109      	bne.n	800bb2c <__gethex+0x320>
 800bb18:	f019 0f02 	tst.w	r9, #2
 800bb1c:	d006      	beq.n	800bb2c <__gethex+0x320>
 800bb1e:	f8da 3000 	ldr.w	r3, [sl]
 800bb22:	ea49 0903 	orr.w	r9, r9, r3
 800bb26:	f019 0f01 	tst.w	r9, #1
 800bb2a:	d10e      	bne.n	800bb4a <__gethex+0x33e>
 800bb2c:	f045 0510 	orr.w	r5, r5, #16
 800bb30:	e032      	b.n	800bb98 <__gethex+0x38c>
 800bb32:	f04f 0901 	mov.w	r9, #1
 800bb36:	e7d1      	b.n	800badc <__gethex+0x2d0>
 800bb38:	2501      	movs	r5, #1
 800bb3a:	e7e2      	b.n	800bb02 <__gethex+0x2f6>
 800bb3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb3e:	f1c3 0301 	rsb	r3, r3, #1
 800bb42:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bb44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d0f0      	beq.n	800bb2c <__gethex+0x320>
 800bb4a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bb4e:	f104 0314 	add.w	r3, r4, #20
 800bb52:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bb56:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bb5a:	f04f 0c00 	mov.w	ip, #0
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb64:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bb68:	d01b      	beq.n	800bba2 <__gethex+0x396>
 800bb6a:	3201      	adds	r2, #1
 800bb6c:	6002      	str	r2, [r0, #0]
 800bb6e:	2d02      	cmp	r5, #2
 800bb70:	f104 0314 	add.w	r3, r4, #20
 800bb74:	d13c      	bne.n	800bbf0 <__gethex+0x3e4>
 800bb76:	f8d8 2000 	ldr.w	r2, [r8]
 800bb7a:	3a01      	subs	r2, #1
 800bb7c:	42b2      	cmp	r2, r6
 800bb7e:	d109      	bne.n	800bb94 <__gethex+0x388>
 800bb80:	1171      	asrs	r1, r6, #5
 800bb82:	2201      	movs	r2, #1
 800bb84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bb88:	f006 061f 	and.w	r6, r6, #31
 800bb8c:	fa02 f606 	lsl.w	r6, r2, r6
 800bb90:	421e      	tst	r6, r3
 800bb92:	d13a      	bne.n	800bc0a <__gethex+0x3fe>
 800bb94:	f045 0520 	orr.w	r5, r5, #32
 800bb98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb9a:	601c      	str	r4, [r3, #0]
 800bb9c:	9b02      	ldr	r3, [sp, #8]
 800bb9e:	601f      	str	r7, [r3, #0]
 800bba0:	e6b0      	b.n	800b904 <__gethex+0xf8>
 800bba2:	4299      	cmp	r1, r3
 800bba4:	f843 cc04 	str.w	ip, [r3, #-4]
 800bba8:	d8d9      	bhi.n	800bb5e <__gethex+0x352>
 800bbaa:	68a3      	ldr	r3, [r4, #8]
 800bbac:	459b      	cmp	fp, r3
 800bbae:	db17      	blt.n	800bbe0 <__gethex+0x3d4>
 800bbb0:	6861      	ldr	r1, [r4, #4]
 800bbb2:	9801      	ldr	r0, [sp, #4]
 800bbb4:	3101      	adds	r1, #1
 800bbb6:	f7fe f859 	bl	8009c6c <_Balloc>
 800bbba:	4681      	mov	r9, r0
 800bbbc:	b918      	cbnz	r0, 800bbc6 <__gethex+0x3ba>
 800bbbe:	4b1a      	ldr	r3, [pc, #104]	@ (800bc28 <__gethex+0x41c>)
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	2184      	movs	r1, #132	@ 0x84
 800bbc4:	e6c5      	b.n	800b952 <__gethex+0x146>
 800bbc6:	6922      	ldr	r2, [r4, #16]
 800bbc8:	3202      	adds	r2, #2
 800bbca:	f104 010c 	add.w	r1, r4, #12
 800bbce:	0092      	lsls	r2, r2, #2
 800bbd0:	300c      	adds	r0, #12
 800bbd2:	f7ff fd69 	bl	800b6a8 <memcpy>
 800bbd6:	4621      	mov	r1, r4
 800bbd8:	9801      	ldr	r0, [sp, #4]
 800bbda:	f7fe f887 	bl	8009cec <_Bfree>
 800bbde:	464c      	mov	r4, r9
 800bbe0:	6923      	ldr	r3, [r4, #16]
 800bbe2:	1c5a      	adds	r2, r3, #1
 800bbe4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bbe8:	6122      	str	r2, [r4, #16]
 800bbea:	2201      	movs	r2, #1
 800bbec:	615a      	str	r2, [r3, #20]
 800bbee:	e7be      	b.n	800bb6e <__gethex+0x362>
 800bbf0:	6922      	ldr	r2, [r4, #16]
 800bbf2:	455a      	cmp	r2, fp
 800bbf4:	dd0b      	ble.n	800bc0e <__gethex+0x402>
 800bbf6:	2101      	movs	r1, #1
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	f7ff fd9f 	bl	800b73c <rshift>
 800bbfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc02:	3701      	adds	r7, #1
 800bc04:	42bb      	cmp	r3, r7
 800bc06:	f6ff aee0 	blt.w	800b9ca <__gethex+0x1be>
 800bc0a:	2501      	movs	r5, #1
 800bc0c:	e7c2      	b.n	800bb94 <__gethex+0x388>
 800bc0e:	f016 061f 	ands.w	r6, r6, #31
 800bc12:	d0fa      	beq.n	800bc0a <__gethex+0x3fe>
 800bc14:	4453      	add	r3, sl
 800bc16:	f1c6 0620 	rsb	r6, r6, #32
 800bc1a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bc1e:	f7fe f917 	bl	8009e50 <__hi0bits>
 800bc22:	42b0      	cmp	r0, r6
 800bc24:	dbe7      	blt.n	800bbf6 <__gethex+0x3ea>
 800bc26:	e7f0      	b.n	800bc0a <__gethex+0x3fe>
 800bc28:	0800c57d 	.word	0x0800c57d

0800bc2c <L_shift>:
 800bc2c:	f1c2 0208 	rsb	r2, r2, #8
 800bc30:	0092      	lsls	r2, r2, #2
 800bc32:	b570      	push	{r4, r5, r6, lr}
 800bc34:	f1c2 0620 	rsb	r6, r2, #32
 800bc38:	6843      	ldr	r3, [r0, #4]
 800bc3a:	6804      	ldr	r4, [r0, #0]
 800bc3c:	fa03 f506 	lsl.w	r5, r3, r6
 800bc40:	432c      	orrs	r4, r5
 800bc42:	40d3      	lsrs	r3, r2
 800bc44:	6004      	str	r4, [r0, #0]
 800bc46:	f840 3f04 	str.w	r3, [r0, #4]!
 800bc4a:	4288      	cmp	r0, r1
 800bc4c:	d3f4      	bcc.n	800bc38 <L_shift+0xc>
 800bc4e:	bd70      	pop	{r4, r5, r6, pc}

0800bc50 <__match>:
 800bc50:	b530      	push	{r4, r5, lr}
 800bc52:	6803      	ldr	r3, [r0, #0]
 800bc54:	3301      	adds	r3, #1
 800bc56:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc5a:	b914      	cbnz	r4, 800bc62 <__match+0x12>
 800bc5c:	6003      	str	r3, [r0, #0]
 800bc5e:	2001      	movs	r0, #1
 800bc60:	bd30      	pop	{r4, r5, pc}
 800bc62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc66:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bc6a:	2d19      	cmp	r5, #25
 800bc6c:	bf98      	it	ls
 800bc6e:	3220      	addls	r2, #32
 800bc70:	42a2      	cmp	r2, r4
 800bc72:	d0f0      	beq.n	800bc56 <__match+0x6>
 800bc74:	2000      	movs	r0, #0
 800bc76:	e7f3      	b.n	800bc60 <__match+0x10>

0800bc78 <__hexnan>:
 800bc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc7c:	680b      	ldr	r3, [r1, #0]
 800bc7e:	6801      	ldr	r1, [r0, #0]
 800bc80:	115e      	asrs	r6, r3, #5
 800bc82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bc86:	f013 031f 	ands.w	r3, r3, #31
 800bc8a:	b087      	sub	sp, #28
 800bc8c:	bf18      	it	ne
 800bc8e:	3604      	addne	r6, #4
 800bc90:	2500      	movs	r5, #0
 800bc92:	1f37      	subs	r7, r6, #4
 800bc94:	4682      	mov	sl, r0
 800bc96:	4690      	mov	r8, r2
 800bc98:	9301      	str	r3, [sp, #4]
 800bc9a:	f846 5c04 	str.w	r5, [r6, #-4]
 800bc9e:	46b9      	mov	r9, r7
 800bca0:	463c      	mov	r4, r7
 800bca2:	9502      	str	r5, [sp, #8]
 800bca4:	46ab      	mov	fp, r5
 800bca6:	784a      	ldrb	r2, [r1, #1]
 800bca8:	1c4b      	adds	r3, r1, #1
 800bcaa:	9303      	str	r3, [sp, #12]
 800bcac:	b342      	cbz	r2, 800bd00 <__hexnan+0x88>
 800bcae:	4610      	mov	r0, r2
 800bcb0:	9105      	str	r1, [sp, #20]
 800bcb2:	9204      	str	r2, [sp, #16]
 800bcb4:	f7ff fd94 	bl	800b7e0 <__hexdig_fun>
 800bcb8:	2800      	cmp	r0, #0
 800bcba:	d151      	bne.n	800bd60 <__hexnan+0xe8>
 800bcbc:	9a04      	ldr	r2, [sp, #16]
 800bcbe:	9905      	ldr	r1, [sp, #20]
 800bcc0:	2a20      	cmp	r2, #32
 800bcc2:	d818      	bhi.n	800bcf6 <__hexnan+0x7e>
 800bcc4:	9b02      	ldr	r3, [sp, #8]
 800bcc6:	459b      	cmp	fp, r3
 800bcc8:	dd13      	ble.n	800bcf2 <__hexnan+0x7a>
 800bcca:	454c      	cmp	r4, r9
 800bccc:	d206      	bcs.n	800bcdc <__hexnan+0x64>
 800bcce:	2d07      	cmp	r5, #7
 800bcd0:	dc04      	bgt.n	800bcdc <__hexnan+0x64>
 800bcd2:	462a      	mov	r2, r5
 800bcd4:	4649      	mov	r1, r9
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	f7ff ffa8 	bl	800bc2c <L_shift>
 800bcdc:	4544      	cmp	r4, r8
 800bcde:	d952      	bls.n	800bd86 <__hexnan+0x10e>
 800bce0:	2300      	movs	r3, #0
 800bce2:	f1a4 0904 	sub.w	r9, r4, #4
 800bce6:	f844 3c04 	str.w	r3, [r4, #-4]
 800bcea:	f8cd b008 	str.w	fp, [sp, #8]
 800bcee:	464c      	mov	r4, r9
 800bcf0:	461d      	mov	r5, r3
 800bcf2:	9903      	ldr	r1, [sp, #12]
 800bcf4:	e7d7      	b.n	800bca6 <__hexnan+0x2e>
 800bcf6:	2a29      	cmp	r2, #41	@ 0x29
 800bcf8:	d157      	bne.n	800bdaa <__hexnan+0x132>
 800bcfa:	3102      	adds	r1, #2
 800bcfc:	f8ca 1000 	str.w	r1, [sl]
 800bd00:	f1bb 0f00 	cmp.w	fp, #0
 800bd04:	d051      	beq.n	800bdaa <__hexnan+0x132>
 800bd06:	454c      	cmp	r4, r9
 800bd08:	d206      	bcs.n	800bd18 <__hexnan+0xa0>
 800bd0a:	2d07      	cmp	r5, #7
 800bd0c:	dc04      	bgt.n	800bd18 <__hexnan+0xa0>
 800bd0e:	462a      	mov	r2, r5
 800bd10:	4649      	mov	r1, r9
 800bd12:	4620      	mov	r0, r4
 800bd14:	f7ff ff8a 	bl	800bc2c <L_shift>
 800bd18:	4544      	cmp	r4, r8
 800bd1a:	d936      	bls.n	800bd8a <__hexnan+0x112>
 800bd1c:	f1a8 0204 	sub.w	r2, r8, #4
 800bd20:	4623      	mov	r3, r4
 800bd22:	f853 1b04 	ldr.w	r1, [r3], #4
 800bd26:	f842 1f04 	str.w	r1, [r2, #4]!
 800bd2a:	429f      	cmp	r7, r3
 800bd2c:	d2f9      	bcs.n	800bd22 <__hexnan+0xaa>
 800bd2e:	1b3b      	subs	r3, r7, r4
 800bd30:	f023 0303 	bic.w	r3, r3, #3
 800bd34:	3304      	adds	r3, #4
 800bd36:	3401      	adds	r4, #1
 800bd38:	3e03      	subs	r6, #3
 800bd3a:	42b4      	cmp	r4, r6
 800bd3c:	bf88      	it	hi
 800bd3e:	2304      	movhi	r3, #4
 800bd40:	4443      	add	r3, r8
 800bd42:	2200      	movs	r2, #0
 800bd44:	f843 2b04 	str.w	r2, [r3], #4
 800bd48:	429f      	cmp	r7, r3
 800bd4a:	d2fb      	bcs.n	800bd44 <__hexnan+0xcc>
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	b91b      	cbnz	r3, 800bd58 <__hexnan+0xe0>
 800bd50:	4547      	cmp	r7, r8
 800bd52:	d128      	bne.n	800bda6 <__hexnan+0x12e>
 800bd54:	2301      	movs	r3, #1
 800bd56:	603b      	str	r3, [r7, #0]
 800bd58:	2005      	movs	r0, #5
 800bd5a:	b007      	add	sp, #28
 800bd5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd60:	3501      	adds	r5, #1
 800bd62:	2d08      	cmp	r5, #8
 800bd64:	f10b 0b01 	add.w	fp, fp, #1
 800bd68:	dd06      	ble.n	800bd78 <__hexnan+0x100>
 800bd6a:	4544      	cmp	r4, r8
 800bd6c:	d9c1      	bls.n	800bcf2 <__hexnan+0x7a>
 800bd6e:	2300      	movs	r3, #0
 800bd70:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd74:	2501      	movs	r5, #1
 800bd76:	3c04      	subs	r4, #4
 800bd78:	6822      	ldr	r2, [r4, #0]
 800bd7a:	f000 000f 	and.w	r0, r0, #15
 800bd7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bd82:	6020      	str	r0, [r4, #0]
 800bd84:	e7b5      	b.n	800bcf2 <__hexnan+0x7a>
 800bd86:	2508      	movs	r5, #8
 800bd88:	e7b3      	b.n	800bcf2 <__hexnan+0x7a>
 800bd8a:	9b01      	ldr	r3, [sp, #4]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d0dd      	beq.n	800bd4c <__hexnan+0xd4>
 800bd90:	f1c3 0320 	rsb	r3, r3, #32
 800bd94:	f04f 32ff 	mov.w	r2, #4294967295
 800bd98:	40da      	lsrs	r2, r3
 800bd9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bd9e:	4013      	ands	r3, r2
 800bda0:	f846 3c04 	str.w	r3, [r6, #-4]
 800bda4:	e7d2      	b.n	800bd4c <__hexnan+0xd4>
 800bda6:	3f04      	subs	r7, #4
 800bda8:	e7d0      	b.n	800bd4c <__hexnan+0xd4>
 800bdaa:	2004      	movs	r0, #4
 800bdac:	e7d5      	b.n	800bd5a <__hexnan+0xe2>

0800bdae <__ascii_mbtowc>:
 800bdae:	b082      	sub	sp, #8
 800bdb0:	b901      	cbnz	r1, 800bdb4 <__ascii_mbtowc+0x6>
 800bdb2:	a901      	add	r1, sp, #4
 800bdb4:	b142      	cbz	r2, 800bdc8 <__ascii_mbtowc+0x1a>
 800bdb6:	b14b      	cbz	r3, 800bdcc <__ascii_mbtowc+0x1e>
 800bdb8:	7813      	ldrb	r3, [r2, #0]
 800bdba:	600b      	str	r3, [r1, #0]
 800bdbc:	7812      	ldrb	r2, [r2, #0]
 800bdbe:	1e10      	subs	r0, r2, #0
 800bdc0:	bf18      	it	ne
 800bdc2:	2001      	movne	r0, #1
 800bdc4:	b002      	add	sp, #8
 800bdc6:	4770      	bx	lr
 800bdc8:	4610      	mov	r0, r2
 800bdca:	e7fb      	b.n	800bdc4 <__ascii_mbtowc+0x16>
 800bdcc:	f06f 0001 	mvn.w	r0, #1
 800bdd0:	e7f8      	b.n	800bdc4 <__ascii_mbtowc+0x16>

0800bdd2 <_realloc_r>:
 800bdd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdd6:	4607      	mov	r7, r0
 800bdd8:	4614      	mov	r4, r2
 800bdda:	460d      	mov	r5, r1
 800bddc:	b921      	cbnz	r1, 800bde8 <_realloc_r+0x16>
 800bdde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bde2:	4611      	mov	r1, r2
 800bde4:	f7fd beb6 	b.w	8009b54 <_malloc_r>
 800bde8:	b92a      	cbnz	r2, 800bdf6 <_realloc_r+0x24>
 800bdea:	f7fd fe3f 	bl	8009a6c <_free_r>
 800bdee:	4625      	mov	r5, r4
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdf6:	f000 f840 	bl	800be7a <_malloc_usable_size_r>
 800bdfa:	4284      	cmp	r4, r0
 800bdfc:	4606      	mov	r6, r0
 800bdfe:	d802      	bhi.n	800be06 <_realloc_r+0x34>
 800be00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be04:	d8f4      	bhi.n	800bdf0 <_realloc_r+0x1e>
 800be06:	4621      	mov	r1, r4
 800be08:	4638      	mov	r0, r7
 800be0a:	f7fd fea3 	bl	8009b54 <_malloc_r>
 800be0e:	4680      	mov	r8, r0
 800be10:	b908      	cbnz	r0, 800be16 <_realloc_r+0x44>
 800be12:	4645      	mov	r5, r8
 800be14:	e7ec      	b.n	800bdf0 <_realloc_r+0x1e>
 800be16:	42b4      	cmp	r4, r6
 800be18:	4622      	mov	r2, r4
 800be1a:	4629      	mov	r1, r5
 800be1c:	bf28      	it	cs
 800be1e:	4632      	movcs	r2, r6
 800be20:	f7ff fc42 	bl	800b6a8 <memcpy>
 800be24:	4629      	mov	r1, r5
 800be26:	4638      	mov	r0, r7
 800be28:	f7fd fe20 	bl	8009a6c <_free_r>
 800be2c:	e7f1      	b.n	800be12 <_realloc_r+0x40>

0800be2e <__ascii_wctomb>:
 800be2e:	4603      	mov	r3, r0
 800be30:	4608      	mov	r0, r1
 800be32:	b141      	cbz	r1, 800be46 <__ascii_wctomb+0x18>
 800be34:	2aff      	cmp	r2, #255	@ 0xff
 800be36:	d904      	bls.n	800be42 <__ascii_wctomb+0x14>
 800be38:	228a      	movs	r2, #138	@ 0x8a
 800be3a:	601a      	str	r2, [r3, #0]
 800be3c:	f04f 30ff 	mov.w	r0, #4294967295
 800be40:	4770      	bx	lr
 800be42:	700a      	strb	r2, [r1, #0]
 800be44:	2001      	movs	r0, #1
 800be46:	4770      	bx	lr

0800be48 <fiprintf>:
 800be48:	b40e      	push	{r1, r2, r3}
 800be4a:	b503      	push	{r0, r1, lr}
 800be4c:	4601      	mov	r1, r0
 800be4e:	ab03      	add	r3, sp, #12
 800be50:	4805      	ldr	r0, [pc, #20]	@ (800be68 <fiprintf+0x20>)
 800be52:	f853 2b04 	ldr.w	r2, [r3], #4
 800be56:	6800      	ldr	r0, [r0, #0]
 800be58:	9301      	str	r3, [sp, #4]
 800be5a:	f000 f83f 	bl	800bedc <_vfiprintf_r>
 800be5e:	b002      	add	sp, #8
 800be60:	f85d eb04 	ldr.w	lr, [sp], #4
 800be64:	b003      	add	sp, #12
 800be66:	4770      	bx	lr
 800be68:	2400001c 	.word	0x2400001c

0800be6c <abort>:
 800be6c:	b508      	push	{r3, lr}
 800be6e:	2006      	movs	r0, #6
 800be70:	f000 fa08 	bl	800c284 <raise>
 800be74:	2001      	movs	r0, #1
 800be76:	f7f5 ffa1 	bl	8001dbc <_exit>

0800be7a <_malloc_usable_size_r>:
 800be7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be7e:	1f18      	subs	r0, r3, #4
 800be80:	2b00      	cmp	r3, #0
 800be82:	bfbc      	itt	lt
 800be84:	580b      	ldrlt	r3, [r1, r0]
 800be86:	18c0      	addlt	r0, r0, r3
 800be88:	4770      	bx	lr

0800be8a <__sfputc_r>:
 800be8a:	6893      	ldr	r3, [r2, #8]
 800be8c:	3b01      	subs	r3, #1
 800be8e:	2b00      	cmp	r3, #0
 800be90:	b410      	push	{r4}
 800be92:	6093      	str	r3, [r2, #8]
 800be94:	da08      	bge.n	800bea8 <__sfputc_r+0x1e>
 800be96:	6994      	ldr	r4, [r2, #24]
 800be98:	42a3      	cmp	r3, r4
 800be9a:	db01      	blt.n	800bea0 <__sfputc_r+0x16>
 800be9c:	290a      	cmp	r1, #10
 800be9e:	d103      	bne.n	800bea8 <__sfputc_r+0x1e>
 800bea0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bea4:	f000 b932 	b.w	800c10c <__swbuf_r>
 800bea8:	6813      	ldr	r3, [r2, #0]
 800beaa:	1c58      	adds	r0, r3, #1
 800beac:	6010      	str	r0, [r2, #0]
 800beae:	7019      	strb	r1, [r3, #0]
 800beb0:	4608      	mov	r0, r1
 800beb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800beb6:	4770      	bx	lr

0800beb8 <__sfputs_r>:
 800beb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beba:	4606      	mov	r6, r0
 800bebc:	460f      	mov	r7, r1
 800bebe:	4614      	mov	r4, r2
 800bec0:	18d5      	adds	r5, r2, r3
 800bec2:	42ac      	cmp	r4, r5
 800bec4:	d101      	bne.n	800beca <__sfputs_r+0x12>
 800bec6:	2000      	movs	r0, #0
 800bec8:	e007      	b.n	800beda <__sfputs_r+0x22>
 800beca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bece:	463a      	mov	r2, r7
 800bed0:	4630      	mov	r0, r6
 800bed2:	f7ff ffda 	bl	800be8a <__sfputc_r>
 800bed6:	1c43      	adds	r3, r0, #1
 800bed8:	d1f3      	bne.n	800bec2 <__sfputs_r+0xa>
 800beda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bedc <_vfiprintf_r>:
 800bedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bee0:	460d      	mov	r5, r1
 800bee2:	b09d      	sub	sp, #116	@ 0x74
 800bee4:	4614      	mov	r4, r2
 800bee6:	4698      	mov	r8, r3
 800bee8:	4606      	mov	r6, r0
 800beea:	b118      	cbz	r0, 800bef4 <_vfiprintf_r+0x18>
 800beec:	6a03      	ldr	r3, [r0, #32]
 800beee:	b90b      	cbnz	r3, 800bef4 <_vfiprintf_r+0x18>
 800bef0:	f7fc feb2 	bl	8008c58 <__sinit>
 800bef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bef6:	07d9      	lsls	r1, r3, #31
 800bef8:	d405      	bmi.n	800bf06 <_vfiprintf_r+0x2a>
 800befa:	89ab      	ldrh	r3, [r5, #12]
 800befc:	059a      	lsls	r2, r3, #22
 800befe:	d402      	bmi.n	800bf06 <_vfiprintf_r+0x2a>
 800bf00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf02:	f7fc ffc2 	bl	8008e8a <__retarget_lock_acquire_recursive>
 800bf06:	89ab      	ldrh	r3, [r5, #12]
 800bf08:	071b      	lsls	r3, r3, #28
 800bf0a:	d501      	bpl.n	800bf10 <_vfiprintf_r+0x34>
 800bf0c:	692b      	ldr	r3, [r5, #16]
 800bf0e:	b99b      	cbnz	r3, 800bf38 <_vfiprintf_r+0x5c>
 800bf10:	4629      	mov	r1, r5
 800bf12:	4630      	mov	r0, r6
 800bf14:	f000 f938 	bl	800c188 <__swsetup_r>
 800bf18:	b170      	cbz	r0, 800bf38 <_vfiprintf_r+0x5c>
 800bf1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf1c:	07dc      	lsls	r4, r3, #31
 800bf1e:	d504      	bpl.n	800bf2a <_vfiprintf_r+0x4e>
 800bf20:	f04f 30ff 	mov.w	r0, #4294967295
 800bf24:	b01d      	add	sp, #116	@ 0x74
 800bf26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf2a:	89ab      	ldrh	r3, [r5, #12]
 800bf2c:	0598      	lsls	r0, r3, #22
 800bf2e:	d4f7      	bmi.n	800bf20 <_vfiprintf_r+0x44>
 800bf30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf32:	f7fc ffab 	bl	8008e8c <__retarget_lock_release_recursive>
 800bf36:	e7f3      	b.n	800bf20 <_vfiprintf_r+0x44>
 800bf38:	2300      	movs	r3, #0
 800bf3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf3c:	2320      	movs	r3, #32
 800bf3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf42:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf46:	2330      	movs	r3, #48	@ 0x30
 800bf48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c0f8 <_vfiprintf_r+0x21c>
 800bf4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf50:	f04f 0901 	mov.w	r9, #1
 800bf54:	4623      	mov	r3, r4
 800bf56:	469a      	mov	sl, r3
 800bf58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf5c:	b10a      	cbz	r2, 800bf62 <_vfiprintf_r+0x86>
 800bf5e:	2a25      	cmp	r2, #37	@ 0x25
 800bf60:	d1f9      	bne.n	800bf56 <_vfiprintf_r+0x7a>
 800bf62:	ebba 0b04 	subs.w	fp, sl, r4
 800bf66:	d00b      	beq.n	800bf80 <_vfiprintf_r+0xa4>
 800bf68:	465b      	mov	r3, fp
 800bf6a:	4622      	mov	r2, r4
 800bf6c:	4629      	mov	r1, r5
 800bf6e:	4630      	mov	r0, r6
 800bf70:	f7ff ffa2 	bl	800beb8 <__sfputs_r>
 800bf74:	3001      	adds	r0, #1
 800bf76:	f000 80a7 	beq.w	800c0c8 <_vfiprintf_r+0x1ec>
 800bf7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf7c:	445a      	add	r2, fp
 800bf7e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf80:	f89a 3000 	ldrb.w	r3, [sl]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	f000 809f 	beq.w	800c0c8 <_vfiprintf_r+0x1ec>
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	f04f 32ff 	mov.w	r2, #4294967295
 800bf90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf94:	f10a 0a01 	add.w	sl, sl, #1
 800bf98:	9304      	str	r3, [sp, #16]
 800bf9a:	9307      	str	r3, [sp, #28]
 800bf9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfa0:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfa2:	4654      	mov	r4, sl
 800bfa4:	2205      	movs	r2, #5
 800bfa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfaa:	4853      	ldr	r0, [pc, #332]	@ (800c0f8 <_vfiprintf_r+0x21c>)
 800bfac:	f7f4 f998 	bl	80002e0 <memchr>
 800bfb0:	9a04      	ldr	r2, [sp, #16]
 800bfb2:	b9d8      	cbnz	r0, 800bfec <_vfiprintf_r+0x110>
 800bfb4:	06d1      	lsls	r1, r2, #27
 800bfb6:	bf44      	itt	mi
 800bfb8:	2320      	movmi	r3, #32
 800bfba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfbe:	0713      	lsls	r3, r2, #28
 800bfc0:	bf44      	itt	mi
 800bfc2:	232b      	movmi	r3, #43	@ 0x2b
 800bfc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfc8:	f89a 3000 	ldrb.w	r3, [sl]
 800bfcc:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfce:	d015      	beq.n	800bffc <_vfiprintf_r+0x120>
 800bfd0:	9a07      	ldr	r2, [sp, #28]
 800bfd2:	4654      	mov	r4, sl
 800bfd4:	2000      	movs	r0, #0
 800bfd6:	f04f 0c0a 	mov.w	ip, #10
 800bfda:	4621      	mov	r1, r4
 800bfdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfe0:	3b30      	subs	r3, #48	@ 0x30
 800bfe2:	2b09      	cmp	r3, #9
 800bfe4:	d94b      	bls.n	800c07e <_vfiprintf_r+0x1a2>
 800bfe6:	b1b0      	cbz	r0, 800c016 <_vfiprintf_r+0x13a>
 800bfe8:	9207      	str	r2, [sp, #28]
 800bfea:	e014      	b.n	800c016 <_vfiprintf_r+0x13a>
 800bfec:	eba0 0308 	sub.w	r3, r0, r8
 800bff0:	fa09 f303 	lsl.w	r3, r9, r3
 800bff4:	4313      	orrs	r3, r2
 800bff6:	9304      	str	r3, [sp, #16]
 800bff8:	46a2      	mov	sl, r4
 800bffa:	e7d2      	b.n	800bfa2 <_vfiprintf_r+0xc6>
 800bffc:	9b03      	ldr	r3, [sp, #12]
 800bffe:	1d19      	adds	r1, r3, #4
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	9103      	str	r1, [sp, #12]
 800c004:	2b00      	cmp	r3, #0
 800c006:	bfbb      	ittet	lt
 800c008:	425b      	neglt	r3, r3
 800c00a:	f042 0202 	orrlt.w	r2, r2, #2
 800c00e:	9307      	strge	r3, [sp, #28]
 800c010:	9307      	strlt	r3, [sp, #28]
 800c012:	bfb8      	it	lt
 800c014:	9204      	strlt	r2, [sp, #16]
 800c016:	7823      	ldrb	r3, [r4, #0]
 800c018:	2b2e      	cmp	r3, #46	@ 0x2e
 800c01a:	d10a      	bne.n	800c032 <_vfiprintf_r+0x156>
 800c01c:	7863      	ldrb	r3, [r4, #1]
 800c01e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c020:	d132      	bne.n	800c088 <_vfiprintf_r+0x1ac>
 800c022:	9b03      	ldr	r3, [sp, #12]
 800c024:	1d1a      	adds	r2, r3, #4
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	9203      	str	r2, [sp, #12]
 800c02a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c02e:	3402      	adds	r4, #2
 800c030:	9305      	str	r3, [sp, #20]
 800c032:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c108 <_vfiprintf_r+0x22c>
 800c036:	7821      	ldrb	r1, [r4, #0]
 800c038:	2203      	movs	r2, #3
 800c03a:	4650      	mov	r0, sl
 800c03c:	f7f4 f950 	bl	80002e0 <memchr>
 800c040:	b138      	cbz	r0, 800c052 <_vfiprintf_r+0x176>
 800c042:	9b04      	ldr	r3, [sp, #16]
 800c044:	eba0 000a 	sub.w	r0, r0, sl
 800c048:	2240      	movs	r2, #64	@ 0x40
 800c04a:	4082      	lsls	r2, r0
 800c04c:	4313      	orrs	r3, r2
 800c04e:	3401      	adds	r4, #1
 800c050:	9304      	str	r3, [sp, #16]
 800c052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c056:	4829      	ldr	r0, [pc, #164]	@ (800c0fc <_vfiprintf_r+0x220>)
 800c058:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c05c:	2206      	movs	r2, #6
 800c05e:	f7f4 f93f 	bl	80002e0 <memchr>
 800c062:	2800      	cmp	r0, #0
 800c064:	d03f      	beq.n	800c0e6 <_vfiprintf_r+0x20a>
 800c066:	4b26      	ldr	r3, [pc, #152]	@ (800c100 <_vfiprintf_r+0x224>)
 800c068:	bb1b      	cbnz	r3, 800c0b2 <_vfiprintf_r+0x1d6>
 800c06a:	9b03      	ldr	r3, [sp, #12]
 800c06c:	3307      	adds	r3, #7
 800c06e:	f023 0307 	bic.w	r3, r3, #7
 800c072:	3308      	adds	r3, #8
 800c074:	9303      	str	r3, [sp, #12]
 800c076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c078:	443b      	add	r3, r7
 800c07a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c07c:	e76a      	b.n	800bf54 <_vfiprintf_r+0x78>
 800c07e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c082:	460c      	mov	r4, r1
 800c084:	2001      	movs	r0, #1
 800c086:	e7a8      	b.n	800bfda <_vfiprintf_r+0xfe>
 800c088:	2300      	movs	r3, #0
 800c08a:	3401      	adds	r4, #1
 800c08c:	9305      	str	r3, [sp, #20]
 800c08e:	4619      	mov	r1, r3
 800c090:	f04f 0c0a 	mov.w	ip, #10
 800c094:	4620      	mov	r0, r4
 800c096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c09a:	3a30      	subs	r2, #48	@ 0x30
 800c09c:	2a09      	cmp	r2, #9
 800c09e:	d903      	bls.n	800c0a8 <_vfiprintf_r+0x1cc>
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d0c6      	beq.n	800c032 <_vfiprintf_r+0x156>
 800c0a4:	9105      	str	r1, [sp, #20]
 800c0a6:	e7c4      	b.n	800c032 <_vfiprintf_r+0x156>
 800c0a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0ac:	4604      	mov	r4, r0
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	e7f0      	b.n	800c094 <_vfiprintf_r+0x1b8>
 800c0b2:	ab03      	add	r3, sp, #12
 800c0b4:	9300      	str	r3, [sp, #0]
 800c0b6:	462a      	mov	r2, r5
 800c0b8:	4b12      	ldr	r3, [pc, #72]	@ (800c104 <_vfiprintf_r+0x228>)
 800c0ba:	a904      	add	r1, sp, #16
 800c0bc:	4630      	mov	r0, r6
 800c0be:	f7fb ff93 	bl	8007fe8 <_printf_float>
 800c0c2:	4607      	mov	r7, r0
 800c0c4:	1c78      	adds	r0, r7, #1
 800c0c6:	d1d6      	bne.n	800c076 <_vfiprintf_r+0x19a>
 800c0c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0ca:	07d9      	lsls	r1, r3, #31
 800c0cc:	d405      	bmi.n	800c0da <_vfiprintf_r+0x1fe>
 800c0ce:	89ab      	ldrh	r3, [r5, #12]
 800c0d0:	059a      	lsls	r2, r3, #22
 800c0d2:	d402      	bmi.n	800c0da <_vfiprintf_r+0x1fe>
 800c0d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0d6:	f7fc fed9 	bl	8008e8c <__retarget_lock_release_recursive>
 800c0da:	89ab      	ldrh	r3, [r5, #12]
 800c0dc:	065b      	lsls	r3, r3, #25
 800c0de:	f53f af1f 	bmi.w	800bf20 <_vfiprintf_r+0x44>
 800c0e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c0e4:	e71e      	b.n	800bf24 <_vfiprintf_r+0x48>
 800c0e6:	ab03      	add	r3, sp, #12
 800c0e8:	9300      	str	r3, [sp, #0]
 800c0ea:	462a      	mov	r2, r5
 800c0ec:	4b05      	ldr	r3, [pc, #20]	@ (800c104 <_vfiprintf_r+0x228>)
 800c0ee:	a904      	add	r1, sp, #16
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	f7fc fa01 	bl	80084f8 <_printf_i>
 800c0f6:	e7e4      	b.n	800c0c2 <_vfiprintf_r+0x1e6>
 800c0f8:	0800c5e9 	.word	0x0800c5e9
 800c0fc:	0800c5f3 	.word	0x0800c5f3
 800c100:	08007fe9 	.word	0x08007fe9
 800c104:	0800beb9 	.word	0x0800beb9
 800c108:	0800c5ef 	.word	0x0800c5ef

0800c10c <__swbuf_r>:
 800c10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c10e:	460e      	mov	r6, r1
 800c110:	4614      	mov	r4, r2
 800c112:	4605      	mov	r5, r0
 800c114:	b118      	cbz	r0, 800c11e <__swbuf_r+0x12>
 800c116:	6a03      	ldr	r3, [r0, #32]
 800c118:	b90b      	cbnz	r3, 800c11e <__swbuf_r+0x12>
 800c11a:	f7fc fd9d 	bl	8008c58 <__sinit>
 800c11e:	69a3      	ldr	r3, [r4, #24]
 800c120:	60a3      	str	r3, [r4, #8]
 800c122:	89a3      	ldrh	r3, [r4, #12]
 800c124:	071a      	lsls	r2, r3, #28
 800c126:	d501      	bpl.n	800c12c <__swbuf_r+0x20>
 800c128:	6923      	ldr	r3, [r4, #16]
 800c12a:	b943      	cbnz	r3, 800c13e <__swbuf_r+0x32>
 800c12c:	4621      	mov	r1, r4
 800c12e:	4628      	mov	r0, r5
 800c130:	f000 f82a 	bl	800c188 <__swsetup_r>
 800c134:	b118      	cbz	r0, 800c13e <__swbuf_r+0x32>
 800c136:	f04f 37ff 	mov.w	r7, #4294967295
 800c13a:	4638      	mov	r0, r7
 800c13c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c13e:	6823      	ldr	r3, [r4, #0]
 800c140:	6922      	ldr	r2, [r4, #16]
 800c142:	1a98      	subs	r0, r3, r2
 800c144:	6963      	ldr	r3, [r4, #20]
 800c146:	b2f6      	uxtb	r6, r6
 800c148:	4283      	cmp	r3, r0
 800c14a:	4637      	mov	r7, r6
 800c14c:	dc05      	bgt.n	800c15a <__swbuf_r+0x4e>
 800c14e:	4621      	mov	r1, r4
 800c150:	4628      	mov	r0, r5
 800c152:	f7ff fa45 	bl	800b5e0 <_fflush_r>
 800c156:	2800      	cmp	r0, #0
 800c158:	d1ed      	bne.n	800c136 <__swbuf_r+0x2a>
 800c15a:	68a3      	ldr	r3, [r4, #8]
 800c15c:	3b01      	subs	r3, #1
 800c15e:	60a3      	str	r3, [r4, #8]
 800c160:	6823      	ldr	r3, [r4, #0]
 800c162:	1c5a      	adds	r2, r3, #1
 800c164:	6022      	str	r2, [r4, #0]
 800c166:	701e      	strb	r6, [r3, #0]
 800c168:	6962      	ldr	r2, [r4, #20]
 800c16a:	1c43      	adds	r3, r0, #1
 800c16c:	429a      	cmp	r2, r3
 800c16e:	d004      	beq.n	800c17a <__swbuf_r+0x6e>
 800c170:	89a3      	ldrh	r3, [r4, #12]
 800c172:	07db      	lsls	r3, r3, #31
 800c174:	d5e1      	bpl.n	800c13a <__swbuf_r+0x2e>
 800c176:	2e0a      	cmp	r6, #10
 800c178:	d1df      	bne.n	800c13a <__swbuf_r+0x2e>
 800c17a:	4621      	mov	r1, r4
 800c17c:	4628      	mov	r0, r5
 800c17e:	f7ff fa2f 	bl	800b5e0 <_fflush_r>
 800c182:	2800      	cmp	r0, #0
 800c184:	d0d9      	beq.n	800c13a <__swbuf_r+0x2e>
 800c186:	e7d6      	b.n	800c136 <__swbuf_r+0x2a>

0800c188 <__swsetup_r>:
 800c188:	b538      	push	{r3, r4, r5, lr}
 800c18a:	4b29      	ldr	r3, [pc, #164]	@ (800c230 <__swsetup_r+0xa8>)
 800c18c:	4605      	mov	r5, r0
 800c18e:	6818      	ldr	r0, [r3, #0]
 800c190:	460c      	mov	r4, r1
 800c192:	b118      	cbz	r0, 800c19c <__swsetup_r+0x14>
 800c194:	6a03      	ldr	r3, [r0, #32]
 800c196:	b90b      	cbnz	r3, 800c19c <__swsetup_r+0x14>
 800c198:	f7fc fd5e 	bl	8008c58 <__sinit>
 800c19c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1a0:	0719      	lsls	r1, r3, #28
 800c1a2:	d422      	bmi.n	800c1ea <__swsetup_r+0x62>
 800c1a4:	06da      	lsls	r2, r3, #27
 800c1a6:	d407      	bmi.n	800c1b8 <__swsetup_r+0x30>
 800c1a8:	2209      	movs	r2, #9
 800c1aa:	602a      	str	r2, [r5, #0]
 800c1ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1b0:	81a3      	strh	r3, [r4, #12]
 800c1b2:	f04f 30ff 	mov.w	r0, #4294967295
 800c1b6:	e033      	b.n	800c220 <__swsetup_r+0x98>
 800c1b8:	0758      	lsls	r0, r3, #29
 800c1ba:	d512      	bpl.n	800c1e2 <__swsetup_r+0x5a>
 800c1bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1be:	b141      	cbz	r1, 800c1d2 <__swsetup_r+0x4a>
 800c1c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1c4:	4299      	cmp	r1, r3
 800c1c6:	d002      	beq.n	800c1ce <__swsetup_r+0x46>
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	f7fd fc4f 	bl	8009a6c <_free_r>
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1d2:	89a3      	ldrh	r3, [r4, #12]
 800c1d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c1d8:	81a3      	strh	r3, [r4, #12]
 800c1da:	2300      	movs	r3, #0
 800c1dc:	6063      	str	r3, [r4, #4]
 800c1de:	6923      	ldr	r3, [r4, #16]
 800c1e0:	6023      	str	r3, [r4, #0]
 800c1e2:	89a3      	ldrh	r3, [r4, #12]
 800c1e4:	f043 0308 	orr.w	r3, r3, #8
 800c1e8:	81a3      	strh	r3, [r4, #12]
 800c1ea:	6923      	ldr	r3, [r4, #16]
 800c1ec:	b94b      	cbnz	r3, 800c202 <__swsetup_r+0x7a>
 800c1ee:	89a3      	ldrh	r3, [r4, #12]
 800c1f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c1f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c1f8:	d003      	beq.n	800c202 <__swsetup_r+0x7a>
 800c1fa:	4621      	mov	r1, r4
 800c1fc:	4628      	mov	r0, r5
 800c1fe:	f000 f883 	bl	800c308 <__smakebuf_r>
 800c202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c206:	f013 0201 	ands.w	r2, r3, #1
 800c20a:	d00a      	beq.n	800c222 <__swsetup_r+0x9a>
 800c20c:	2200      	movs	r2, #0
 800c20e:	60a2      	str	r2, [r4, #8]
 800c210:	6962      	ldr	r2, [r4, #20]
 800c212:	4252      	negs	r2, r2
 800c214:	61a2      	str	r2, [r4, #24]
 800c216:	6922      	ldr	r2, [r4, #16]
 800c218:	b942      	cbnz	r2, 800c22c <__swsetup_r+0xa4>
 800c21a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c21e:	d1c5      	bne.n	800c1ac <__swsetup_r+0x24>
 800c220:	bd38      	pop	{r3, r4, r5, pc}
 800c222:	0799      	lsls	r1, r3, #30
 800c224:	bf58      	it	pl
 800c226:	6962      	ldrpl	r2, [r4, #20]
 800c228:	60a2      	str	r2, [r4, #8]
 800c22a:	e7f4      	b.n	800c216 <__swsetup_r+0x8e>
 800c22c:	2000      	movs	r0, #0
 800c22e:	e7f7      	b.n	800c220 <__swsetup_r+0x98>
 800c230:	2400001c 	.word	0x2400001c

0800c234 <_raise_r>:
 800c234:	291f      	cmp	r1, #31
 800c236:	b538      	push	{r3, r4, r5, lr}
 800c238:	4605      	mov	r5, r0
 800c23a:	460c      	mov	r4, r1
 800c23c:	d904      	bls.n	800c248 <_raise_r+0x14>
 800c23e:	2316      	movs	r3, #22
 800c240:	6003      	str	r3, [r0, #0]
 800c242:	f04f 30ff 	mov.w	r0, #4294967295
 800c246:	bd38      	pop	{r3, r4, r5, pc}
 800c248:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c24a:	b112      	cbz	r2, 800c252 <_raise_r+0x1e>
 800c24c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c250:	b94b      	cbnz	r3, 800c266 <_raise_r+0x32>
 800c252:	4628      	mov	r0, r5
 800c254:	f000 f830 	bl	800c2b8 <_getpid_r>
 800c258:	4622      	mov	r2, r4
 800c25a:	4601      	mov	r1, r0
 800c25c:	4628      	mov	r0, r5
 800c25e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c262:	f000 b817 	b.w	800c294 <_kill_r>
 800c266:	2b01      	cmp	r3, #1
 800c268:	d00a      	beq.n	800c280 <_raise_r+0x4c>
 800c26a:	1c59      	adds	r1, r3, #1
 800c26c:	d103      	bne.n	800c276 <_raise_r+0x42>
 800c26e:	2316      	movs	r3, #22
 800c270:	6003      	str	r3, [r0, #0]
 800c272:	2001      	movs	r0, #1
 800c274:	e7e7      	b.n	800c246 <_raise_r+0x12>
 800c276:	2100      	movs	r1, #0
 800c278:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c27c:	4620      	mov	r0, r4
 800c27e:	4798      	blx	r3
 800c280:	2000      	movs	r0, #0
 800c282:	e7e0      	b.n	800c246 <_raise_r+0x12>

0800c284 <raise>:
 800c284:	4b02      	ldr	r3, [pc, #8]	@ (800c290 <raise+0xc>)
 800c286:	4601      	mov	r1, r0
 800c288:	6818      	ldr	r0, [r3, #0]
 800c28a:	f7ff bfd3 	b.w	800c234 <_raise_r>
 800c28e:	bf00      	nop
 800c290:	2400001c 	.word	0x2400001c

0800c294 <_kill_r>:
 800c294:	b538      	push	{r3, r4, r5, lr}
 800c296:	4d07      	ldr	r5, [pc, #28]	@ (800c2b4 <_kill_r+0x20>)
 800c298:	2300      	movs	r3, #0
 800c29a:	4604      	mov	r4, r0
 800c29c:	4608      	mov	r0, r1
 800c29e:	4611      	mov	r1, r2
 800c2a0:	602b      	str	r3, [r5, #0]
 800c2a2:	f7f5 fd7b 	bl	8001d9c <_kill>
 800c2a6:	1c43      	adds	r3, r0, #1
 800c2a8:	d102      	bne.n	800c2b0 <_kill_r+0x1c>
 800c2aa:	682b      	ldr	r3, [r5, #0]
 800c2ac:	b103      	cbz	r3, 800c2b0 <_kill_r+0x1c>
 800c2ae:	6023      	str	r3, [r4, #0]
 800c2b0:	bd38      	pop	{r3, r4, r5, pc}
 800c2b2:	bf00      	nop
 800c2b4:	240004f0 	.word	0x240004f0

0800c2b8 <_getpid_r>:
 800c2b8:	f7f5 bd68 	b.w	8001d8c <_getpid>

0800c2bc <__swhatbuf_r>:
 800c2bc:	b570      	push	{r4, r5, r6, lr}
 800c2be:	460c      	mov	r4, r1
 800c2c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2c4:	2900      	cmp	r1, #0
 800c2c6:	b096      	sub	sp, #88	@ 0x58
 800c2c8:	4615      	mov	r5, r2
 800c2ca:	461e      	mov	r6, r3
 800c2cc:	da0d      	bge.n	800c2ea <__swhatbuf_r+0x2e>
 800c2ce:	89a3      	ldrh	r3, [r4, #12]
 800c2d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c2d4:	f04f 0100 	mov.w	r1, #0
 800c2d8:	bf14      	ite	ne
 800c2da:	2340      	movne	r3, #64	@ 0x40
 800c2dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c2e0:	2000      	movs	r0, #0
 800c2e2:	6031      	str	r1, [r6, #0]
 800c2e4:	602b      	str	r3, [r5, #0]
 800c2e6:	b016      	add	sp, #88	@ 0x58
 800c2e8:	bd70      	pop	{r4, r5, r6, pc}
 800c2ea:	466a      	mov	r2, sp
 800c2ec:	f000 f848 	bl	800c380 <_fstat_r>
 800c2f0:	2800      	cmp	r0, #0
 800c2f2:	dbec      	blt.n	800c2ce <__swhatbuf_r+0x12>
 800c2f4:	9901      	ldr	r1, [sp, #4]
 800c2f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c2fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c2fe:	4259      	negs	r1, r3
 800c300:	4159      	adcs	r1, r3
 800c302:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c306:	e7eb      	b.n	800c2e0 <__swhatbuf_r+0x24>

0800c308 <__smakebuf_r>:
 800c308:	898b      	ldrh	r3, [r1, #12]
 800c30a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c30c:	079d      	lsls	r5, r3, #30
 800c30e:	4606      	mov	r6, r0
 800c310:	460c      	mov	r4, r1
 800c312:	d507      	bpl.n	800c324 <__smakebuf_r+0x1c>
 800c314:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c318:	6023      	str	r3, [r4, #0]
 800c31a:	6123      	str	r3, [r4, #16]
 800c31c:	2301      	movs	r3, #1
 800c31e:	6163      	str	r3, [r4, #20]
 800c320:	b003      	add	sp, #12
 800c322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c324:	ab01      	add	r3, sp, #4
 800c326:	466a      	mov	r2, sp
 800c328:	f7ff ffc8 	bl	800c2bc <__swhatbuf_r>
 800c32c:	9f00      	ldr	r7, [sp, #0]
 800c32e:	4605      	mov	r5, r0
 800c330:	4639      	mov	r1, r7
 800c332:	4630      	mov	r0, r6
 800c334:	f7fd fc0e 	bl	8009b54 <_malloc_r>
 800c338:	b948      	cbnz	r0, 800c34e <__smakebuf_r+0x46>
 800c33a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c33e:	059a      	lsls	r2, r3, #22
 800c340:	d4ee      	bmi.n	800c320 <__smakebuf_r+0x18>
 800c342:	f023 0303 	bic.w	r3, r3, #3
 800c346:	f043 0302 	orr.w	r3, r3, #2
 800c34a:	81a3      	strh	r3, [r4, #12]
 800c34c:	e7e2      	b.n	800c314 <__smakebuf_r+0xc>
 800c34e:	89a3      	ldrh	r3, [r4, #12]
 800c350:	6020      	str	r0, [r4, #0]
 800c352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c356:	81a3      	strh	r3, [r4, #12]
 800c358:	9b01      	ldr	r3, [sp, #4]
 800c35a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c35e:	b15b      	cbz	r3, 800c378 <__smakebuf_r+0x70>
 800c360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c364:	4630      	mov	r0, r6
 800c366:	f000 f81d 	bl	800c3a4 <_isatty_r>
 800c36a:	b128      	cbz	r0, 800c378 <__smakebuf_r+0x70>
 800c36c:	89a3      	ldrh	r3, [r4, #12]
 800c36e:	f023 0303 	bic.w	r3, r3, #3
 800c372:	f043 0301 	orr.w	r3, r3, #1
 800c376:	81a3      	strh	r3, [r4, #12]
 800c378:	89a3      	ldrh	r3, [r4, #12]
 800c37a:	431d      	orrs	r5, r3
 800c37c:	81a5      	strh	r5, [r4, #12]
 800c37e:	e7cf      	b.n	800c320 <__smakebuf_r+0x18>

0800c380 <_fstat_r>:
 800c380:	b538      	push	{r3, r4, r5, lr}
 800c382:	4d07      	ldr	r5, [pc, #28]	@ (800c3a0 <_fstat_r+0x20>)
 800c384:	2300      	movs	r3, #0
 800c386:	4604      	mov	r4, r0
 800c388:	4608      	mov	r0, r1
 800c38a:	4611      	mov	r1, r2
 800c38c:	602b      	str	r3, [r5, #0]
 800c38e:	f7f5 fd65 	bl	8001e5c <_fstat>
 800c392:	1c43      	adds	r3, r0, #1
 800c394:	d102      	bne.n	800c39c <_fstat_r+0x1c>
 800c396:	682b      	ldr	r3, [r5, #0]
 800c398:	b103      	cbz	r3, 800c39c <_fstat_r+0x1c>
 800c39a:	6023      	str	r3, [r4, #0]
 800c39c:	bd38      	pop	{r3, r4, r5, pc}
 800c39e:	bf00      	nop
 800c3a0:	240004f0 	.word	0x240004f0

0800c3a4 <_isatty_r>:
 800c3a4:	b538      	push	{r3, r4, r5, lr}
 800c3a6:	4d06      	ldr	r5, [pc, #24]	@ (800c3c0 <_isatty_r+0x1c>)
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	4604      	mov	r4, r0
 800c3ac:	4608      	mov	r0, r1
 800c3ae:	602b      	str	r3, [r5, #0]
 800c3b0:	f7f5 fd64 	bl	8001e7c <_isatty>
 800c3b4:	1c43      	adds	r3, r0, #1
 800c3b6:	d102      	bne.n	800c3be <_isatty_r+0x1a>
 800c3b8:	682b      	ldr	r3, [r5, #0]
 800c3ba:	b103      	cbz	r3, 800c3be <_isatty_r+0x1a>
 800c3bc:	6023      	str	r3, [r4, #0]
 800c3be:	bd38      	pop	{r3, r4, r5, pc}
 800c3c0:	240004f0 	.word	0x240004f0

0800c3c4 <_init>:
 800c3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3c6:	bf00      	nop
 800c3c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3ca:	bc08      	pop	{r3}
 800c3cc:	469e      	mov	lr, r3
 800c3ce:	4770      	bx	lr

0800c3d0 <_fini>:
 800c3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3d2:	bf00      	nop
 800c3d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3d6:	bc08      	pop	{r3}
 800c3d8:	469e      	mov	lr, r3
 800c3da:	4770      	bx	lr
