{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 19:04:00 2013 " "Info: Processing started: Fri May 24 19:04:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file INT.v" { { "Info" "ISGN_ENTITY_NAME" "1 INT " "Info: Found entity 1: INT" {  } { { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Info: Found entity 1: IF" {  } { { "IF.v" "" { Text "E:/体系结构新案/LC3_pipe/IF.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Info: Found entity 1: ID" {  } { { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Info: Found entity 1: EX" {  } { { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Info: Found entity 1: MEM" {  } { { "MEM.v" "" { Text "E:/体系结构新案/LC3_pipe/MEM.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Info: Found entity 1: WB" {  } { { "WB.v" "" { Text "E:/体系结构新案/LC3_pipe/WB.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD " "Info: Found entity 1: FD" {  } { { "FD.v" "" { Text "E:/体系结构新案/LC3_pipe/FD.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LC3_sim.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LC3_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3_sim " "Info: Found entity 1: LC3_sim" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LC3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LC3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Info: Found entity 1: LC3" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.v" "" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq0.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Info: Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.v" "" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq1.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCMUX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PCMUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX " "Info: Found entity 1: PCMUX" {  } { { "PCMUX.v" "" { Text "E:/体系结构新案/LC3_pipe/PCMUX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Info: Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LC3_sim LC3_sim:inst " "Info: Elaborating entity \"LC3_sim\" for hierarchy \"LC3_sim:inst\"" {  } { { "LC3.bdf" "inst" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -376 184 360 552 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "LC3_sim.v(103) " "Critical Warning (10237): Verilog HDL warning at LC3_sim.v(103): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 103 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_PSR LC3_sim.v(122) " "Warning (10235): Verilog HDL Always Construct warning at LC3_sim.v(122): variable \"_PSR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "LC3_sim.v(173) " "Error (10200): Verilog HDL Conditional Statement error at LC3_sim.v(173): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 173 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "myint_r LC3_sim.v(166) " "Warning (10240): Verilog HDL Always Construct warning at LC3_sim.v(166): inferring latch(es) for variable \"myint_r\", which holds its previous value in one or more paths through the always construct" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag LC3_sim.v(166) " "Warning (10240): Verilog HDL Always Construct warning at LC3_sim.v(166): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag LC3_sim.v(166) " "Info (10041): Inferred latch for \"flag\" at LC3_sim.v(166)" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myint_r LC3_sim.v(166) " "Info (10041): Inferred latch for \"myint_r\" at LC3_sim.v(166)" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LC3_sim:inst " "Error: Can't elaborate user hierarchy \"LC3_sim:inst\"" {  } { { "LC3.bdf" "inst" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -376 184 360 552 "inst" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Error: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 24 19:04:01 2013 " "Error: Processing ended: Fri May 24 19:04:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
