library ieee;
use ieee.std_logic_1164.all;
use work.reg32_component.all;

entity reg32_0 is
	port(
		-- input
		to_reg32_0 : std_logic_vector(31 downto 0);
		clear, clock, enable : std_logic;
		
		-- output
	);
end entity;