# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../4Digit_BCD_7Seg.v" \
"../../../../../4Digit_BCD_7Seg_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
