<profile>

<section name = "Vitis HLS Report for 'process_data'" level="0">
<item name = "Date">Mon Aug  7 16:48:28 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">processapa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_fu_6493">process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4, 61445, 61445, 0.614 ms, 0.614 ms, 61445, 61445, no</column>
<column name="grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6500">process_data_Pipeline_first_chan_loop_first_chan_frame_loop, 25603, 25603, 0.256 ms, 0.256 ms, 25603, 25603, no</column>
<column name="grp_process_data_Pipeline_frame_chan_loop_fu_6605">process_data_Pipeline_frame_chan_loop, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6909">process_data_Pipeline_VITIS_LOOP_169_1, 153, 153, 1.530 us, 1.530 us, 153, 153, no</column>
<column name="grp_process_data_Pipeline_4_fu_6919">process_data_Pipeline_4, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_408_1_fu_6934">process_data_Pipeline_VITIS_LOOP_408_1, 6002, 6002, 60.020 us, 60.020 us, 6002, 6002, no</column>
<column name="grp_myproject_fu_7164">myproject, 9830280, 9830568, 98.303 ms, 98.306 ms, 262146, 9830402, dataflow</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_940_5_fu_12714">process_data_Pipeline_VITIS_LOOP_940_5, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- link_loop">?, ?, ?, -, -, 10, no</column>
<column name=" + frame_loop">1566000, 2004000, 261 ~ 334, -, -, 6000, no</column>
<column name=" + second_chan_loop">?, ?, ?, -, -, 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8430, -</column>
<column name="FIFO">-, -, 198, 134, -</column>
<column name="Instance">2717, 390, 188156, 151522, 0</column>
<column name="Memory">3932, -, 32, 1, 0</column>
<column name="Multiplexer">-, -, -, 6954, -</column>
<column name="Register">-, -, 3111, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">494, 12, 22, 38, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">164, 4, 7, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 640, 1128, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 30, 0, 1199, 1166, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 16, 0, 931, 901, 0</column>
<column name="gmem4_m_axi_U">gmem4_m_axi, 58, 0, 1733, 1699, 0</column>
<column name="gmem5_m_axi_U">gmem5_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_29ns_4ns_32_1_1_U5873">mul_29ns_4ns_32_1_1, 0, 0, 0, 32, 0</column>
<column name="mul_32ns_34ns_65_1_1_U5871">mul_32ns_34ns_65_1_1, 0, 4, 0, 22, 0</column>
<column name="mul_9ns_14ns_22_1_1_U5874">mul_9ns_14ns_22_1_1, 0, 1, 0, 5, 0</column>
<column name="grp_myproject_fu_7164">myproject, 2599, 382, 178468, 131815, 0</column>
<column name="grp_process_data_Pipeline_4_fu_6919">process_data_Pipeline_4, 0, 0, 2721, 10563, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6909">process_data_Pipeline_VITIS_LOOP_169_1, 0, 0, 241, 177, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_408_1_fu_6934">process_data_Pipeline_VITIS_LOOP_408_1, 0, 0, 103, 1965, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_fu_6493">process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4, 0, 1, 59, 177, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_940_5_fu_12714">process_data_Pipeline_VITIS_LOOP_940_5, 0, 0, 15, 112, 0</column>
<column name="grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6500">process_data_Pipeline_first_chan_loop_first_chan_frame_loop, 0, 2, 791, 499, 0</column>
<column name="grp_process_data_Pipeline_frame_chan_loop_fu_6605">process_data_Pipeline_frame_chan_loop, 10, 0, 31, 329, 0</column>
<column name="urem_32ns_5ns_4_36_seq_1_U5872">urem_32ns_5ns_4_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="adc_vectors2_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors3_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors4_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors5_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors6_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors7_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors8_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors9_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors10_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors11_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors12_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors13_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors14_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors15_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors16_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors17_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors18_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors19_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors20_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors21_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors22_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors23_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors24_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors25_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors26_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors27_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors28_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors29_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors30_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors31_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors32_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors33_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors34_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors35_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors36_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors37_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors38_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors39_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors40_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors41_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors42_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors43_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors44_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors45_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors46_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors47_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors48_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors49_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors50_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors51_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors52_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors53_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors54_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors55_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors56_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors57_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors58_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors59_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_vectors60_U">adc_vectors2_RAM_AUTO_1R1W, 24, 0, 0, 0, 25600, 14, 1, 358400</column>
<column name="adc_words_U">adc_words_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="ave_U">ave_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 14, 1, 3584</column>
<column name="cc_prob_U">cc_prob_RAM_AUTO_1R1W, 0, 32, 1, 0, 3, 16, 1, 48</column>
<column name="planes_U">planes_RAM_AUTO_1R1W, 2464, 0, 0, 0, 2880000, 15, 1, 43200000</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_9_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_10_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 14, 1, 7168</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="layer19_out_fifo_U">0, 99, 0, -, 2, 48, 96</column>
<column name="zero_padding2d_input_fifo_U">0, 99, 0, -, 2, 15, 30</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln112_1_fu_12865_p2">+, 0, 0, 27, 20, 7</column>
<column name="add_ln112_fu_12859_p2">+, 0, 0, 29, 22, 9</column>
<column name="add_ln114_fu_12837_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln117_fu_12902_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln210_1_fu_13483_p2">+, 0, 0, 71, 64, 6</column>
<column name="add_ln210_2_fu_13522_p2">+, 0, 0, 13, 6, 5</column>
<column name="add_ln210_3_fu_13554_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln210_fu_13467_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln233_1_fu_12818_p2">+, 0, 0, 39, 32, 7</column>
<column name="add_ln233_fu_12832_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln395_fu_13450_p2">+, 0, 0, 22, 15, 7</column>
<column name="add_ln406_fu_13586_p2">+, 0, 0, 39, 32, 12</column>
<column name="frame_fu_12891_p2">+, 0, 0, 71, 64, 64</column>
<column name="iChan_fu_13444_p2">+, 0, 0, 16, 9, 1</column>
<column name="iFrame_1_fu_12877_p2">+, 0, 0, 20, 13, 1</column>
<column name="link_2_fu_12803_p2">+, 0, 0, 12, 4, 1</column>
<column name="wib_fu_13428_p2">+, 0, 0, 12, 4, 1</column>
<column name="and_ln406_fu_13597_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state116_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state267_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state342">and, 0, 0, 2, 1, 1</column>
<column name="cmp103_fu_13098_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="cmp109_fu_13105_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="cmp115_fu_13112_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="cmp121_fu_13119_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="cmp127_fu_13126_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="cmp133_fu_13133_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="cmp139_fu_13140_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="cmp145_fu_13147_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp151_fu_13154_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp157_fu_13161_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp163_fu_13168_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp169_fu_13175_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp175_fu_13182_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp181_fu_13189_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp187_fu_13196_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp193_fu_13203_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp199_fu_13210_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp205_fu_13217_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp211_fu_13224_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp217_fu_13231_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp223_fu_13238_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp229_fu_13245_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp235_fu_13252_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp241_fu_13259_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp247_fu_13266_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp253_fu_13273_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp259_fu_13280_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="cmp265_fu_13287_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp26_fu_13007_p2">icmp, 0, 0, 20, 13, 7</column>
<column name="cmp271_fu_13294_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp277_fu_13301_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp283_fu_13308_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp289_fu_13315_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp295_fu_13322_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp301_fu_13329_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp307_fu_13336_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp313_fu_13343_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp319_fu_13350_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp31_fu_13014_p2">icmp, 0, 0, 20, 13, 8</column>
<column name="cmp325_fu_13357_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp331_fu_13364_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp337_fu_13371_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp343_fu_13378_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp349_fu_13385_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp355_fu_13392_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp361_fu_13399_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp367_fu_13406_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp373_fu_13413_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="cmp37_fu_13021_p2">icmp, 0, 0, 20, 13, 9</column>
<column name="cmp43_fu_13028_p2">icmp, 0, 0, 20, 13, 9</column>
<column name="cmp49_fu_13035_p2">icmp, 0, 0, 20, 13, 9</column>
<column name="cmp55_fu_13042_p2">icmp, 0, 0, 20, 13, 10</column>
<column name="cmp61_fu_13049_p2">icmp, 0, 0, 20, 13, 10</column>
<column name="cmp67_fu_13056_p2">icmp, 0, 0, 20, 13, 10</column>
<column name="cmp73_fu_13063_p2">icmp, 0, 0, 20, 13, 10</column>
<column name="cmp79_fu_13070_p2">icmp, 0, 0, 20, 13, 10</column>
<column name="cmp85_fu_13077_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="cmp91_fu_13084_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="cmp97_fu_13091_p2">icmp, 0, 0, 20, 13, 11</column>
<column name="icmp_ln101_fu_12797_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="icmp_ln112_fu_12871_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln115_fu_12896_p2">icmp, 0, 0, 20, 13, 1</column>
<column name="icmp_ln117_fu_12907_p2">icmp, 0, 0, 12, 5, 4</column>
<column name="icmp_ln395_fu_13438_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="icmp_ln406_1_fu_13591_p2">icmp, 0, 0, 39, 32, 9</column>
<column name="icmp_ln406_fu_13580_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln90_fu_12737_p2">icmp, 0, 0, 12, 4, 1</column>
<column name="lshr_ln117_fu_12959_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln210_1_fu_13571_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln210_fu_13540_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_myproject_fu_7164_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_myproject_fu_7164_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="select_ln117_fu_12923_p3">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="adc_vectors10_address0">14, 3, 15, 45</column>
<column name="adc_vectors10_ce0">14, 3, 1, 3</column>
<column name="adc_vectors10_we0">9, 2, 1, 2</column>
<column name="adc_vectors11_address0">14, 3, 15, 45</column>
<column name="adc_vectors11_ce0">14, 3, 1, 3</column>
<column name="adc_vectors11_we0">9, 2, 1, 2</column>
<column name="adc_vectors12_address0">14, 3, 15, 45</column>
<column name="adc_vectors12_ce0">14, 3, 1, 3</column>
<column name="adc_vectors12_we0">9, 2, 1, 2</column>
<column name="adc_vectors13_address0">14, 3, 15, 45</column>
<column name="adc_vectors13_ce0">14, 3, 1, 3</column>
<column name="adc_vectors13_we0">9, 2, 1, 2</column>
<column name="adc_vectors14_address0">14, 3, 15, 45</column>
<column name="adc_vectors14_ce0">14, 3, 1, 3</column>
<column name="adc_vectors14_we0">9, 2, 1, 2</column>
<column name="adc_vectors15_address0">14, 3, 15, 45</column>
<column name="adc_vectors15_ce0">14, 3, 1, 3</column>
<column name="adc_vectors15_we0">9, 2, 1, 2</column>
<column name="adc_vectors16_address0">14, 3, 15, 45</column>
<column name="adc_vectors16_ce0">14, 3, 1, 3</column>
<column name="adc_vectors16_we0">9, 2, 1, 2</column>
<column name="adc_vectors17_address0">14, 3, 15, 45</column>
<column name="adc_vectors17_ce0">14, 3, 1, 3</column>
<column name="adc_vectors17_we0">9, 2, 1, 2</column>
<column name="adc_vectors18_address0">14, 3, 15, 45</column>
<column name="adc_vectors18_ce0">14, 3, 1, 3</column>
<column name="adc_vectors18_we0">9, 2, 1, 2</column>
<column name="adc_vectors19_address0">14, 3, 15, 45</column>
<column name="adc_vectors19_ce0">14, 3, 1, 3</column>
<column name="adc_vectors19_we0">9, 2, 1, 2</column>
<column name="adc_vectors20_address0">14, 3, 15, 45</column>
<column name="adc_vectors20_ce0">14, 3, 1, 3</column>
<column name="adc_vectors20_we0">9, 2, 1, 2</column>
<column name="adc_vectors21_address0">14, 3, 15, 45</column>
<column name="adc_vectors21_ce0">14, 3, 1, 3</column>
<column name="adc_vectors21_we0">9, 2, 1, 2</column>
<column name="adc_vectors22_address0">14, 3, 15, 45</column>
<column name="adc_vectors22_ce0">14, 3, 1, 3</column>
<column name="adc_vectors22_we0">9, 2, 1, 2</column>
<column name="adc_vectors23_address0">14, 3, 15, 45</column>
<column name="adc_vectors23_ce0">14, 3, 1, 3</column>
<column name="adc_vectors23_we0">9, 2, 1, 2</column>
<column name="adc_vectors24_address0">14, 3, 15, 45</column>
<column name="adc_vectors24_ce0">14, 3, 1, 3</column>
<column name="adc_vectors24_we0">9, 2, 1, 2</column>
<column name="adc_vectors25_address0">14, 3, 15, 45</column>
<column name="adc_vectors25_ce0">14, 3, 1, 3</column>
<column name="adc_vectors25_we0">9, 2, 1, 2</column>
<column name="adc_vectors26_address0">14, 3, 15, 45</column>
<column name="adc_vectors26_ce0">14, 3, 1, 3</column>
<column name="adc_vectors26_we0">9, 2, 1, 2</column>
<column name="adc_vectors27_address0">14, 3, 15, 45</column>
<column name="adc_vectors27_ce0">14, 3, 1, 3</column>
<column name="adc_vectors27_we0">9, 2, 1, 2</column>
<column name="adc_vectors28_address0">14, 3, 15, 45</column>
<column name="adc_vectors28_ce0">14, 3, 1, 3</column>
<column name="adc_vectors28_we0">9, 2, 1, 2</column>
<column name="adc_vectors29_address0">14, 3, 15, 45</column>
<column name="adc_vectors29_ce0">14, 3, 1, 3</column>
<column name="adc_vectors29_we0">9, 2, 1, 2</column>
<column name="adc_vectors2_address0">14, 3, 15, 45</column>
<column name="adc_vectors2_ce0">14, 3, 1, 3</column>
<column name="adc_vectors2_we0">9, 2, 1, 2</column>
<column name="adc_vectors30_address0">14, 3, 15, 45</column>
<column name="adc_vectors30_ce0">14, 3, 1, 3</column>
<column name="adc_vectors30_we0">9, 2, 1, 2</column>
<column name="adc_vectors31_address0">14, 3, 15, 45</column>
<column name="adc_vectors31_ce0">14, 3, 1, 3</column>
<column name="adc_vectors31_we0">9, 2, 1, 2</column>
<column name="adc_vectors32_address0">14, 3, 15, 45</column>
<column name="adc_vectors32_ce0">14, 3, 1, 3</column>
<column name="adc_vectors32_we0">9, 2, 1, 2</column>
<column name="adc_vectors33_address0">14, 3, 15, 45</column>
<column name="adc_vectors33_ce0">14, 3, 1, 3</column>
<column name="adc_vectors33_we0">9, 2, 1, 2</column>
<column name="adc_vectors34_address0">14, 3, 15, 45</column>
<column name="adc_vectors34_ce0">14, 3, 1, 3</column>
<column name="adc_vectors34_we0">9, 2, 1, 2</column>
<column name="adc_vectors35_address0">14, 3, 15, 45</column>
<column name="adc_vectors35_ce0">14, 3, 1, 3</column>
<column name="adc_vectors35_we0">9, 2, 1, 2</column>
<column name="adc_vectors36_address0">14, 3, 15, 45</column>
<column name="adc_vectors36_ce0">14, 3, 1, 3</column>
<column name="adc_vectors36_we0">9, 2, 1, 2</column>
<column name="adc_vectors37_address0">14, 3, 15, 45</column>
<column name="adc_vectors37_ce0">14, 3, 1, 3</column>
<column name="adc_vectors37_we0">9, 2, 1, 2</column>
<column name="adc_vectors38_address0">14, 3, 15, 45</column>
<column name="adc_vectors38_ce0">14, 3, 1, 3</column>
<column name="adc_vectors38_we0">9, 2, 1, 2</column>
<column name="adc_vectors39_address0">14, 3, 15, 45</column>
<column name="adc_vectors39_ce0">14, 3, 1, 3</column>
<column name="adc_vectors39_we0">9, 2, 1, 2</column>
<column name="adc_vectors3_address0">14, 3, 15, 45</column>
<column name="adc_vectors3_ce0">14, 3, 1, 3</column>
<column name="adc_vectors3_we0">9, 2, 1, 2</column>
<column name="adc_vectors40_address0">14, 3, 15, 45</column>
<column name="adc_vectors40_ce0">14, 3, 1, 3</column>
<column name="adc_vectors40_we0">9, 2, 1, 2</column>
<column name="adc_vectors41_address0">14, 3, 15, 45</column>
<column name="adc_vectors41_ce0">14, 3, 1, 3</column>
<column name="adc_vectors41_we0">9, 2, 1, 2</column>
<column name="adc_vectors42_address0">14, 3, 15, 45</column>
<column name="adc_vectors42_ce0">14, 3, 1, 3</column>
<column name="adc_vectors42_we0">9, 2, 1, 2</column>
<column name="adc_vectors43_address0">14, 3, 15, 45</column>
<column name="adc_vectors43_ce0">14, 3, 1, 3</column>
<column name="adc_vectors43_we0">9, 2, 1, 2</column>
<column name="adc_vectors44_address0">14, 3, 15, 45</column>
<column name="adc_vectors44_ce0">14, 3, 1, 3</column>
<column name="adc_vectors44_we0">9, 2, 1, 2</column>
<column name="adc_vectors45_address0">14, 3, 15, 45</column>
<column name="adc_vectors45_ce0">14, 3, 1, 3</column>
<column name="adc_vectors45_we0">9, 2, 1, 2</column>
<column name="adc_vectors46_address0">14, 3, 15, 45</column>
<column name="adc_vectors46_ce0">14, 3, 1, 3</column>
<column name="adc_vectors46_we0">9, 2, 1, 2</column>
<column name="adc_vectors47_address0">14, 3, 15, 45</column>
<column name="adc_vectors47_ce0">14, 3, 1, 3</column>
<column name="adc_vectors47_we0">9, 2, 1, 2</column>
<column name="adc_vectors48_address0">14, 3, 15, 45</column>
<column name="adc_vectors48_ce0">14, 3, 1, 3</column>
<column name="adc_vectors48_we0">9, 2, 1, 2</column>
<column name="adc_vectors49_address0">14, 3, 15, 45</column>
<column name="adc_vectors49_ce0">14, 3, 1, 3</column>
<column name="adc_vectors49_we0">9, 2, 1, 2</column>
<column name="adc_vectors4_address0">14, 3, 15, 45</column>
<column name="adc_vectors4_ce0">14, 3, 1, 3</column>
<column name="adc_vectors4_we0">9, 2, 1, 2</column>
<column name="adc_vectors50_address0">14, 3, 15, 45</column>
<column name="adc_vectors50_ce0">14, 3, 1, 3</column>
<column name="adc_vectors50_we0">9, 2, 1, 2</column>
<column name="adc_vectors51_address0">14, 3, 15, 45</column>
<column name="adc_vectors51_ce0">14, 3, 1, 3</column>
<column name="adc_vectors51_we0">9, 2, 1, 2</column>
<column name="adc_vectors52_address0">14, 3, 15, 45</column>
<column name="adc_vectors52_ce0">14, 3, 1, 3</column>
<column name="adc_vectors52_we0">9, 2, 1, 2</column>
<column name="adc_vectors53_address0">14, 3, 15, 45</column>
<column name="adc_vectors53_ce0">14, 3, 1, 3</column>
<column name="adc_vectors53_we0">9, 2, 1, 2</column>
<column name="adc_vectors54_address0">14, 3, 15, 45</column>
<column name="adc_vectors54_ce0">14, 3, 1, 3</column>
<column name="adc_vectors54_we0">9, 2, 1, 2</column>
<column name="adc_vectors55_address0">14, 3, 15, 45</column>
<column name="adc_vectors55_ce0">14, 3, 1, 3</column>
<column name="adc_vectors55_we0">9, 2, 1, 2</column>
<column name="adc_vectors56_address0">14, 3, 15, 45</column>
<column name="adc_vectors56_ce0">14, 3, 1, 3</column>
<column name="adc_vectors56_we0">9, 2, 1, 2</column>
<column name="adc_vectors57_address0">14, 3, 15, 45</column>
<column name="adc_vectors57_ce0">14, 3, 1, 3</column>
<column name="adc_vectors57_we0">9, 2, 1, 2</column>
<column name="adc_vectors58_address0">14, 3, 15, 45</column>
<column name="adc_vectors58_ce0">14, 3, 1, 3</column>
<column name="adc_vectors58_we0">9, 2, 1, 2</column>
<column name="adc_vectors59_address0">14, 3, 15, 45</column>
<column name="adc_vectors59_ce0">14, 3, 1, 3</column>
<column name="adc_vectors59_we0">9, 2, 1, 2</column>
<column name="adc_vectors5_address0">14, 3, 15, 45</column>
<column name="adc_vectors5_ce0">14, 3, 1, 3</column>
<column name="adc_vectors5_we0">9, 2, 1, 2</column>
<column name="adc_vectors60_address0">14, 3, 15, 45</column>
<column name="adc_vectors60_ce0">14, 3, 1, 3</column>
<column name="adc_vectors60_we0">9, 2, 1, 2</column>
<column name="adc_vectors6_address0">14, 3, 15, 45</column>
<column name="adc_vectors6_ce0">14, 3, 1, 3</column>
<column name="adc_vectors6_we0">9, 2, 1, 2</column>
<column name="adc_vectors7_address0">14, 3, 15, 45</column>
<column name="adc_vectors7_ce0">14, 3, 1, 3</column>
<column name="adc_vectors7_we0">9, 2, 1, 2</column>
<column name="adc_vectors8_address0">14, 3, 15, 45</column>
<column name="adc_vectors8_ce0">14, 3, 1, 3</column>
<column name="adc_vectors8_we0">9, 2, 1, 2</column>
<column name="adc_vectors9_address0">14, 3, 15, 45</column>
<column name="adc_vectors9_ce0">14, 3, 1, 3</column>
<column name="adc_vectors9_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">1814, 343, 1, 343</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ave_address0">14, 3, 8, 24</column>
<column name="ave_ce0">14, 3, 1, 3</column>
<column name="ave_we0">9, 2, 1, 2</column>
<column name="cc_prob_address0">20, 4, 2, 8</column>
<column name="cc_prob_ce0">14, 3, 1, 3</column>
<column name="cc_prob_d0">14, 3, 16, 48</column>
<column name="crate_3_reg_6433">9, 2, 32, 64</column>
<column name="crate_reg_6376">9, 2, 32, 64</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_ARADDR">14, 3, 64, 192</column>
<column name="gmem1_ARLEN">14, 3, 32, 96</column>
<column name="gmem1_ARVALID">14, 3, 1, 3</column>
<column name="gmem1_RREADY">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem4_ARADDR">20, 4, 64, 256</column>
<column name="gmem4_ARLEN">14, 3, 32, 96</column>
<column name="gmem4_ARVALID">14, 3, 1, 3</column>
<column name="gmem4_RREADY">14, 3, 1, 3</column>
<column name="gmem4_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem4_blk_n_R">9, 2, 1, 2</column>
<column name="gmem5_AWADDR">14, 3, 64, 192</column>
<column name="gmem5_AWLEN">14, 3, 32, 96</column>
<column name="gmem5_AWVALID">14, 3, 1, 3</column>
<column name="gmem5_BREADY">14, 3, 1, 3</column>
<column name="gmem5_WVALID">9, 2, 1, 2</column>
<column name="gmem5_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem5_blk_n_B">9, 2, 1, 2</column>
<column name="iChan_1_reg_6469">9, 2, 9, 18</column>
<column name="iFrame_reg_6388">9, 2, 13, 26</column>
<column name="layer19_out_write">9, 2, 1, 2</column>
<column name="link_from_frameheader_2_reg_6445">9, 2, 32, 64</column>
<column name="link_from_frameheader_reg_6364">9, 2, 32, 64</column>
<column name="link_fu_6218">9, 2, 4, 8</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48_we0">9, 2, 1, 2</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49_address0">20, 4, 9, 36</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49_ce0">20, 4, 1, 4</column>
<column name="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49_we0">9, 2, 1, 2</column>
<column name="phi_mul11_reg_6411">9, 2, 22, 44</column>
<column name="phi_mul16_reg_6481">9, 2, 15, 30</column>
<column name="phi_mul_reg_6400">9, 2, 20, 40</column>
<column name="planes_address0">14, 3, 22, 66</column>
<column name="planes_ce0">14, 3, 1, 3</column>
<column name="planes_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_10_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_10_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_10_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_9_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_9_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_9_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_address0">20, 4, 9, 36</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_ce0">20, 4, 1, 4</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_we0">9, 2, 1, 2</column>
<column name="slot_1_reg_6457">9, 2, 32, 64</column>
<column name="slot_reg_6352">9, 2, 32, 64</column>
<column name="zero_padding2d_input_read">9, 2, 1, 2</column>
<column name="zero_padding2d_input_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln112_1_reg_13779">20, 0, 20, 0</column>
<column name="add_ln112_reg_13774">22, 0, 22, 0</column>
<column name="add_ln114_reg_13753">5, 0, 5, 0</column>
<column name="add_ln117_reg_13796">5, 0, 5, 0</column>
<column name="add_ln233_reg_13748">64, 0, 64, 0</column>
<column name="add_ln395_reg_14161">15, 0, 15, 0</column>
<column name="and_ln406_reg_14209">1, 0, 1, 0</column>
<column name="ap_CS_fsm">342, 0, 342, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_myproject_fu_7164_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_myproject_fu_7164_ap_ready">1, 0, 1, 0</column>
<column name="ave_load_reg_14228">14, 0, 14, 0</column>
<column name="chanmap_DetToChanInfo_read_reg_13694">64, 0, 64, 0</column>
<column name="cmp103_reg_13911">1, 0, 1, 0</column>
<column name="cmp109_reg_13916">1, 0, 1, 0</column>
<column name="cmp115_reg_13921">1, 0, 1, 0</column>
<column name="cmp121_reg_13926">1, 0, 1, 0</column>
<column name="cmp127_reg_13931">1, 0, 1, 0</column>
<column name="cmp133_reg_13936">1, 0, 1, 0</column>
<column name="cmp139_reg_13941">1, 0, 1, 0</column>
<column name="cmp145_reg_13946">1, 0, 1, 0</column>
<column name="cmp151_reg_13951">1, 0, 1, 0</column>
<column name="cmp157_reg_13956">1, 0, 1, 0</column>
<column name="cmp163_reg_13961">1, 0, 1, 0</column>
<column name="cmp169_reg_13966">1, 0, 1, 0</column>
<column name="cmp175_reg_13971">1, 0, 1, 0</column>
<column name="cmp181_reg_13976">1, 0, 1, 0</column>
<column name="cmp187_reg_13981">1, 0, 1, 0</column>
<column name="cmp193_reg_13986">1, 0, 1, 0</column>
<column name="cmp199_reg_13991">1, 0, 1, 0</column>
<column name="cmp205_reg_13996">1, 0, 1, 0</column>
<column name="cmp211_reg_14001">1, 0, 1, 0</column>
<column name="cmp217_reg_14006">1, 0, 1, 0</column>
<column name="cmp223_reg_14011">1, 0, 1, 0</column>
<column name="cmp229_reg_14016">1, 0, 1, 0</column>
<column name="cmp235_reg_14021">1, 0, 1, 0</column>
<column name="cmp241_reg_14026">1, 0, 1, 0</column>
<column name="cmp247_reg_14031">1, 0, 1, 0</column>
<column name="cmp253_reg_14036">1, 0, 1, 0</column>
<column name="cmp259_reg_14041">1, 0, 1, 0</column>
<column name="cmp265_reg_14046">1, 0, 1, 0</column>
<column name="cmp26_reg_13846">1, 0, 1, 0</column>
<column name="cmp271_reg_14051">1, 0, 1, 0</column>
<column name="cmp277_reg_14056">1, 0, 1, 0</column>
<column name="cmp283_reg_14061">1, 0, 1, 0</column>
<column name="cmp289_reg_14066">1, 0, 1, 0</column>
<column name="cmp295_reg_14071">1, 0, 1, 0</column>
<column name="cmp301_reg_14076">1, 0, 1, 0</column>
<column name="cmp307_reg_14081">1, 0, 1, 0</column>
<column name="cmp313_reg_14086">1, 0, 1, 0</column>
<column name="cmp319_reg_14091">1, 0, 1, 0</column>
<column name="cmp31_reg_13851">1, 0, 1, 0</column>
<column name="cmp325_reg_14096">1, 0, 1, 0</column>
<column name="cmp331_reg_14101">1, 0, 1, 0</column>
<column name="cmp337_reg_14106">1, 0, 1, 0</column>
<column name="cmp343_reg_14111">1, 0, 1, 0</column>
<column name="cmp349_reg_14116">1, 0, 1, 0</column>
<column name="cmp355_reg_14121">1, 0, 1, 0</column>
<column name="cmp361_reg_14126">1, 0, 1, 0</column>
<column name="cmp367_reg_14131">1, 0, 1, 0</column>
<column name="cmp373_reg_14136">1, 0, 1, 0</column>
<column name="cmp37_reg_13856">1, 0, 1, 0</column>
<column name="cmp43_reg_13861">1, 0, 1, 0</column>
<column name="cmp49_reg_13866">1, 0, 1, 0</column>
<column name="cmp55_reg_13871">1, 0, 1, 0</column>
<column name="cmp61_reg_13876">1, 0, 1, 0</column>
<column name="cmp67_reg_13881">1, 0, 1, 0</column>
<column name="cmp73_reg_13886">1, 0, 1, 0</column>
<column name="cmp79_reg_13891">1, 0, 1, 0</column>
<column name="cmp85_reg_13896">1, 0, 1, 0</column>
<column name="cmp91_reg_13901">1, 0, 1, 0</column>
<column name="cmp97_reg_13906">1, 0, 1, 0</column>
<column name="crate_3_reg_6433">32, 0, 32, 0</column>
<column name="crate_reg_6376">32, 0, 32, 0</column>
<column name="empty_155_reg_6422">256, 0, 256, 0</column>
<column name="fragsize_reg_13715">29, 0, 32, 3</column>
<column name="gmem0_addr_read_reg_13821">256, 0, 256, 0</column>
<column name="gmem1_addr_reg_13725">64, 0, 64, 0</column>
<column name="gmem4_addr_4_read_reg_14204">512, 0, 512, 0</column>
<column name="gmem4_addr_read_reg_14191">512, 0, 512, 0</column>
<column name="grp_myproject_fu_7164_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_4_fu_6919_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6909_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_408_1_fu_6934_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_fu_6493_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_940_5_fu_12714_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6500_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_frame_chan_loop_fu_6605_ap_start_reg">1, 0, 1, 0</column>
<column name="iChan_1_reg_6469">9, 0, 9, 0</column>
<column name="iChan_reg_14156">9, 0, 9, 0</column>
<column name="iFrame_1_reg_13787">13, 0, 13, 0</column>
<column name="iFrame_reg_6388">13, 0, 13, 0</column>
<column name="icmp_ln115_reg_13792">1, 0, 1, 0</column>
<column name="icmp_ln117_reg_13801">1, 0, 1, 0</column>
<column name="icmp_ln395_reg_14152">1, 0, 1, 0</column>
<column name="icmp_ln90_reg_13704">1, 0, 1, 0</column>
<column name="infiledata_read_reg_13699">64, 0, 64, 0</column>
<column name="link_2_reg_13743">4, 0, 4, 0</column>
<column name="link_from_frameheader_2_reg_6445">32, 0, 32, 0</column>
<column name="link_from_frameheader_reg_6364">32, 0, 32, 0</column>
<column name="link_fu_6218">4, 0, 4, 0</column>
<column name="mul_ln414_reg_14223">22, 0, 22, 0</column>
<column name="outdata_read_reg_13689">64, 0, 64, 0</column>
<column name="outputinfo_offlchan_reg_14199">32, 0, 32, 0</column>
<column name="phi_mul11_reg_6411">22, 0, 22, 0</column>
<column name="phi_mul16_reg_6481">15, 0, 15, 0</column>
<column name="phi_mul_reg_6400">20, 0, 20, 0</column>
<column name="select_ln117_reg_13810">2, 0, 32, 30</column>
<column name="slot_1_reg_6457">32, 0, 32, 0</column>
<column name="slot_reg_6352">32, 0, 32, 0</column>
<column name="trunc_ln112_1_reg_13769">15, 0, 15, 0</column>
<column name="trunc_ln112_reg_13764">8, 0, 8, 0</column>
<column name="trunc_ln202_reg_13730">6, 0, 6, 0</column>
<column name="trunc_ln210_2_reg_14174">58, 0, 58, 0</column>
<column name="trunc_ln233_reg_13735">5, 0, 5, 0</column>
<column name="trunc_ln3_reg_13720">60, 0, 60, 0</column>
<column name="trunc_ln414_reg_14218">9, 0, 9, 0</column>
<column name="trunc_ln6_reg_13758">62, 0, 62, 0</column>
<column name="trunc_ln8_reg_13805">59, 0, 59, 0</column>
<column name="trunc_ln939_2_reg_14233">16, 0, 16, 0</column>
<column name="trunc_ln_reg_14169">58, 0, 58, 0</column>
<column name="wib_reg_14141">4, 0, 4, 0</column>
<column name="wibframechan_reg_14146">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, process_data, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, process_data, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, process_data, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 256, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 256, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 128, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 16, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 128, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem4_AWVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WDATA">out, 512, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WSTRB">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WLAST">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RDATA">in, 512, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RLAST">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem5_AWVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLEN">out, 8, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WDATA">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WSTRB">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WLAST">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLEN">out, 8, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RDATA">in, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RLAST">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BUSER">in, 1, m_axi, gmem5, pointer</column>
</table>
</item>
</section>
</profile>
