Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /cad/xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot tb_fg_m3_fifo_func_synth xil_defaultlib.tb_fg_m3_fifo xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'fg_m3_fifo' does not have a parameter named DATA_WIDTH [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_m3_fifo.sv:39]
WARNING: [VRFC 10-2861] module 'fg_m3_fifo' does not have a parameter named BUFFER_DEPTH [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_m3_fifo.sv:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.fg_m3_fifo
Compiling module xil_defaultlib.tb_fg_m3_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fg_m3_fifo_func_synth
