-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_loop_19 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_loop_19 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv11_8 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal zext_ln507_fu_480_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln507_reg_521 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_fu_462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107_reg_618 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_110_reg_623 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112_reg_628 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_115_reg_633 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_117_reg_638 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_120_reg_643 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_122_reg_648 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_125_reg_653 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_127_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_130_reg_663 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_132_reg_668 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_135_reg_673 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_137_reg_678 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_140_reg_683 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_142_reg_688 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fu_398_ap_start : STD_LOGIC;
    signal grp_bf16add_fu_398_ap_done : STD_LOGIC;
    signal grp_bf16add_fu_398_ap_idle : STD_LOGIC;
    signal grp_bf16add_fu_398_ap_ready : STD_LOGIC;
    signal grp_bf16add_fu_398_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fu_405_ap_start : STD_LOGIC;
    signal grp_bf16add_fu_405_ap_done : STD_LOGIC;
    signal grp_bf16add_fu_405_ap_idle : STD_LOGIC;
    signal grp_bf16add_fu_405_ap_ready : STD_LOGIC;
    signal grp_bf16add_fu_405_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fu_412_ap_start : STD_LOGIC;
    signal grp_bf16add_fu_412_ap_done : STD_LOGIC;
    signal grp_bf16add_fu_412_ap_idle : STD_LOGIC;
    signal grp_bf16add_fu_412_ap_ready : STD_LOGIC;
    signal grp_bf16add_fu_412_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fu_419_ap_start : STD_LOGIC;
    signal grp_bf16add_fu_419_ap_done : STD_LOGIC;
    signal grp_bf16add_fu_419_ap_idle : STD_LOGIC;
    signal grp_bf16add_fu_419_ap_ready : STD_LOGIC;
    signal grp_bf16add_fu_419_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fu_426_ap_start : STD_LOGIC;
    signal grp_bf16add_fu_426_ap_done : STD_LOGIC;
    signal grp_bf16add_fu_426_ap_idle : STD_LOGIC;
    signal grp_bf16add_fu_426_ap_ready : STD_LOGIC;
    signal grp_bf16add_fu_426_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fu_433_ap_start : STD_LOGIC;
    signal grp_bf16add_fu_433_ap_done : STD_LOGIC;
    signal grp_bf16add_fu_433_ap_idle : STD_LOGIC;
    signal grp_bf16add_fu_433_ap_ready : STD_LOGIC;
    signal grp_bf16add_fu_433_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fu_440_ap_start : STD_LOGIC;
    signal grp_bf16add_fu_440_ap_done : STD_LOGIC;
    signal grp_bf16add_fu_440_ap_idle : STD_LOGIC;
    signal grp_bf16add_fu_440_ap_ready : STD_LOGIC;
    signal grp_bf16add_fu_440_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fu_447_ap_start : STD_LOGIC;
    signal grp_bf16add_fu_447_ap_done : STD_LOGIC;
    signal grp_bf16add_fu_447_ap_idle : STD_LOGIC;
    signal grp_bf16add_fu_447_ap_ready : STD_LOGIC;
    signal grp_bf16add_fu_447_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fu_398_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_bf16add_fu_405_ap_start_reg : STD_LOGIC := '0';
    signal grp_bf16add_fu_412_ap_start_reg : STD_LOGIC := '0';
    signal grp_bf16add_fu_419_ap_start_reg : STD_LOGIC := '0';
    signal grp_bf16add_fu_426_ap_start_reg : STD_LOGIC := '0';
    signal grp_bf16add_fu_433_ap_start_reg : STD_LOGIC := '0';
    signal grp_bf16add_fu_440_ap_start_reg : STD_LOGIC := '0';
    signal grp_bf16add_fu_447_ap_start_reg : STD_LOGIC := '0';
    signal i_fu_82 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_fu_500_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal lshr_ln_fu_470_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_bf16add IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_bits : IN STD_LOGIC_VECTOR (15 downto 0);
        b_bits : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_bf16add_fu_398 : component activation_accelerator_bf16add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bf16add_fu_398_ap_start,
        ap_done => grp_bf16add_fu_398_ap_done,
        ap_idle => grp_bf16add_fu_398_ap_idle,
        ap_ready => grp_bf16add_fu_398_ap_ready,
        a_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105_reg_613,
        b_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107_reg_618,
        ap_return => grp_bf16add_fu_398_ap_return);

    grp_bf16add_fu_405 : component activation_accelerator_bf16add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bf16add_fu_405_ap_start,
        ap_done => grp_bf16add_fu_405_ap_done,
        ap_idle => grp_bf16add_fu_405_ap_idle,
        ap_ready => grp_bf16add_fu_405_ap_ready,
        a_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_110_reg_623,
        b_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112_reg_628,
        ap_return => grp_bf16add_fu_405_ap_return);

    grp_bf16add_fu_412 : component activation_accelerator_bf16add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bf16add_fu_412_ap_start,
        ap_done => grp_bf16add_fu_412_ap_done,
        ap_idle => grp_bf16add_fu_412_ap_idle,
        ap_ready => grp_bf16add_fu_412_ap_ready,
        a_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_115_reg_633,
        b_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_117_reg_638,
        ap_return => grp_bf16add_fu_412_ap_return);

    grp_bf16add_fu_419 : component activation_accelerator_bf16add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bf16add_fu_419_ap_start,
        ap_done => grp_bf16add_fu_419_ap_done,
        ap_idle => grp_bf16add_fu_419_ap_idle,
        ap_ready => grp_bf16add_fu_419_ap_ready,
        a_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_120_reg_643,
        b_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_122_reg_648,
        ap_return => grp_bf16add_fu_419_ap_return);

    grp_bf16add_fu_426 : component activation_accelerator_bf16add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bf16add_fu_426_ap_start,
        ap_done => grp_bf16add_fu_426_ap_done,
        ap_idle => grp_bf16add_fu_426_ap_idle,
        ap_ready => grp_bf16add_fu_426_ap_ready,
        a_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_125_reg_653,
        b_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_127_reg_658,
        ap_return => grp_bf16add_fu_426_ap_return);

    grp_bf16add_fu_433 : component activation_accelerator_bf16add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bf16add_fu_433_ap_start,
        ap_done => grp_bf16add_fu_433_ap_done,
        ap_idle => grp_bf16add_fu_433_ap_idle,
        ap_ready => grp_bf16add_fu_433_ap_ready,
        a_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_130_reg_663,
        b_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_132_reg_668,
        ap_return => grp_bf16add_fu_433_ap_return);

    grp_bf16add_fu_440 : component activation_accelerator_bf16add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bf16add_fu_440_ap_start,
        ap_done => grp_bf16add_fu_440_ap_done,
        ap_idle => grp_bf16add_fu_440_ap_idle,
        ap_ready => grp_bf16add_fu_440_ap_ready,
        a_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_135_reg_673,
        b_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_137_reg_678,
        ap_return => grp_bf16add_fu_440_ap_return);

    grp_bf16add_fu_447 : component activation_accelerator_bf16add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bf16add_fu_447_ap_start,
        ap_done => grp_bf16add_fu_447_ap_done,
        ap_idle => grp_bf16add_fu_447_ap_idle,
        ap_ready => grp_bf16add_fu_447_ap_ready,
        a_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_140_reg_683,
        b_bits => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_142_reg_688,
        ap_return => grp_bf16add_fu_447_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_bf16add_fu_398_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bf16add_fu_398_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_bf16add_fu_398_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16add_fu_398_ap_ready = ap_const_logic_1)) then 
                    grp_bf16add_fu_398_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf16add_fu_405_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bf16add_fu_405_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_bf16add_fu_405_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16add_fu_405_ap_ready = ap_const_logic_1)) then 
                    grp_bf16add_fu_405_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf16add_fu_412_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bf16add_fu_412_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_bf16add_fu_412_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16add_fu_412_ap_ready = ap_const_logic_1)) then 
                    grp_bf16add_fu_412_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf16add_fu_419_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bf16add_fu_419_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_bf16add_fu_419_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16add_fu_419_ap_ready = ap_const_logic_1)) then 
                    grp_bf16add_fu_419_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf16add_fu_426_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bf16add_fu_426_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_bf16add_fu_426_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16add_fu_426_ap_ready = ap_const_logic_1)) then 
                    grp_bf16add_fu_426_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf16add_fu_433_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bf16add_fu_433_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_bf16add_fu_433_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16add_fu_433_ap_ready = ap_const_logic_1)) then 
                    grp_bf16add_fu_433_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf16add_fu_440_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bf16add_fu_440_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_bf16add_fu_440_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16add_fu_440_ap_ready = ap_const_logic_1)) then 
                    grp_bf16add_fu_440_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf16add_fu_447_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bf16add_fu_447_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_bf16add_fu_447_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16add_fu_447_ap_ready = ap_const_logic_1)) then 
                    grp_bf16add_fu_447_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_82 <= ap_const_lv11_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_fu_462_p3 = ap_const_lv1_0))) then 
                i_fu_82 <= add_ln504_fu_500_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105_reg_613 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107_reg_618 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_110_reg_623 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112_reg_628 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_115_reg_633 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_117_reg_638 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_120_reg_643 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_122_reg_648 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_125_reg_653 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_127_reg_658 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_130_reg_663 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_132_reg_668 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_135_reg_673 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_137_reg_678 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_140_reg_683 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_142_reg_688 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_fu_462_p3 = ap_const_lv1_0))) then
                    zext_ln507_reg_521(6 downto 0) <= zext_ln507_fu_480_p1(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln507_reg_521(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, tmp_fu_462_p3, ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_fu_462_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln507_reg_521(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= grp_bf16add_fu_440_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln507_reg_521(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= grp_bf16add_fu_433_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln507_reg_521(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= grp_bf16add_fu_426_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln507_reg_521(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= grp_bf16add_fu_419_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln507_reg_521(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= grp_bf16add_fu_412_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln507_reg_521(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= grp_bf16add_fu_405_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln507_reg_521(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= grp_bf16add_fu_398_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln507_fu_480_p1(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln507_reg_521(7 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_bf16add_fu_447_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_assign_proc : process(ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln504_fu_500_p2 <= std_logic_vector(unsigned(i_fu_82) + unsigned(ap_const_lv11_8));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(grp_bf16add_fu_398_ap_done, grp_bf16add_fu_405_ap_done, grp_bf16add_fu_412_ap_done, grp_bf16add_fu_419_ap_done, grp_bf16add_fu_426_ap_done, grp_bf16add_fu_433_ap_done, grp_bf16add_fu_440_ap_done, grp_bf16add_fu_447_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_bf16add_fu_447_ap_done = ap_const_logic_0) or (grp_bf16add_fu_440_ap_done = ap_const_logic_0) or (grp_bf16add_fu_433_ap_done = ap_const_logic_0) or (grp_bf16add_fu_426_ap_done = ap_const_logic_0) or (grp_bf16add_fu_419_ap_done = ap_const_logic_0) or (grp_bf16add_fu_412_ap_done = ap_const_logic_0) or (grp_bf16add_fu_405_ap_done = ap_const_logic_0) or (grp_bf16add_fu_398_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, tmp_fu_462_p3)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_fu_462_p3 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, tmp_fu_462_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_fu_462_p3 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_bf16add_fu_398_ap_start <= grp_bf16add_fu_398_ap_start_reg;
    grp_bf16add_fu_405_ap_start <= grp_bf16add_fu_405_ap_start_reg;
    grp_bf16add_fu_412_ap_start <= grp_bf16add_fu_412_ap_start_reg;
    grp_bf16add_fu_419_ap_start <= grp_bf16add_fu_419_ap_start_reg;
    grp_bf16add_fu_426_ap_start <= grp_bf16add_fu_426_ap_start_reg;
    grp_bf16add_fu_433_ap_start <= grp_bf16add_fu_433_ap_start_reg;
    grp_bf16add_fu_440_ap_start <= grp_bf16add_fu_440_ap_start_reg;
    grp_bf16add_fu_447_ap_start <= grp_bf16add_fu_447_ap_start_reg;
    lshr_ln_fu_470_p4 <= i_fu_82(9 downto 3);
    tmp_fu_462_p3 <= i_fu_82(10 downto 10);
    zext_ln507_fu_480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_470_p4),64));
end behav;
