Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jul 11 12:16:38 2024
| Host         : amd-training-7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     63          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (125)
5. checking no_input_delay (16)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BT[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BT[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BT[2] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FREQ_DIV_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (125)
--------------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  136          inf        0.000                      0                  136           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG_B/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.388ns  (logic 5.690ns (39.546%)  route 8.698ns (60.454%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  REG_B/out_reg[0]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  REG_B/out_reg[0]/Q
                         net (fo=17, routed)          1.602     2.058    REG_B/Q[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.182 r  REG_B/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.182    ALU_inst/S[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.714 r  ALU_inst/O1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.714    ALU_inst/O1_inferred__0/i__carry_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.871 r  ALU_inst/O1_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.293     4.164    REG_OP/CO[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.329     4.493 f  REG_OP/COUT_OBUF[6]_inst_i_66/O
                         net (fo=1, routed)           1.011     5.503    REG_OP/COUT_OBUF[6]_inst_i_66_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.627 f  REG_OP/COUT_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.645     6.272    CNT_inst/COUT_OBUF[6]_inst_i_3_1
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.396 f  CNT_inst/COUT_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.779     7.175    DEC_BT_inst/COUT_OBUF[3]_inst_i_1
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  DEC_BT_inst/COUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.830     8.129    DEC_BT_inst/out_reg[5]
    SLICE_X41Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.253 r  DEC_BT_inst/COUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.539    10.792    COUT_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    14.388 r  COUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.388    COUT[4]
    M17                                                               r  COUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_B/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.155ns  (logic 5.628ns (39.756%)  route 8.528ns (60.244%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  REG_B/out_reg[0]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  REG_B/out_reg[0]/Q
                         net (fo=17, routed)          1.602     2.058    REG_B/Q[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.182 r  REG_B/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.182    ALU_inst/S[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.714 r  ALU_inst/O1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.714    ALU_inst/O1_inferred__0/i__carry_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.871 r  ALU_inst/O1_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.382     4.253    REG_OP/CO[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.329     4.582 r  REG_OP/COUT_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.583     5.165    REG_OP/COUT_OBUF[6]_inst_i_58_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.289 f  REG_OP/COUT_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.799     6.088    REG_OP/COUT_OBUF[6]_inst_i_27_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.212 f  REG_OP/COUT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.946     7.158    DEC_BT_inst/COUT_OBUF[3]_inst_i_1_4
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.282 r  DEC_BT_inst/COUT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.959     8.240    CNT_inst/COUT[0]_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.364 r  CNT_inst/COUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.257    10.622    COUT_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    14.155 r  COUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.155    COUT[2]
    J18                                                               r  COUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_B/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.026ns  (logic 5.881ns (41.931%)  route 8.144ns (58.069%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  REG_B/out_reg[0]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  REG_B/out_reg[0]/Q
                         net (fo=17, routed)          1.602     2.058    REG_B/Q[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.182 r  REG_B/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.182    ALU_inst/S[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.714 r  ALU_inst/O1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.714    ALU_inst/O1_inferred__0/i__carry_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.871 r  ALU_inst/O1_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.293     4.164    REG_OP/CO[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.329     4.493 f  REG_OP/COUT_OBUF[6]_inst_i_66/O
                         net (fo=1, routed)           1.011     5.503    REG_OP/COUT_OBUF[6]_inst_i_66_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.627 f  REG_OP/COUT_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.645     6.272    CNT_inst/COUT_OBUF[6]_inst_i_3_1
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.396 f  CNT_inst/COUT_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.779     7.175    DEC_BT_inst/COUT_OBUF[3]_inst_i_1
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  DEC_BT_inst/COUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.699     7.998    DEC_BT_inst/out_reg[5]
    SLICE_X42Y56         LUT4 (Prop_lut4_I1_O)        0.150     8.148 r  DEC_BT_inst/COUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.116    10.264    COUT_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.761    14.026 r  COUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.026    COUT[6]
    H18                                                               r  COUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_B/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.992ns  (logic 5.859ns (41.874%)  route 8.133ns (58.126%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  REG_B/out_reg[0]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  REG_B/out_reg[0]/Q
                         net (fo=17, routed)          1.602     2.058    REG_B/Q[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.182 r  REG_B/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.182    ALU_inst/S[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.714 r  ALU_inst/O1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.714    ALU_inst/O1_inferred__0/i__carry_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.871 r  ALU_inst/O1_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.382     4.253    REG_OP/CO[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.329     4.582 r  REG_OP/COUT_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.583     5.165    REG_OP/COUT_OBUF[6]_inst_i_58_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.289 f  REG_OP/COUT_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.799     6.088    REG_OP/COUT_OBUF[6]_inst_i_27_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.212 f  REG_OP/COUT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.946     7.158    DEC_BT_inst/COUT_OBUF[3]_inst_i_1_4
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.282 r  DEC_BT_inst/COUT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.959     8.240    CNT_inst/COUT[0]_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.152     8.392 r  CNT_inst/COUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.255    COUT_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.737    13.992 r  COUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.992    COUT[3]
    J15                                                               r  COUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_B/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.754ns  (logic 5.881ns (42.757%)  route 7.873ns (57.243%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  REG_B/out_reg[0]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  REG_B/out_reg[0]/Q
                         net (fo=17, routed)          1.602     2.058    REG_B/Q[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.182 r  REG_B/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.182    ALU_inst/S[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.714 r  ALU_inst/O1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.714    ALU_inst/O1_inferred__0/i__carry_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.871 r  ALU_inst/O1_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.293     4.164    REG_OP/CO[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.329     4.493 f  REG_OP/COUT_OBUF[6]_inst_i_66/O
                         net (fo=1, routed)           1.011     5.503    REG_OP/COUT_OBUF[6]_inst_i_66_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.627 f  REG_OP/COUT_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.645     6.272    CNT_inst/COUT_OBUF[6]_inst_i_3_1
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.396 f  CNT_inst/COUT_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.779     7.175    DEC_BT_inst/COUT_OBUF[3]_inst_i_1
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  DEC_BT_inst/COUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.828     8.127    CNT_inst/COUT[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.146     8.273 r  CNT_inst/COUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     9.989    COUT_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.765    13.754 r  COUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.754    COUT[0]
    K14                                                               r  COUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_B/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.628ns  (logic 5.610ns (41.162%)  route 8.019ns (58.838%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  REG_B/out_reg[0]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  REG_B/out_reg[0]/Q
                         net (fo=17, routed)          1.602     2.058    REG_B/Q[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.182 r  REG_B/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.182    ALU_inst/S[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.714 r  ALU_inst/O1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.714    ALU_inst/O1_inferred__0/i__carry_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.871 r  ALU_inst/O1_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.293     4.164    REG_OP/CO[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.329     4.493 f  REG_OP/COUT_OBUF[6]_inst_i_66/O
                         net (fo=1, routed)           1.011     5.503    REG_OP/COUT_OBUF[6]_inst_i_66_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.627 f  REG_OP/COUT_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.645     6.272    CNT_inst/COUT_OBUF[6]_inst_i_3_1
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.396 f  CNT_inst/COUT_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.779     7.175    DEC_BT_inst/COUT_OBUF[3]_inst_i_1
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  DEC_BT_inst/COUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.828     8.127    CNT_inst/COUT[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.251 r  CNT_inst/COUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.861    10.113    COUT_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    13.628 r  COUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.628    COUT[1]
    H15                                                               r  COUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_B/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.511ns  (logic 5.615ns (41.561%)  route 7.896ns (58.439%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  REG_B/out_reg[0]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  REG_B/out_reg[0]/Q
                         net (fo=17, routed)          1.602     2.058    REG_B/Q[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.182 r  REG_B/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.182    ALU_inst/S[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.714 r  ALU_inst/O1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.714    ALU_inst/O1_inferred__0/i__carry_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.871 r  ALU_inst/O1_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.293     4.164    REG_OP/CO[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.329     4.493 f  REG_OP/COUT_OBUF[6]_inst_i_66/O
                         net (fo=1, routed)           1.011     5.503    REG_OP/COUT_OBUF[6]_inst_i_66_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.627 f  REG_OP/COUT_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.645     6.272    CNT_inst/COUT_OBUF[6]_inst_i_3_1
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.396 f  CNT_inst/COUT_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.779     7.175    DEC_BT_inst/COUT_OBUF[3]_inst_i_1
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  DEC_BT_inst/COUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.699     7.998    DEC_BT_inst/out_reg[5]
    SLICE_X42Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.122 r  DEC_BT_inst/COUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.867     9.990    COUT_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    13.511 r  COUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.511    COUT[5]
    J16                                                               r  COUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT_inst/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.890ns  (logic 4.376ns (55.467%)  route 3.513ns (44.533%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE                         0.000     0.000 r  CNT_inst/out_reg[0]/C
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CNT_inst/out_reg[0]/Q
                         net (fo=13, routed)          1.077     1.533    CNT_inst/Q[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.150     1.683 r  CNT_inst/AOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.437     4.119    AOUT_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.770     7.890 r  AOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.890    AOUT[3]
    L16                                                               r  AOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT_inst/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.359ns (55.891%)  route 3.440ns (44.109%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE                         0.000     0.000 r  CNT_inst/out_reg[0]/C
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CNT_inst/out_reg[0]/Q
                         net (fo=13, routed)          1.077     1.533    CNT_inst/Q[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.153     1.686 r  CNT_inst/AOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.363     4.049    AOUT_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.750     7.799 r  AOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.799    AOUT[0]
    K19                                                               r  AOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT_inst/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.771ns  (logic 4.093ns (52.677%)  route 3.677ns (47.323%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE                         0.000     0.000 r  CNT_inst/out_reg[0]/C
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CNT_inst/out_reg[0]/Q
                         net (fo=13, routed)          1.478     1.934    CNT_inst/Q[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.058 r  CNT_inst/AOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.199     4.257    AOUT_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513     7.771 r  AOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.771    AOUT[1]
    H17                                                               r  AOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FREQ_DIV_inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FREQ_DIV_inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE                         0.000     0.000 r  FREQ_DIV_inst/count_reg[11]/C
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FREQ_DIV_inst/count_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    FREQ_DIV_inst/count_reg[11]
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  FREQ_DIV_inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    FREQ_DIV_inst/count_reg[8]_i_1_n_4
    SLICE_X23Y39         FDRE                                         r  FREQ_DIV_inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREQ_DIV_inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FREQ_DIV_inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE                         0.000     0.000 r  FREQ_DIV_inst/count_reg[15]/C
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FREQ_DIV_inst/count_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    FREQ_DIV_inst/count_reg[15]
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  FREQ_DIV_inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    FREQ_DIV_inst/count_reg[12]_i_1_n_4
    SLICE_X23Y40         FDRE                                         r  FREQ_DIV_inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREQ_DIV_inst/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FREQ_DIV_inst/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE                         0.000     0.000 r  FREQ_DIV_inst/count_reg[19]/C
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FREQ_DIV_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    FREQ_DIV_inst/count_reg[19]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  FREQ_DIV_inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    FREQ_DIV_inst/count_reg[16]_i_1_n_4
    SLICE_X23Y41         FDRE                                         r  FREQ_DIV_inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREQ_DIV_inst/count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FREQ_DIV_inst/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE                         0.000     0.000 r  FREQ_DIV_inst/count_reg[23]/C
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FREQ_DIV_inst/count_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    FREQ_DIV_inst/count_reg[23]
    SLICE_X23Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  FREQ_DIV_inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    FREQ_DIV_inst/count_reg[20]_i_1_n_4
    SLICE_X23Y42         FDRE                                         r  FREQ_DIV_inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREQ_DIV_inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FREQ_DIV_inst/count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE                         0.000     0.000 r  FREQ_DIV_inst/count_reg[27]/C
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FREQ_DIV_inst/count_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    FREQ_DIV_inst/count_reg[27]
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  FREQ_DIV_inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    FREQ_DIV_inst/count_reg[24]_i_1_n_4
    SLICE_X23Y43         FDRE                                         r  FREQ_DIV_inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREQ_DIV_inst/count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FREQ_DIV_inst/count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE                         0.000     0.000 r  FREQ_DIV_inst/count_reg[31]/C
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FREQ_DIV_inst/count_reg[31]/Q
                         net (fo=2, routed)           0.119     0.260    FREQ_DIV_inst/count_reg[31]
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  FREQ_DIV_inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    FREQ_DIV_inst/count_reg[28]_i_1_n_4
    SLICE_X23Y44         FDRE                                         r  FREQ_DIV_inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREQ_DIV_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FREQ_DIV_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE                         0.000     0.000 r  FREQ_DIV_inst/count_reg[3]/C
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FREQ_DIV_inst/count_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    FREQ_DIV_inst/count_reg[3]
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  FREQ_DIV_inst/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    FREQ_DIV_inst/count_reg[0]_i_2_n_4
    SLICE_X23Y37         FDRE                                         r  FREQ_DIV_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREQ_DIV_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FREQ_DIV_inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE                         0.000     0.000 r  FREQ_DIV_inst/count_reg[7]/C
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FREQ_DIV_inst/count_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    FREQ_DIV_inst/count_reg[7]
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  FREQ_DIV_inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    FREQ_DIV_inst/count_reg[4]_i_1_n_4
    SLICE_X23Y38         FDRE                                         r  FREQ_DIV_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT_inst/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT_inst/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE                         0.000     0.000 r  CNT_inst/out_reg[0]/C
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT_inst/out_reg[0]/Q
                         net (fo=13, routed)          0.185     0.326    CNT_inst/Q[0]
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  CNT_inst/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    CNT_inst/out[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  CNT_inst/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREQ_DIV_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FREQ_DIV_inst/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE                         0.000     0.000 r  FREQ_DIV_inst/count_reg[10]/C
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FREQ_DIV_inst/count_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    FREQ_DIV_inst/count_reg[10]
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  FREQ_DIV_inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    FREQ_DIV_inst/count_reg[8]_i_1_n_5
    SLICE_X23Y39         FDRE                                         r  FREQ_DIV_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------





