Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug  5 22:20:59 2020
| Host         : LAPTOP-DDVFNOMJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_3_3_timing_summary_routed.rpt -pb Lab_3_3_timing_summary_routed.pb -rpx Lab_3_3_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_3_3
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.342        0.000                      0                  137        0.155        0.000                      0                  137        3.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
sys_clk_pin                {0.000 5.000}        10.000          100.000         
system_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                      5.800        0.000                      0                   96        0.211        0.000                      0                   96        4.500        0.000                       0                    77  
system_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            93.911        0.000                      0                   41        0.155        0.000                      0                   41       49.500        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.342        0.000                      0                    1        1.009        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 2.384ns (56.784%)  route 1.814ns (43.216%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 r  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.666     6.238    cnt_2s_reg_n_0_[2]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.084 r  cnt_2s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    cnt_2s_reg[4]_i_2_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  cnt_2s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    cnt_2s_reg[8]_i_2_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  cnt_2s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    cnt_2s_reg[12]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  cnt_2s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.426    cnt_2s_reg[16]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  cnt_2s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    cnt_2s_reg[20]_i_2_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  cnt_2s_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.654    cnt_2s_reg[24]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.876 r  cnt_2s_reg[27]_i_6/O[0]
                         net (fo=1, routed)           1.149     9.024    data0[25]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.327     9.351 r  cnt_2s[25]_i_1/O
                         net (fo=1, routed)           0.000     9.351    cnt_2s[25]
    SLICE_X9Y7           FDCE                                         r  cnt_2s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.515    14.853    clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  cnt_2s_reg[25]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X9Y7           FDCE (Setup_fdce_C_D)        0.075    15.152    cnt_2s_reg[25]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 2.376ns (59.406%)  route 1.624ns (40.594%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 r  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.666     6.238    cnt_2s_reg_n_0_[2]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.084 r  cnt_2s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    cnt_2s_reg[4]_i_2_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  cnt_2s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    cnt_2s_reg[8]_i_2_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  cnt_2s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    cnt_2s_reg[12]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  cnt_2s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.426    cnt_2s_reg[16]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  cnt_2s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    cnt_2s_reg[20]_i_2_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  cnt_2s_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.654    cnt_2s_reg[24]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.893 r  cnt_2s_reg[27]_i_6/O[2]
                         net (fo=1, routed)           0.958     8.851    data0[27]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.302     9.153 r  cnt_2s[27]_i_1/O
                         net (fo=1, routed)           0.000     9.153    cnt_2s[27]
    SLICE_X9Y8           FDCE                                         r  cnt_2s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.515    14.853    clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  cnt_2s_reg[27]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.031    15.108    cnt_2s_reg[27]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.472ns (61.916%)  route 1.521ns (38.084%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 r  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.666     6.238    cnt_2s_reg_n_0_[2]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.084 r  cnt_2s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    cnt_2s_reg[4]_i_2_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  cnt_2s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    cnt_2s_reg[8]_i_2_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  cnt_2s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    cnt_2s_reg[12]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  cnt_2s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.426    cnt_2s_reg[16]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  cnt_2s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    cnt_2s_reg[20]_i_2_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  cnt_2s_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.654    cnt_2s_reg[24]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.988 r  cnt_2s_reg[27]_i_6/O[1]
                         net (fo=1, routed)           0.855     8.843    data0[26]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.303     9.146 r  cnt_2s[26]_i_1/O
                         net (fo=1, routed)           0.000     9.146    cnt_2s[26]
    SLICE_X9Y7           FDCE                                         r  cnt_2s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.515    14.853    clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  cnt_2s_reg[26]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X9Y7           FDCE (Setup_fdce_C_D)        0.031    15.108    cnt_2s_reg[26]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.963ns (24.086%)  route 3.035ns (75.914%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 f  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.820     6.392    cnt_2s_reg_n_0_[2]
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.296     6.688 r  cnt_2s[27]_i_8/O
                         net (fo=1, routed)           0.969     7.657    cnt_2s[27]_i_8_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  cnt_2s[27]_i_3/O
                         net (fo=28, routed)          1.247     9.027    cnt_2s[27]_i_3_n_0
    SLICE_X7Y9           LUT4 (Prop_lut4_I0_O)        0.124     9.151 r  cnt_2s[14]_i_1/O
                         net (fo=1, routed)           0.000     9.151    cnt_2s[14]
    SLICE_X7Y9           FDCE                                         r  cnt_2s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.515    14.853    clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  cnt_2s_reg[14]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.029    15.121    cnt_2s_reg[14]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.989ns (24.576%)  route 3.035ns (75.424%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 f  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.820     6.392    cnt_2s_reg_n_0_[2]
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.296     6.688 r  cnt_2s[27]_i_8/O
                         net (fo=1, routed)           0.969     7.657    cnt_2s[27]_i_8_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  cnt_2s[27]_i_3/O
                         net (fo=28, routed)          1.247     9.027    cnt_2s[27]_i_3_n_0
    SLICE_X7Y9           LUT4 (Prop_lut4_I0_O)        0.150     9.177 r  cnt_2s[16]_i_1/O
                         net (fo=1, routed)           0.000     9.177    cnt_2s[16]
    SLICE_X7Y9           FDCE                                         r  cnt_2s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.515    14.853    clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  cnt_2s_reg[16]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.075    15.167    cnt_2s_reg[16]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.963ns (24.043%)  route 3.042ns (75.957%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 f  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.820     6.392    cnt_2s_reg_n_0_[2]
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.296     6.688 r  cnt_2s[27]_i_8/O
                         net (fo=1, routed)           0.969     7.657    cnt_2s[27]_i_8_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  cnt_2s[27]_i_3/O
                         net (fo=28, routed)          1.254     9.034    cnt_2s[27]_i_3_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I0_O)        0.124     9.158 r  cnt_2s[21]_i_1/O
                         net (fo=1, routed)           0.000     9.158    cnt_2s[21]
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.516    14.854    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[21]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X7Y8           FDCE (Setup_fdce_C_D)        0.031    15.149    cnt_2s_reg[21]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 2.358ns (59.633%)  route 1.596ns (40.367%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 r  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.666     6.238    cnt_2s_reg_n_0_[2]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.084 r  cnt_2s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    cnt_2s_reg[4]_i_2_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  cnt_2s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    cnt_2s_reg[8]_i_2_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  cnt_2s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    cnt_2s_reg[12]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  cnt_2s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.426    cnt_2s_reg[16]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  cnt_2s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    cnt_2s_reg[20]_i_2_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.874 r  cnt_2s_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.931     8.804    data0[22]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.303     9.107 r  cnt_2s[22]_i_1/O
                         net (fo=1, routed)           0.000     9.107    cnt_2s[22]
    SLICE_X9Y8           FDCE                                         r  cnt_2s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.515    14.853    clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  cnt_2s_reg[22]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.031    15.108    cnt_2s_reg[22]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.992ns (24.589%)  route 3.042ns (75.411%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 f  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.820     6.392    cnt_2s_reg_n_0_[2]
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.296     6.688 r  cnt_2s[27]_i_8/O
                         net (fo=1, routed)           0.969     7.657    cnt_2s[27]_i_8_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  cnt_2s[27]_i_3/O
                         net (fo=28, routed)          1.254     9.034    cnt_2s[27]_i_3_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I0_O)        0.153     9.187 r  cnt_2s[3]_i_1/O
                         net (fo=1, routed)           0.000     9.187    cnt_2s[3]
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.516    14.854    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[3]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X7Y8           FDCE (Setup_fdce_C_D)        0.075    15.193    cnt_2s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.963ns (24.501%)  route 2.967ns (75.499%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 f  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.820     6.392    cnt_2s_reg_n_0_[2]
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.296     6.688 r  cnt_2s[27]_i_8/O
                         net (fo=1, routed)           0.969     7.657    cnt_2s[27]_i_8_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  cnt_2s[27]_i_3/O
                         net (fo=28, routed)          1.179     8.959    cnt_2s[27]_i_3_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124     9.083 r  cnt_2s[12]_i_1/O
                         net (fo=1, routed)           0.000     9.083    cnt_2s[12]
    SLICE_X10Y9          FDCE                                         r  cnt_2s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.852    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  cnt_2s_reg[12]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X10Y9          FDCE (Setup_fdce_C_D)        0.077    15.153    cnt_2s_reg[12]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 cnt_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 2.290ns (58.473%)  route 1.626ns (41.527%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.153    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  cnt_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.419     5.572 r  cnt_2s_reg[2]/Q
                         net (fo=2, routed)           0.666     6.238    cnt_2s_reg_n_0_[2]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.084 r  cnt_2s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    cnt_2s_reg[4]_i_2_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  cnt_2s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    cnt_2s_reg[8]_i_2_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  cnt_2s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    cnt_2s_reg[12]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  cnt_2s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.426    cnt_2s_reg[16]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  cnt_2s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    cnt_2s_reg[20]_i_2_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.779 r  cnt_2s_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.961     8.739    data0[23]
    SLICE_X7Y9           LUT4 (Prop_lut4_I3_O)        0.330     9.069 r  cnt_2s[23]_i_1/O
                         net (fo=1, routed)           0.000     9.069    cnt_2s[23]
    SLICE_X7Y9           FDCE                                         r  cnt_2s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.515    14.853    clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  cnt_2s_reg[23]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.075    15.167    cnt_2s_reg[23]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  6.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 number_2ms_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_2ms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.946%)  route 0.153ns (45.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.568     1.423    clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  number_2ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  number_2ms_reg[6]/Q
                         net (fo=5, routed)           0.153     1.717    number_2ms_reg_n_0_[6]
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  number_2ms[7]_i_1/O
                         net (fo=1, routed)           0.000     1.762    number_2ms[7]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  number_2ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.839     1.938    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  number_2ms_reg[7]/C
                         clock pessimism             -0.478     1.460    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.091     1.551    number_2ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 number_2ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_2ms_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.034%)  route 0.165ns (46.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.568     1.423    clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  number_2ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  number_2ms_reg[2]/Q
                         net (fo=9, routed)           0.165     1.729    number_2ms_reg_n_0_[2]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.045     1.774 r  number_2ms[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    number_2ms[4]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  number_2ms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.839     1.938    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  number_2ms_reg[4]/C
                         clock pessimism             -0.478     1.460    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.092     1.552    number_2ms_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 number_2us_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_2us_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.600%)  route 0.125ns (37.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.568     1.423    clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  number_2us_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164     1.587 r  number_2us_reg[4]/Q
                         net (fo=9, routed)           0.125     1.712    number_2us_reg_n_0_[4]
    SLICE_X5Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  number_2us[7]_i_1/O
                         net (fo=1, routed)           0.000     1.757    number_2us[7]_i_1_n_0
    SLICE_X5Y4           FDCE                                         r  number_2us_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.838     1.937    clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  number_2us_reg[7]/C
                         clock pessimism             -0.498     1.439    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.092     1.531    number_2us_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 number_2us_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_2us_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.347%)  route 0.183ns (49.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.568     1.423    clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  number_2us_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  number_2us_reg[2]/Q
                         net (fo=9, routed)           0.183     1.748    number_2us_reg_n_0_[2]
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  number_2us[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    number_2us[4]_i_1_n_0
    SLICE_X6Y5           FDCE                                         r  number_2us_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.838     1.937    clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  number_2us_reg[4]/C
                         clock pessimism             -0.498     1.439    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.121     1.560    number_2us_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 number_2ms_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_2ms_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.568     1.423    clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  number_2ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  number_2ms_reg[6]/Q
                         net (fo=5, routed)           0.145     1.710    number_2ms_reg_n_0_[6]
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  number_2ms[6]_i_1/O
                         net (fo=1, routed)           0.000     1.755    number_2ms[6]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  number_2ms_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.838     1.937    clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  number_2ms_reg[6]/C
                         clock pessimism             -0.514     1.423    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.092     1.515    number_2ms_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cnt_2s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.567     1.422    clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  cnt_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     1.563 f  cnt_2s_reg[0]/Q
                         net (fo=3, routed)           0.168     1.731    cnt_2s_reg_n_0_[0]
    SLICE_X7Y7           LUT1 (Prop_lut1_I0_O)        0.042     1.773 r  cnt_2s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    cnt_2s[0]
    SLICE_X7Y7           FDCE                                         r  cnt_2s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.837     1.936    clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  cnt_2s_reg[0]/C
                         clock pessimism             -0.514     1.422    
    SLICE_X7Y7           FDCE (Hold_fdce_C_D)         0.105     1.527    cnt_2s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cnt_2us_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2us_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.228%)  route 0.181ns (48.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.569     1.424    clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  cnt_2us_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     1.565 r  cnt_2us_reg[2]/Q
                         net (fo=6, routed)           0.181     1.746    cnt_2us_reg_n_0_[2]
    SLICE_X4Y2           LUT5 (Prop_lut5_I3_O)        0.049     1.795 r  cnt_2us[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    cnt_2us[4]
    SLICE_X4Y2           FDCE                                         r  cnt_2us_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.839     1.938    clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  cnt_2us_reg[4]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.107     1.544    cnt_2us_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 cnt_2us_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2us_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.947%)  route 0.172ns (48.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.569     1.424    clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  cnt_2us_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.141     1.565 f  cnt_2us_reg[6]/Q
                         net (fo=4, routed)           0.172     1.737    cnt_2us_reg_n_0_[6]
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  cnt_2us[2]_i_1/O
                         net (fo=1, routed)           0.000     1.782    cnt_2us[2]
    SLICE_X5Y2           FDCE                                         r  cnt_2us_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.839     1.938    clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  cnt_2us_reg[2]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.092     1.529    cnt_2us_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 number_2ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_2ms_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.454%)  route 0.183ns (49.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.568     1.423    clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  number_2ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  number_2ms_reg[2]/Q
                         net (fo=9, routed)           0.183     1.747    number_2ms_reg_n_0_[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  number_2ms[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    number_2ms[5]_i_1_n_0
    SLICE_X5Y6           FDCE                                         r  number_2ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.838     1.937    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  number_2ms_reg[5]/C
                         clock pessimism             -0.498     1.439    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.091     1.530    number_2ms_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt_2us_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2us_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.696%)  route 0.181ns (49.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.569     1.424    clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  cnt_2us_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     1.565 r  cnt_2us_reg[2]/Q
                         net (fo=6, routed)           0.181     1.746    cnt_2us_reg_n_0_[2]
    SLICE_X4Y2           LUT4 (Prop_lut4_I0_O)        0.045     1.791 r  cnt_2us[3]_i_1/O
                         net (fo=1, routed)           0.000     1.791    cnt_2us[3]
    SLICE_X4Y2           FDCE                                         r  cnt_2us_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.839     1.938    clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  cnt_2us_reg[3]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.092     1.529    cnt_2us_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y6    cnt_2ms_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y6    cnt_2ms_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y6    cnt_2ms_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y6    cnt_2ms_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y4    cnt_2ms_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y4    cnt_2ms_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y4    cnt_2ms_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y4    cnt_2ms_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y5    cnt_2ms_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     cnt_2us_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     cnt_2us_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     cnt_2us_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y2     cnt_2us_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y2     cnt_2us_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     cnt_2us_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y2     cnt_2us_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     number_2ms_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     number_2ms_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y2     time_2us_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     cnt_2us_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     cnt_2us_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     cnt_2us_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y2     cnt_2us_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y2     cnt_2us_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     cnt_2us_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y2     cnt_2us_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y5     number_2ms_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y5     number_2ms_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y5     number_2ms_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_clock/inst/clk_in1
  To Clock:  system_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.911ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.412ns (23.836%)  route 4.512ns (76.164%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 101.516 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 f  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 f  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 r  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.749     6.133    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.328     6.461 r  Driver_SK6805/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.978     7.438    Driver_SK6805/inst/Send_State0
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     7.562 r  Driver_SK6805/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     7.562    Driver_SK6805/inst/Send_State[0]_i_1_n_0
    SLICE_X4Y8           FDCE                                         r  Driver_SK6805/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516   101.516    Driver_SK6805/inst/clk_10MHz
    SLICE_X4Y8           FDCE                                         r  Driver_SK6805/inst/Send_State_reg[0]/C
                         clock pessimism              0.075   101.591    
                         clock uncertainty           -0.149   101.442    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.031   101.473    Driver_SK6805/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                        101.473    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 93.911    

Slack (MET) :             94.220ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.645ns (29.220%)  route 3.985ns (70.780%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 101.518 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 r  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 r  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 f  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.749     6.133    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.353     6.486 r  Driver_SK6805/inst/Send_Cnt[9]_i_4/O
                         net (fo=3, routed)           0.450     6.936    Driver_SK6805/inst/Send_Cnt[9]_i_4_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.332     7.268 r  Driver_SK6805/inst/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.268    Driver_SK6805/inst/p_1_in[6]
    SLICE_X1Y8           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.518   101.518    Driver_SK6805/inst/clk_10MHz
    SLICE_X1Y8           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[6]/C
                         clock pessimism              0.090   101.608    
                         clock uncertainty           -0.149   101.459    
    SLICE_X1Y8           FDCE (Setup_fdce_C_D)        0.029   101.488    Driver_SK6805/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        101.488    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                 94.220    

Slack (MET) :             94.240ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.671ns (29.545%)  route 3.985ns (70.455%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 101.518 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 r  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 r  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 f  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.749     6.133    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.353     6.486 r  Driver_SK6805/inst/Send_Cnt[9]_i_4/O
                         net (fo=3, routed)           0.450     6.936    Driver_SK6805/inst/Send_Cnt[9]_i_4_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.358     7.294 r  Driver_SK6805/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.294    Driver_SK6805/inst/p_1_in[7]
    SLICE_X1Y8           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.518   101.518    Driver_SK6805/inst/clk_10MHz
    SLICE_X1Y8           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[7]/C
                         clock pessimism              0.090   101.608    
                         clock uncertainty           -0.149   101.459    
    SLICE_X1Y8           FDCE (Setup_fdce_C_D)        0.075   101.534    Driver_SK6805/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        101.534    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                 94.240    

Slack (MET) :             94.249ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 1.412ns (24.994%)  route 4.237ns (75.006%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 101.519 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 f  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 f  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 r  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.749     6.133    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.328     6.461 r  Driver_SK6805/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.703     7.164    Driver_SK6805/inst/Send_State0
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.124     7.288 r  Driver_SK6805/inst/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.000     7.288    Driver_SK6805/inst/Send_State[1]_i_1_n_0
    SLICE_X2Y6           FDCE                                         r  Driver_SK6805/inst/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519   101.519    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y6           FDCE                                         r  Driver_SK6805/inst/Send_State_reg[1]/C
                         clock pessimism              0.090   101.609    
                         clock uncertainty           -0.149   101.460    
    SLICE_X2Y6           FDCE (Setup_fdce_C_D)        0.077   101.537    Driver_SK6805/inst/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                        101.537    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 94.249    

Slack (MET) :             94.367ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.288ns (24.546%)  route 3.959ns (75.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 f  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 f  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 r  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.483     5.867    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X2Y7           LUT3 (Prop_lut3_I2_O)        0.328     6.195 r  Driver_SK6805/inst/Data_Cnt[8]_i_1/O
                         net (fo=9, routed)           0.691     6.886    Driver_SK6805/inst/Data_Cnt[8]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517   101.517    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[0]/C
                         clock pessimism              0.090   101.607    
                         clock uncertainty           -0.149   101.458    
    SLICE_X3Y10          FDCE (Setup_fdce_C_CE)      -0.205   101.253    Driver_SK6805/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        101.253    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                 94.367    

Slack (MET) :             94.367ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.288ns (24.546%)  route 3.959ns (75.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 f  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 f  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 r  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.483     5.867    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X2Y7           LUT3 (Prop_lut3_I2_O)        0.328     6.195 r  Driver_SK6805/inst/Data_Cnt[8]_i_1/O
                         net (fo=9, routed)           0.691     6.886    Driver_SK6805/inst/Data_Cnt[8]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517   101.517    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[1]/C
                         clock pessimism              0.090   101.607    
                         clock uncertainty           -0.149   101.458    
    SLICE_X3Y10          FDCE (Setup_fdce_C_CE)      -0.205   101.253    Driver_SK6805/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        101.253    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                 94.367    

Slack (MET) :             94.367ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.288ns (24.546%)  route 3.959ns (75.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 f  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 f  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 r  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.483     5.867    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X2Y7           LUT3 (Prop_lut3_I2_O)        0.328     6.195 r  Driver_SK6805/inst/Data_Cnt[8]_i_1/O
                         net (fo=9, routed)           0.691     6.886    Driver_SK6805/inst/Data_Cnt[8]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517   101.517    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[3]/C
                         clock pessimism              0.090   101.607    
                         clock uncertainty           -0.149   101.458    
    SLICE_X3Y10          FDCE (Setup_fdce_C_CE)      -0.205   101.253    Driver_SK6805/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        101.253    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                 94.367    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.288ns (24.546%)  route 3.959ns (75.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 f  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 f  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 r  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.483     5.867    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X2Y7           LUT3 (Prop_lut3_I2_O)        0.328     6.195 r  Driver_SK6805/inst/Data_Cnt[8]_i_1/O
                         net (fo=9, routed)           0.691     6.886    Driver_SK6805/inst/Data_Cnt[8]_i_1_n_0
    SLICE_X2Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517   101.517    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.090   101.607    
                         clock uncertainty           -0.149   101.458    
    SLICE_X2Y10          FDCE (Setup_fdce_C_CE)      -0.169   101.289    Driver_SK6805/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        101.289    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.288ns (24.546%)  route 3.959ns (75.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 f  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 f  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 r  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.483     5.867    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X2Y7           LUT3 (Prop_lut3_I2_O)        0.328     6.195 r  Driver_SK6805/inst/Data_Cnt[8]_i_1/O
                         net (fo=9, routed)           0.691     6.886    Driver_SK6805/inst/Data_Cnt[8]_i_1_n_0
    SLICE_X2Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517   101.517    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[5]/C
                         clock pessimism              0.090   101.607    
                         clock uncertainty           -0.149   101.458    
    SLICE_X2Y10          FDCE (Setup_fdce_C_CE)      -0.169   101.289    Driver_SK6805/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        101.289    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.506ns  (required time - arrival time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.645ns (30.772%)  route 3.701ns (69.228%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 101.518 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.549     1.549    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.638     1.638    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     2.094 r  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           1.761     3.855    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     4.005 r  Driver_SK6805/inst/LED_IO_i_6/O
                         net (fo=2, routed)           1.024     5.029    Driver_SK6805/inst/LED_IO_i_6_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.354     5.383 f  Driver_SK6805/inst/LED_IO_i_5/O
                         net (fo=5, routed)           0.749     6.133    Driver_SK6805/inst/LED_IO_i_5_n_0
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.353     6.486 r  Driver_SK6805/inst/Send_Cnt[9]_i_4/O
                         net (fo=3, routed)           0.166     6.652    Driver_SK6805/inst/Send_Cnt[9]_i_4_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.332     6.984 r  Driver_SK6805/inst/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     6.984    Driver_SK6805/inst/p_1_in[9]
    SLICE_X1Y8           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.518   101.518    Driver_SK6805/inst/clk_10MHz
    SLICE_X1Y8           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.090   101.608    
                         clock uncertainty           -0.149   101.459    
    SLICE_X1Y8           FDCE (Setup_fdce_C_D)        0.031   101.490    Driver_SK6805/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        101.490    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                 94.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Send_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.569     0.569    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     0.710 r  Driver_SK6805/inst/Send_Cnt_reg[4]/Q
                         net (fo=9, routed)           0.103     0.813    Driver_SK6805/inst/Send_Cnt[4]
    SLICE_X2Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.858 r  Driver_SK6805/inst/Send_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.858    Driver_SK6805/inst/p_1_in[5]
    SLICE_X2Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.838     0.838    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[5]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.121     0.703    Driver_SK6805/inst/Send_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Send_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.569     0.569    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     0.733 r  Driver_SK6805/inst/Send_Cnt_reg[1]/Q
                         net (fo=11, routed)          0.118     0.850    Driver_SK6805/inst/Send_Cnt[1]
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.045     0.895 r  Driver_SK6805/inst/Send_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.895    Driver_SK6805/inst/p_1_in[4]
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.838     0.838    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[4]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X3Y7           FDCE (Hold_fdce_C_D)         0.091     0.673    Driver_SK6805/inst/Send_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Data_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.176%)  route 0.145ns (43.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.568     0.568    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     0.709 r  Driver_SK6805/inst/Data_Cnt_reg[3]/Q
                         net (fo=10, routed)          0.145     0.854    Driver_SK6805/inst/Cnt[3]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.045     0.899 r  Driver_SK6805/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.899    Driver_SK6805/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.837     0.837    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[3]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.092     0.660    Driver_SK6805/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.568     0.568    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     0.709 r  Driver_SK6805/inst/Data_Cnt_reg[0]/Q
                         net (fo=14, routed)          0.179     0.888    Driver_SK6805/inst/Cnt[0]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.042     0.930 r  Driver_SK6805/inst/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.930    Driver_SK6805/inst/Data_Cnt[1]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.837     0.837    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[1]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.107     0.675    Driver_SK6805/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.569     0.569    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y9           FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     0.710 r  Driver_SK6805/inst/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           0.167     0.877    Driver_SK6805/inst/Cnt[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.045     0.922 r  Driver_SK6805/inst/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.922    Driver_SK6805/inst/Data_Cnt[8]_i_2_n_0
    SLICE_X3Y9           FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.838     0.838    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y9           FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[8]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X3Y9           FDCE (Hold_fdce_C_D)         0.091     0.660    Driver_SK6805/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.568     0.568    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     0.709 f  Driver_SK6805/inst/Data_Cnt_reg[0]/Q
                         net (fo=14, routed)          0.179     0.888    Driver_SK6805/inst/Cnt[0]
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.045     0.933 r  Driver_SK6805/inst/Data_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.933    Driver_SK6805/inst/Data_Cnt[0]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.837     0.837    Driver_SK6805/inst/clk_10MHz
    SLICE_X3Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[0]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.091     0.659    Driver_SK6805/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Data_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.568     0.568    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164     0.732 r  Driver_SK6805/inst/Data_Cnt_reg[4]/Q
                         net (fo=10, routed)          0.187     0.919    Driver_SK6805/inst/Cnt[4]
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.045     0.964 r  Driver_SK6805/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.964    Driver_SK6805/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X2Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.837     0.837    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y10          FDCE                                         r  Driver_SK6805/inst/Data_Cnt_reg[4]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.120     0.688    Driver_SK6805/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.471%)  route 0.203ns (52.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.569     0.569    Driver_SK6805/inst/clk_10MHz
    SLICE_X1Y8           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     0.710 r  Driver_SK6805/inst/Send_Cnt_reg[6]/Q
                         net (fo=9, routed)           0.203     0.912    Driver_SK6805/inst/Send_Cnt[6]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.042     0.954 r  Driver_SK6805/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.954    Driver_SK6805/inst/p_1_in[7]
    SLICE_X1Y8           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.838     0.838    Driver_SK6805/inst/clk_10MHz
    SLICE_X1Y8           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[7]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X1Y8           FDCE (Hold_fdce_C_D)         0.107     0.676    Driver_SK6805/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.081%)  route 0.185ns (46.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570     0.570    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y6           FDCE                                         r  Driver_SK6805/inst/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.164     0.734 r  Driver_SK6805/inst/Send_State_reg[1]/Q
                         net (fo=16, routed)          0.185     0.918    Driver_SK6805/inst/Send_State_reg_n_0_[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.963 r  Driver_SK6805/inst/LED_IO_i_1/O
                         net (fo=1, routed)           0.000     0.963    Driver_SK6805/inst/LED_IO_i_1_n_0
    SLICE_X0Y7           FDCE                                         r  Driver_SK6805/inst/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.838     0.838    Driver_SK6805/inst/clk_10MHz
    SLICE_X0Y7           FDCE                                         r  Driver_SK6805/inst/LED_IO_reg/C
                         clock pessimism             -0.253     0.585    
    SLICE_X0Y7           FDCE (Hold_fdce_C_D)         0.092     0.677    Driver_SK6805/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Driver_SK6805/inst/Send_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_SK6805/inst/Send_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.524     0.524    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.569     0.569    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     0.733 r  Driver_SK6805/inst/Send_Cnt_reg[1]/Q
                         net (fo=11, routed)          0.199     0.931    Driver_SK6805/inst/Send_Cnt[1]
    SLICE_X2Y7           LUT2 (Prop_lut2_I0_O)        0.045     0.976 r  Driver_SK6805/inst/Send_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.976    Driver_SK6805/inst/p_1_in[1]
    SLICE_X2Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.838     0.838    Driver_SK6805/inst/clk_10MHz
    SLICE_X2Y7           FDCE                                         r  Driver_SK6805/inst/Send_Cnt_reg[1]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.120     0.689    Driver_SK6805/inst/Send_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { system_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    system_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y7       Driver_SK6805/inst/LED_IO_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y8       Driver_SK6805/inst/Send_Cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y7       Driver_SK6805/inst/Send_Cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y7       Driver_SK6805/inst/Send_Cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X1Y8       Driver_SK6805/inst/Send_Cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X1Y8       Driver_SK6805/inst/Send_Cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X1Y8       Driver_SK6805/inst/Send_Cnt_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X1Y8       Driver_SK6805/inst/Send_Cnt_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y8       Driver_SK6805/inst/Send_State_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y7       Driver_SK6805/inst/LED_IO_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y7       Driver_SK6805/inst/LED_IO_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       Driver_SK6805/inst/Send_Cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       Driver_SK6805/inst/Send_Cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y7       Driver_SK6805/inst/Send_Cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y7       Driver_SK6805/inst/Send_Cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X2Y7       Driver_SK6805/inst/Send_Cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X2Y7       Driver_SK6805/inst/Send_Cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y8       Driver_SK6805/inst/Send_Cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y7       Driver_SK6805/inst/LED_IO_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y7       Driver_SK6805/inst/LED_IO_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       Driver_SK6805/inst/Send_Cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       Driver_SK6805/inst/Send_Cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y7       Driver_SK6805/inst/Send_Cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y7       Driver_SK6805/inst/Send_Cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X2Y7       Driver_SK6805/inst/Send_Cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X2Y7       Driver_SK6805/inst/Send_Cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y8       Driver_SK6805/inst/Send_Cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y8       Driver_SK6805/inst/Send_Cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    system_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  system_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 number_2us_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_SK6805/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.768ns  (logic 2.705ns (46.897%)  route 3.063ns (53.103%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 101.516 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 95.154 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990    93.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.637    95.154    clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  number_2us_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419    95.573 r  number_2us_reg[3]/Q
                         net (fo=10, routed)          0.877    96.450    number_2us_reg_n_0_[3]
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.299    96.749 r  Driver_SK6805_i_14/O
                         net (fo=1, routed)           0.000    96.749    Driver_SK6805_i_14_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.299 r  Driver_SK6805_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.299    Driver_SK6805_i_5_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.570 r  Driver_SK6805_i_4/CO[0]
                         net (fo=2, routed)           0.559    98.130    rgb_flag0
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.373    98.503 r  Driver_SK6805_i_3/O
                         net (fo=4, routed)           0.477    98.980    Driver_SK6805/inst/G_In1[0]
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.124    99.104 r  Driver_SK6805/inst/Send_State[0]_i_22/O
                         net (fo=1, routed)           0.000    99.104    Driver_SK6805/inst/Send_State[0]_i_22_n_0
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I1_O)      0.247    99.351 r  Driver_SK6805/inst/Send_State_reg[0]_i_14/O
                         net (fo=1, routed)           0.549    99.900    Driver_SK6805/inst/Send_State_reg[0]_i_14_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.298   100.198 r  Driver_SK6805/inst/Send_State[0]_i_5/O
                         net (fo=1, routed)           0.600   100.798    Driver_SK6805/inst/Send_State[0]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124   100.922 r  Driver_SK6805/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000   100.922    Driver_SK6805/inst/Send_State[0]_i_1_n_0
    SLICE_X4Y8           FDCE                                         r  Driver_SK6805/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.430   101.430    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    98.366 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    99.909    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516   101.516    Driver_SK6805/inst/clk_10MHz
    SLICE_X4Y8           FDCE                                         r  Driver_SK6805/inst/Send_State_reg[0]/C
                         clock pessimism              0.000   101.516    
                         clock uncertainty           -0.283   101.233    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.031   101.264    Driver_SK6805/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                        101.264    
                         arrival time                        -100.922    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 rgb_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_SK6805/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.276ns (34.559%)  route 0.523ns (65.441%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.567     1.422    clk_IBUF_BUFG
    SLICE_X5Y8           FDPE                                         r  rgb_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  rgb_flag_reg/Q
                         net (fo=9, routed)           0.207     1.770    Driver_SK6805/inst/B_In1[4]
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  Driver_SK6805/inst/Send_State[0]_i_8/O
                         net (fo=1, routed)           0.049     1.864    Driver_SK6805/inst/Send_State[0]_i_8_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I4_O)        0.045     1.909 f  Driver_SK6805/inst/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.266     2.176    Driver_SK6805/inst/Send_State[0]_i_2_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.045     2.221 r  Driver_SK6805/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.221    Driver_SK6805/inst/Send_State[0]_i_1_n_0
    SLICE_X4Y8           FDCE                                         r  Driver_SK6805/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.790     0.790    system_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.837     0.837    Driver_SK6805/inst/clk_10MHz
    SLICE_X4Y8           FDCE                                         r  Driver_SK6805/inst/Send_State_reg[0]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.283     1.120    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.092     1.212    Driver_SK6805/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  1.009    





