Register Name,Register Description,Register Address,Register Width,Field Name,Field Description,Field Offset,Field Width,Field Reset Value,Field Access,Field Hw Access,Field Condition,Field Action,Field Logic Comment,Field is Covered,Field Backdoor,Field is Reserved,Field is Volatile,Field Constraints,Field Parameter Name,Field Parameter Value,Field Parameter Description
uci,User Command Interface,0x00C,32,cmd_op,User Command Opcode,0,4,0,RW,RO,,,,TRUE,uci_cmd_op,,,,,,
uci,0,0x00C,32,cmd_rank,User Command Rank Index (In a channel),4,1,0,RW,RO,,,,TRUE,uci_cmd_rank,,,,,,
uci,0,0x00C,32,cmd_all_rank,User Command All Rank Select,5,1,0,RW,RO,,,,TRUE,uci_cmd_all_rank,,,,,,
uci,0,0x00C,32,mr_sel,Register Select Argument for MRS/MRW/MRR Command,6,6,0,RW,RO,,,,TRUE,uci_mr_sel,,,,,,
uci,0,0x00C,32,mrs_last,Last MRS Command,12,1,0,RW,RO,,,,TRUE,uci_mrs_last,,,,,,
uci,0,0x00C,32,rfu,Reserved for Future Use,13,19,0,,,,,,,,TRUE,,,,,
dmctl,Dynamo Control Register,0x100,32,ddrt,"DDR Type
001: DDR3
010: DDR2",0,3,0,RW,RO,,,,TRUE,dmctl_ddrt,,,,,,
dmctl,0,0x100,32,dfi_freq_ratio,"DFI Frequency Ratio
2 bits register. 2'b00 - 1:1, 2'b01 - 1:2, 2'b10 - 1:4, 2'b11 - Reserved",3,2,0,RW,RO,,,,TRUE,dmctl_dfi_freq_ratio,,,,,,
dmctl,0,0x100,32,dram_bank_en,"Bank Controller Enable
2 bits register. 2'b01 - 4, 2'b11 - 8, Others - Reserved",5,3,0,RW,RO,,,,TRUE,dmctl_dram_bank_en,,,,,,
dmctl,0,0x100,32,dram_rank_en,Rank enable. Each bit corresponds to a rank,8,2,0,RW,RO,,,,TRUE,dmctl_dram_rank_en,,,,,,
dmctl,0,0x100,32,switch_close,Force close Opening Page when Direction changes,10,1,0,RW,RO,,,,TRUE,dmctl_switch_close,,,,,,
dmctl,0,0x100,32,bank_policy,"1: Open page policy, 0: Close Page Policy",11,1,0,RW,RO,,,,TRUE,dmctl_bank_policy,,,,,,
dmctl,0,0x100,32,rfu,Reserved for Future Use,12,20,0,,,,,,,,TRUE,,,,,
dmcfg,Dynamo Configuration Register,0x104,32,auto_srx_zqcl,"Automatically Follow SRX with ZQCL
DDR3 - Only. For DDR2, it should be programmed 0",0,1,0,RW,RO,,,,TRUE,dmcfg_auto_srx_zqcl,,,,,,
dmcfg,0,0x104,32,ref_post_pull_en,Enables Postpone/Pull Automatic Refresh,1,1,0,RW,RO,,,,TRUE,dmcfg_ref_post_pull_en,,,,,,
dmcfg,0,0x104,32,ref_int_en,Enable Rank Interleaving Refresh,2,1,0,RW,RO,,,,TRUE,dmcfg_ref_int_en,,,,,,
dmcfg,0,0x104,32,int_gc_fsm_en,Global FSM Error interrupt enable signal. 0: Disable (Default). 1: Enable,3,1,0,RW,RO,,,,TRUE,dmcfg_int_gc_fsm_en,,,,,,
dmcfg,0,0x104,32,int_gc_fsm_clr,Global FSM Error interrupt clear signal. 0: Disable (Default). 1: Clear. Set int_gc_fsm LOW.,4,1,0,RW,RO,,,,TRUE,dmcfg_int_gc_fsm_clr,,,,,,
dmcfg,0,0x104,32,req_th,Look-ahead buffer request threshold,5,3,0,RW,RO,,,,TRUE,dmcfg_req_th,,,,,,
dmcfg,0,0x104,32,zq_auto_en,Automatic ZQ Calibration,8,1,0,RW,RO,,,,TRUE,dmcfg_zq_auto_en,,,,,,
dmcfg,0,0x104,32,dual_rank,Denotes Dual-rank DIMMs (channel x  DIMMS),9,1,0,RW,RO,,,,TRUE,dmcfg_dual_rank,,,,,,
dmcfg,0,0x104,32,rfu,Reserved for Future Use,10,22,0,,,,,,,,TRUE,,,,,
mr0,DRAM Mode Register 0,0x108,32,ppd,DLL control for precharge  PD,0,1,0,RW,RO,,,,TRUE,mr0_ppd,,,,,,
mr0,0,0x108,32,wr,Write recovery,1,3,0,RW,RO,,,,TRUE,mr0_wr,,,,,,
mr0,0,0x108,32,dllrst,DLL reset,4,1,0,RW,RO,,,,TRUE,mr0_dllrst,,,,,,
mr0,0,0x108,32,tm,"Mode (0-normal, 1-test)",5,1,0,RW,RO,,,,TRUE,mr0_tm,,,,,,
mr0,0,0x108,32,cl,CAS latency,6,4,0,RW,RO,,,,TRUE,mr0_cl,,,,,,
mr0,0,0x108,32,rbt,Burst type - DDR2; Read Burst Type – DDR3,10,1,0,RW,RO,,,,TRUE,mr0_rbt,,,,,,
mr0,0,0x108,32,bl,"Burst length.
DDR3: 000 = 8 (Fixed), 001 = BC4 or 8 (OTF), 010 = BC4 (Fixed), Others = Reserved.
DDR2: 000 = BL4, 011 = BL8, Others = Reserved",11,3,0,RW,RO,,,,TRUE,mr0_bl,,,,,,
mr0,0,0x108,32,rfu,Reserved for Future Use,14,18,0,,,,,,,,TRUE,,,,,
mr1,DRAM Mode Register 1,0x10C,32,qoff,Output disabled,0,1,0,RW,RO,,,,TRUE,mr1_qoff,,,,,,
mr1,0,0x10C,32,tdqs,"Termination data strobe enable - DDR3
Read data strobe enable – DDR2",1,1,0,RW,RO,,,,TRUE,mr1_tdqs,,,,,,
mr1,0,0x10C,32,wrlvl,Write leveling enable – DDR3,2,1,0,RW,RO,,,,TRUE,mr1_wrlvl,,,,,,
mr1,0,0x10C,32,rttnom,Norminal Termination value (RTT_NORM),3,3,0,RW,RO,,,,TRUE,mr1_rttnom,,,,,,
mr1,0,0x10C,32,dic,Output driver impedance control,6,2,0,RW,RO,,,,TRUE,mr1_dic,,,,,,
mr1,0,0x10C,32,dllen,DLL enable,8,1,0,RW,RO,,,,TRUE,mr1_dllen,,,,,,
mr1,0,0x10C,32,al,Additive latency,9,3,0,RW,RO,,,,TRUE,mr1_al,,,,,,
mr1,0,0x10C,32,dqs,Inverse DQS enable - DDR2,12,1,0,RW,RO,,,,TRUE,mr1_dqs,,,,,,
mr1,0,0x10C,32,ocd,OCD calibration program - DDR2,13,3,0,RW,RO,,,,TRUE,mr1_ocd,,,,,,
mr1,0,0x10C,32,rfu,Reserved for Future Use,16,16,0,,,,,,,,TRUE,,,,,
mr2,DRAM Mode Register 2,0x110,32,rttwr,Dynamic ODT setting,0,2,0,RW,RO,,,,TRUE,mr2_rttwr,,,,,,
mr2,0,0x110,32,srt,Self refresh temperature range,2,1,0,RW,RO,,,,TRUE,mr2_srt,,,,,,
mr2,0,0x110,32,lasr,Auto Self-refresh enable - DDR3,3,2,0,RW,RO,,,,TRUE,mr2_lasr,,,,,,
mr2,0,0x110,32,cwl,CAS write latency,5,3,0,RW,RO,,,,TRUE,mr2_cwl,,,,,,
mr2,0,0x110,32,pasr,Partial array self-refresh,8,3,0,RW,RO,,,,TRUE,mr2_pasr,,,,,,
mr2,0,0x110,32,srf,High temperature self-refresh rate enable - DDR2,11,1,0,RW,RO,,,,TRUE,mr2_srf,,,,,,
mr2,0,0x110,32,dcc,Duty cycle corrector enable - DDR2,12,1,0,RW,RO,,,,TRUE,mr2_dcc,,,,,,
mr2,0,0x110,32,rfu,Reserved for Future Use,13,19,0,,,,,,,,TRUE,,,,,
mr3,DRAM Mode Register 3,0x114,32,mpro,Multi-purpose register access enable,0,1,0,RW,RO,,,,TRUE,mr3_mpro,,,,,,
mr3,0,0x114,32,mprp,Multi-purpose register location,1,2,0,RW,RO,,,,TRUE,mr3_mprp,,,,,,
mr3,0,0x114,32,rfu,Reserved for Future Use,3,29,0,,,,,,,,TRUE,,,,,
rtcfg0,Route Configuration 0,0x118,32,ext_pri,Selects whether to use external AXI QoS field or internal combination of static and dynamic priority,0,1,0,RW,RO,,,,TRUE,rtcfg0_ext_pri,,,,,,
rtcfg0,0,0x118,32,max_pri,Denotes Static Maximum Priority,1,1,0,RW,RO,,,,TRUE,rtcfg0_max_pri,,,,,,
rtcfg0,0,0x118,32,arq_lvl_hi,Denotes Read Address Queue High Priority Threshold,2,4,0xf,RW,RO,,,,TRUE,rtcfg0_arq_lvl_hi,,,,,,
rtcfg0,0,0x118,32,arq_lvl_lo,Denotes Read Address Queue Low Priority Threshold,6,4,0,RW,RO,,,,TRUE,rtcfg0_arq_lvl_lo,,,,,,
rtcfg0,0,0x118,32,awq_lvl_hi,Denotes Write Address Queue High Priority Threshold,10,4,0xf,RW,RO,,,,TRUE,rtcfg0_awq_lvl_hi,,,,,,
rtcfg0,0,0x118,32,awq_lvl_lo,Denotes Write Address Queue Low Priority Threshold,14,4,0,RW,RO,,,,TRUE,rtcfg0_awq_lvl_lo,,,,,,
rtcfg0,0,0x118,32,arq_lat_barrier_en,Maximum Latency Barrier Enable for Read Channel,18,1,0,RW,RO,,,,TRUE,rtcfg0_arq_lat_barrier_en,,,,,,
rtcfg0,0,0x118,32,awq_lat_barrier_en,Maximum Latency Barrier Enable for Write Channel,19,1,0,RW,RO,,,,TRUE,rtcfg0_awq_lat_barrier_en,,,,,,
rtcfg0,0,0x118,32,arq_ooo_en,Out of order enable for read channel,20,1,0,RW,RO,,,,TRUE,rtcfg0_arq_ooo_en,,,,,,
rtcfg0,0,0x118,32,awq_ooo_en,Out of order enable for write channel,21,1,0,RW,RO,,,,TRUE,rtcfg0_awq_ooo_en,,,,,,
rtcfg0,0,0x118,32,acq_realtime_en,Realtime priority enable for Read/Write channel,22,1,0,RW,RO,,,,TRUE,rtcfg0_acq_realtime_en,,,,,,
rtcfg0,0,0x118,32,narrow_mode,"Narrow transfer mode select register - 0: AXI4 mode, type 1; 1: Fixed mode, type 2",23,1,0,RW,RO,,,,TRUE,rtcfg0_narrow_mode,,,,,,
rtcfg0,0,0x118,32,narrow_size,"Narrow transfer size register, use with type 2 only",24,3,0,RW,RO,,,,TRUE,rtcfg0_narrow_size,,,,,,
rtcfg0,0,0x118,32,size_max,Maximum support size register,27,3,0,RW,RO,,,,TRUE,rtcfg0_size_max,,,,,,
rtcfg0,0,0x118,32,rfu,Reserved for Future Use,30,2,0,,,,,,,,TRUE,,,,,
rtcfg1,Route Configuration 1,0x128,32,arq_lat_barrier,Maximum Latency Barrier for Read Channel,0,8,0,RW,RO,,,,TRUE,rtcfg1_arq_lat_barrier,,,,,,
rtcfg1,0,0x128,32,awq_lat_barrier,Maximum Latency Barrier for Write Channel,8,8,0,RW,RO,,,,TRUE,rtcfg1_awq_lat_barrier,,,,,,
rtcfg1,0,0x128,32,arq_starv_th,Denotes Read Address Queue Threshold for starvation preventing. Its value represents the number of hits in a hit chain,16,8,0,RW,RO,,,,TRUE,rtcfg1_arq_starv_th,,,,,,
rtcfg1,0,0x128,32,awq_starv_th,Denotes Write Address Queue Threshold for starvation preventing. Its value represents the number of hits in a hit chain,24,8,0,RW,RO,,,,TRUE,rtcfg1_awq_starv_th,,,,,,
addr0,DRAM Address Register 0,0x138,32,col_addr_map_b0,Address mapping for column bit 0,0,6,0,RW,RO,,,,TRUE,addr0_col_addr_map_b0,,,,,,
addr0,0,0x138,32,col_addr_map_b1,Address mapping for column bit 1,6,6,0,RW,RO,,,,TRUE,addr0_col_addr_map_b1,,,,,,
addr0,0,0x138,32,col_addr_map_b2,Address mapping for column bit 2,12,6,0,RW,RO,,,,TRUE,addr0_col_addr_map_b2,,,,,,
addr0,0,0x138,32,col_addr_map_b3,Address mapping for column bit 3,18,6,0,RW,RO,,,,TRUE,addr0_col_addr_map_b3,,,,,,
addr0,0,0x138,32,col_addr_map_b4,Address mapping for column bit 4,24,6,0,RW,RO,,,,TRUE,addr0_col_addr_map_b4,,,,,,
addr0,0,0x138,32,rfu,Reserved for Future Use,30,2,0,,,,,,,,TRUE,,,,,
addr1,DRAM Address Register 1,0x13C,32,col_addr_map_b6,Address mapping for column bit 6,6,6,0,RW,RO,,,,TRUE,addr1_col_addr_map_b6,,,,,,
addr1,0,0x13C,32,col_addr_map_b7,Address mapping for column bit 7,12,6,0,RW,RO,,,,TRUE,addr1_col_addr_map_b7,,,,,,
addr1,0,0x13C,32,col_addr_map_b8,Address mapping for column bit 8,18,6,0,RW,RO,,,,TRUE,addr1_col_addr_map_b8,,,,,,
addr1,0,0x13C,32,col_addr_map_b9,Address mapping for column bit 9,24,6,0,RW,RO,,,,TRUE,addr1_col_addr_map_b9,,,,,,
addr1,Err:509,0x13C,32,col_addr_map_b10,Address mapping for column bit 10,0,6,0,RW,RO,,,,TRUE,addr1_col_addr_map_b10,,,,,,
addr1,Err:509,0x13C,32,col_addr_map_b11,Address mapping for column bit 11,6,6,0,RW,RO,,,,TRUE,addr1_col_addr_map_b11,,,,,,
addr1,0,0x13C,32,rfu,Reserved for Future Use,30,2,0,,,,,,,,TRUE,,,,,
addr3,DRAM Address Register 3,0x144,32,row_addr_map_b0,Address mapping for row bit 0,12,6,0,RW,RO,,,,TRUE,addr3_row_addr_map_b0,,,,,,
addr3,0,0x144,32,row_addr_map_b1,Address mapping for row bit 1,18,6,0,RW,RO,,,,TRUE,addr3_row_addr_map_b1,,,,,,
addr3,0,0x144,32,row_addr_map_b2,Address mapping for row bit 2,24,6,0,RW,RO,,,,TRUE,addr3_row_addr_map_b2,,,,,,
addr3,0,0x144,32,row_addr_map_b3,Address mapping for row bit 3,0,6,0,RW,RO,,,,TRUE,addr3_row_addr_map_b3,,,,,,
addr3,0,0x144,32,row_addr_map_b4,Address mapping for row bit 4,6,6,0,RW,RO,,,,TRUE,addr3_row_addr_map_b4,,,,,,
addr3,Err:509,0x144,32,row_addr_map_b5,Address mapping for row bit 5,12,6,0,RW,RO,,,,TRUE,addr3_row_addr_map_b5,,,,,,
addr3,0,0x144,32,rfu,Reserved for Future Use,30,2,0,,,,,,,,TRUE,,,,,
addr4,DRAM Address Register 4,0x148,32,row_addr_map_b6,Address mapping for row bit 6,18,6,0,RW,RO,,,,TRUE,addr4_row_addr_map_b6,,,,,,
addr4,0,0x148,32,row_addr_map_b7,Address mapping for row bit 7,24,6,0,RW,RO,,,,TRUE,addr4_row_addr_map_b7,,,,,,
addr4,0,0x148,32,row_addr_map_b8,Address mapping for row bit 8,0,6,0,RW,RO,,,,TRUE,addr4_row_addr_map_b8,,,,,,
addr4,0,0x148,32,row_addr_map_b9,Address mapping for row bit 9,6,6,0,RW,RO,,,,TRUE,addr4_row_addr_map_b9,,,,,,
addr4,0,0x148,32,row_addr_map_b10,Address mapping for row bit 10,12,6,0,RW,RO,,,,TRUE,addr4_row_addr_map_b10,,,,,,
addr4,Err:509,0x148,32,row_addr_map_b11,Address mapping for row bit 11,18,6,0,RW,RO,,,,TRUE,addr4_row_addr_map_b11,,,,,,
addr4,0,0x148,32,rfu,Reserved for Future Use,30,2,0,,,,,,,,TRUE,,,,,
addr5,DRAM Address Register 5,0x14C,32,row_addr_map_b12,Address mapping for row bit 12,24,6,0,RW,RO,,,,TRUE,addr5_row_addr_map_b12,,,,,,
addr5,0,0x14C,32,row_addr_map_b13,Address mapping for row bit 13,0,6,0,RW,RO,,,,TRUE,addr5_row_addr_map_b13,,,,,,
addr5,0,0x14C,32,row_addr_map_b14,Address mapping for row bit 14,6,6,0,RW,RO,,,,TRUE,addr5_row_addr_map_b14,,,,,,
addr5,Err:509,0x14C,32,row_addr_map_b15,Address mapping for row bit 15,12,6,0,RW,RO,,,,TRUE,addr5_row_addr_map_b15,,,,,,
addr5,0,0x14C,32,rfu,Reserved for Future Use,18,14,0,,,,,,,,TRUE,,,,,
addr6,DRAM Address Register 6,0x150,32,bank_addr_map_b0,Address mapping for bank bit 0,0,6,0,RW,RO,,,,TRUE,addr6_bank_addr_map_b0,,,,,,
addr6,0,0x150,32,bank_addr_map_b1,Address mapping for bank bit 1,6,6,0,RW,RO,,,,TRUE,addr6_bank_addr_map_b1,,,,,,
addr6,0,0x150,32,bank_addr_map_b2,Address mapping for bank bit 2,12,6,0,RW,RO,,,,TRUE,addr6_bank_addr_map_b2,,,,,,
addr6,0,0x150,32,rank_addr_map_b0,Address mapping for rank bit 0,18,6,0,RW,RO,,,,TRUE,addr6_rank_addr_map_b0,,,,,,
addr6,0,0x150,32,rfu,Reserved for Future Use,24,8,0,,,,,,,,TRUE,,,,,
phy,PHY Register,0x154,32,dti_dram_clk_dis,This register is used by the MC to inform the PHY when to enable/disable the  clock to the memory devices,0,1,0,RW,RO,,,,TRUE,phy_dti_dram_clk_dis,,,,,,
phy,0,0x154,32,dti_data_byte_dis,Signal to disable operations on the specified byte-lane,1,2,0,RW,RO,,,,TRUE,phy_dti_data_byte_dis,,,,,,
phy,0,0x154,32,rfu,Reserved for Future Use,3,29,0,,,,,,,,TRUE,,,,,
pom,PHY Operation Mode Register,0x158,32,dfien,"DFI interface enable. After training, MC must write 1’b1 to this field for normal DFI operation.",0,1,0,RW,RO,,,,TRUE,pom_dfien,,,,,,
pom,0,0x158,32,phyinit,"PHY initialization enable. PHY initialization includes DLL init, DRAM init, and PHY training. Software can do each step separately by writing other bits in this register individually.",1,1,0,RW,RO,,,,TRUE,pom_phyinit,,,,,,
pom,0,0x158,32,dllrsten,DLL reset enable.,2,1,0,RW,RO,,,,TRUE,pom_dllrsten,,,,,,
pom,0,0x158,32,draminiten,DRAM initialization enable.,3,1,0,RW,RO,,,,TRUE,pom_draminiten,,,,,,
pom,0,0x158,32,gten,Gate training enable.,4,1,0,RW,RO,,,,TRUE,pom_gten,,,,,,
pom,0,0x158,32,wrlvlen,Write leveling enable.,5,1,0,RW,RO,,,,TRUE,pom_wrlvlen,,,,,,
pom,0,0x158,32,dlyevalen,Delay evaluation enable.,6,1,0,RW,RO,,,,TRUE,pom_dlyevalen,,,,,,
pom,0,0x158,32,sanchken,Write/read sanity check enable.,7,1,0,RW,RO,,,,TRUE,pom_sanchken,,,,,,
pom,0,0x158,32,clklocken,MC-PHY clock phase lock request.,8,1,0,RW,RO,,,,TRUE,pom_clklocken,,,,,,
pom,0,0x158,32,rddskewen,Deskew in Read Path enable,9,1,0,RW,RO,,,,TRUE,pom_rddskewen,,,,,,
pom,0,0x158,32,rfu,Reserved for Future Use,10,22,0,,,,,,,,TRUE,,,,,
dllctlca,DLL Control Register for PHY Command Module,0x15C,32,limit,Bandwidth for the digital loop.,0,7,0,RW,RO,,,,TRUE,dllctlca_limit,,,,,,
dllctlca,0,0x15C,32,en,DLL enable.,7,1,0,RW,RO,,,,TRUE,dllctlca_en,,,,,,
dllctlca,0,0x15C,32,upd,"DLL Update. When the PHY is in active operation, DLL
update should be turn off.",8,1,0,RW,RO,,,,TRUE,dllctlca_upd,,,,,,
dllctlca,0,0x15C,32,byp,DLL bypass enable.,9,1,0,RW,RO,,,,TRUE,dllctlca_byp,,,,,,
dllctlca,0,0x15C,32,bypctl,Encoded bypass code to externally control CTLOUT[30:0],10,5,0,RW,RO,,,,TRUE,dllctlca_bypctl,,,,,,
dllctlca,0,0x15C,32,bypfc,Encoded bypass code to externally control FCOUT[6:0],15,3,0,RW,RO,,,,TRUE,dllctlca_bypfc,,,,,,
dllctlca,0,0x15C,32,rfu,Reserved for Future Use,18,14,0,,,,,,,,TRUE,,,,,
dllctldq,DLL Control Register for PHY Data Module,0x160,32,limit,Bandwidth for the digital loop.,0,7,0,RW,RO,,,,TRUE,dllctldq_limit,,,,,,
dllctldq,0,0x160,32,en,DLL enable.,7,1,0,RW,RO,,,,TRUE,dllctldq_en,,,,,,
dllctldq,0,0x160,32,upd,"DLL Update. When the PHY is in active operation, DLL update should be turn off.",8,1,0,RW,RO,,,,TRUE,dllctldq_upd,,,,,,
dllctldq,0,0x160,32,byp,DLL bypass enable.,9,1,0,RW,RO,,,,TRUE,dllctldq_byp,,,,,,
dllctldq,0,0x160,32,bypctl,Encoded bypass code to externally control CTLOUT[30:0],10,5,0,RW,RO,,,,TRUE,dllctldq_bypctl,,,,,,
dllctldq,0,0x160,32,bypfc,Encoded bypass code to externally control FCOUT[6:0],15,3,0,RW,RO,,,,TRUE,dllctldq_bypfc,,,,,,
dllctldq,0,0x160,32,rfu,Reserved for Future Use,18,14,0,,,,,,,,TRUE,,,,,
ptar,PHY Sanity Check Address Register,0x168,32,ba,Test bank address,0,3,0,RW,RO,,,,TRUE,ptar_ba,,,,,,
ptar,0,0x168,32,col,Test column address,3,12,0,RW,RO,,,,TRUE,ptar_col,,,,,,
ptar,0,0x168,32,row,Test row address,15,16,0,RW,RO,,,,TRUE,ptar_row,,,,,,
ptar,0,0x168,32,rfu,Reserved for Future Use,31,1,0,,,,,,,,TRUE,,,,,
pdcr,PHY DFT Control Register,0x16C,32,bist_en,PHY BIST mode enable,0,1,0,RW,RO,,,,TRUE,pdcr_bist_en,,,,,,
pdcr,0,0x16C,32,bist_start,Start PHY BIST mode,1,1,0,RW,RO,,,,TRUE,pdcr_bist_start,,,,,,
pdcr,0,0x16C,32,lp_en,PHY Loopback mode enable,2,1,0,RW,RO,,,,TRUE,pdcr_lp_en,,,,,,
pdcr,0,0x16C,32,lp_start,Start the loopback testing. It should be set after the gate training is done.,3,1,0,RW,RO,,,,TRUE,pdcr_lp_start,,,,,,
pdcr,0,0x16C,32,rfu,Reserved for Future Use,4,28,0,,,,,,,,TRUE,,,,,
cior,PHY Command Module IO Control Register,0x170,32,odis_address,Output force disable active high for mem_address,0,16,0,RW,RO,,,,TRUE,cior_odis_address,,,,,,
cior,0,0x170,32,odis_ba,Output force disable active high for mem_ba,16,3,0,RW,RO,,,,TRUE,cior_odis_ba,,,,,,
cior,0,0x170,32,odis_cas_n,Output force disable active high for mem_cas_n,19,1,0,RW,RO,,,,TRUE,cior_odis_cas_n,,,,,,
cior,0,0x170,32,odis_ras_n,Output force disable active high for mem_ras_n,20,1,0,RW,RO,,,,TRUE,cior_odis_ras_n,,,,,,
cior,0,0x170,32,odis_cke,Output force disable active high for mem_cke,21,2,0,RW,RO,,,,TRUE,cior_odis_cke,,,,,,
cior,0,0x170,32,odis_clk,Output force disable active high for mem_clk,23,2,0,RW,RO,,,,TRUE,cior_odis_clk,,,,,,
cior,0,0x170,32,odis_reset_n,Output force disable active high for mem_reset_n,25,1,0,RW,RO,,,,TRUE,cior_odis_reset_n,,,,,,
cior,0,0x170,32,odis_odt,Output force disable active high for mem_odt,26,2,0,RW,RO,,,,TRUE,cior_odis_odt,,,,,,
cior,0,0x170,32,odis_cs_n,Output force disable active high for mem_cs,28,2,0,RW,RO,,,,TRUE,cior_odis_cs_n,,,,,,
cior,0,0x170,32,odis_we_n,Output force disable active high for mem_we_n,30,1,0,RW,RO,,,,TRUE,cior_odis_we_n,,,,,,
cior,0,0x170,32,rfu,Reserved for Future Use,31,1,0,,,,,,,,TRUE,,,,,
dior,PHY Data Module IO Control Register,0x174,32,fena_rcv,Driver output enables active high (1: enable; 0: tristate); FENA has higher priority than ODIS and OE when it is high. Enable = FENA + !ODIS & OE,0,1,0,RW,RO,,,,TRUE,dior_fena_rcv,,,,,,
dior,0,0x174,32,odis_dq,Output force disable active high for dq,1,8,0,RW,RO,,,,TRUE,dior_odis_dq,,,,,,
dior,0,0x174,32,odis_dm,Output force disable active high for dm,9,1,0,RW,RO,,,,TRUE,dior_odis_dm,,,,,,
dior,0,0x174,32,odis_dqs,Output force disable active high for dqs,10,1,0,RW,RO,,,,TRUE,dior_odis_dqs,,,,,,
dior,0,0x174,32,rfu,Reserved for Future Use,11,21,0,,,,,,,,TRUE,,,,,
pccr,PHY Compensation Control Register,0x17C,32,srst,Compensation soft-reset,0,1,0x1,RW,RO,,,,TRUE,pccr_srst,,,,,,
pccr,0,0x17C,32,en_drv,Testpad enable for DRV,1,1,0x1,RW,RO,,,,TRUE,pccr_en_drv,,,,,,
pccr,0,0x17C,32,en_rtt,Testpad enable for RTT,2,1,0x1,RW,RO,,,,TRUE,pccr_en_rtt,,,,,,
pccr,0,0x17C,32,mvg,Enable moving average for compensation,3,1,0x1,RW,RO,,,,TRUE,pccr_mvg,,,,,,
pccr,0,0x17C,32,upd_drv,Enable DRV compensation block,4,1,0x1,RW,RO,,,,TRUE,pccr_upd_drv,,,,,,
pccr,0,0x17C,32,upd_rtt,Enable RTT compensation block,5,1,0x1,RW,RO,,,,TRUE,pccr_upd_rtt,,,,,,
pccr,0,0x17C,32,byp_drv,Bypass internal compensation setting for DRV,6,1,0,RW,RO,,,,TRUE,pccr_byp_drv,,,,,,
pccr,0,0x17C,32,byp_rtt,Bypass internal compensation setting for RTT,7,1,0,RW,RO,,,,TRUE,pccr_byp_rtt,,,,,,
pccr,0,0x17C,32,byp_p,Bypass setting for pull-up for DRV,8,4,0,RW,RO,,,,TRUE,pccr_byp_p,,,,,,
pccr,0,0x17C,32,byp_n,Bypass setting for pull-down for DRV,12,4,0,RW,RO,,,,TRUE,pccr_byp_n,,,,,,
pccr,0,0x17C,32,byp_r,Bypass setting for RTT,16,3,0,RW,RO,,,,TRUE,pccr_byp_r,,,,,,
pccr,0,0x17C,32,rfu,Reserved for Future Use,19,13,0,,,,,,,,TRUE,,,,,
ptsr0,PHY Training Setting Register 0,0x180,32,sanpat,Sanity check pattern,0,8,0,RW,RW,,,,TRUE,ptsr0_sanpat,,,,,,
ptsr0,0,0x180,32,rd_dskew_en,De‐skew bits for Read data path (PHY_SLICE_NUM),8,2,0,RW,RW,,,,TRUE,ptsr0_rd_dskew_en,,,,,,
ptsr0,0,0x180,32,wr_dskew_en,De‐skew bits for Write data path,10,1,0,RW,RW,,,,TRUE,ptsr0_wr_dskew_en,,,,,,
ptsr0,0,0x180,32,rfu,Reserved for Future Use,11,21,0,,,,,,,,TRUE,,,,,
ptsr1,PHY Training Setting Register 1,0x184,32,rddskew_dly_s0b0,"DQDQS Delay for Read Leveling, Slice 0 bit 0",0,4,0,RW,RW,,,,TRUE,ptsr1_rddskew_dly_s0b0,,,,,,
ptsr1,0,0x184,32,rddskew_dly_s0b1,"DQDQS Delay for Read Leveling, Slice 0 bit 1",4,4,0,RW,RW,,,,TRUE,ptsr1_rddskew_dly_s0b1,,,,,,
ptsr1,0,0x184,32,rddskew_dly_s0b2,"DQDQS Delay for Read Leveling, Slice 0 bit 2",8,4,0,RW,RW,,,,TRUE,ptsr1_rddskew_dly_s0b2,,,,,,
ptsr1,0,0x184,32,rddskew_dly_s0b3,"DQDQS Delay for Read Leveling, Slice 0 bit 3",12,4,0,RW,RW,,,,TRUE,ptsr1_rddskew_dly_s0b3,,,,,,
ptsr1,0,0x184,32,rddskew_dly_s0b4,"DQDQS Delay for Read Leveling, Slice 0 bit 4",16,4,0,RW,RW,,,,TRUE,ptsr1_rddskew_dly_s0b4,,,,,,
ptsr1,0,0x184,32,rddskew_dly_s0b5,"DQDQS Delay for Read Leveling, Slice 0 bit 5",20,4,0,RW,RW,,,,TRUE,ptsr1_rddskew_dly_s0b5,,,,,,
ptsr1,0,0x184,32,rddskew_dly_s0b6,"DQDQS Delay for Read Leveling, Slice 0 bit 6",24,4,0,RW,RW,,,,TRUE,ptsr1_rddskew_dly_s0b6,,,,,,
ptsr1,0,0x184,32,rddskew_dly_s0b7,"DQDQS Delay for Read Leveling, Slice 0 bit 7",28,4,0,RW,RW,,,,TRUE,ptsr1_rddskew_dly_s0b7,,,,,,
ptsr2,PHY Training Setting Register 2,0x188,32,rddskew_dly_s1b0,"DQDQS Delay for Read Leveling, Slice 1 bit 0",0,4,0,RW,RW,,,,TRUE,ptsr2_rddskew_dly_s1b0,,,,,,
ptsr2,0,0x188,32,rddskew_dly_s1b1,"DQDQS Delay for Read Leveling, Slice 1 bit 1",4,4,0,RW,RW,,,,TRUE,ptsr2_rddskew_dly_s1b1,,,,,,
ptsr2,0,0x188,32,rddskew_dly_s1b2,"DQDQS Delay for Read Leveling, Slice 1 bit 2",8,4,0,RW,RW,,,,TRUE,ptsr2_rddskew_dly_s1b2,,,,,,
ptsr2,0,0x188,32,rddskew_dly_s1b3,"DQDQS Delay for Read Leveling, Slice 1 bit 3",12,4,0,RW,RW,,,,TRUE,ptsr2_rddskew_dly_s1b3,,,,,,
ptsr2,0,0x188,32,rddskew_dly_s1b4,"DQDQS Delay for Read Leveling, Slice 1 bit 4",16,4,0,RW,RW,,,,TRUE,ptsr2_rddskew_dly_s1b4,,,,,,
ptsr2,0,0x188,32,rddskew_dly_s1b5,"DQDQS Delay for Read Leveling, Slice 1 bit 5",20,4,0,RW,RW,,,,TRUE,ptsr2_rddskew_dly_s1b5,,,,,,
ptsr2,0,0x188,32,rddskew_dly_s1b6,"DQDQS Delay for Read Leveling, Slice 1 bit 6",24,4,0,RW,RW,,,,TRUE,ptsr2_rddskew_dly_s1b6,,,,,,
ptsr2,0,0x188,32,rddskew_dly_s1b7,"DQDQS Delay for Read Leveling, Slice 1 bit 7",28,4,0,RW,RW,,,,TRUE,ptsr2_rddskew_dly_s1b7,,,,,,
ptsr5,PHY Training Setting Register 5,0x18C,32,wrskew_dq_s0b0,"Skew for DQ Write, Slice 0 bit 0",0,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dq_s0b0,,,,,,
ptsr5,0,0x18C,32,wrskew_dq_s0b1,"Skew for DQ Write, Slice 0 bit 1",3,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dq_s0b1,,,,,,
ptsr5,0,0x18C,32,wrskew_dq_s0b2,"Skew for DQ Write, Slice 0 bit 2",6,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dq_s0b2,,,,,,
ptsr5,0,0x18C,32,wrskew_dq_s0b3,"Skew for DQ Write, Slice 0 bit 3",9,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dq_s0b3,,,,,,
ptsr5,0,0x18C,32,wrskew_dq_s0b4,"Skew for DQ Write, Slice 0 bit 4",12,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dq_s0b4,,,,,,
ptsr5,0,0x18C,32,wrskew_dq_s0b5,"Skew for DQ Write, Slice 0 bit 5",15,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dq_s0b5,,,,,,
ptsr5,0,0x18C,32,wrskew_dq_s0b6,"Skew for DQ Write, Slice 0 bit 6",18,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dq_s0b6,,,,,,
ptsr5,0,0x18C,32,wrskew_dq_s0b7,"Skew for DQ Write, Slice 0 bit 7",21,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dq_s0b7,,,,,,
ptsr5,0,0x18C,32,wrskew_dqs_s0,"Skew for DQS Write, Slice 0",24,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dqs_s0,,,,,,
ptsr5,0,0x18C,32,wrskew_dm_s0,"Skew for DM Write, Slice 0",27,3,0,RW,RW,,,,TRUE,ptsr5_wrskew_dm_s0,,,,,,
ptsr5,0,0x18C,32,rfu,Reserved for Future Use,30,2,0,,,,,,,,TRUE,,,,,
ptsr6,PHY Training Setting Register 6,0x190,32,wrskew_dq_s1b0,"Skew for DQ Write, Slice 1 bit 0",0,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dq_s1b0,,,,,,
ptsr6,0,0x190,32,wrskew_dq_s1b1,"Skew for DQ Write, Slice 1 bit 1",3,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dq_s1b1,,,,,,
ptsr6,0,0x190,32,wrskew_dq_s1b2,"Skew for DQ Write, Slice 1 bit 2",6,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dq_s1b2,,,,,,
ptsr6,0,0x190,32,wrskew_dq_s1b3,"Skew for DQ Write, Slice 1 bit 3",9,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dq_s1b3,,,,,,
ptsr6,0,0x190,32,wrskew_dq_s1b4,"Skew for DQ Write, Slice 1 bit 4",12,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dq_s1b4,,,,,,
ptsr6,0,0x190,32,wrskew_dq_s1b5,"Skew for DQ Write, Slice 1 bit 5",15,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dq_s1b5,,,,,,
ptsr6,0,0x190,32,wrskew_dq_s1b6,"Skew for DQ Write, Slice 1 bit 6",18,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dq_s1b6,,,,,,
ptsr6,0,0x190,32,wrskew_dq_s1b7,"Skew for DQ Write, Slice 1 bit 7",21,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dq_s1b7,,,,,,
ptsr6,0,0x190,32,wrskew_dqs_s1,"Skew for DQS Write, Slice 1",24,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dqs_s1,,,,,,
ptsr6,0,0x190,32,wrskew_dm_s1,"Skew for DM Write, Slice 1",27,3,0,RW,RW,,,,TRUE,ptsr6_wrskew_dm_s1,,,,,,
ptsr6,0,0x190,32,rfu,Reserved for Future Use,30,2,0,,,,,,,,TRUE,,,,,
treg0,Timing Register 0,0x194,32,t_alrtp,Additive Latency + Internal READ Command to PRECHARGE Command delay,0,6,0,RW,RO,,,,TRUE,treg0_t_alrtp,,,,,,
treg0,0,0x194,32,t_ckesr,Minimum CKE low width for Self Refresh entry to exit timing,6,5,0,RW,RO,,,,TRUE,treg0_t_ckesr,,,,,,
treg0,0,0x194,32,t_xs,"Exit Self Refresh to commands not requiring a locked DLL
= RFC(min)+10ns",11,10,0,RW,RO,,,,TRUE,treg0_t_xs,,,,,,
treg0,0,0x194,32,t_wls,Number of DLL steps corresponding to setup time interval.,21,8,0,RW,RO,,,,TRUE,treg0_t_wls,,,,,,
treg0,0,0x194,32,rfu,Reserved for Future Use,29,3,0,,,,,,,,TRUE,,,,,
treg1,Timing Register 1,0x198,32,t_ccd,CAS_n to CAS_n command delay,0,4,0,RW,RO,,,,TRUE,treg1_t_ccd,,,,,,
treg1,0,0x198,32,t_faw,Four activate window,4,7,0,RW,RO,,,,TRUE,treg1_t_faw,,,,,,
treg1,0,0x198,32,t_rtw,"Read to Write Command Latency (Bus Turnaround)
DDR3: RL + tCCD / 2 + 2tCK - WL",11,8,0,RW,RO,,,,TRUE,treg1_t_rtw,,,,,,
treg1,0,0x198,32,t_rcd,ACT to internal read or write delay time,19,6,0x0b,RW,RO,,,,TRUE,treg1_t_rcd,,,,,,
treg1,0,0x198,32,t_wr2rd,Write to Read,25,7,0,RW,RO,,,,TRUE,treg1_t_wr2rd,,,,,,
treg2,Timing Register 2,0x19C,32,t_mrd,Mode Register Set command cycle time,0,6,0x08,RW,RO,,,,TRUE,treg2_t_mrd,,,,,,
treg2,0,0x19C,32,t_mod,Mode Register Set command update delay - DDR4/3,6,6,0x18,RW,RO,,,,TRUE,treg2_t_mod,,,,,,
treg2,0,0x19C,32,t_pd,Power Down Entry to Exit Timing,12,5,0,RW,RO,,,,TRUE,treg2_t_pd,,,,,,
treg2,0,0x19C,32,odth4,Minimum ODT high time after ODT assertion (BL4),17,8,0,RW,RO,,,,TRUE,treg2_odth4,,,,,,
treg2,0,0x19C,32,t_rrd,ACTIVATE to ACTIVATE Command delay,25,5,0,RW,RO,,,,TRUE,treg2_t_rrd,,,,,,
treg2,0,0x19C,32,rfu,Reserved for Future Use,30,2,0,,,,,,,,TRUE,,,,,
treg3,Timing Register 3,0x1A0,32,t_rc,ACT to ACT or REF command period,0,8,0,RW,RO,,,,TRUE,treg3_t_rc,,,,,,
treg3,0,0x1A0,32,t_ras,ACTIVE to PRECHARGE command period,8,8,0,RW,RO,,,,TRUE,treg3_t_ras,,,,,,
treg3,0,0x1A0,32,t_rdpden,Timing of RD/RDA command to Power Down entry,16,8,0,RW,RO,,,,TRUE,treg3_t_rdpden,,,,,,
treg3,0,0x1A0,32,t_mrs2lvlen,MRS leveling enable to leveling enable,24,8,0x24,RW,RO,,,,TRUE,treg3_t_mrs2lvlen,,,,,,
treg4,Timing Register 4,0x1A4,32,t_dllk,"DLL locking time
DDR3 = 512 nCK",0,11,0,RW,RO,,,,TRUE,treg4_t_dllk,,,,,,
treg4,0,0x1A4,32,t_rp,PRE command period,11,6,0x0b,RW,RO,,,,TRUE,treg4_t_rp,,,,,,
treg4,0,0x1A4,32,t_wlbtr,"Delay from start of internal write transaction to internal read command
= WL + BL + tWTR",17,7,0,RW,RO,,,,TRUE,treg4_t_wlbtr,,,,,,
treg4,0,0x1A4,32,t_oit,DDR2 OCD drive mode output delay,24,8,0,RW,RO,,,,TRUE,treg4_t_oit,,,,,,
treg5,Timing Register 5,0x1A8,32,t_wlbr,Write Latency + Burst Length + WRITE recovery time,0,8,0,RW,RO,,,,TRUE,treg5_t_wlbr,,,,,,
treg5,0,0x1A8,32,t_wrapden,Timing of WRA command to Power Down entry,8,8,0,RW,RO,,,,TRUE,treg5_t_wrapden,,,,,,
treg5,0,0x1A8,32,t_xp,Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL,16,5,0,RW,RO,,,,TRUE,treg5_t_xp,,,,,,
treg5,0,0x1A8,32,rfu,Reserved for Future Use,21,11,0,,,,,,,,TRUE,,,,,
treg6,Timing Register 6,0x1AC,32,t_xpdll,Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL,0,6,0,RW,RO,,,,TRUE,treg6_t_xpdll,,,,,,
treg6,0,0x1AC,32,t_zqcl,"ZQ Full calibration time. DDR4/3 only.
DDR4 = 512, DDR3 = max(256nCK, 320ns)",6,12,0,RW,RO,,,,TRUE,treg6_t_zqcl,,,,,,
treg6,0,0x1AC,32,t_refi_off,"Average periodic refresh interval offset in 1x  mode - DDR4
Average periodic refresh interval - DDR3/2
(=t_refi1/no_of_rank_per_channel)",18,14,0,RW,RO,,,,TRUE,treg6_t_refi_off,,,,,,
treg7,Timing Register 7,0x1B0,32,t_zqcs,"ZQ Short calibration time. DDR4/3 only.
DDR4 = 128, DDR3 = max(64nCK, 80ns)",0,8,0,RW,RO,,,,TRUE,treg7_t_zqcs,,,,,,
treg7,0,0x1B0,32,t_dllrst,DLL reset time. The number of DTI_CLOCKs for which the DLL_RESET must remain asserted when reset is triggered though the POM register,8,8,0x4,RW,RO,,,,TRUE,treg7_t_dllrst,,,,,,
treg7,0,0x1B0,32,odth8,Minimum ODT high time after ODT assertion (BL8),16,8,0,RW,RO,,,,TRUE,treg7_odth8,,,,,,
treg7,0,0x1B0,32,t_half_tck,Number of DLL steps corresponding to half cycle shift,24,8,0,RW,RO,,,,TRUE,treg7_t_half_tck,,,,,,
treg8,Timing Register 8,0x1B4,32,t_read_low,Maximum number of cycles that a low priority read can wait before initiating the direction switch,0,10,0x200,RW,RO,,,,TRUE,treg8_t_read_low,,,,,,
treg8,0,0x1B4,32,t_read_high,Maximum number of cycles that a high priority read can wait before initiating the direction switch,10,10,0x40,RW,RO,,,,TRUE,treg8_t_read_high,,,,,,
treg8,0,0x1B4,32,t_xpr,"Exit Reset from CKE HIGH to a valid command.
LPDDR4: 2us (tINIT5)",20,12,0x18,RW,RO,,,,TRUE,treg8_t_xpr,,,,,,
treg9,Timing Register 9,0x1B8,32,t_write_low,Maximum number of cycles that a low priority write can wait before initiating the direction switch,0,10,0x3ff,RW,RO,,,,TRUE,treg9_t_write_low,,,,,,
treg9,0,0x1B8,32,t_write_high,Maximum number of cycles that a high priority write can wait before initiating the direction switch,10,10,0x80,RW,RO,,,,TRUE,treg9_t_write_high,,,,,,
treg9,0,0x1B8,32,t_rfc,REF command to ACT or REF command time,20,10,0,RW,RO,,,,TRUE,treg9_t_rfc,,,,,,
treg9,0,0x1B8,32,rfu,Reserved for Future Use,30,2,0,,,,,,,,TRUE,,,,,
treg10,Timing Register 10,0x1BC,32,t_zqcs_itv,ZQCS Interval,0,28,0,RW,RO,,,,TRUE,treg10_t_zqcs_itv,,,,,,
treg10,0,0x1BC,32,rfu,Reserved for Future Use,28,4,0,,,,,,,,TRUE,,,,,
treg11,Timing Register 11,0x1C0,32,t_rst,Explicit Reset Period for DDR3 (200us).,0,20,0x4e200,RW,RO,,,,TRUE,treg11_t_rst,,,,,,
treg11,0,0x1C0,32,t_wren,"Specifies the number of DFI PHY clock cycles between when a write command is sent on the DFI control interface and when the dfi_wrdata_en signal is asserted.
DDR3: WL-1",20,6,0,RW,RO,,,,TRUE,treg11_t_wren,,,,,,
treg11,0,0x1C0,32,t_rden,"Specifies the number of DFI PHY clock cycles from the assertion of a read command on the DFI to the assertion of the dfi_rddata_en signal
DDR3: RL-1",26,6,0,RW,RO,,,,TRUE,treg11_t_rden,,,,,,
treg12,Timing Register 12,0x1C4,32,t_pori,"Post Reset Initialization Period. DDR3: 500us,",0,20,0xc3500,RW,RO,,,,TRUE,treg12_t_pori,,,,,,
treg12,0,0x1C4,32,t_zqinit,Power-up and RESET calibration time,20,11,0x640,RW,RO,,,,TRUE,treg12_t_zqinit,,,,,,
treg12,0,0x1C4,32,rfu,Reserved for Future Use,31,1,0,,,,,,,,TRUE,,,,,
treg13,Timing Register 13,0x1C8,32,t_mrs2act,MRS leveling enable to load pulse,0,8,0x30,RW,RO,,,,TRUE,treg13_t_mrs2act,,,,,,
treg13,0,0x1C8,32,t_lvlload,Delay settling time. Specifies the minimum number of DFI clock cycles from when the delays are loaded on the DTI_*_DLY signal to when the DTI_*_LOAD signal may be asserted.,8,8,0x4,RW,RO,,,,TRUE,treg13_t_lvlload,,,,,,
treg13,0,0x1C8,32,t_lvldll,DLL delay. Specifies the minimum number of DFI clock cycles from when DTI_*_LOAD signal updates the DLL delay in the appropriate DTI_*_DLY to when the PHY is ready for the next read or mode register read command.,16,8,0x4,RW,RO,,,,TRUE,treg13_t_lvldll,,,,,,
treg13,0,0x1C8,32,t_lvlresp,Leveling response latency. Specifies the maximum number of DFI clock cycles from the assertion of a read or mode register read command to the guaranteed validity of the response signal.,24,8,0x32,RW,RO,,,,TRUE,treg13_t_lvlresp,,,,,,
treg14,Timing Register 14,0x1CC,32,t_dlllock,DLL lock timeout. The number of DTI_CLOCKs from when the DLL reset is de-asserted to when the DLL is locked and ready for use,0,16,0x4b0,RW,RO,,,,TRUE,treg14_t_dlllock,,,,,,
treg14,0,0x1CC,32,t_lvlexit,"Leveling exit time, specifies the minimum number of DFI clock cycles after the de-assertion of the DTI_*LVL_EN signal to the MRS command to disable DDR training.",16,8,0x10,RW,RO,,,,TRUE,treg14_t_lvlexit,,,,,,
treg14,0,0x1CC,32,t_wlh,Number of DLL steps corresponding to hold time interval,24,8,0,RW,RO,,,,TRUE,treg14_t_wlh,,,,,,
bistcfg,BIST Configuration Register,0x1D0,32,start_rank,Start rank (Width = DRAM_RANK_WIDTH),0,1,0,RW,RO,,,,TRUE,bistcfg_start_rank,,,,,,
bistcfg,0,0x1D0,32,end_rank,End rank (Width = DRAM_RANK_WIDTH),1,1,0,RW,RO,,,,TRUE,bistcfg_end_rank,,,,,,
bistcfg,0,0x1D0,32,start_bank,Start bank (Width = DRAM_BANK_WIDTH),2,3,0,RW,RO,,,,TRUE,bistcfg_start_bank,,,,,,
bistcfg,0,0x1D0,32,end_bank,End bank (Width = DRAM_BANK_WIDTH),5,3,0x3,RW,RO,,,,TRUE,bistcfg_end_bank,,,,,,
bistcfg,0,0x1D0,32,start_background,Start background index,8,3,0,RW,RO,,,,TRUE,bistcfg_start_background,,,,,,
bistcfg,0,0x1D0,32,end_background,End background index,11,3,0x3,RW,RO,,,,TRUE,bistcfg_end_background,,,,,,
bistcfg,0,0x1D0,32,element,March element number,14,4,0x2,RW,RO,,,,TRUE,bistcfg_element,,,,,,
bistcfg,0,0x1D0,32,operation,March operation number,18,4,0x1,RW,RO,,,,TRUE,bistcfg_operation,,,,,,
bistcfg,0,0x1D0,32,retention,Count-to value of retention counter (Width = RETENTION_WIDTH),22,4,0x1,RW,RO,,,,TRUE,bistcfg_retention,,,,,,
bistcfg,0,0x1D0,32,diagnosis_en,Enable diagnosis mode,26,1,0x0,RW,RO,,,,TRUE,bistcfg_diagnosis_en,,,,,,
bistcfg,0,0x1D0,32,rfu,Reserved for Future Use,27,5,0,,,,,,,,TRUE,,,,,
biststaddr,BIST Start Address,0x1D4,32,start_row,Start row address (Width = DRAM_ROW_WIDTH),0,16,0,RW,RO,,,,TRUE,biststaddr_start_row,,,,,,
biststaddr,0,0x1D4,32,start_col,Start column address (Width = DRAM_COL_WIDTH),16,12,0,RW,RO,,,,TRUE,biststaddr_start_col,,,,,,
biststaddr,0,0x1D4,32,rfu,Reserved for Future Use,28,4,0,,,,,,,,TRUE,,,,,
bistedaddr,BIST End Address,0x1D8,32,end_row,End row address (Width = DRAM_ROW_WIDTH),0,16,0x03,RW,RO,,,,TRUE,bistedaddr_end_row,,,,,,
bistedaddr,0,0x1D8,32,end_col,End column address (Width = DRAM_COL_WIDTH),16,12,0x20,RW,RO,,,,TRUE,bistedaddr_end_col,,,,,,
bistedaddr,0,0x1D8,32,rfu,Reserved for Future Use,28,4,0,,,,,,,,TRUE,,,,,
bistm0,BIST March Element Register 0,0x1DC,32,march_element_0,March element 0,0,32,0x92000000,RW,RO,,,,TRUE,bistm0_march_element_0,,,,,,
bistm1,BIST March Element Register 1,0x1E0,32,march_element_1,March element 1,0,32,0xa0000000,RW,RO,,,,TRUE,bistm1_march_element_1,,,,,,
bistm2,BIST March Element Register 2,0x1E4,32,march_element_2,March element 2,0,32,0xca800000,RW,RO,,,,TRUE,bistm2_march_element_2,,,,,,
bistm3,BIST March Element Register 3,0x1E8,32,march_element_3,March element 3,0,32,0x20000000,RW,RO,,,,TRUE,bistm3_march_element_3,,,,,,
bistm4,BIST March Element Register 4,0x1EC,32,march_element_4,March element 4,0,32,0x4e000000,RW,RO,,,,TRUE,bistm4_march_element_4,,,,,,
bistm5,BIST March Element Register 5,0x1F0,32,march_element_5,March element 5,0,32,0x00000000,RW,RO,,,,TRUE,bistm5_march_element_5,,,,,,
bistm6,BIST March Element Register 6,0x1F4,32,march_element_6,March element 6,0,32,0x00000000,RW,RO,,,,TRUE,bistm6_march_element_6,,,,,,
bistm7,BIST March Element Register 7,0x1F8,32,march_element_7,March element 7,0,32,0x00000000,RW,RO,,,,TRUE,bistm7_march_element_7,,,,,,
bistm8,BIST March Element Register 8,0x1FC,32,march_element_8,March element 8,0,32,0x00000000,RW,RO,,,,TRUE,bistm8_march_element_8,,,,,,
bistm9,BIST March Element Register 9,0x200,32,march_element_9,March element 9,0,32,0x00000000,RW,RO,,,,TRUE,bistm9_march_element_9,,,,,,
bistm10,BIST March Element Register 10,0x204,32,march_element_10,March element 10,0,32,0x00000000,RW,RO,,,,TRUE,bistm10_march_element_10,,,,,,
bistm11,BIST March Element Register 11,0x208,32,march_element_11,March element 11,0,32,0x00000000,RW,RO,,,,TRUE,bistm11_march_element_11,,,,,,
bistm12,BIST March Element Register 12,0x20C,32,march_element_12,March element 12,0,32,0x00000000,RW,RO,,,,TRUE,bistm12_march_element_12,,,,,,
bistm13,BIST March Element Register 13,0x210,32,march_element_13,March element 13,0,32,0x00000000,RW,RO,,,,TRUE,bistm13_march_element_13,,,,,,
bistm14,BIST March Element Register 14,0x214,32,march_element_14,March element 14,0,32,0x00000000,RW,RO,,,,TRUE,bistm14_march_element_14,,,,,,
bistm15,BIST March Element Register 15,0x218,32,march_element_15,March element 15,0,32,0x00000000,RW,RO,,,,TRUE,bistm15_march_element_15,,,,,,
dvstt0,Device ID Status Register,0xE00,32,device_id,"6 bits - Version, 5 bits - Reversion, 5 bits - Release",0,16,0,RO,WO,,,,TRUE,dvstt0_device_id,,,,,,
dvstt0,0,0xE00,32,rfu,Reserved for Future Use,16,16,0,,,,,,,,TRUE,,,,,
dvstt1,Device Mode Status Register,0xE04,32,dram_bl_enc,"2 bits register denotes Max. BL. 2'b10 - 4, 2'b11 - 8, 2'b01 - BC4/BL8 OTF. Others - Reserved",0,2,0,RO,WO,,,,TRUE,dvstt1_dram_bl_enc,,,,,,
dvstt1,0,0xE04,32,dfi_freq_ratio,"2 bits register denotes DFI frequency ratio system: 2'b00 - Matching Frequency, 2'b01 - 1:2, 2'b10 - 1:4, 2'b11 - Reserved",2,2,0,RO,WO,,,,TRUE,dvstt1_dfi_freq_ratio,,,,,,
dvstt1,0,0xE04,32,ddr3_en,DDR3 Mode,4,1,0,RO,WO,,,,TRUE,dvstt1_ddr3_en,,,,,,
dvstt1,0,0xE04,32,ddr2_en,DDR2 Mode,5,1,0,RO,WO,,,,TRUE,dvstt1_ddr2_en,,,,,,
dvstt1,0,0xE04,32,rfu,Reserved for Future Use,6,26,0,,,,,,,,TRUE,,,,,
opstt,Operation Status Register,0xE08,32,dram_pause,DRAM Paused for PD,0,1,0,RO,WO,,,,TRUE,opstt_dram_pause,,,,,,
opstt,0,0xE08,32,user_cmd_ready,User Command Ready,1,1,0,RO,WO,,,,TRUE,opstt_user_cmd_ready,,,,,,
opstt,0,0xE08,32,bank_idle,Bank Controller Idle,2,8,0,RO,WO,,,,TRUE,opstt_bank_idle,,,,,,
opstt,0,0xE08,32,xqr_empty,Read Path Cross-over Queue Empty,10,1,0,RO,WO,,,,TRUE,opstt_xqr_empty,,,,,,
opstt,0,0xE08,32,xqr_full,Read Path Cross-over Queue Empty,11,1,0,RO,WO,,,,TRUE,opstt_xqr_full,,,,,,
opstt,0,0xE08,32,xqw_empty,Write Path Cross-over Queue Empty,12,1,0,RO,WO,,,,TRUE,opstt_xqw_empty,,,,,,
opstt,0,0xE08,32,xqw_full,Write Path Cross-over Queue Empty,13,1,0,RO,WO,,,,TRUE,opstt_xqw_full,,,,,,
opstt,0,0xE08,32,rfu,Reserved for Future Use,14,18,0,,,,,,,,TRUE,,,,,
intstt,Interrupt Status Register,0xE0C,32,int_gc_fsm,Global Control FSM Error Interrupt Status,0,1,0,RO,WO,,,,TRUE,intstt_int_gc_fsm,,,,,,
intstt,0,0xE0C,32,rfu,Reserved for Future Use,1,31,0,,,,,,,,TRUE,,,,,
biststt0,BIST Status 0,0xE10,32,bisterr_dq,BIST Error status of DQ Data Range [31:0],0,16,0,RO,WO,,,,TRUE,biststt0_bisterr_dq,,,,,,
biststt0,0,0xE10,32,rfu,Reserved for Future Use,16,16,0,,,,,,,,TRUE,,,,,
biststt1,BIST Status 1,0xE14,32,bisterr_address,BIST Error status of ADDRESS,0,16,0,RO,WO,,,,TRUE,biststt1_bisterr_address,,,,,,
biststt1,0,0xE14,32,bisterr_we_n,BIST Error status of WE_N,16,1,0,RO,WO,,,,TRUE,biststt1_bisterr_we_n,,,,,,
biststt1,0,0xE14,32,bisterr_cas_n,BIST Error status of CAS_N,17,1,0,RO,WO,,,,TRUE,biststt1_bisterr_cas_n,,,,,,
biststt1,0,0xE14,32,bisterr_ras_n,BIST Error status of RAS_N,18,1,0,RO,WO,,,,TRUE,biststt1_bisterr_ras_n,,,,,,
biststt1,0,0xE14,32,bisterr_ba,BIST Error status of BA,19,3,0,RO,WO,,,,TRUE,biststt1_bisterr_ba,,,,,,
biststt1,0,0xE14,32,bisterr_cke,BIST Error status of CKE,22,2,0,RO,WO,,,,TRUE,biststt1_bisterr_cke,,,,,,
biststt1,0,0xE14,32,bisterr_cs_n,BIST Error status of CS_N,24,2,0,RO,WO,,,,TRUE,biststt1_bisterr_cs_n,,,,,,
biststt1,0,0xE14,32,bisterr_reset_n,BIST Error status of RESET_N,26,1,0,RO,WO,,,,TRUE,biststt1_bisterr_reset_n,,,,,,
biststt1,0,0xE14,32,bisterr_odt,BIST Error status of ODT,27,2,0,RO,WO,,,,TRUE,biststt1_bisterr_odt,,,,,,
biststt1,0,0xE14,32,bisterr_dm,BIST Error status of DM,29,2,0,RO,WO,,,,TRUE,biststt1_bisterr_dm,,,,,,
biststt1,0,0xE14,32,rfu,Reserved for Future Use,31,1,0,,,,,,,,TRUE,,,,,
ddrbiststt,DDR BIST Status Register,0xE18,32,error,BIST error,0,1,0,RO,WO,,,,TRUE,ddrbiststt_error,,,,,,
ddrbiststt,0,0xE18,32,endtest,BIST endtest,1,1,0,RO,WO,,,,TRUE,ddrbiststt_endtest,,,,,,
ddrbiststt,0,0xE18,32,error_new,New BIST error in diagnosis mode,2,1,0,RO,WO,,,,TRUE,ddrbiststt_error_new,,,,,,
ddrbiststt,0,0xE18,32,rank_fail,Failed rank address in diagnosis mode (Width = DRAM_RANK_WIDTH),3,1,0,RO,WO,,,,TRUE,ddrbiststt_rank_fail,,,,,,
ddrbiststt,0,0xE18,32,bank_fail,Failed bank address in diagnosis mode (Width = DRAM_BANK_WIDTH),4,3,0,RO,WO,,,,TRUE,ddrbiststt_bank_fail,,,,,,
ddrbiststt,0,0xE18,32,row_fail,Failed row address in diagnosis mode  (Width = DRAM_ROW_WIDTH),7,16,0,RO,WO,,,,TRUE,ddrbiststt_row_fail,,,,,,
ddrbiststt,0,0xE18,32,rfu,Reserved for Future Use,23,9,0,,,,,,,,TRUE,,,,,
pos,PHY Operation Status Register,0xE1C,32,phyinitc,PHY initialization completed,0,1,0,RO,WO,,,,TRUE,pos_phyinitc,,,,,,
pos,0,0xE1C,32,dllrstc,DLL reset completed.,1,1,0,RO,WO,,,,TRUE,pos_dllrstc,,,,,,
pos,0,0xE1C,32,draminitc,DRAM initialization completed.,2,1,0,RO,WO,,,,TRUE,pos_draminitc,,,,,,
pos,0,0xE1C,32,gtc,Gate training completed.,3,1,0,RO,WO,,,,TRUE,pos_gtc,,,,,,
pos,0,0xE1C,32,wrlvlc,Write leveling completed.,4,1,0,RO,WO,,,,TRUE,pos_wrlvlc,,,,,,
pos,0,0xE1C,32,dlyevalc,Delay evaluation completed.,5,1,0,RO,WO,,,,TRUE,pos_dlyevalc,,,,,,
pos,0,0xE1C,32,sanchkc,Write/read sanity check completed (2 ranks),6,2,0,RO,WO,,,,TRUE,pos_sanchkc,,,,,,
pos,0,0xE1C,32,clklockc,MC-PHY clock phase locked.,8,1,0,RO,WO,,,,TRUE,pos_clklockc,,,,,,
pos,0,0xE1C,32,rddskewc,Deskew in Read Path completed,9,1,0,RO,WO,,,,TRUE,pos_rddskewc,,,,,,
pos,0,0xE1C,32,rfu,Reserved for Future Use,10,22,0,,,,,,,,TRUE,,,,,
pts,PHY Training Status Register,0xE20,32,gterr,Gate training error. One bit for each data slice. 1 means gate training is not completed successfully.,0,2,0,RO,WO,,,,TRUE,pts_gterr,,,,,,
pts,0,0xE20,32,wrlvlerr,Write leveling error. One bit for each data slice. 1 means write leveling is not completed successfully.,2,2,0,RO,WO,,,,TRUE,pts_wrlvlerr,,,,,,
pts,0,0xE20,32,sanchkerr,Write/Read sanity check error. One bit for each data slice. 1 means read pattern and write pattern for corresponding data slice are not matched. (2 ranks x 4 slices),4,4,0,RO,WO,,,,TRUE,pts_sanchkerr,,,,,,
pts,0,0xE20,32,dllerr,DLL reset error. Dllerr[1:0] is for data module [1:0]. 1 means the DLL reset process of corresponding module is not completed successfully.,8,3,0,RO,WO,,,,TRUE,pts_dllerr,,,,,,
pts,0,0xE20,32,rfu,Reserved for Future Use,11,21,0,,,,,,,,TRUE,,,,,
dllsttca,DLL  Status Register for PHY Command Module,0xE24,32,ovfl,Overflow status. This output is set when a quarter of the clock cycle is greater than the largest delay that the delay chain can handle.,0,1,0,RO,WO,,,,TRUE,dllsttca_ovfl,,,,,,
dllsttca,0,0xE24,32,unfl,Underflow status. This output is set when a quarter of the clock cycle is less than the shortest delay that the delay chain can handle.,1,1,0,RO,WO,,,,TRUE,dllsttca_unfl,,,,,,
dllsttca,0,0xE24,32,rfu,Reserved for Future Use,2,30,0,,,,,,,,TRUE,,,,,
dllsttdq,DLL  Status Register for PHY Data Module,0xE28,32,ovfl,Overflow status. This output is set when a quarter of the clock cycle is greater than the largest delay that the delay chain can handle.,0,2,0,RO,WO,,,,TRUE,dllsttdq_ovfl,,,,,,
dllsttdq,0,0xE28,32,ovfl,Overflow status. This output is set when a quarter of the clock cycle is greater than the largest delay that the delay chain can handle.,0,2,0,RO,WO,,,,TRUE,dllsttdq_ovfl,,,,,,
dllsttdq,0,0xE28,32,unfl,Underflow status. This output is set when a quarter of the clock cycle is less than the shortest delay that the delay chain can handle.,2,2,0,RO,WO,,,,TRUE,dllsttdq_unfl,,,,,,
dllsttdq,0,0xE28,32,rfu,Reserved for Future Use,4,28,0,,,,,,,,TRUE,,,,,
pdsr,PHY DFT Status Register,0xE2C,32,bist_done,PHY BIST done status,0,1,0,RO,WO,,,,TRUE,pdsr_bist_done,,,,,,
pdsr,0,0xE2C,32,bist_err,PHY BIST error status,1,1,0,RO,WO,,,,TRUE,pdsr_bist_err,,,,,,
pdsr,0,0xE2C,32,lp_done,PHY loopback test done status,2,1,0,RO,WO,,,,TRUE,pdsr_lp_done,,,,,,
pdsr,0,0xE2C,32,lp_err,PHY loopback test error status,3,1,0,RO,WO,,,,TRUE,pdsr_lp_err,,,,,,
pdsr,0,0xE2C,32,rfu,Reserved for Future Use,4,28,0,,,,,,,,TRUE,,,,,
pcsr,PHY Compensation Status Register,0xE30,32,srstc,Compensation soft-restart completed,0,1,0,RO,WO,,,,TRUE,pcsr_srstc,,,,,,
pcsr,0,0xE30,32,updc_p,Indicates if settings of the compensation were updated,1,1,0,RO,WO,,,,TRUE,pcsr_updc_p,,,,,,
pcsr,0,0xE30,32,updc_n,Indicates if settings of the compensation were updated,2,1,0,RO,WO,,,,TRUE,pcsr_updc_n,,,,,,
pcsr,0,0xE30,32,updc_rtt,Indicates if settings of the compensation were updated,3,1,0,RO,WO,,,,TRUE,pcsr_updc_rtt,,,,,,
pcsr,0,0xE30,32,nbc,Impedance pull-down settings observation bits,4,4,0,RO,WO,,,,TRUE,pcsr_nbc,,,,,,
pcsr,0,0xE30,32,pbc,Impedance pull-up settings observation bits,8,4,0,RO,WO,,,,TRUE,pcsr_pbc,,,,,,
pcsr,0,0xE30,32,rbc,Impedance RTT settings observation bits,12,3,0,RO,WO,,,,TRUE,pcsr_rbc,,,,,,
pcsr,0,0xE30,32,rfu,Reserved for Future Use,15,17,0,,,,,,,,TRUE,,,,,
lpstt0,PHY Loopback Status Register 0,0xE34,32,lperr_dq,Loopback Error status of DQ Data Range [31:0],0,16,0,RO,WO,,,,TRUE,lpstt0_lperr_dq,,,,,,
lpstt0,0,0xE34,32,rfu,Reserved for Future Use,16,16,0,,,,,,,,TRUE,,,,,
lpstt1,PHY Loopback Status Register 1,0xE38,32,lperr_address,Loopback Error status of ADRESS,0,16,0,RO,WO,,,,TRUE,lpstt1_lperr_address,,,,,,
lpstt1,0,0xE38,32,lperr_we_n,Loopback Error status of WE_N,16,1,0,RO,WO,,,,TRUE,lpstt1_lperr_we_n,,,,,,
lpstt1,0,0xE38,32,lperr_cas_n,Loopback Error status of CAS_N,17,1,0,RO,WO,,,,TRUE,lpstt1_lperr_cas_n,,,,,,
lpstt1,0,0xE38,32,lperr_ras_n,Loopback Error status of RAS_N,18,1,0,RO,WO,,,,TRUE,lpstt1_lperr_ras_n,,,,,,
lpstt1,0,0xE38,32,lperr_ba,Loopback Error status of BA,19,3,0,RO,WO,,,,TRUE,lpstt1_lperr_ba,,,,,,
lpstt1,0,0xE38,32,lperr_cke,Loopback Error status of CKE,22,2,0,RO,WO,,,,TRUE,lpstt1_lperr_cke,,,,,,
lpstt1,0,0xE38,32,lperr_cs_n,Loopback Error status of CS_N,24,2,0,RO,WO,,,,TRUE,lpstt1_lperr_cs_n,,,,,,
lpstt1,0,0xE38,32,lperr_reset_n,Loopback Error status of RESET_N,26,1,0,RO,WO,,,,TRUE,lpstt1_lperr_reset_n,,,,,,
lpstt1,0,0xE38,32,lperr_odt,Loopback Error status of ODT,27,2,0,RO,WO,,,,TRUE,lpstt1_lperr_odt,,,,,,
lpstt1,0,0xE38,32,lperr_dm,Loopback Error status of DM,29,2,0,RO,WO,,,,TRUE,lpstt1_lperr_dm,,,,,,
lpstt1,0,0xE38,32,rfu,Reserved for Future Use,31,1,0,,,,,,,,TRUE,,,,,
