EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 16
Title "Kria K26 Devboard"
Date "2022-03-10"
Rev "1.0.0"
Comp ""
Comment1 "www.antmicro.com"
Comment2 "Antmicro Ltd."
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 10100 3050 1700 850 
U 63C3FA95
F0 "Ethernet" 50
F1 "eth.sch" 50
F2 "MIO[64..77]" I L 10100 3450 50 
F3 "POE_VC[1..4]" I L 10100 3150 50 
$EndSheet
$Sheet
S 4550 3050 1600 900 
U 63C44BC2
F0 "Power Supply" 50
F1 "supply.sch" 50
F2 "PD_CC[1..2]" I R 6150 3850 50 
F3 "DBG_USB[0..1]" I R 6150 3750 50 
F4 "VCCOEN_PS_M2C" I R 6150 3450 50 
F5 "VCCOEN_PL_M2C" I R 6150 3550 50 
F6 "POE_VC[1..4]" I R 6150 3150 50 
$EndSheet
$Sheet
S 10100 4150 1700 900 
U 63CADD16
F0 "USB" 50
F1 "usb.sch" 50
F2 "MIO[52..63]" B L 10100 4850 50 
F3 "GTR_DP2_C2M_P" I L 10100 4550 50 
F4 "GTR_DP2_C2M_N" I L 10100 4700 50 
F5 "GTR_DP2_M2C_P" I L 10100 4250 50 
F6 "GTR_DP2_M2C_N" I L 10100 4400 50 
$EndSheet
$Sheet
S 4550 5900 1650 850 
U 63CB76CF
F0 "Camera interfaces" 50
F1 "camera.sch" 50
$EndSheet
$Sheet
S 4550 4650 1600 800 
U 625B0244
F0 "Debug" 50
F1 "debug.sch" 50
F2 "PD_CC[1..2]" I R 6150 4750 50 
$EndSheet
Wire Bus Line
	6200 4750 6150 4750
Wire Bus Line
	6150 3150 10100 3150
Wire Wire Line
	6150 3450 7300 3450
Wire Wire Line
	7300 3550 6150 3550
Wire Bus Line
	6200 3850 6150 3850
Wire Bus Line
	6200 3850 6200 4750
$Sheet
S 10100 7500 1700 850 
U 62C5A15F
F0 "PCIE M2 key E " 50
F1 "pcie-m2-key-e.sch" 50
F2 "GTR_DP3_C2M_P" I L 10100 7850 50 
F3 "GTR_DP3_C2M_N" I L 10100 8000 50 
F4 "GTR_DP3_M2C_P" I L 10100 8150 50 
F5 "GTR_DP3_M2C_N" I L 10100 8300 50 
F6 "GTR_REFCLK3_C2M_P" I L 10100 7550 50 
F7 "GTR_REFCLK3_C2M_N" I L 10100 7700 50 
$EndSheet
$Sheet
S 10100 5300 1700 800 
U 630339CE
F0 "SD 3.0 card" 50
F1 "sd-3-card.sch" 50
F2 "MIO[45..50]" I L 10100 5400 50 
F3 "MIO39" I L 10100 5500 50 
$EndSheet
Wire Wire Line
	10100 4250 10050 4250
Wire Wire Line
	10050 4250 10050 4300
Wire Wire Line
	10100 4400 10050 4400
Wire Wire Line
	10050 4400 10050 4350
Wire Wire Line
	9000 4250 9050 4250
Wire Wire Line
	9050 4250 9050 4300
Wire Wire Line
	9000 4400 9050 4400
Wire Wire Line
	9050 4400 9050 4350
Wire Wire Line
	10050 4600 10050 4550
Wire Wire Line
	10050 4550 10100 4550
Wire Wire Line
	10100 4700 10050 4700
Wire Wire Line
	10050 4700 10050 4650
Wire Wire Line
	9050 4650 9050 4700
Wire Wire Line
	9050 4700 9000 4700
Wire Wire Line
	9000 4550 9050 4550
Wire Wire Line
	9050 4550 9050 4600
Wire Bus Line
	9000 5400 10100 5400
Wire Wire Line
	9000 5500 10100 5500
$Sheet
S 10100 6400 1700 850 
U 63CAE093
F0 "Display Port" 50
F1 "dp.sch" 50
F2 "MIO[27..30]" I L 10100 6500 50 
F3 "GTR_DP1_M2C_P" I L 10100 6950 50 
F4 "GTR_DP1_M2C_N" I L 10100 7100 50 
F5 "GTR_DP0_M2C_P" I L 10100 6650 50 
F6 "GTR_DP0_M2C_N" I L 10100 6800 50 
$EndSheet
$Sheet
S 4550 7050 1650 900 
U 63C2DC7F
F0 "Clock and reset" 50
F1 "clock-reset.sch" 50
$EndSheet
Wire Bus Line
	9000 4850 10100 4850
Wire Wire Line
	9050 4600 10050 4600
Wire Wire Line
	9050 4650 10050 4650
Wire Wire Line
	9050 4350 10050 4350
Wire Wire Line
	9050 4300 10050 4300
Wire Bus Line
	9000 3450 10100 3450
Wire Bus Line
	9000 6500 10100 6500
Wire Wire Line
	9000 6650 9050 6650
Wire Wire Line
	9050 6650 9050 6700
Wire Wire Line
	9050 6700 10050 6700
Wire Wire Line
	10050 6700 10050 6650
Wire Wire Line
	10050 6650 10100 6650
Wire Wire Line
	9000 6800 9050 6800
Wire Wire Line
	9050 6800 9050 6750
Wire Wire Line
	9050 6750 10050 6750
Wire Wire Line
	10050 6750 10050 6800
Wire Wire Line
	10050 6800 10100 6800
Wire Wire Line
	9000 6950 9050 6950
Wire Wire Line
	9050 6950 9050 7000
Wire Wire Line
	9050 7000 10050 7000
Wire Wire Line
	10050 7000 10050 6950
Wire Wire Line
	10050 6950 10100 6950
Wire Wire Line
	9000 7100 9050 7100
Wire Wire Line
	9050 7100 9050 7050
Wire Wire Line
	9050 7050 10050 7050
Wire Wire Line
	10050 7050 10050 7100
Wire Wire Line
	10050 7100 10100 7100
$Sheet
S 7300 3350 1700 5000
U 622B7DC8
F0 "Xilinx K26 SOM" 50
F1 "k26_som.sch" 50
F2 "MIO[64..77]" I R 9000 3450 50 
F3 "VCCO_EN_PL_M2C" I L 7300 3550 50 
F4 "VCCO_EN_PS_M2C" I L 7300 3450 50 
F5 "MIO[52..63]" B R 9000 4850 50 
F6 "GTR_DP2_C2M_P" I R 9000 4550 50 
F7 "GTR_DP2_C2M_N" I R 9000 4700 50 
F8 "GTR_DP2_M2C_P" I R 9000 4250 50 
F9 "GTR_DP2_M2C_N" I R 9000 4400 50 
F10 "MIO[45..50]" I R 9000 5400 50 
F11 "MIO39" I R 9000 5500 50 
F12 "MIO[27..30]" I R 9000 6500 50 
F13 "GTR_DP0_M2C_P" I R 9000 6650 50 
F14 "GTR_DP0_M2C_N" I R 9000 6800 50 
F15 "GTR_DP1_M2C_P" I R 9000 6950 50 
F16 "GTR_DP1_M2C_N" I R 9000 7100 50 
F17 "GTR_REFCLK3_C2M_P" I R 9000 7550 50 
F18 "GTR_REFCLK3_C2M_N" I R 9000 7700 50 
F19 "GTR_DP3_C2M_P" I R 9000 7850 50 
F20 "GTR_DP3_C2M_N" I R 9000 8000 50 
F21 "GTR_DP3_M2C_P" I R 9000 8150 50 
F22 "GTR_DP3_M2C_N" I R 9000 8300 50 
$EndSheet
Wire Wire Line
	9000 7550 9050 7550
Wire Wire Line
	9050 7550 9050 7600
Wire Wire Line
	10050 7600 10050 7550
Wire Wire Line
	10050 7550 10100 7550
Wire Wire Line
	9000 7700 9050 7700
Wire Wire Line
	9050 7700 9050 7650
Wire Wire Line
	10050 7650 10050 7700
Wire Wire Line
	10050 7700 10100 7700
Wire Wire Line
	9000 7850 9050 7850
Wire Wire Line
	9050 7850 9050 7900
Wire Wire Line
	9050 7900 10050 7900
Wire Wire Line
	10050 7900 10050 7850
Wire Wire Line
	10050 7850 10100 7850
Wire Wire Line
	9000 8000 9050 8000
Wire Wire Line
	9050 8000 9050 7950
Wire Wire Line
	9050 7950 10050 7950
Wire Wire Line
	10050 7950 10050 8000
Wire Wire Line
	10050 8000 10100 8000
Wire Wire Line
	9000 8150 9050 8150
Wire Wire Line
	9050 8150 9050 8200
Wire Wire Line
	9050 8200 10050 8200
Wire Wire Line
	10050 8200 10050 8150
Wire Wire Line
	10050 8150 10100 8150
Wire Wire Line
	9000 8300 9050 8300
Wire Wire Line
	9050 8300 9050 8250
Wire Wire Line
	9050 8250 10050 8250
Wire Wire Line
	10050 8250 10050 8300
Wire Wire Line
	10050 8300 10100 8300
$EndSCHEMATC
