Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Mohit/Desktop/mk/logic_implement/ckt_isim_beh.exe -prj C:/Users/Mohit/Desktop/mk/logic_implement/ckt_beh.prj work.ckt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" into library work
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 29: Procedural assignment to a non-register w1 is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 29: Procedural assignment to a non-register w1 is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 31: Procedural assignment to a non-register w1 is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 31: Procedural assignment to a non-register w1 is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 34: Procedural assignment to a non-register w2 is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 34: Procedural assignment to a non-register w2 is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 36: Procedural assignment to a non-register w2 is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 36: Procedural assignment to a non-register w2 is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 39: Procedural assignment to a non-register op is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 39: Procedural assignment to a non-register op is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 41: Procedural assignment to a non-register op is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 41: Procedural assignment to a non-register op is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:598 - "C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v" Line 21: Module <ckt> ignored due to previous errors.
Verilog file C:/Users/Mohit/Desktop/mk/logic_implement/ckt.v ignored due to errors
