{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529687706213 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LVDS_echo_FPGA1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"LVDS_echo_FPGA1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529687706273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529687706344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529687706344 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\] " "Input \"lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\]\" that is fed by the compensated output clock of PLL \"FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 14 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 110 0 0 } } { "src_files_2/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v" 126 0 0 } } { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 83 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529687706395 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\] " "Input \"lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\]\" that is fed by the compensated output clock of PLL \"FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 14 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 110 0 0 } } { "src_files_2/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v" 126 0 0 } } { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 83 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529687706395 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\] " "Input \"lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\]\" that is fed by the compensated output clock of PLL \"FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 14 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 110 0 0 } } { "src_files_2/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v" 126 0 0 } } { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 83 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529687706395 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\] " "Input \"lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\]\" that is fed by the compensated output clock of PLL \"FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 14 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 110 0 0 } } { "src_files_2/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v" 126 0 0 } } { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 83 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529687706395 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 110 0 0 } } { "src_files_2/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v" 126 0 0 } } { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 83 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1529687706395 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll Cyclone IV E PLL " "Implemented PLL \"FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 357 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3223 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529687706400 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 348 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3216 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529687706400 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 357 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3223 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529687706400 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v" 487 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3301 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529687706401 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v" 484 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3294 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529687706401 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v" 487 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3301 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529687706401 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529687706691 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529687706698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529687706980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529687706980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529687706980 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529687706980 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 20609 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529687707012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 20611 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529687707012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 20613 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529687707012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 20615 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529687707012 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529687707012 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529687707019 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1529687707565 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[0\] lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[0\](n) " "Pin \"lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[0\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[0\]" } { 0 "lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[0\](n)" } } } } { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 1424 14046 14942 0 0 ""} { 0 { 0 ""} 0 1502 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529687708080 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[1\] lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[1\](n) " "Pin \"lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[1\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[1\]" } { 0 "lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1\[1\](n)" } } } } { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 1425 14046 14942 0 0 ""} { 0 { 0 ""} 0 1503 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529687708080 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\] lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\](n) " "Pin \"lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[0] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\]" } { 0 "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[0\](n)" } } } } { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 1426 14046 14942 0 0 ""} { 0 { 0 ""} 0 1500 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529687708080 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\] lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\](n) " "Pin \"lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\]" } { 0 "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1\[1\](n)" } } } } { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 1427 14046 14942 0 0 ""} { 0 { 0 ""} 0 1501 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529687708080 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1529687708080 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529687709656 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1529687709656 ""}
{ "Info" "ISTA_SDC_FOUND" "LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1529687709809 ""}
{ "Info" "ISTA_SDC_FOUND" "LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1529687709845 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1 " "Node: lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_rx_state\[0\] lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1 " "Register FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_rx_state\[0\] is being clocked by lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529687709913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529687709913 "|LVDS_echo_FPGA1_qsys|lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altera_reset_controller:rst_controller\|r_sync_rst clk_clk " "Register altera_reset_controller:rst_controller\|r_sync_rst is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529687709913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529687709913 "|LVDS_echo_FPGA1_qsys|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga1_component_0\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga1_component_0\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529687710035 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga1_component_0\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga1_component_0\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529687710035 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga1_component_0\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga1_component_0\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529687710035 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga1_component_0\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga1_component_0\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529687710035 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1529687710035 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529687710036 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529687710036 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529687710036 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1529687710036 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1529687710036 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529687710037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529687710037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529687710037 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1529687710037 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529687711737 ""}  } { { "LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 20579 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529687711737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3) " "Automatically promoted node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529687711737 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 520 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3223 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529687711737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529687711737 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v" 520 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3223 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529687711737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_4) " "Automatically promoted node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529687711737 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v" 721 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3301 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529687711737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529687711737 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v" 721 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3301 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529687711737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529687711737 ""}  } { { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 20123 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529687711737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_rx_state\[0\] " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_rx_state\[0\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3385 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_rx_state\[1\] " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_rx_state\[1\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3386 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_rx_state\[2\] " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_rx_state\[2\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3387 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_tx_state\[0\] " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_tx_state\[0\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3340 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_tx_state\[1\] " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|led_tx_state\[1\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3423 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|RDY_for_trans " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|RDY_for_trans" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3457 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|count\[0\] " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|count\[0\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3388 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|count\[1\] " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|count\[1\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3389 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|count\[2\] " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|LVDS_fpga:fpga1\|count\[2\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 3390 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|core_start_reg " "Destination node FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|core_start_reg" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 4064 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529687711737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1529687711737 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529687711737 ""}  } { { "LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 0 { 0 ""} 0 1522 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529687711737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529687713151 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529687713177 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529687713179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529687713210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529687713259 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529687713307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529687713307 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529687713331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529687713604 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1529687713629 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529687713629 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529687714518 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529687714537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529687716345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529687721897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529687722119 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529687726580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529687726580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529687728423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529687733390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529687733390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529687734165 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1529687734165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529687734165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529687734166 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.07 " "Total time spent on timing analysis during the Fitter is 1.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529687734627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529687734738 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529687736438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529687736446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529687738226 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529687740630 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529687741697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1509 " "Peak virtual memory: 1509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529687744474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 17:15:44 2018 " "Processing ended: Fri Jun 22 17:15:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529687744474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529687744474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529687744474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529687744474 ""}
