C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\home\onachman\SimplicityStudio5\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\C51 
                    -/home/onachman/SimplicityStudio/v5_workspace/Lab5/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVEL
                    -(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) INTVECTOR(0X0000) INTPROMOTE INCDIR(/home/onachman/SimplicityStudio/v5_workspace/Lab
                    -5/inc;/home/onachman/SimplicityStudio/v5_workspace/Lab5/inc/config;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/
                    -developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc;/home/onachman/SimplicityStudio5/SimplicityStudio_v5
                    -/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/graphics;/home/onachman/SimplicityStudio5/Simplicit
                    -yStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/config;/home/onachman/SimplicityStudio5/S
                    -implicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/bsp;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/deve
                    -loper/sdks/8051/v4.3.1//kits/EFM8UB2_SLSTK2001A/config;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sd
                    -ks/8051/v4.3.1//Device/shared/si8051Base;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1
                    -//Device/EFM8UB2/inc;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/driver
                    -s/efm8_joystick;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm
                    -8_rgb_led;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//Device/EFM8UB2/peripheral_dri
                    -ver/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8UB2_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        PCA_0_enter_DefaultMode_from_RESET ();
  29   1        PCACH_0_enter_DefaultMode_from_RESET ();
  30   1        PCACH_1_enter_DefaultMode_from_RESET ();
  31   1        PCACH_2_enter_DefaultMode_from_RESET ();
  32   1        PORTS_0_enter_DefaultMode_from_RESET ();
  33   1        PORTS_1_enter_DefaultMode_from_RESET ();
  34   1        PORTS_2_enter_DefaultMode_from_RESET ();
  35   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  36   1        ADC_0_enter_DefaultMode_from_RESET ();
  37   1        VREF_0_enter_DefaultMode_from_RESET ();
  38   1        HFOSC_0_enter_DefaultMode_from_RESET ();
  39   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  40   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  41   1        TIMER16_3_enter_DefaultMode_from_RESET ();
  42   1        SPI_0_enter_DefaultMode_from_RESET ();
  43   1        // Restore the SFRPAGE
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 2   

  44   1        SFRPAGE = SFRPAGE_save;
  45   1        // [Config Calls]$
  46   1      
  47   1      }
  48          
  49          //================================================================================
  50          // PCA_0_enter_DefaultMode_from_RESET
  51          //================================================================================
  52          extern void
  53          PCA_0_enter_DefaultMode_from_RESET (void)
  54          {
  55   1        // $[PCA0MD - PCA Mode]
  56   1        /***********************************************************************
  57   1         - Disable Watchdog Timer
  58   1         - System clock divided by 12
  59   1         - PCA continues to function normally while the system controller is in
  60   1         Idle Mode
  61   1         - Disable the CF interrupt
  62   1         - Disable Watchdog Timer
  63   1         - Watchdog Timer Enable unlocked
  64   1         ***********************************************************************/
  65   1        SFRPAGE = 0x00;
  66   1        PCA0MD &= ~PCA0MD_WDTE__BMASK;
  67   1        PCA0MD = PCA0MD_CPS__SYSCLK_DIV_12 | PCA0MD_CIDL__NORMAL
  68   1            | PCA0MD_ECF__OVF_INT_DISABLED | PCA0MD_WDTE__DISABLED
  69   1            | PCA0MD_WDLCK__UNLOCKED;
  70   1        // [PCA0MD - PCA Mode]$
  71   1      
  72   1        // $[PCA0H - PCA Counter/Timer High Byte]
  73   1        // [PCA0H - PCA Counter/Timer High Byte]$
  74   1      
  75   1        // $[PCA0L - PCA Counter/Timer Low Byte]
  76   1        // [PCA0L - PCA Counter/Timer Low Byte]$
  77   1      
  78   1        // $[PCA0CN0 - PCA Control 0]
  79   1        /***********************************************************************
  80   1         - Start the PCA Counter/Timer running
  81   1         ***********************************************************************/
  82   1        PCA0CN0 |= PCA0CN0_CR__RUN;
  83   1        // [PCA0CN0 - PCA Control 0]$
  84   1      
  85   1      }
  86          
  87          //================================================================================
  88          // PCACH_0_enter_DefaultMode_from_RESET
  89          //================================================================================
  90          extern void
  91          PCACH_0_enter_DefaultMode_from_RESET (void)
  92          {
  93   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
  94   1        PCA0CN0 |= PCA0CN0_CR_save;
  95   1      
  96   1        // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
  97   1        /***********************************************************************
  98   1         - Disable negative edge capture
  99   1         - Disable CCF0 interrupts
 100   1         - Disable match function
 101   1         - 16-bit PWM selected
 102   1         - Disable positive edge capture
 103   1         - Disable comparator function
 104   1         - Disable PWM function
 105   1         - Disable toggle function
 106   1         ***********************************************************************/
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 3   

 107   1        PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED
 108   1            | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__16_BIT
 109   1            | PCA0CPM0_CAPP__DISABLED | PCA0CPM0_ECOM__DISABLED
 110   1            | PCA0CPM0_PWM__DISABLED | PCA0CPM0_TOG__DISABLED;
 111   1        // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 112   1      
 113   1        // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 114   1        // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 115   1      
 116   1        // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 117   1        PCA0CPH0 = 0x00;
 118   1        // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 119   1      
 120   1        // $[PCA0 Start/Run restore]
 121   1        // [PCA0 Start/Run restore]$
 122   1      
 123   1      }
 124          
 125          //================================================================================
 126          // PCACH_1_enter_DefaultMode_from_RESET
 127          //================================================================================
 128          extern void
 129          PCACH_1_enter_DefaultMode_from_RESET (void)
 130          {
 131   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 132   1        PCA0CN0 |= PCA0CN0_CR_save;
 133   1      
 134   1        // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
 135   1        /***********************************************************************
 136   1         - Disable negative edge capture
 137   1         - Disable CCF1 interrupts
 138   1         - Disable match function
 139   1         - 8-bit PWM selected
 140   1         - Disable positive edge capture
 141   1         - Enable comparator function
 142   1         - Enable PWM function
 143   1         - Disable toggle function
 144   1         ***********************************************************************/
 145   1        PCA0CPM1 = PCA0CPM1_CAPN__DISABLED | PCA0CPM1_ECCF__DISABLED
 146   1            | PCA0CPM1_MAT__DISABLED | PCA0CPM1_PWM16__8_BIT | PCA0CPM1_CAPP__DISABLED
 147   1            | PCA0CPM1_ECOM__ENABLED | PCA0CPM1_PWM__ENABLED | PCA0CPM1_TOG__DISABLED;
 148   1        // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$
 149   1      
 150   1        // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
 151   1        // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$
 152   1      
 153   1        // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
 154   1        PCA0CPH1 = 0x00;
 155   1        // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$
 156   1      
 157   1        // $[PCA0 Start/Run restore]
 158   1        // [PCA0 Start/Run restore]$
 159   1      
 160   1      }
 161          
 162          //================================================================================
 163          // PCACH_2_enter_DefaultMode_from_RESET
 164          //================================================================================
 165          extern void
 166          PCACH_2_enter_DefaultMode_from_RESET (void)
 167          {
 168   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 169   1        PCA0CN0 |= PCA0CN0_CR_save;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 4   

 170   1      
 171   1        // $[PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]
 172   1        /***********************************************************************
 173   1         - Disable negative edge capture
 174   1         - Disable CCF2 interrupts
 175   1         - Disable match function
 176   1         - 8-bit PWM selected
 177   1         - Disable positive edge capture
 178   1         - Enable comparator function
 179   1         - Enable PWM function
 180   1         - Disable toggle function
 181   1         ***********************************************************************/
 182   1        PCA0CPM2 = PCA0CPM2_CAPN__DISABLED | PCA0CPM2_ECCF__DISABLED
 183   1            | PCA0CPM2_MAT__DISABLED | PCA0CPM2_PWM16__8_BIT | PCA0CPM2_CAPP__DISABLED
 184   1            | PCA0CPM2_ECOM__ENABLED | PCA0CPM2_PWM__ENABLED | PCA0CPM2_TOG__DISABLED;
 185   1        // [PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]$
 186   1      
 187   1        // $[PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]
 188   1        // [PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]$
 189   1      
 190   1        // $[PCA0CPH2 - PCA Channel 2 Capture Module High Byte]
 191   1        PCA0CPH2 = 0x00;
 192   1        // [PCA0CPH2 - PCA Channel 2 Capture Module High Byte]$
 193   1      
 194   1        // $[PCA0 Start/Run restore]
 195   1        // [PCA0 Start/Run restore]$
 196   1      
 197   1      }
 198          
 199          //================================================================================
 200          // PORTS_0_enter_DefaultMode_from_RESET
 201          //================================================================================
 202          extern void
 203          PORTS_0_enter_DefaultMode_from_RESET (void)
 204          {
 205   1        // $[P0 - Port 0 Pin Latch]
 206   1        // [P0 - Port 0 Pin Latch]$
 207   1      
 208   1        // $[P0MDOUT - Port 0 Output Mode]
 209   1        /***********************************************************************
 210   1         - P0.0 output is open-drain
 211   1         - P0.1 output is push-pull
 212   1         - P0.2 output is open-drain
 213   1         - P0.3 output is open-drain
 214   1         - P0.4 output is push-pull
 215   1         - P0.5 output is push-pull
 216   1         - P0.6 output is open-drain
 217   1         - P0.7 output is open-drain
 218   1         ***********************************************************************/
 219   1        P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__PUSH_PULL
 220   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__PUSH_PULL
 221   1            | P0MDOUT_B5__PUSH_PULL | P0MDOUT_B6__OPEN_DRAIN | P0MDOUT_B7__OPEN_DRAIN;
 222   1        // [P0MDOUT - Port 0 Output Mode]$
 223   1      
 224   1        // $[P0MDIN - Port 0 Input Mode]
 225   1        // [P0MDIN - Port 0 Input Mode]$
 226   1      
 227   1        // $[P0SKIP - Port 0 Skip]
 228   1        /***********************************************************************
 229   1         - P0.0 pin is skipped by the crossbar
 230   1         - P0.1 pin is not skipped by the crossbar
 231   1         - P0.2 pin is skipped by the crossbar
 232   1         - P0.3 pin is skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 5   

 233   1         - P0.4 pin is not skipped by the crossbar
 234   1         - P0.5 pin is not skipped by the crossbar
 235   1         - P0.6 pin is not skipped by the crossbar
 236   1         - P0.7 pin is not skipped by the crossbar
 237   1         ***********************************************************************/
 238   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__NOT_SKIPPED | P0SKIP_B2__SKIPPED
 239   1            | P0SKIP_B3__SKIPPED | P0SKIP_B4__NOT_SKIPPED | P0SKIP_B5__NOT_SKIPPED
 240   1            | P0SKIP_B6__NOT_SKIPPED | P0SKIP_B7__NOT_SKIPPED;
 241   1        // [P0SKIP - Port 0 Skip]$
 242   1      
 243   1      }
 244          
 245          //================================================================================
 246          // PORTS_1_enter_DefaultMode_from_RESET
 247          //================================================================================
 248          extern void
 249          PORTS_1_enter_DefaultMode_from_RESET (void)
 250          {
 251   1        // $[P1 - Port 1 Pin Latch]
 252   1        // [P1 - Port 1 Pin Latch]$
 253   1      
 254   1        // $[P1MDOUT - Port 1 Output Mode]
 255   1        /***********************************************************************
 256   1         - P1.0 output is push-pull
 257   1         - P1.1 output is open-drain
 258   1         - P1.2 output is open-drain
 259   1         - P1.3 output is open-drain
 260   1         - P1.4 output is push-pull
 261   1         - P1.5 output is open-drain
 262   1         - P1.6 output is open-drain
 263   1         - P1.7 output is open-drain
 264   1         ***********************************************************************/
 265   1        P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__OPEN_DRAIN
 266   1            | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
 267   1            | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__OPEN_DRAIN
 268   1            | P1MDOUT_B7__OPEN_DRAIN;
 269   1        // [P1MDOUT - Port 1 Output Mode]$
 270   1      
 271   1        // $[P1MDIN - Port 1 Input Mode]
 272   1        /***********************************************************************
 273   1         - P1.0 pin is configured for digital mode
 274   1         - P1.1 pin is configured for digital mode
 275   1         - P1.2 pin is configured for digital mode
 276   1         - P1.3 pin is configured for digital mode
 277   1         - P1.4 pin is configured for digital mode
 278   1         - P1.5 pin is configured for analog mode
 279   1         - P1.6 pin is configured for digital mode
 280   1         - P1.7 pin is configured for digital mode
 281   1         ***********************************************************************/
 282   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 283   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__ANALOG
 284   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
 285   1        // [P1MDIN - Port 1 Input Mode]$
 286   1      
 287   1        // $[P1SKIP - Port 1 Skip]
 288   1        /***********************************************************************
 289   1         - P1.0 pin is not skipped by the crossbar
 290   1         - P1.1 pin is skipped by the crossbar
 291   1         - P1.2 pin is skipped by the crossbar
 292   1         - P1.3 pin is skipped by the crossbar
 293   1         - P1.4 pin is skipped by the crossbar
 294   1         - P1.5 pin is skipped by the crossbar
 295   1         - P1.6 pin is not skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 6   

 296   1         - P1.7 pin is not skipped by the crossbar
 297   1         ***********************************************************************/
 298   1        P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 299   1            | P1SKIP_B3__SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 300   1            | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
 301   1        // [P1SKIP - Port 1 Skip]$
 302   1      
 303   1      }
 304          
 305          //================================================================================
 306          // PORTS_2_enter_DefaultMode_from_RESET
 307          //================================================================================
 308          extern void
 309          PORTS_2_enter_DefaultMode_from_RESET (void)
 310          {
 311   1        // $[P2 - Port 2 Pin Latch]
 312   1        // [P2 - Port 2 Pin Latch]$
 313   1      
 314   1        // $[P2MDOUT - Port 2 Output Mode]
 315   1        // [P2MDOUT - Port 2 Output Mode]$
 316   1      
 317   1        // $[P2MDIN - Port 2 Input Mode]
 318   1        /***********************************************************************
 319   1         - P2.0 pin is configured for digital mode
 320   1         - P2.1 pin is configured for digital mode
 321   1         - P2.2 pin is configured for digital mode
 322   1         - P2.3 pin is configured for digital mode
 323   1         - P2.4 pin is configured for digital mode
 324   1         - P2.5 pin is configured for analog mode
 325   1         - P2.6 pin is configured for digital mode
 326   1         - P2.7 pin is configured for digital mode
 327   1         ***********************************************************************/
 328   1        P2MDIN = P2MDIN_B0__DIGITAL | P2MDIN_B1__DIGITAL | P2MDIN_B2__DIGITAL
 329   1            | P2MDIN_B3__DIGITAL | P2MDIN_B4__DIGITAL | P2MDIN_B5__ANALOG
 330   1            | P2MDIN_B6__DIGITAL | P2MDIN_B7__DIGITAL;
 331   1        // [P2MDIN - Port 2 Input Mode]$
 332   1      
 333   1        // $[P2SKIP - Port 2 Skip]
 334   1        /***********************************************************************
 335   1         - P2.0 pin is not skipped by the crossbar
 336   1         - P2.1 pin is not skipped by the crossbar
 337   1         - P2.2 pin is not skipped by the crossbar
 338   1         - P2.3 pin is not skipped by the crossbar
 339   1         - P2.4 pin is not skipped by the crossbar
 340   1         - P2.5 pin is skipped by the crossbar
 341   1         - P2.6 pin is not skipped by the crossbar
 342   1         - P2.7 pin is not skipped by the crossbar
 343   1         ***********************************************************************/
 344   1        P2SKIP = P2SKIP_B0__NOT_SKIPPED | P2SKIP_B1__NOT_SKIPPED
 345   1            | P2SKIP_B2__NOT_SKIPPED | P2SKIP_B3__NOT_SKIPPED | P2SKIP_B4__NOT_SKIPPED
 346   1            | P2SKIP_B5__SKIPPED | P2SKIP_B6__NOT_SKIPPED | P2SKIP_B7__NOT_SKIPPED;
 347   1        // [P2SKIP - Port 2 Skip]$
 348   1      
 349   1      }
 350          
 351          //================================================================================
 352          // PBCFG_0_enter_DefaultMode_from_RESET
 353          //================================================================================
 354          extern void
 355          PBCFG_0_enter_DefaultMode_from_RESET (void)
 356          {
 357   1        // $[XBR1 - Port I/O Crossbar 1]
 358   1        /***********************************************************************
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 7   

 359   1         - Weak Pullups enabled 
 360   1         - Crossbar enabled
 361   1         - CEX0 routed to Port pin
 362   1         - ECI unavailable at Port pin
 363   1         - T0 unavailable at Port pin
 364   1         - T1 unavailable at Port pin
 365   1         ***********************************************************************/
 366   1        XBR1 = XBR1_WEAKPUD__PULL_UPS_ENABLED | XBR1_XBARE__ENABLED
 367   1            | XBR1_PCA0ME__CEX0 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 368   1            | XBR1_T1E__DISABLED;
 369   1        // [XBR1 - Port I/O Crossbar 1]$
 370   1      
 371   1        // $[XBR0 - Port I/O Crossbar 0]
 372   1        // [XBR0 - Port I/O Crossbar 0]$
 373   1      
 374   1        // $[XBR2 - Port I/O Crossbar 2]
 375   1        // [XBR2 - Port I/O Crossbar 2]$
 376   1      
 377   1      }
 378          
 379          //================================================================================
 380          // HFOSC_0_enter_DefaultMode_from_RESET
 381          //================================================================================
 382          extern void
 383          HFOSC_0_enter_DefaultMode_from_RESET (void)
 384          {
 385   1        // $[HFO0CN - High Frequency Oscillator Control]
 386   1        /***********************************************************************
 387   1         - SYSCLK can be derived from Internal H-F Oscillator divided by 2 
 388   1         ***********************************************************************/
 389   1        HFO0CN &= ~HFO0CN_IFCN__FMASK;
 390   1        HFO0CN |= HFO0CN_IFCN__SYSCLK_DIV_2;
 391   1        // [HFO0CN - High Frequency Oscillator Control]$
 392   1      
 393   1      }
 394          
 395          //================================================================================
 396          // CLOCK_0_enter_DefaultMode_from_RESET
 397          //================================================================================
 398          extern void
 399          CLOCK_0_enter_DefaultMode_from_RESET (void)
 400          {
 401   1        // $[CLKSEL - Clock Select]
 402   1        /***********************************************************************
 403   1         - Clock 
 404   1         - USB clock 
 405   1         - Enabling the Crossbar SYSCLK signal outputs SYSCLK
 406   1         ***********************************************************************/
 407   1        CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_USBCLK__HFOSC | CLKSEL_OUTCLK__SYSCLK;
 408   1        // [CLKSEL - Clock Select]$
 409   1      
 410   1      }
 411          /*
 412           //================================================================================
 413           // TIMER01_0_enter_DefaultMode_from_RESET
 414           //================================================================================
 415           extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
 416           // $[Timer Initialization]
 417           //Save Timer Configuration
 418           uint8_t TCON_save;
 419           TCON_save = TCON;
 420           //Stop Timers
 421           TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 8   

 422          
 423           // [Timer Initialization]$
 424          
 425           // $[TH0 - Timer 0 High Byte]
 426           // [TH0 - Timer 0 High Byte]$
 427          
 428           // $[TL0 - Timer 0 Low Byte]
 429           /***********************************************************************
 430           - Timer 0 Low Byte = 0x06
 431           ***********************************************************************/
 432          /*
 433           TL0 = (0x06 << TL0_TL0__SHIFT);
 434           // [TL0 - Timer 0 Low Byte]$
 435          
 436           // $[TH1 - Timer 1 High Byte]
 437           // [TH1 - Timer 1 High Byte]$
 438          
 439           // $[TL1 - Timer 1 Low Byte]
 440           // [TL1 - Timer 1 Low Byte]$
 441          
 442           // $[Timer Restoration]
 443           //Restore Timer Configuration
 444           TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 445          
 446           // [Timer Restoration]$
 447          
 448           }
 449           */
 450          //================================================================================
 451          // TIMER16_3_enter_DefaultMode_from_RESET
 452          //================================================================================
 453          extern void
 454          TIMER16_3_enter_DefaultMode_from_RESET (void)
 455          {
 456   1        // $[Timer Initialization]
 457   1        // Save Timer Configuration
 458   1        uint8_t TMR3CN0_TR3_save;
 459   1        TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 460   1        // Stop Timer
 461   1        TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 462   1        // [Timer Initialization]$
 463   1      
 464   1        // $[TMR3CN0 - Timer 3 Control]
 465   1        // [TMR3CN0 - Timer 3 Control]$
 466   1      
 467   1        // $[TMR3H - Timer 3 High Byte]
 468   1        /***********************************************************************
 469   1         - Timer 3 High Byte = 0xF8
 470   1         ***********************************************************************/
 471   1        TMR3H = (0xF8 << TMR3H_TMR3H__SHIFT);
 472   1        // [TMR3H - Timer 3 High Byte]$
 473   1      
 474   1        // $[TMR3L - Timer 3 Low Byte]
 475   1        /***********************************************************************
 476   1         - Timer 3 Low Byte = 0x30
 477   1         ***********************************************************************/
 478   1        TMR3L = (0x30 << TMR3L_TMR3L__SHIFT);
 479   1        // [TMR3L - Timer 3 Low Byte]$
 480   1      
 481   1        // $[TMR3RLH - Timer 3 Reload High Byte]
 482   1        /***********************************************************************
 483   1         - Timer 3 Reload High Byte = 0xF0
 484   1         ***********************************************************************/
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 9   

 485   1        TMR3RLH = (0xF0 << TMR3RLH_TMR3RLH__SHIFT);
 486   1        // [TMR3RLH - Timer 3 Reload High Byte]$
 487   1      
 488   1        // $[TMR3RLL - Timer 3 Reload Low Byte]
 489   1        /***********************************************************************
 490   1         - Timer 3 Reload Low Byte = 0x60
 491   1         ***********************************************************************/
 492   1        TMR3RLL = (0x60 << TMR3RLL_TMR3RLL__SHIFT);
 493   1        // [TMR3RLL - Timer 3 Reload Low Byte]$
 494   1      
 495   1        // $[TMR3CN0]
 496   1        /***********************************************************************
 497   1         - Start Timer 3 running
 498   1         ***********************************************************************/
 499   1        TMR3CN0 |= TMR3CN0_TR3__RUN;
 500   1        // [TMR3CN0]$
 501   1      
 502   1        // $[Timer Restoration]
 503   1        // Restore Timer Configuration
 504   1        TMR3CN0 |= TMR3CN0_TR3_save;
 505   1        // [Timer Restoration]$
 506   1      
 507   1      }
 508          
 509          //================================================================================
 510          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 511          //================================================================================
 512          extern void
 513          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 514          {
 515   1        // $[CKCON0 - Clock Control 0]
 516   1        /***********************************************************************
 517   1         - System clock divided by 48
 518   1         - Counter/Timer 0 uses the clock defined by the prescale field, SCA
 519   1         - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 520   1         - Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
 521   1         - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 522   1         - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 523   1         - Timer 1 uses the clock defined by the prescale field, SCA
 524   1         ***********************************************************************/
 525   1        CKCON0 = CKCON0_SCA__SYSCLK_DIV_48 | CKCON0_T0M__PRESCALE
 526   1            | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 527   1            | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 528   1            | CKCON0_T1M__PRESCALE;
 529   1        // [CKCON0 - Clock Control 0]$
 530   1      
 531   1        // $[CKCON1 - Clock Control 1]
 532   1        // [CKCON1 - Clock Control 1]$
 533   1      
 534   1        // $[TMOD - Timer 0/1 Mode]
 535   1        /***********************************************************************
 536   1         - Mode 2, 8-bit Counter/Timer with Auto-Reload
 537   1         - Mode 0, 13-bit Counter/Timer
 538   1         - Timer Mode
 539   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 540   1         - Timer Mode
 541   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 542   1         ***********************************************************************/
 543   1        TMOD = TMOD_T0M__MODE2 | TMOD_T1M__MODE0 | TMOD_CT0__TIMER
 544   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 545   1        // [TMOD - Timer 0/1 Mode]$
 546   1      
 547   1        // $[TCON - Timer 0/1 Control]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 10  

 548   1        /***********************************************************************
 549   1         - Start Timer 0 running
 550   1         ***********************************************************************/
 551   1        TCON |= TCON_TR0__RUN;
 552   1        // [TCON - Timer 0/1 Control]$
 553   1      
 554   1      }
 555          
 556          //================================================================================
 557          // SPI_0_enter_DefaultMode_from_RESET
 558          //================================================================================
 559          extern void
 560          SPI_0_enter_DefaultMode_from_RESET (void)
 561          {
 562   1        // $[SPI0CKR - SPI0 Clock Rate]
 563   1        /***********************************************************************
 564   1         - SPI0 Clock Rate = 0x17
 565   1         ***********************************************************************/
 566   1        SPI0CKR = (0x17 << SPI0CKR_SPI0CKR__SHIFT);
 567   1        // [SPI0CKR - SPI0 Clock Rate]$
 568   1      
 569   1        // $[SPI0CFG - SPI0 Configuration]
 570   1        /***********************************************************************
 571   1         - Enable master mode. Operate as a master
 572   1         ***********************************************************************/
 573   1        SPI0CFG |= SPI0CFG_MSTEN__MASTER_ENABLED;
 574   1        // [SPI0CFG - SPI0 Configuration]$
 575   1      
 576   1        // $[SPI0CN0 - SPI0 Control]
 577   1        /***********************************************************************
 578   1         - Enable the SPI module
 579   1         - 3-Wire Slave or 3-Wire Master Mode
 580   1         ***********************************************************************/
 581   1        SPI0CN0 &= ~SPI0CN0_NSSMD__FMASK;
 582   1        SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
 583   1        // [SPI0CN0 - SPI0 Control]$
 584   1      
 585   1      }
 586          
 587          //================================================================================
 588          // INTERRUPT_0_enter_DefaultMode_from_RESET
 589          //================================================================================
 590          extern void
 591          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 592          {
 593   1        // $[EIE1 - Extended Interrupt Enable 1]
 594   1        /***********************************************************************
 595   1         - Disable ADC0 Conversion Complete interrupt
 596   1         - Disable ADC0 Window Comparison interrupt
 597   1         - Disable CP0 interrupts
 598   1         - Disable CP1 interrupts
 599   1         - Disable all PCA0 interrupts
 600   1         - Disable all SMB0 interrupts
 601   1         - Enable interrupt requests generated by the TF3L or TF3H flags
 602   1         - Disable all USB0 interrupts
 603   1         ***********************************************************************/
 604   1        EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 605   1            | EIE1_ECP1__DISABLED | EIE1_EPCA0__DISABLED | EIE1_ESMB0__DISABLED
 606   1            | EIE1_ET3__ENABLED | EIE1_EUSB0__DISABLED;
 607   1        // [EIE1 - Extended Interrupt Enable 1]$
 608   1      
 609   1        // $[EIP1 - Extended Interrupt Priority 1]
 610   1        // [EIP1 - Extended Interrupt Priority 1]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 11  

 611   1      
 612   1        // $[IE - Interrupt Enable]
 613   1        /***********************************************************************
 614   1         - Disable all interrupt sources
 615   1         - Disable external interrupt 0
 616   1         - Disable external interrupt 1
 617   1         - Enable interrupt requests generated by SPI0
 618   1         - Disable all Timer 0 interrupt
 619   1         - Disable all Timer 1 interrupt
 620   1         - Enable interrupt requests generated by the TF2L or TF2H flags
 621   1         - Disable UART0 interrupt
 622   1         ***********************************************************************/
 623   1        IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__ENABLED
 624   1            | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__ENABLED
 625   1            | IE_ES0__DISABLED;
 626   1        // [IE - Interrupt Enable]$
 627   1      
 628   1        // $[IP - Interrupt Priority]
 629   1        // [IP - Interrupt Priority]$
 630   1      
 631   1        // $[EIE2 - Extended Interrupt Enable 2]
 632   1        // [EIE2 - Extended Interrupt Enable 2]$
 633   1      
 634   1        // $[EIP2 - Extended Interrupt Priority 2]
 635   1        // [EIP2 - Extended Interrupt Priority 2]$
 636   1      
 637   1      }
 638          
 639          extern void
 640          CIP51_0_enter_DefaultMode_from_RESET (void)
 641          {
 642   1      
 643   1      }
 644          
 645          extern void
 646          TIMER01_0_enter_DefaultMode_from_RESET (void)
 647          {
 648   1        // $[Timer Initialization]
 649   1        //Save Timer Configuration
 650   1        uint8_t TCON_save;
 651   1        TCON_save = TCON;
 652   1        //Stop Timers
 653   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 654   1      
 655   1        // [Timer Initialization]$
 656   1      
 657   1        // $[TH0 - Timer 0 High Byte]
 658   1        // [TH0 - Timer 0 High Byte]$
 659   1      
 660   1        // $[TL0 - Timer 0 Low Byte]
 661   1        // [TL0 - Timer 0 Low Byte]$
 662   1      
 663   1        // $[TH1 - Timer 1 High Byte]
 664   1        // [TH1 - Timer 1 High Byte]$
 665   1      
 666   1        // $[TL1 - Timer 1 Low Byte]
 667   1        // [TL1 - Timer 1 Low Byte]$
 668   1      
 669   1        // $[Timer Restoration]
 670   1        //Restore Timer Configuration
 671   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 672   1      
 673   1        // [Timer Restoration]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 12  

 674   1      
 675   1      }
 676          
 677          extern void
 678          ADC_0_enter_DefaultMode_from_RESET (void)
 679          {
 680   1      
 681   1        // $[ADC0CF - ADC0 Configuration]
 682   1        /***********************************************************************
 683   1         - Data in the ADC0H:ADC0L registers is right-justified
 684   1         - SAR Clock Divider = 0x07
 685   1         ***********************************************************************/
 686   1        ADC0CF = ADC0CF_ADLJST__RIGHT_JUSTIFIED | (0x07 << ADC0CF_ADSC__SHIFT);
 687   1        // [ADC0CF - ADC0 Configuration]$
 688   1      
 689   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 690   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 691   1      
 692   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 693   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 694   1      
 695   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 696   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 697   1      
 698   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 699   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 700   1      
 701   1        // $[AMX0N - AMUX0 Negative Multiplexer Selection]
 702   1        /***********************************************************************
 703   1         - Ground 
 704   1         ***********************************************************************/
 705   1        AMX0N = AMX0N_AMX0N__GND;
 706   1        // [AMX0N - AMUX0 Negative Multiplexer Selection]$
 707   1      
 708   1        // $[AMX0P - AMUX0 Positive Multiplexer Selection]
 709   1        /***********************************************************************
 710   1         - Select ADC0P.4
 711   1         ***********************************************************************/
 712   1        AMX0P = AMX0P_AMX0P__ADC0P4;
 713   1        // [AMX0P - AMUX0 Positive Multiplexer Selection]$
 714   1      
 715   1        // $[ADC0CN0 - ADC0 Control]
 716   1        /***********************************************************************
 717   1         - ADC0 Enabled 
 718   1         - ADC0 conversion initiated on overflow of Timer 0
 719   1         ***********************************************************************/
 720   1        ADC0CN0 &= ~ADC0CN0_ADCM__FMASK;
 721   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED | ADC0CN0_ADCM__TIMER0;
 722   1        // [ADC0CN0 - ADC0 Control]$
 723   1      
 724   1      }
 725          
 726          extern void
 727          VREF_0_enter_DefaultMode_from_RESET (void)
 728          {
 729   1      
 730   1        // $[REF0CN - Voltage Reference Control]
 731   1        /***********************************************************************
 732   1         - Disable the internal Temperature Sensor
 733   1         - Disable the internal reference buffer
 734   1         - The on-chip voltage reference buffer gain is 2
 735   1         - The REFSL bit selects the voltage reference source
 736   1         - Use VDD as the voltage reference
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:27:44 PAGE 13  

 737   1         ***********************************************************************/
 738   1        REF0CN = REF0CN_TEMPE__DISABLED | REF0CN_REFBE__DISABLED
 739   1            | REF0CN_REFBGS__GAIN_2 | REF0CN_REGOVR__REFSL | REF0CN_REFSL__VDD;
 740   1        // [REF0CN - Voltage Reference Control]$
 741   1      
 742   1      }
 743          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    234    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       1
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
