// Seed: 2834335264
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5
    , id_6
);
  logic id_7;
  logic id_8;
  assign id_4 = 1'b0;
  defparam id_9.id_10 = 1;
endmodule
