# ğŸŒ UVM_UART

SystemVerilog ê¸°ë°˜ UVMì„ í™œìš©í•´ UART IPì˜ **TX ëª¨ë“ˆ**ì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

---

## ğŸ” Overview
ë³¸ í”„ë¡œì íŠ¸ëŠ” UART IPì˜ TX ëª¨ë“ˆì„ ëŒ€ìƒìœ¼ë¡œ **UVM Testbench**ë¥¼ ì„¤ê³„í•˜ê³ , ì‹œë®¬ë ˆì´ì…˜ì„ í†µí•´ **ì•ˆì •ì  ë™ì‘ ê²€ì¦**ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

---

## ğŸ“Œ DUT Spec Analysis

### **1. Key Parameters / Features**
- **Data Bits** : 8bit  
- **Parity Bits** : ì—†ìŒ â†’ ë‹¨ìˆœì„±ê³¼ ë¦¬ì†ŒìŠ¤ ì ˆì•½ì„ ìœ„í•´ parity bit ë¯¸ì‚¬ìš©
- **BAUD Rate** : 9600 bps
- **Oversampling** :  
  UARTëŠ” ë¹„ë™ê¸° í†µì‹ ì´ë¯€ë¡œ TX/RX í´ëŸ­ì´ ì™„ë²½íˆ ë§ì§€ ì•Šì•„ë„ ë™ì‘í•´ì•¼ í•¨ â†’ **16ë°° Oversampling**ìœ¼ë¡œ íƒ€ì´ë° ë™ê¸°í™” & ì •í™•í•œ ë°ì´í„° ìƒ˜í”Œë§ êµ¬í˜„

---

### **2. System Block Diagram**
![System Block](https://github.com/user-attachments/assets/9a877ee5-fb74-4b15-a695-0856ae47b962)

---

### **3. Protocol**
![Protocol](https://github.com/user-attachments/assets/0bf95832-7a3f-4a1a-8e93-271f4bd011b7)

#### **í•„ìˆ˜ Protocol ê·œì¹™(ASSERTION & COVERAGEë¡œ ê²€ì¦í•  ì˜ˆì •)**
| ê·œì¹™ | ì„¤ëª… |
|------|------|
| **START BIT** | ê° ì „ì†¡ frameì€ ë°˜ë“œì‹œ **start bit = 0**ìœ¼ë¡œ ì‹œì‘í•´ì•¼ í•¨ |
| **STOP BIT**  | ì „ì†¡ ì¢…ë£Œ ì‹œ ë°˜ë“œì‹œ **stop bit = 1**ë¡œ ëë‚˜ì•¼ í•¨ |
| **BIT SEQUENCE** | ë°ì´í„° bitëŠ” **LSB â†’ MSB** ìˆœì„œë¡œ ì „ì†¡ |
| **BAUD RATE** | ê° ë¹„íŠ¸ì˜ ì§€ì† ì‹œê°„ì€ **baud rate**ì— ë§ì¶°ì•¼ í•¨ |

---

### **4. FSM / ASM**
**ğŸ¯ FSM**  
![FSM](https://github.com/user-attachments/assets/b4991daa-326d-4f95-9840-c5816e181085)

**ğŸ¯ ASM**  
![ASM](https://github.com/user-attachments/assets/4bb34b18-3029-4c76-a67c-f4e1cb682ad6)

---

## ğŸ” Verification Plan
- Verification ëª©í‘œ ì •ì˜  
- Test Strategy ì„¤ê³„  
- Functional Coverage & Assertion ê¸°ë°˜ì˜ Coverage Plan ì‘ì„±  

---

## ğŸ“š TB Architecture
UVM Testbench ê³„ì¸µ êµ¬ì¡°:
- DUT  
- Interface  
- Driver & Sequencer  
- Monitor  
- Agent & Environment  
- Scoreboard & Coverage  

---

## ğŸ“‹ Testcase & Scenario
- ê¸°ë³¸ ì „ì†¡ í…ŒìŠ¤íŠ¸  
- ì—£ì§€ ì¼€ì´ìŠ¤ í…ŒìŠ¤íŠ¸  
- ëœë¤ ì‹œë‚˜ë¦¬ì˜¤ ê¸°ë°˜ í…ŒìŠ¤íŠ¸  
- Coverage Hole ë³´ì™„ Directed í…ŒìŠ¤íŠ¸  

---

## âœ¨ Verification Results
- ì‹œë®¬ë ˆì´ì…˜ íŒŒí˜•  
- Functional Coverage ê²°ê³¼  
- Assertion Pass/Fail í˜„í™©  

---

## ğŸ”¥ Insights
- ê²€ì¦ ê³¼ì •ì—ì„œ ë°œê²¬ëœ ì´ìŠˆì™€ ê°œì„  í¬ì¸íŠ¸  
- ì„±ëŠ¥ ë° ì•ˆì •ì„± í–¥ìƒ ì•„ì´ë””ì–´  
- ì¶”í›„ í™•ì¥ ê³„íš  
