// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Mon Dec 24 23:45:01 2018
// Host        : LAPTOP-TA7K8CE5 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_main_controller_wrapper_0_0_stub.v
// Design      : design_main_controller_wrapper_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "controller_wrapper,Vivado 2018.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(en, i0, i1, i10, i11, i2, i3, i4, i5, i6, i7, i8, i9, s0, s1, s10, s11, s2, 
  s3, s4, s5, s6, s7, s8, s9, y_0)
/* synthesis syn_black_box black_box_pad_pin="en,i0,i1,i10,i11,i2,i3,i4,i5,i6,i7,i8,i9,s0,s1,s10,s11,s2,s3,s4,s5,s6,s7,s8,s9,y_0" */;
  input en;
  input i0;
  input i1;
  input i10;
  input i11;
  input i2;
  input i3;
  input i4;
  input i5;
  input i6;
  input i7;
  input i8;
  input i9;
  input s0;
  input s1;
  input s10;
  input s11;
  input s2;
  input s3;
  input s4;
  input s5;
  input s6;
  input s7;
  input s8;
  input s9;
  output y_0;
endmodule
