Classic Timing Analyzer report for Par_Gen_Emul
Fri Sep 25 11:58:39 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk_10'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Board Trace Model Assignments
 12. Input Transition Times
 13. Slow Corner Signal Integrity Metrics
 14. Fast Corner Signal Integrity Metrics
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                            ; To                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.933 ns                                      ; EOF_Act_Line                                                                                    ; inst35                                                                                          ; --         ; Clk_10   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.023 ns                                       ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Em_Del[5]                                                                                       ; Clk_10     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.457 ns                                       ; Reset_n                                                                                         ; Em_Del[5]                                                                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.138 ns                                       ; CCD_Read_Start                                                                                  ; inst31                                                                                          ; --         ; Clk_10   ; 0            ;
; Clock Setup: 'Clk_10'        ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                 ;                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP3C16F256C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                         ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_10          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_10'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                            ; To                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.374 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.137 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.025 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.970 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst32                                                                                          ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                          ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                          ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                          ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                          ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                          ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                          ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                          ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                          ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst31                                                                                          ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst31                                                                                          ; inst32                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 0.509 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                          ; inst35                                                                                          ; Clk_10     ; Clk_10   ; None                        ; None                      ; 0.460 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+----------------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To     ; To Clock ;
+-------+--------------+------------+----------------+--------+----------+
; N/A   ; None         ; -0.933 ns  ; EOF_Act_Line   ; inst35 ; Clk_10   ;
; N/A   ; None         ; -0.996 ns  ; CCD_Read_Start ; inst31 ; Clk_10   ;
+-------+--------------+------------+----------------+--------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                            ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 9.023 ns   ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] ; Em_Del[5]   ; Clk_10     ;
; N/A   ; None         ; 8.651 ns   ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] ; Em_Del[0]   ; Clk_10     ;
; N/A   ; None         ; 8.444 ns   ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[3] ; Em_Del[3]   ; Clk_10     ;
; N/A   ; None         ; 6.944 ns   ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[6] ; Em_Del[6]   ; Clk_10     ;
; N/A   ; None         ; 6.943 ns   ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[1] ; Em_Del[1]   ; Clk_10     ;
; N/A   ; None         ; 6.943 ns   ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] ; Em_Del[7]   ; Clk_10     ;
; N/A   ; None         ; 6.368 ns   ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[2] ; Em_Del[2]   ; Clk_10     ;
; N/A   ; None         ; 6.241 ns   ; lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[4] ; Em_Del[4]   ; Clk_10     ;
; N/A   ; None         ; 5.786 ns   ; inst35                                                                                          ; Start_Act_L ; Clk_10     ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+---------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To        ;
+-------+-------------------+-----------------+---------+-----------+
; N/A   ; None              ; 7.457 ns        ; Reset_n ; Em_Del[5] ;
; N/A   ; None              ; 7.186 ns        ; Reset_n ; Em_Del[0] ;
; N/A   ; None              ; 6.891 ns        ; Reset_n ; Em_Del[3] ;
; N/A   ; None              ; 5.846 ns        ; Reset_n ; Em_Del[1] ;
; N/A   ; None              ; 5.843 ns        ; Reset_n ; Em_Del[7] ;
; N/A   ; None              ; 5.821 ns        ; Reset_n ; Em_Del[6] ;
; N/A   ; None              ; 5.334 ns        ; Reset_n ; Em_Del[2] ;
; N/A   ; None              ; 5.333 ns        ; Reset_n ; Em_Del[4] ;
+-------+-------------------+-----------------+---------+-----------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+----------------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To     ; To Clock ;
+---------------+-------------+-----------+----------------+--------+----------+
; N/A           ; None        ; 1.138 ns  ; CCD_Read_Start ; inst31 ; Clk_10   ;
; N/A           ; None        ; 1.075 ns  ; EOF_Act_Line   ; inst35 ; Clk_10   ;
+---------------+-------------+-----------+----------------+--------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Start_Act_L   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Em_Del[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Em_Del[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Em_Del[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Em_Del[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Em_Del[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Em_Del[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Em_Del[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Em_Del[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EOF_Act_Line            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_10                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CCD_Read_Start          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Start_Act_L   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Em_Del[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Em_Del[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Em_Del[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Em_Del[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Em_Del[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; Em_Del[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Em_Del[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Em_Del[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00483 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00483 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Start_Act_L   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Em_Del[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Em_Del[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Em_Del[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Em_Del[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Em_Del[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; Em_Del[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Em_Del[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Em_Del[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0746 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0746 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.021 V            ; 0.204 V                              ; 0.048 V                              ; 4.85e-010 s                 ; 6.74e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.021 V           ; 0.204 V                             ; 0.048 V                             ; 4.85e-010 s                ; 6.74e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Sep 25 11:58:38 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Par_Gen_Emul -c Par_Gen_Emul --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_10" is an undefined clock
Info: Clock "Clk_10" Internal fmax is restricted to 250.0 MHz between source register "lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0]" and destination register "lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7]"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.939 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X39_Y15_N11; Fanout = 3; REG Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0]'
            Info: 2: + IC(0.352 ns) + CELL(0.436 ns) = 0.788 ns; Loc. = LCCOMB_X39_Y15_N10; Fanout = 2; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.846 ns; Loc. = LCCOMB_X39_Y15_N12; Fanout = 2; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.904 ns; Loc. = LCCOMB_X39_Y15_N14; Fanout = 2; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.962 ns; Loc. = LCCOMB_X39_Y15_N16; Fanout = 2; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.020 ns; Loc. = LCCOMB_X39_Y15_N18; Fanout = 2; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.078 ns; Loc. = LCCOMB_X39_Y15_N20; Fanout = 2; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.136 ns; Loc. = LCCOMB_X39_Y15_N22; Fanout = 2; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.194 ns; Loc. = LCCOMB_X39_Y15_N24; Fanout = 1; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT'
            Info: 10: + IC(0.000 ns) + CELL(0.455 ns) = 1.649 ns; Loc. = LCCOMB_X39_Y15_N26; Fanout = 10; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1'
            Info: 11: + IC(0.231 ns) + CELL(0.243 ns) = 2.123 ns; Loc. = LCCOMB_X39_Y15_N4; Fanout = 8; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52'
            Info: 12: + IC(0.206 ns) + CELL(0.610 ns) = 2.939 ns; Loc. = FF_X39_Y15_N25; Fanout = 3; REG Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7]'
            Info: Total cell delay = 2.150 ns ( 73.15 % )
            Info: Total interconnect delay = 0.789 ns ( 26.85 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk_10" to destination register is 2.569 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'
                Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X39_Y15_N25; Fanout = 3; REG Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7]'
                Info: Total cell delay = 1.440 ns ( 56.05 % )
                Info: Total interconnect delay = 1.129 ns ( 43.95 % )
            Info: - Longest clock path from clock "Clk_10" to source register is 2.569 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'
                Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X39_Y15_N11; Fanout = 3; REG Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0]'
                Info: Total cell delay = 1.440 ns ( 56.05 % )
                Info: Total interconnect delay = 1.129 ns ( 43.95 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Micro setup delay of destination is -0.015 ns
Info: tsu for register "inst35" (data pin = "EOF_Act_Line", clock pin = "Clk_10") is -0.933 ns
    Info: + Longest pin to register delay is 1.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E16; Fanout = 1; PIN Node = 'EOF_Act_Line'
        Info: 2: + IC(0.000 ns) + CELL(0.896 ns) = 0.896 ns; Loc. = IOIBUF_X41_Y15_N8; Fanout = 1; COMB Node = 'EOF_Act_Line~input'
        Info: 3: + IC(0.534 ns) + CELL(0.130 ns) = 1.560 ns; Loc. = LCCOMB_X39_Y15_N28; Fanout = 1; COMB Node = 'inst35~4'
        Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.651 ns; Loc. = FF_X39_Y15_N29; Fanout = 3; REG Node = 'inst35'
        Info: Total cell delay = 1.117 ns ( 67.66 % )
        Info: Total interconnect delay = 0.534 ns ( 32.34 % )
    Info: + Micro setup delay of destination is -0.015 ns
    Info: - Shortest clock path from clock "Clk_10" to destination register is 2.569 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'
        Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X39_Y15_N29; Fanout = 3; REG Node = 'inst35'
        Info: Total cell delay = 1.440 ns ( 56.05 % )
        Info: Total interconnect delay = 1.129 ns ( 43.95 % )
Info: tco from clock "Clk_10" to destination pin "Em_Del[5]" through register "lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5]" is 9.023 ns
    Info: + Longest clock path from clock "Clk_10" to source register is 2.569 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'
        Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X39_Y15_N21; Fanout = 3; REG Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5]'
        Info: Total cell delay = 1.440 ns ( 56.05 % )
        Info: Total interconnect delay = 1.129 ns ( 43.95 % )
    Info: + Micro clock to output delay of source is 0.199 ns
    Info: + Longest register to pin delay is 6.255 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X39_Y15_N21; Fanout = 3; REG Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5]'
        Info: 2: + IC(0.955 ns) + CELL(0.311 ns) = 1.266 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 1; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114'
        Info: 3: + IC(2.939 ns) + CELL(2.050 ns) = 6.255 ns; Loc. = IOOBUF_X11_Y29_N9; Fanout = 1; COMB Node = 'Em_Del[5]~output'
        Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 6.255 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'Em_Del[5]'
        Info: Total cell delay = 2.361 ns ( 37.75 % )
        Info: Total interconnect delay = 3.894 ns ( 62.25 % )
Info: Longest tpd from source pin "Reset_n" to destination pin "Em_Del[5]" is 7.457 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; PIN Node = 'Reset_n'
    Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 9; COMB Node = 'Reset_n~input'
    Info: 3: + IC(1.432 ns) + CELL(0.130 ns) = 2.468 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 1; COMB Node = 'lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114'
    Info: 4: + IC(2.939 ns) + CELL(2.050 ns) = 7.457 ns; Loc. = IOOBUF_X11_Y29_N9; Fanout = 1; COMB Node = 'Em_Del[5]~output'
    Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 7.457 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'Em_Del[5]'
    Info: Total cell delay = 3.086 ns ( 41.38 % )
    Info: Total interconnect delay = 4.371 ns ( 58.62 % )
Info: th for register "inst31" (data pin = "CCD_Read_Start", clock pin = "Clk_10") is 1.138 ns
    Info: + Longest clock path from clock "Clk_10" to destination register is 2.569 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'
        Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X40_Y15_N25; Fanout = 2; REG Node = 'inst31'
        Info: Total cell delay = 1.440 ns ( 56.05 % )
        Info: Total interconnect delay = 1.129 ns ( 43.95 % )
    Info: + Micro hold delay of destination is 0.157 ns
    Info: - Shortest pin to register delay is 1.588 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; PIN Node = 'CCD_Read_Start'
        Info: 2: + IC(0.000 ns) + CELL(0.896 ns) = 0.896 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'CCD_Read_Start~input'
        Info: 3: + IC(0.350 ns) + CELL(0.342 ns) = 1.588 ns; Loc. = FF_X40_Y15_N25; Fanout = 2; REG Node = 'inst31'
        Info: Total cell delay = 1.238 ns ( 77.96 % )
        Info: Total interconnect delay = 0.350 ns ( 22.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Fri Sep 25 11:58:39 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


