
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000703                       # Number of seconds simulated
sim_ticks                                   703286000                       # Number of ticks simulated
final_tick                                  703286000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146711                       # Simulator instruction rate (inst/s)
host_op_rate                                   286683                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50581317                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449336                       # Number of bytes of host memory used
host_seconds                                    13.90                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         103424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         335744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             439168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       105856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          105856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1654                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1654                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         147058238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         477393265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             624451503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    147058238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        147058238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      150516291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150516291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      150516291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        147058238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        477393265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            774967794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143159750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          161                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6863                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2757                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6863                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2757                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 427904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  169856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  439232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               176448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    78                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     703284000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6863                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2757                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    349.974209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.881791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.537452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          494     28.96%     28.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          456     26.73%     55.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          186     10.90%     66.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          109      6.39%     72.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           73      4.28%     77.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           63      3.69%     80.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           63      3.69%     84.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      1.93%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          229     13.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1706                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.459627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.633412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.577832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            100     62.11%     62.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            42     26.09%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12      7.45%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.24%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.86%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.484472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.457146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              125     77.64%     77.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      3.11%     80.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     14.91%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.48%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.24%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           161                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       328832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       169856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 140870143.867501974106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 467565115.756605386734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241517675.597125500441                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2757                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59429250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    188720750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16667765750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36752.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35974.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6045616.88                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    122787500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               248150000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   33430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18364.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37114.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       608.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    624.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    250.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5467                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2160                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73106.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8268120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4390815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28895580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9876240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             73096230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1579680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       196533720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        23118240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         13650960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              411039345                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            584.455463                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            538712500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1575000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      21840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     47675000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     60198250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     141002750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    430995000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3962700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2083455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                18835320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3977640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         54702960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             71393070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2030880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       199233240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        39072960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1768380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              397060605                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            564.579140                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            541425750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2189500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      23140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      2765750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    101738250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     136530750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    436921750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  210714                       # Number of BP lookups
system.cpu.branchPred.condPredicted            210714                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11265                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                74860                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23063                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                365                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           74860                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              71210                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3650                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1593                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      825180                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      138710                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1869                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      232866                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           376                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       703286000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1406573                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             278838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2385889                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      210714                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              94273                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1031391                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22974                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2176                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          129                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          293                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    232600                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1324492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.493280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.702905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   635433     47.98%     47.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14457      1.09%     49.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53111      4.01%     53.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29357      2.22%     55.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    42012      3.17%     58.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30502      2.30%     60.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16851      1.27%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25744      1.94%     63.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   477025     36.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1324492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.149807                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.696243                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   269700                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                387749                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    634500                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21056                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11487                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4516907                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11487                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   282357                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  179442                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5059                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    640736                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                205411                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4463015                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3422                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  22524                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 111095                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74606                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5056278                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9858019                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4263281                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3353904                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   561610                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                178                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            141                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     94749                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               824842                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146931                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             39787                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15666                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4372881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 332                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4250617                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4289                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          387156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       568095                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            268                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1324492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.209243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.887057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              427239     32.26%     32.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72815      5.50%     37.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              125122      9.45%     47.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95669      7.22%     54.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              129441      9.77%     64.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              111699      8.43%     72.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              109590      8.27%     80.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              116584      8.80%     89.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              136333     10.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1324492                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14886      7.46%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 16393      8.22%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     42      0.02%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     29      0.01%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  3238      1.62%     17.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     17.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             80187     40.20%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48497     24.31%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1468      0.74%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   684      0.34%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             33995     17.04%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               60      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10819      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1727228     40.63%     40.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10080      0.24%     41.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1592      0.04%     41.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              552022     12.99%     54.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  749      0.02%     54.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22008      0.52%     54.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2066      0.05%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381377      8.97%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1015      0.02%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317509      7.47%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7569      0.18%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.12%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               265508      6.25%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              104511      2.46%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          550712     12.96%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35788      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4250617                       # Type of FU issued
system.cpu.iq.rate                           3.021967                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      199483                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.046930                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4851465                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2243020                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1714523                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5178033                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2517426                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2490045                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1758007                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2681274                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109281                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        55530                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15661                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2519                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11487                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  117756                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9438                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4373213                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               553                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                824842                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               146931                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    914                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7729                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1975                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13114                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15089                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4226237                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                809988                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24380                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       948688                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153348                       # Number of branches executed
system.cpu.iew.exec_stores                     138700                       # Number of stores executed
system.cpu.iew.exec_rate                     3.004634                       # Inst execution rate
system.cpu.iew.wb_sent                        4211654                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4204568                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2650454                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4189967                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.989228                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.632572                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          387223                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11424                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1263672                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.154344                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.217725                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       469426     37.15%     37.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       127091     10.06%     47.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        68135      5.39%     52.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        66574      5.27%     57.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        92715      7.34%     65.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        67163      5.31%     70.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        57579      4.56%     75.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        49088      3.88%     78.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       265901     21.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1263672                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                265901                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5371050                       # The number of ROB reads
system.cpu.rob.rob_writes                     8808453                       # The number of ROB writes
system.cpu.timesIdled                             812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.689540                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.689540                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.450243                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.450243                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3859855                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1467775                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3330292                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2453958                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    658073                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   820547                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1270927                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           493.012537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              580037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4734                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.525771                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   493.012537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1687250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1687250                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       689797                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          689797                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130201                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       819998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           819998                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       819998                       # number of overall hits
system.cpu.dcache.overall_hits::total          819998                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19932                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1072                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1072                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        21004                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21004                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21004                       # number of overall misses
system.cpu.dcache.overall_misses::total         21004                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1150425000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1150425000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     72053997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72053997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1222478997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1222478997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1222478997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1222478997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       709729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       709729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       841002                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       841002                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       841002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       841002                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028084                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008166                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024975                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57717.489464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57717.489464                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67214.549440                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67214.549440                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58202.199438                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58202.199438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58202.199438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58202.199438                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24513                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          921                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               334                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.392216                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.100000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1654                       # number of writebacks
system.cpu.dcache.writebacks::total              1654                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15752                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15758                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15758                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4180                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1066                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1066                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5246                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    283675000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    283675000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     70765497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70765497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    354440497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    354440497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    354440497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    354440497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006238                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67864.832536                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67864.832536                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66384.143527                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66384.143527                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67563.952917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67563.952917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67563.952917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67563.952917                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4734                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.506983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               94683                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1105                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.685973                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.506983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965834                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965834                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            466815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           466815                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       230259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          230259                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       230259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           230259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       230259                       # number of overall hits
system.cpu.icache.overall_hits::total          230259                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2340                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2340                       # number of overall misses
system.cpu.icache.overall_misses::total          2340                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    149116499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149116499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    149116499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149116499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    149116499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149116499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       232599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232599                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010060                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010060                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63724.999573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63724.999573                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63724.999573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63724.999573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63724.999573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63724.999573                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1759                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.655172                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1105                       # number of writebacks
system.cpu.icache.writebacks::total              1105                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          722                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          722                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1618                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1618                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1618                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1618                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1618                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111097999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111097999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111097999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111097999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111097999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111097999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006956                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006956                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006956                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006956                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68663.781829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68663.781829                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68663.781829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68663.781829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68663.781829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68663.781829                       # average overall mshr miss latency
system.cpu.icache.replacements                   1105                       # number of replacements
system.membus.snoop_filter.tot_requests         12703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    703286000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1654                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1105                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3080                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1066                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1066                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1618                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4180                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        15226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       174144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       174144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       441600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       441600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  615744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6864                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001311                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036189                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6855     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6864                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25122500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8578249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           27678999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
