// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Sun Feb 26 13:46:37 2023
// Host        : LenovoPC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pynq_ddrbench_ddrBenchmark_0_0_sim_netlist.v
// Design      : pynq_ddrbench_ddrBenchmark_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "64" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "64" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_RESULTS_ADDR_WIDTH = "64" *) (* C_M_AXI_RESULTS_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_RESULTS_AWUSER_WIDTH = "1" *) (* C_M_AXI_RESULTS_BUSER_WIDTH = "1" *) (* C_M_AXI_RESULTS_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_RESULTS_DATA_WIDTH = "64" *) (* C_M_AXI_RESULTS_ID_WIDTH = "1" *) (* C_M_AXI_RESULTS_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_RESULTS_RUSER_WIDTH = "1" *) (* C_M_AXI_RESULTS_USER_VALUE = "0" *) (* C_M_AXI_RESULTS_WSTRB_WIDTH = "8" *) 
(* C_M_AXI_RESULTS_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    m_axi_results_AWVALID,
    m_axi_results_AWREADY,
    m_axi_results_AWADDR,
    m_axi_results_AWID,
    m_axi_results_AWLEN,
    m_axi_results_AWSIZE,
    m_axi_results_AWBURST,
    m_axi_results_AWLOCK,
    m_axi_results_AWCACHE,
    m_axi_results_AWPROT,
    m_axi_results_AWQOS,
    m_axi_results_AWREGION,
    m_axi_results_AWUSER,
    m_axi_results_WVALID,
    m_axi_results_WREADY,
    m_axi_results_WDATA,
    m_axi_results_WSTRB,
    m_axi_results_WLAST,
    m_axi_results_WID,
    m_axi_results_WUSER,
    m_axi_results_ARVALID,
    m_axi_results_ARREADY,
    m_axi_results_ARADDR,
    m_axi_results_ARID,
    m_axi_results_ARLEN,
    m_axi_results_ARSIZE,
    m_axi_results_ARBURST,
    m_axi_results_ARLOCK,
    m_axi_results_ARCACHE,
    m_axi_results_ARPROT,
    m_axi_results_ARQOS,
    m_axi_results_ARREGION,
    m_axi_results_ARUSER,
    m_axi_results_RVALID,
    m_axi_results_RREADY,
    m_axi_results_RDATA,
    m_axi_results_RLAST,
    m_axi_results_RID,
    m_axi_results_RUSER,
    m_axi_results_RRESP,
    m_axi_results_BVALID,
    m_axi_results_BREADY,
    m_axi_results_BRESP,
    m_axi_results_BID,
    m_axi_results_BUSER);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [63:0]m_axi_gmem_WDATA;
  output [63:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [63:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  output m_axi_results_AWVALID;
  input m_axi_results_AWREADY;
  output [63:0]m_axi_results_AWADDR;
  output [0:0]m_axi_results_AWID;
  output [7:0]m_axi_results_AWLEN;
  output [2:0]m_axi_results_AWSIZE;
  output [1:0]m_axi_results_AWBURST;
  output [1:0]m_axi_results_AWLOCK;
  output [3:0]m_axi_results_AWCACHE;
  output [2:0]m_axi_results_AWPROT;
  output [3:0]m_axi_results_AWQOS;
  output [3:0]m_axi_results_AWREGION;
  output [0:0]m_axi_results_AWUSER;
  output m_axi_results_WVALID;
  input m_axi_results_WREADY;
  output [63:0]m_axi_results_WDATA;
  output [7:0]m_axi_results_WSTRB;
  output m_axi_results_WLAST;
  output [0:0]m_axi_results_WID;
  output [0:0]m_axi_results_WUSER;
  output m_axi_results_ARVALID;
  input m_axi_results_ARREADY;
  output [63:0]m_axi_results_ARADDR;
  output [0:0]m_axi_results_ARID;
  output [7:0]m_axi_results_ARLEN;
  output [2:0]m_axi_results_ARSIZE;
  output [1:0]m_axi_results_ARBURST;
  output [1:0]m_axi_results_ARLOCK;
  output [3:0]m_axi_results_ARCACHE;
  output [2:0]m_axi_results_ARPROT;
  output [3:0]m_axi_results_ARQOS;
  output [3:0]m_axi_results_ARREGION;
  output [0:0]m_axi_results_ARUSER;
  input m_axi_results_RVALID;
  output m_axi_results_RREADY;
  input [63:0]m_axi_results_RDATA;
  input m_axi_results_RLAST;
  input [0:0]m_axi_results_RID;
  input [0:0]m_axi_results_RUSER;
  input [1:0]m_axi_results_RRESP;
  input m_axi_results_BVALID;
  output m_axi_results_BREADY;
  input [1:0]m_axi_results_BRESP;
  input [0:0]m_axi_results_BID;
  input [0:0]m_axi_results_BUSER;

  wire \<const0> ;
  wire [0:0]\SRL_SIG_reg[0] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state9_1;
  wire [20:11]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_runBench_U0_ap_ready_reg_n_2;
  wire control_s_axi_U_n_154;
  wire control_s_axi_U_n_156;
  wire control_s_axi_U_n_224;
  wire control_s_axi_U_n_37;
  wire countCycles_U0_ap_start;
  wire [60:0]countCycles_U0_m_axi_results_AWADDR;
  wire [63:0]countCycles_U0_m_axi_results_WDATA;
  wire countCycles_U0_m_axi_results_WVALID;
  wire countCycles_U0_n_75;
  wire countCycles_U0_n_76;
  wire countCycles_U0_out_r_read;
  wire counterCmd_U_n_5;
  wire counterCmd_empty_n;
  wire counterCmd_full_n;
  wire [31:0]dataNum;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire [511:0]gmem_RDATA;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire [29:0]gmem_addr_read_reg_265;
  wire gmem_m_axi_U_n_14;
  wire \grp_countCycles_Pipeline_count_fu_90/ap_enable_reg_pp0_iter1 ;
  wire grp_fu_135_p2;
  wire \grp_runBench_Pipeline_dataWrite1_fu_119/ap_enable_reg_pp0_iter1 ;
  wire \grp_runBench_Pipeline_dataWrite1_fu_119/i_1_fu_5010_out ;
  wire \grp_runBench_Pipeline_dataWrite_fu_127/ap_enable_reg_pp0_iter1 ;
  wire \grp_runBench_Pipeline_dataWrite_fu_127/i_fu_5010_out ;
  wire icmp_ln17_reg_255;
  wire interrupt;
  wire [63:3]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [63:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [30:0]\^m_axi_gmem_WDATA ;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]\^m_axi_gmem_WSTRB ;
  wire m_axi_gmem_WVALID;
  wire [63:3]\^m_axi_results_AWADDR ;
  wire [3:0]\^m_axi_results_AWLEN ;
  wire m_axi_results_AWREADY;
  wire m_axi_results_AWVALID;
  wire m_axi_results_BREADY;
  wire m_axi_results_BVALID;
  wire m_axi_results_RREADY;
  wire m_axi_results_RVALID;
  wire [63:0]m_axi_results_WDATA;
  wire m_axi_results_WLAST;
  wire m_axi_results_WREADY;
  wire [7:0]m_axi_results_WSTRB;
  wire m_axi_results_WVALID;
  wire [63:6]mem;
  wire [57:0]p_0_in;
  wire [0:0]q;
  wire [63:3]res;
  wire res_c_U_n_5;
  wire res_c_U_n_6;
  wire [63:3]res_c_dout;
  wire res_c_empty_n;
  wire res_c_full_n;
  wire results_AWREADY;
  wire results_BVALID;
  wire results_WREADY;
  wire results_m_axi_U_n_81;
  wire [57:0]runBench_U0_m_axi_gmem_ARADDR;
  wire [57:0]runBench_U0_m_axi_gmem_AWADDR;
  wire [31:0]runBench_U0_m_axi_gmem_AWLEN;
  wire runBench_U0_m_axi_gmem_BREADY;
  wire runBench_U0_m_axi_gmem_RREADY;
  wire [30:0]runBench_U0_m_axi_gmem_WDATA;
  wire runBench_U0_n_11;
  wire runBench_U0_n_135;
  wire runBench_U0_n_136;
  wire runBench_U0_n_168;
  wire runBench_U0_n_169;
  wire runBench_U0_rw;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire start_for_countCycles_U0_full_n;
  wire start_once_reg;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/buff_wdata/push_0 ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/fifo_wreq/push_2 ;

  assign m_axi_gmem_ARADDR[63:3] = \^m_axi_gmem_ARADDR [63:3];
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \^m_axi_gmem_ARLEN [3];
  assign m_axi_gmem_ARLEN[2] = \^m_axi_gmem_ARLEN [0];
  assign m_axi_gmem_ARLEN[1] = \^m_axi_gmem_ARLEN [0];
  assign m_axi_gmem_ARLEN[0] = \^m_axi_gmem_ARLEN [0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WDATA[63] = \<const0> ;
  assign m_axi_gmem_WDATA[62] = \<const0> ;
  assign m_axi_gmem_WDATA[61] = \<const0> ;
  assign m_axi_gmem_WDATA[60] = \<const0> ;
  assign m_axi_gmem_WDATA[59] = \<const0> ;
  assign m_axi_gmem_WDATA[58] = \<const0> ;
  assign m_axi_gmem_WDATA[57] = \<const0> ;
  assign m_axi_gmem_WDATA[56] = \<const0> ;
  assign m_axi_gmem_WDATA[55] = \<const0> ;
  assign m_axi_gmem_WDATA[54] = \<const0> ;
  assign m_axi_gmem_WDATA[53] = \<const0> ;
  assign m_axi_gmem_WDATA[52] = \<const0> ;
  assign m_axi_gmem_WDATA[51] = \<const0> ;
  assign m_axi_gmem_WDATA[50] = \<const0> ;
  assign m_axi_gmem_WDATA[49] = \<const0> ;
  assign m_axi_gmem_WDATA[48] = \<const0> ;
  assign m_axi_gmem_WDATA[47] = \<const0> ;
  assign m_axi_gmem_WDATA[46] = \<const0> ;
  assign m_axi_gmem_WDATA[45] = \<const0> ;
  assign m_axi_gmem_WDATA[44] = \<const0> ;
  assign m_axi_gmem_WDATA[43] = \<const0> ;
  assign m_axi_gmem_WDATA[42] = \<const0> ;
  assign m_axi_gmem_WDATA[41] = \<const0> ;
  assign m_axi_gmem_WDATA[40] = \<const0> ;
  assign m_axi_gmem_WDATA[39] = \<const0> ;
  assign m_axi_gmem_WDATA[38] = \<const0> ;
  assign m_axi_gmem_WDATA[37] = \<const0> ;
  assign m_axi_gmem_WDATA[36] = \<const0> ;
  assign m_axi_gmem_WDATA[35] = \<const0> ;
  assign m_axi_gmem_WDATA[34] = \<const0> ;
  assign m_axi_gmem_WDATA[33] = \<const0> ;
  assign m_axi_gmem_WDATA[32] = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30:0] = \^m_axi_gmem_WDATA [30:0];
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WSTRB[63] = \<const0> ;
  assign m_axi_gmem_WSTRB[62] = \<const0> ;
  assign m_axi_gmem_WSTRB[61] = \<const0> ;
  assign m_axi_gmem_WSTRB[60] = \<const0> ;
  assign m_axi_gmem_WSTRB[59] = \<const0> ;
  assign m_axi_gmem_WSTRB[58] = \<const0> ;
  assign m_axi_gmem_WSTRB[57] = \<const0> ;
  assign m_axi_gmem_WSTRB[56] = \<const0> ;
  assign m_axi_gmem_WSTRB[55] = \<const0> ;
  assign m_axi_gmem_WSTRB[54] = \<const0> ;
  assign m_axi_gmem_WSTRB[53] = \<const0> ;
  assign m_axi_gmem_WSTRB[52] = \<const0> ;
  assign m_axi_gmem_WSTRB[51] = \<const0> ;
  assign m_axi_gmem_WSTRB[50] = \<const0> ;
  assign m_axi_gmem_WSTRB[49] = \<const0> ;
  assign m_axi_gmem_WSTRB[48] = \<const0> ;
  assign m_axi_gmem_WSTRB[47] = \<const0> ;
  assign m_axi_gmem_WSTRB[46] = \<const0> ;
  assign m_axi_gmem_WSTRB[45] = \<const0> ;
  assign m_axi_gmem_WSTRB[44] = \<const0> ;
  assign m_axi_gmem_WSTRB[43] = \<const0> ;
  assign m_axi_gmem_WSTRB[42] = \<const0> ;
  assign m_axi_gmem_WSTRB[41] = \<const0> ;
  assign m_axi_gmem_WSTRB[40] = \<const0> ;
  assign m_axi_gmem_WSTRB[39] = \<const0> ;
  assign m_axi_gmem_WSTRB[38] = \<const0> ;
  assign m_axi_gmem_WSTRB[37] = \<const0> ;
  assign m_axi_gmem_WSTRB[36] = \<const0> ;
  assign m_axi_gmem_WSTRB[35] = \<const0> ;
  assign m_axi_gmem_WSTRB[34] = \<const0> ;
  assign m_axi_gmem_WSTRB[33] = \<const0> ;
  assign m_axi_gmem_WSTRB[32] = \<const0> ;
  assign m_axi_gmem_WSTRB[31] = \<const0> ;
  assign m_axi_gmem_WSTRB[30] = \<const0> ;
  assign m_axi_gmem_WSTRB[29] = \<const0> ;
  assign m_axi_gmem_WSTRB[28] = \<const0> ;
  assign m_axi_gmem_WSTRB[27] = \<const0> ;
  assign m_axi_gmem_WSTRB[26] = \<const0> ;
  assign m_axi_gmem_WSTRB[25] = \<const0> ;
  assign m_axi_gmem_WSTRB[24] = \<const0> ;
  assign m_axi_gmem_WSTRB[23] = \<const0> ;
  assign m_axi_gmem_WSTRB[22] = \<const0> ;
  assign m_axi_gmem_WSTRB[21] = \<const0> ;
  assign m_axi_gmem_WSTRB[20] = \<const0> ;
  assign m_axi_gmem_WSTRB[19] = \<const0> ;
  assign m_axi_gmem_WSTRB[18] = \<const0> ;
  assign m_axi_gmem_WSTRB[17] = \<const0> ;
  assign m_axi_gmem_WSTRB[16] = \<const0> ;
  assign m_axi_gmem_WSTRB[15] = \<const0> ;
  assign m_axi_gmem_WSTRB[14] = \<const0> ;
  assign m_axi_gmem_WSTRB[13] = \<const0> ;
  assign m_axi_gmem_WSTRB[12] = \<const0> ;
  assign m_axi_gmem_WSTRB[11] = \<const0> ;
  assign m_axi_gmem_WSTRB[10] = \<const0> ;
  assign m_axi_gmem_WSTRB[9] = \<const0> ;
  assign m_axi_gmem_WSTRB[8] = \<const0> ;
  assign m_axi_gmem_WSTRB[7:0] = \^m_axi_gmem_WSTRB [7:0];
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign m_axi_results_ARADDR[63] = \<const0> ;
  assign m_axi_results_ARADDR[62] = \<const0> ;
  assign m_axi_results_ARADDR[61] = \<const0> ;
  assign m_axi_results_ARADDR[60] = \<const0> ;
  assign m_axi_results_ARADDR[59] = \<const0> ;
  assign m_axi_results_ARADDR[58] = \<const0> ;
  assign m_axi_results_ARADDR[57] = \<const0> ;
  assign m_axi_results_ARADDR[56] = \<const0> ;
  assign m_axi_results_ARADDR[55] = \<const0> ;
  assign m_axi_results_ARADDR[54] = \<const0> ;
  assign m_axi_results_ARADDR[53] = \<const0> ;
  assign m_axi_results_ARADDR[52] = \<const0> ;
  assign m_axi_results_ARADDR[51] = \<const0> ;
  assign m_axi_results_ARADDR[50] = \<const0> ;
  assign m_axi_results_ARADDR[49] = \<const0> ;
  assign m_axi_results_ARADDR[48] = \<const0> ;
  assign m_axi_results_ARADDR[47] = \<const0> ;
  assign m_axi_results_ARADDR[46] = \<const0> ;
  assign m_axi_results_ARADDR[45] = \<const0> ;
  assign m_axi_results_ARADDR[44] = \<const0> ;
  assign m_axi_results_ARADDR[43] = \<const0> ;
  assign m_axi_results_ARADDR[42] = \<const0> ;
  assign m_axi_results_ARADDR[41] = \<const0> ;
  assign m_axi_results_ARADDR[40] = \<const0> ;
  assign m_axi_results_ARADDR[39] = \<const0> ;
  assign m_axi_results_ARADDR[38] = \<const0> ;
  assign m_axi_results_ARADDR[37] = \<const0> ;
  assign m_axi_results_ARADDR[36] = \<const0> ;
  assign m_axi_results_ARADDR[35] = \<const0> ;
  assign m_axi_results_ARADDR[34] = \<const0> ;
  assign m_axi_results_ARADDR[33] = \<const0> ;
  assign m_axi_results_ARADDR[32] = \<const0> ;
  assign m_axi_results_ARADDR[31] = \<const0> ;
  assign m_axi_results_ARADDR[30] = \<const0> ;
  assign m_axi_results_ARADDR[29] = \<const0> ;
  assign m_axi_results_ARADDR[28] = \<const0> ;
  assign m_axi_results_ARADDR[27] = \<const0> ;
  assign m_axi_results_ARADDR[26] = \<const0> ;
  assign m_axi_results_ARADDR[25] = \<const0> ;
  assign m_axi_results_ARADDR[24] = \<const0> ;
  assign m_axi_results_ARADDR[23] = \<const0> ;
  assign m_axi_results_ARADDR[22] = \<const0> ;
  assign m_axi_results_ARADDR[21] = \<const0> ;
  assign m_axi_results_ARADDR[20] = \<const0> ;
  assign m_axi_results_ARADDR[19] = \<const0> ;
  assign m_axi_results_ARADDR[18] = \<const0> ;
  assign m_axi_results_ARADDR[17] = \<const0> ;
  assign m_axi_results_ARADDR[16] = \<const0> ;
  assign m_axi_results_ARADDR[15] = \<const0> ;
  assign m_axi_results_ARADDR[14] = \<const0> ;
  assign m_axi_results_ARADDR[13] = \<const0> ;
  assign m_axi_results_ARADDR[12] = \<const0> ;
  assign m_axi_results_ARADDR[11] = \<const0> ;
  assign m_axi_results_ARADDR[10] = \<const0> ;
  assign m_axi_results_ARADDR[9] = \<const0> ;
  assign m_axi_results_ARADDR[8] = \<const0> ;
  assign m_axi_results_ARADDR[7] = \<const0> ;
  assign m_axi_results_ARADDR[6] = \<const0> ;
  assign m_axi_results_ARADDR[5] = \<const0> ;
  assign m_axi_results_ARADDR[4] = \<const0> ;
  assign m_axi_results_ARADDR[3] = \<const0> ;
  assign m_axi_results_ARADDR[2] = \<const0> ;
  assign m_axi_results_ARADDR[1] = \<const0> ;
  assign m_axi_results_ARADDR[0] = \<const0> ;
  assign m_axi_results_ARBURST[1] = \<const0> ;
  assign m_axi_results_ARBURST[0] = \<const0> ;
  assign m_axi_results_ARCACHE[3] = \<const0> ;
  assign m_axi_results_ARCACHE[2] = \<const0> ;
  assign m_axi_results_ARCACHE[1] = \<const0> ;
  assign m_axi_results_ARCACHE[0] = \<const0> ;
  assign m_axi_results_ARID[0] = \<const0> ;
  assign m_axi_results_ARLEN[7] = \<const0> ;
  assign m_axi_results_ARLEN[6] = \<const0> ;
  assign m_axi_results_ARLEN[5] = \<const0> ;
  assign m_axi_results_ARLEN[4] = \<const0> ;
  assign m_axi_results_ARLEN[3] = \<const0> ;
  assign m_axi_results_ARLEN[2] = \<const0> ;
  assign m_axi_results_ARLEN[1] = \<const0> ;
  assign m_axi_results_ARLEN[0] = \<const0> ;
  assign m_axi_results_ARLOCK[1] = \<const0> ;
  assign m_axi_results_ARLOCK[0] = \<const0> ;
  assign m_axi_results_ARPROT[2] = \<const0> ;
  assign m_axi_results_ARPROT[1] = \<const0> ;
  assign m_axi_results_ARPROT[0] = \<const0> ;
  assign m_axi_results_ARQOS[3] = \<const0> ;
  assign m_axi_results_ARQOS[2] = \<const0> ;
  assign m_axi_results_ARQOS[1] = \<const0> ;
  assign m_axi_results_ARQOS[0] = \<const0> ;
  assign m_axi_results_ARREGION[3] = \<const0> ;
  assign m_axi_results_ARREGION[2] = \<const0> ;
  assign m_axi_results_ARREGION[1] = \<const0> ;
  assign m_axi_results_ARREGION[0] = \<const0> ;
  assign m_axi_results_ARSIZE[2] = \<const0> ;
  assign m_axi_results_ARSIZE[1] = \<const0> ;
  assign m_axi_results_ARSIZE[0] = \<const0> ;
  assign m_axi_results_ARUSER[0] = \<const0> ;
  assign m_axi_results_ARVALID = \<const0> ;
  assign m_axi_results_AWADDR[63:3] = \^m_axi_results_AWADDR [63:3];
  assign m_axi_results_AWADDR[2] = \<const0> ;
  assign m_axi_results_AWADDR[1] = \<const0> ;
  assign m_axi_results_AWADDR[0] = \<const0> ;
  assign m_axi_results_AWBURST[1] = \<const0> ;
  assign m_axi_results_AWBURST[0] = \<const0> ;
  assign m_axi_results_AWCACHE[3] = \<const0> ;
  assign m_axi_results_AWCACHE[2] = \<const0> ;
  assign m_axi_results_AWCACHE[1] = \<const0> ;
  assign m_axi_results_AWCACHE[0] = \<const0> ;
  assign m_axi_results_AWID[0] = \<const0> ;
  assign m_axi_results_AWLEN[7] = \<const0> ;
  assign m_axi_results_AWLEN[6] = \<const0> ;
  assign m_axi_results_AWLEN[5] = \<const0> ;
  assign m_axi_results_AWLEN[4] = \<const0> ;
  assign m_axi_results_AWLEN[3:0] = \^m_axi_results_AWLEN [3:0];
  assign m_axi_results_AWLOCK[1] = \<const0> ;
  assign m_axi_results_AWLOCK[0] = \<const0> ;
  assign m_axi_results_AWPROT[2] = \<const0> ;
  assign m_axi_results_AWPROT[1] = \<const0> ;
  assign m_axi_results_AWPROT[0] = \<const0> ;
  assign m_axi_results_AWQOS[3] = \<const0> ;
  assign m_axi_results_AWQOS[2] = \<const0> ;
  assign m_axi_results_AWQOS[1] = \<const0> ;
  assign m_axi_results_AWQOS[0] = \<const0> ;
  assign m_axi_results_AWREGION[3] = \<const0> ;
  assign m_axi_results_AWREGION[2] = \<const0> ;
  assign m_axi_results_AWREGION[1] = \<const0> ;
  assign m_axi_results_AWREGION[0] = \<const0> ;
  assign m_axi_results_AWSIZE[2] = \<const0> ;
  assign m_axi_results_AWSIZE[1] = \<const0> ;
  assign m_axi_results_AWSIZE[0] = \<const0> ;
  assign m_axi_results_AWUSER[0] = \<const0> ;
  assign m_axi_results_WID[0] = \<const0> ;
  assign m_axi_results_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_c_U_n_5),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_runBench_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_224),
        .Q(ap_sync_reg_runBench_U0_ap_ready_reg_n_2),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_control_s_axi control_s_axi_U
       (.CO(grp_fu_135_p2),
        .D(p_0_in),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(dataNum),
        .S({runBench_U0_n_135,runBench_U0_n_136}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_154),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_156),
        .ap_sync_reg_runBench_U0_ap_ready_reg(control_s_axi_U_n_224),
        .ap_sync_reg_runBench_U0_ap_ready_reg_0({ap_CS_fsm_state19,runBench_U0_n_11}),
        .ap_sync_reg_runBench_U0_ap_ready_reg_1(ap_sync_reg_runBench_U0_ap_ready_reg_n_2),
        .countCycles_U0_ap_start(countCycles_U0_ap_start),
        .counterCmd_full_n(counterCmd_full_n),
        .\gmem_addr_read_reg_265_reg[35] (control_s_axi_U_n_37),
        .\icmp_ln1069_reg_270_reg[0]_i_164_0 (gmem_addr_read_reg_265),
        .icmp_ln17_reg_255(icmp_ln17_reg_255),
        .in(res),
        .int_ap_idle_reg_0(ap_CS_fsm_state1),
        .\int_mem_reg[63]_0 (mem),
        .interrupt(interrupt),
        .res_c_full_n(res_c_full_n),
        .runBench_U0_rw(runBench_U0_rw),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shiftReg_ce(shiftReg_ce),
        .start_for_countCycles_U0_full_n(start_for_countCycles_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_countCycles countCycles_U0
       (.D(countCycles_U0_m_axi_results_WVALID),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .WEBWE(\store_unit/buff_wdata/push ),
        .\ap_CS_fsm_reg[2]_0 (countCycles_U0_n_75),
        .\ap_CS_fsm_reg[2]_1 (counterCmd_U_n_5),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1(\grp_countCycles_Pipeline_count_fu_90/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_sync_done(ap_sync_done),
        .countCycles_U0_ap_start(countCycles_U0_ap_start),
        .countCycles_U0_out_r_read(countCycles_U0_out_r_read),
        .counterCmd_empty_n(counterCmd_empty_n),
        .din(countCycles_U0_m_axi_results_WDATA),
        .internal_empty_n_reg(countCycles_U0_n_76),
        .out(res_c_dout),
        .push(\store_unit/fifo_wreq/push ),
        .q(q),
        .res_c_empty_n(res_c_empty_n),
        .results_AWREADY(results_AWREADY),
        .results_BVALID(results_BVALID),
        .results_WREADY(results_WREADY),
        .\trunc_ln_reg_133_reg[60]_0 (countCycles_U0_m_axi_results_AWADDR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_fifo_w64_d2_S counterCmd_U
       (.Q(ap_CS_fsm_state3),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0] (\SRL_SIG_reg[0] ),
        .\SRL_SIG_reg[0]_0_sp_1 (runBench_U0_n_169),
        .\SRL_SIG_reg[1][0] (runBench_U0_n_168),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_countCycles_Pipeline_count_fu_90/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .countCycles_U0_out_r_read(countCycles_U0_out_r_read),
        .counterCmd_empty_n(counterCmd_empty_n),
        .counterCmd_full_n(counterCmd_full_n),
        .internal_empty_n_reg_0(counterCmd_U_n_5),
        .internal_full_n_reg_0(countCycles_U0_n_75),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_entry_proc entry_proc_U0
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(res_c_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi gmem_m_axi_U
       (.D({ap_NS_fsm[20],ap_NS_fsm[11],runBench_U0_m_axi_gmem_RREADY,gmem_m_axi_U_n_14}),
        .E(\grp_runBench_Pipeline_dataWrite1_fu_119/i_1_fu_5010_out ),
        .Q({ap_CS_fsm_state20,ap_CS_fsm_state11,ap_CS_fsm_state9_1,ap_CS_fsm_state2}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_runBench_Pipeline_dataWrite1_fu_119/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_1(\grp_runBench_Pipeline_dataWrite_fu_127/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .\bus_narrow_gen.data_buf_reg[511] (gmem_RDATA),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[2] (\^m_axi_gmem_ARLEN [0]),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN [3]),
        .\data_p1_reg[67] ({\^m_axi_gmem_AWLEN ,\^m_axi_gmem_AWADDR }),
        .\data_p2_reg[64] ({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .\dout_reg[57] (runBench_U0_m_axi_gmem_ARADDR),
        .\dout_reg[72] ({m_axi_gmem_WLAST,\^m_axi_gmem_WSTRB ,\^m_axi_gmem_WDATA }),
        .full_n_reg(\grp_runBench_Pipeline_dataWrite_fu_127/i_fu_5010_out ),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .in({runBench_U0_m_axi_gmem_AWLEN,runBench_U0_m_axi_gmem_AWADDR}),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .\mem_reg[30] (runBench_U0_m_axi_gmem_WDATA),
        .push(\store_unit/fifo_wreq/push_2 ),
        .push_0(\store_unit/buff_wdata/push_0 ),
        .runBench_U0_m_axi_gmem_BREADY(runBench_U0_m_axi_gmem_BREADY),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_fifo_w64_d3_S res_c_U
       (.Q(ap_CS_fsm_state19),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(ap_sync_reg_runBench_U0_ap_ready_reg_n_2),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_0(control_s_axi_U_n_156),
        .countCycles_U0_out_r_read(countCycles_U0_out_r_read),
        .counterCmd_full_n(counterCmd_full_n),
        .in(res),
        .internal_full_n_reg_0(res_c_U_n_5),
        .internal_full_n_reg_1(res_c_U_n_6),
        .internal_full_n_reg_2(countCycles_U0_n_76),
        .out(res_c_dout),
        .res_c_empty_n(res_c_empty_n),
        .res_c_full_n(res_c_full_n),
        .runBench_U0_rw(runBench_U0_rw),
        .shiftReg_ce(shiftReg_ce),
        .start_for_countCycles_U0_full_n(start_for_countCycles_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi results_m_axi_U
       (.D(countCycles_U0_m_axi_results_WVALID),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state4}),
        .SR(ap_rst_n_inv),
        .WEBWE(\store_unit/buff_wdata/push ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] ({\^m_axi_results_AWLEN ,\^m_axi_results_AWADDR }),
        .din(countCycles_U0_m_axi_results_WDATA),
        .\dout_reg[72] ({m_axi_results_WLAST,m_axi_results_WSTRB,m_axi_results_WDATA}),
        .dout_vld_reg(results_m_axi_U_n_81),
        .in(countCycles_U0_m_axi_results_AWADDR),
        .m_axi_results_AWREADY(m_axi_results_AWREADY),
        .m_axi_results_AWVALID(m_axi_results_AWVALID),
        .m_axi_results_BVALID(m_axi_results_BVALID),
        .m_axi_results_RVALID(m_axi_results_RVALID),
        .m_axi_results_WREADY(m_axi_results_WREADY),
        .m_axi_results_WVALID(m_axi_results_WVALID),
        .push(\store_unit/fifo_wreq/push ),
        .results_AWREADY(results_AWREADY),
        .results_BVALID(results_BVALID),
        .results_WREADY(results_WREADY),
        .s_ready_t_reg(m_axi_results_BREADY),
        .s_ready_t_reg_0(m_axi_results_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_runBench runBench_U0
       (.CO(grp_fu_135_p2),
        .D({ap_NS_fsm[20],ap_NS_fsm[11],runBench_U0_m_axi_gmem_RREADY,gmem_m_axi_U_n_14}),
        .E(\grp_runBench_Pipeline_dataWrite1_fu_119/i_1_fu_5010_out ),
        .Q({ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state11,ap_CS_fsm_state9_1,ap_CS_fsm_state2,runBench_U0_n_11}),
        .S({runBench_U0_n_135,runBench_U0_n_136}),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0] (\SRL_SIG_reg[0] ),
        .\SRL_SIG_reg[0]_0_sp_1 (runBench_U0_n_169),
        .\ap_CS_fsm_reg[0]_0 (ap_sync_reg_runBench_U0_ap_ready_reg_n_2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(results_m_axi_U_n_81),
        .ap_enable_reg_pp0_iter1(\grp_runBench_Pipeline_dataWrite1_fu_119/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_0(\grp_runBench_Pipeline_dataWrite_fu_127/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .counterCmd_full_n(counterCmd_full_n),
        .\dout_reg[95] (dataNum),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .\gmem_addr_read_reg_265_reg[29]_0 (gmem_addr_read_reg_265),
        .\gmem_addr_read_reg_265_reg[511]_0 (gmem_RDATA),
        .\i_1_reg_120_reg[0] (\grp_runBench_Pipeline_dataWrite_fu_127/i_fu_5010_out ),
        .\i_1_reg_120_reg[30] (runBench_U0_m_axi_gmem_WDATA),
        .\icmp_ln1069_reg_270_reg[0]_i_134_0 (control_s_axi_U_n_37),
        .icmp_ln17_reg_255(icmp_ln17_reg_255),
        .\icmp_ln17_reg_255_reg[0]_0 (control_s_axi_U_n_154),
        .in({runBench_U0_m_axi_gmem_AWLEN,runBench_U0_m_axi_gmem_AWADDR}),
        .\int_rw_reg[0] (runBench_U0_n_168),
        .push(\store_unit/fifo_wreq/push_2 ),
        .push_1(\store_unit/buff_wdata/push_0 ),
        .\reg_150_reg[57]_0 (mem),
        .runBench_U0_m_axi_gmem_BREADY(runBench_U0_m_axi_gmem_BREADY),
        .runBench_U0_rw(runBench_U0_rw),
        .\trunc_ln_reg_250_reg[57]_0 (runBench_U0_m_axi_gmem_ARADDR),
        .\trunc_ln_reg_250_reg[57]_1 (p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_start_for_countCycles_U0 start_for_countCycles_U0_U
       (.Q(ap_CS_fsm_state9),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .countCycles_U0_ap_start(countCycles_U0_ap_start),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_156),
        .\mOutPtr_reg[0]_1 (results_m_axi_U_n_81),
        .results_BVALID(results_BVALID),
        .start_for_countCycles_U0_full_n(start_for_countCycles_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_control_s_axi
   (interrupt,
    runBench_U0_rw,
    Q,
    CO,
    \gmem_addr_read_reg_265_reg[35] ,
    D,
    \int_mem_reg[63]_0 ,
    \ap_CS_fsm_reg[0] ,
    ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    in,
    shiftReg_ce,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    ap_sync_reg_runBench_U0_ap_ready_reg,
    s_axi_control_RDATA,
    SR,
    ap_clk,
    \icmp_ln1069_reg_270_reg[0]_i_164_0 ,
    S,
    ap_sync_reg_runBench_U0_ap_ready_reg_0,
    icmp_ln17_reg_255,
    ap_sync_ready,
    ap_rst_n,
    countCycles_U0_ap_start,
    ap_sync_done,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    s_axi_control_WVALID,
    ap_sync_reg_runBench_U0_ap_ready_reg_1,
    int_ap_idle_reg_0,
    ap_sync_reg_entry_proc_U0_ap_ready,
    start_once_reg,
    start_for_countCycles_U0_full_n,
    res_c_full_n,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    counterCmd_full_n,
    s_axi_control_AWADDR);
  output interrupt;
  output runBench_U0_rw;
  output [31:0]Q;
  output [0:0]CO;
  output [0:0]\gmem_addr_read_reg_265_reg[35] ;
  output [57:0]D;
  output [57:0]\int_mem_reg[63]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output ap_start;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [60:0]in;
  output shiftReg_ce;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output ap_sync_reg_runBench_U0_ap_ready_reg;
  output [31:0]s_axi_control_RDATA;
  input [0:0]SR;
  input ap_clk;
  input [29:0]\icmp_ln1069_reg_270_reg[0]_i_164_0 ;
  input [1:0]S;
  input [1:0]ap_sync_reg_runBench_U0_ap_ready_reg_0;
  input icmp_ln17_reg_255;
  input ap_sync_ready;
  input ap_rst_n;
  input countCycles_U0_ap_start;
  input ap_sync_done;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_WVALID;
  input ap_sync_reg_runBench_U0_ap_ready_reg_1;
  input [0:0]int_ap_idle_reg_0;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input start_once_reg;
  input start_for_countCycles_U0_full_n;
  input res_c_full_n;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input counterCmd_full_n;
  input [5:0]s_axi_control_AWADDR;

  wire [0:0]CO;
  wire [57:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1_n_2 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [31:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[19]_i_10_n_2 ;
  wire \ap_CS_fsm[19]_i_11_n_2 ;
  wire \ap_CS_fsm[19]_i_12_n_2 ;
  wire \ap_CS_fsm[19]_i_13_n_2 ;
  wire \ap_CS_fsm[19]_i_15_n_2 ;
  wire \ap_CS_fsm[19]_i_16_n_2 ;
  wire \ap_CS_fsm[19]_i_17_n_2 ;
  wire \ap_CS_fsm[19]_i_18_n_2 ;
  wire \ap_CS_fsm[19]_i_19_n_2 ;
  wire \ap_CS_fsm[19]_i_20_n_2 ;
  wire \ap_CS_fsm[19]_i_21_n_2 ;
  wire \ap_CS_fsm[19]_i_22_n_2 ;
  wire \ap_CS_fsm[19]_i_24_n_2 ;
  wire \ap_CS_fsm[19]_i_25_n_2 ;
  wire \ap_CS_fsm[19]_i_26_n_2 ;
  wire \ap_CS_fsm[19]_i_27_n_2 ;
  wire \ap_CS_fsm[19]_i_28_n_2 ;
  wire \ap_CS_fsm[19]_i_29_n_2 ;
  wire \ap_CS_fsm[19]_i_30_n_2 ;
  wire \ap_CS_fsm[19]_i_31_n_2 ;
  wire \ap_CS_fsm[19]_i_32_n_2 ;
  wire \ap_CS_fsm[19]_i_33_n_2 ;
  wire \ap_CS_fsm[19]_i_34_n_2 ;
  wire \ap_CS_fsm[19]_i_35_n_2 ;
  wire \ap_CS_fsm[19]_i_36_n_2 ;
  wire \ap_CS_fsm[19]_i_37_n_2 ;
  wire \ap_CS_fsm[19]_i_38_n_2 ;
  wire \ap_CS_fsm[19]_i_39_n_2 ;
  wire \ap_CS_fsm[19]_i_6_n_2 ;
  wire \ap_CS_fsm[19]_i_7_n_2 ;
  wire \ap_CS_fsm[19]_i_8_n_2 ;
  wire \ap_CS_fsm[19]_i_9_n_2 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[19]_i_14_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_14_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_14_n_4 ;
  wire \ap_CS_fsm_reg[19]_i_14_n_5 ;
  wire \ap_CS_fsm_reg[19]_i_23_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_23_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_23_n_4 ;
  wire \ap_CS_fsm_reg[19]_i_23_n_5 ;
  wire \ap_CS_fsm_reg[19]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[19]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[19]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_5_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_5_n_4 ;
  wire \ap_CS_fsm_reg[19]_i_5_n_5 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_runBench_U0_ap_ready;
  wire ap_sync_reg_runBench_U0_ap_ready_reg;
  wire [1:0]ap_sync_reg_runBench_U0_ap_ready_reg_0;
  wire ap_sync_reg_runBench_U0_ap_ready_reg_1;
  wire ar_hs;
  wire auto_restart_status_i_1_n_2;
  wire auto_restart_status_reg_n_2;
  wire countCycles_U0_ap_start;
  wire counterCmd_full_n;
  wire [1:0]data3;
  wire [0:0]\gmem_addr_read_reg_265_reg[35] ;
  wire \icmp_ln1069_reg_270[0]_i_182_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_183_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_195_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_196_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_197_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_198_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_208_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_209_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_210_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_211_n_2 ;
  wire [29:0]\icmp_ln1069_reg_270_reg[0]_i_164_0 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_164_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_164_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_164_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_179_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_179_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_179_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_179_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_194_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_194_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_194_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_194_n_5 ;
  wire icmp_ln17_reg_255;
  wire [60:0]in;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_2;
  wire int_ap_ready_i_2_n_2;
  wire int_ap_ready_i_3_n_2;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart_i_1_n_2;
  wire [31:0]int_dataNum0;
  wire \int_dataNum[31]_i_1_n_2 ;
  wire \int_dataNum[31]_i_3_n_2 ;
  wire int_gie_i_1_n_2;
  wire int_gie_reg_n_2;
  wire int_ier;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[0]_i_2_n_2 ;
  wire \int_isr[0]_i_3_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_mem[31]_i_1_n_2 ;
  wire \int_mem[31]_i_3_n_2 ;
  wire \int_mem[63]_i_1_n_2 ;
  wire [31:0]int_mem_reg0;
  wire [31:0]int_mem_reg04_out;
  wire [57:0]\int_mem_reg[63]_0 ;
  wire \int_res[31]_i_1_n_2 ;
  wire \int_res[63]_i_1_n_2 ;
  wire [31:0]int_res_reg0;
  wire [31:0]int_res_reg01_out;
  wire \int_rw[0]_i_1_n_2 ;
  wire \int_rw[0]_i_2_n_2 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_2;
  wire int_task_ap_done_i_2_n_2;
  wire int_task_ap_done_i_4_n_2;
  wire interrupt;
  wire [5:0]mem;
  wire p_0_in12_in;
  wire [7:2]p_6_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_3_n_2 ;
  wire \rdata[0]_i_4_n_2 ;
  wire \rdata[0]_i_5_n_2 ;
  wire \rdata[0]_i_6_n_2 ;
  wire \rdata[0]_i_7_n_2 ;
  wire \rdata[10]_i_2_n_2 ;
  wire \rdata[11]_i_2_n_2 ;
  wire \rdata[12]_i_2_n_2 ;
  wire \rdata[13]_i_2_n_2 ;
  wire \rdata[14]_i_2_n_2 ;
  wire \rdata[15]_i_2_n_2 ;
  wire \rdata[16]_i_2_n_2 ;
  wire \rdata[17]_i_2_n_2 ;
  wire \rdata[18]_i_2_n_2 ;
  wire \rdata[19]_i_2_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[1]_i_3_n_2 ;
  wire \rdata[1]_i_4_n_2 ;
  wire \rdata[1]_i_5_n_2 ;
  wire \rdata[20]_i_2_n_2 ;
  wire \rdata[21]_i_2_n_2 ;
  wire \rdata[22]_i_2_n_2 ;
  wire \rdata[23]_i_2_n_2 ;
  wire \rdata[24]_i_2_n_2 ;
  wire \rdata[25]_i_2_n_2 ;
  wire \rdata[26]_i_2_n_2 ;
  wire \rdata[27]_i_2_n_2 ;
  wire \rdata[28]_i_2_n_2 ;
  wire \rdata[29]_i_2_n_2 ;
  wire \rdata[2]_i_2_n_2 ;
  wire \rdata[2]_i_3_n_2 ;
  wire \rdata[30]_i_2_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[31]_i_4_n_2 ;
  wire \rdata[31]_i_5_n_2 ;
  wire \rdata[31]_i_6_n_2 ;
  wire \rdata[31]_i_7_n_2 ;
  wire \rdata[3]_i_2_n_2 ;
  wire \rdata[3]_i_3_n_2 ;
  wire \rdata[4]_i_2_n_2 ;
  wire \rdata[5]_i_2_n_2 ;
  wire \rdata[6]_i_2_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire \rdata[7]_i_3_n_2 ;
  wire \rdata[8]_i_2_n_2 ;
  wire \rdata[9]_i_2_n_2 ;
  wire \rdata[9]_i_3_n_2 ;
  wire \rdata[9]_i_4_n_2 ;
  wire \rdata[9]_i_5_n_2 ;
  wire \rdata[9]_i_6_n_2 ;
  wire \rdata[9]_i_7_n_2 ;
  wire [2:0]res;
  wire res_c_full_n;
  wire runBench_U0_rw;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire start_for_countCycles_U0_full_n;
  wire start_once_reg;
  wire task_ap_done;
  wire \trunc_ln_reg_250[10]_i_2_n_2 ;
  wire \trunc_ln_reg_250[10]_i_3_n_2 ;
  wire \trunc_ln_reg_250[10]_i_4_n_2 ;
  wire \trunc_ln_reg_250[10]_i_5_n_2 ;
  wire \trunc_ln_reg_250[14]_i_2_n_2 ;
  wire \trunc_ln_reg_250[14]_i_3_n_2 ;
  wire \trunc_ln_reg_250[14]_i_4_n_2 ;
  wire \trunc_ln_reg_250[14]_i_5_n_2 ;
  wire \trunc_ln_reg_250[18]_i_2_n_2 ;
  wire \trunc_ln_reg_250[18]_i_3_n_2 ;
  wire \trunc_ln_reg_250[18]_i_4_n_2 ;
  wire \trunc_ln_reg_250[18]_i_5_n_2 ;
  wire \trunc_ln_reg_250[22]_i_2_n_2 ;
  wire \trunc_ln_reg_250[22]_i_3_n_2 ;
  wire \trunc_ln_reg_250[22]_i_4_n_2 ;
  wire \trunc_ln_reg_250[22]_i_5_n_2 ;
  wire \trunc_ln_reg_250[26]_i_2_n_2 ;
  wire \trunc_ln_reg_250[26]_i_3_n_2 ;
  wire \trunc_ln_reg_250[26]_i_4_n_2 ;
  wire \trunc_ln_reg_250[26]_i_5_n_2 ;
  wire \trunc_ln_reg_250[2]_i_2_n_2 ;
  wire \trunc_ln_reg_250[2]_i_3_n_2 ;
  wire \trunc_ln_reg_250[2]_i_4_n_2 ;
  wire \trunc_ln_reg_250[30]_i_2_n_2 ;
  wire \trunc_ln_reg_250[30]_i_3_n_2 ;
  wire \trunc_ln_reg_250[30]_i_4_n_2 ;
  wire \trunc_ln_reg_250[30]_i_5_n_2 ;
  wire \trunc_ln_reg_250[34]_i_2_n_2 ;
  wire \trunc_ln_reg_250[34]_i_3_n_2 ;
  wire \trunc_ln_reg_250[34]_i_4_n_2 ;
  wire \trunc_ln_reg_250[34]_i_5_n_2 ;
  wire \trunc_ln_reg_250[34]_i_6_n_2 ;
  wire \trunc_ln_reg_250[38]_i_2_n_2 ;
  wire \trunc_ln_reg_250[38]_i_3_n_2 ;
  wire \trunc_ln_reg_250[38]_i_4_n_2 ;
  wire \trunc_ln_reg_250[38]_i_5_n_2 ;
  wire \trunc_ln_reg_250[42]_i_2_n_2 ;
  wire \trunc_ln_reg_250[42]_i_3_n_2 ;
  wire \trunc_ln_reg_250[42]_i_4_n_2 ;
  wire \trunc_ln_reg_250[42]_i_5_n_2 ;
  wire \trunc_ln_reg_250[46]_i_2_n_2 ;
  wire \trunc_ln_reg_250[46]_i_3_n_2 ;
  wire \trunc_ln_reg_250[46]_i_4_n_2 ;
  wire \trunc_ln_reg_250[46]_i_5_n_2 ;
  wire \trunc_ln_reg_250[50]_i_2_n_2 ;
  wire \trunc_ln_reg_250[50]_i_3_n_2 ;
  wire \trunc_ln_reg_250[50]_i_4_n_2 ;
  wire \trunc_ln_reg_250[50]_i_5_n_2 ;
  wire \trunc_ln_reg_250[54]_i_2_n_2 ;
  wire \trunc_ln_reg_250[54]_i_3_n_2 ;
  wire \trunc_ln_reg_250[54]_i_4_n_2 ;
  wire \trunc_ln_reg_250[54]_i_5_n_2 ;
  wire \trunc_ln_reg_250[57]_i_3_n_2 ;
  wire \trunc_ln_reg_250[57]_i_4_n_2 ;
  wire \trunc_ln_reg_250[57]_i_5_n_2 ;
  wire \trunc_ln_reg_250[6]_i_2_n_2 ;
  wire \trunc_ln_reg_250[6]_i_3_n_2 ;
  wire \trunc_ln_reg_250[6]_i_4_n_2 ;
  wire \trunc_ln_reg_250[6]_i_5_n_2 ;
  wire \trunc_ln_reg_250_reg[10]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[10]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[10]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[10]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[14]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[14]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[14]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[14]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[18]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[18]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[18]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[18]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[22]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[22]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[22]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[22]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[26]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[26]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[26]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[26]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[2]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[2]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[2]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[2]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[30]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[30]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[30]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[30]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[34]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[34]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[34]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[34]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[38]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[38]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[38]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[38]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[42]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[42]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[42]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[42]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[46]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[46]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[46]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[46]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[50]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[50]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[50]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[50]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[54]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[54]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[54]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[54]_i_1_n_5 ;
  wire \trunc_ln_reg_250_reg[57]_i_2_n_4 ;
  wire \trunc_ln_reg_250_reg[57]_i_2_n_5 ;
  wire \trunc_ln_reg_250_reg[6]_i_1_n_2 ;
  wire \trunc_ln_reg_250_reg[6]_i_1_n_3 ;
  wire \trunc_ln_reg_250_reg[6]_i_1_n_4 ;
  wire \trunc_ln_reg_250_reg[6]_i_1_n_5 ;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_164_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_179_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_194_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln_reg_250_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln_reg_250_reg[57]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln_reg_250_reg[57]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_2 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_2 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_countCycles_U0_full_n),
        .I4(res_c_full_n),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_10 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\ap_CS_fsm[19]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_11 
       (.I0(Q[29]),
        .I1(Q[28]),
        .O(\ap_CS_fsm[19]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_12 
       (.I0(Q[27]),
        .I1(Q[26]),
        .O(\ap_CS_fsm[19]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_13 
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(\ap_CS_fsm[19]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_15 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\ap_CS_fsm[19]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_16 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\ap_CS_fsm[19]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_17 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\ap_CS_fsm[19]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_18 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\ap_CS_fsm[19]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_19 
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(\ap_CS_fsm[19]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_20 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\ap_CS_fsm[19]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_21 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\ap_CS_fsm[19]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_22 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\ap_CS_fsm[19]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_24 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\ap_CS_fsm[19]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_25 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\ap_CS_fsm[19]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_26 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\ap_CS_fsm[19]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_27 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\ap_CS_fsm[19]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_28 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\ap_CS_fsm[19]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_29 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\ap_CS_fsm[19]_i_29_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_30 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\ap_CS_fsm[19]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_31 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\ap_CS_fsm[19]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_32 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\ap_CS_fsm[19]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_33 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\ap_CS_fsm[19]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_34 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\ap_CS_fsm[19]_i_34_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_35 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\ap_CS_fsm[19]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_36 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\ap_CS_fsm[19]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_37 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\ap_CS_fsm[19]_i_37_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_38 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\ap_CS_fsm[19]_i_38_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[19]_i_39 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\ap_CS_fsm[19]_i_39_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[19]_i_6 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\ap_CS_fsm[19]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_7 
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(\ap_CS_fsm[19]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_8 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\ap_CS_fsm[19]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_9 
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(\ap_CS_fsm[19]_i_9_n_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_14 
       (.CI(\ap_CS_fsm_reg[19]_i_23_n_2 ),
        .CO({\ap_CS_fsm_reg[19]_i_14_n_2 ,\ap_CS_fsm_reg[19]_i_14_n_3 ,\ap_CS_fsm_reg[19]_i_14_n_4 ,\ap_CS_fsm_reg[19]_i_14_n_5 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[19]_i_24_n_2 ,\ap_CS_fsm[19]_i_25_n_2 ,\ap_CS_fsm[19]_i_26_n_2 ,\ap_CS_fsm[19]_i_27_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_14_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_28_n_2 ,\ap_CS_fsm[19]_i_29_n_2 ,\ap_CS_fsm[19]_i_30_n_2 ,\ap_CS_fsm[19]_i_31_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_23 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[19]_i_23_n_2 ,\ap_CS_fsm_reg[19]_i_23_n_3 ,\ap_CS_fsm_reg[19]_i_23_n_4 ,\ap_CS_fsm_reg[19]_i_23_n_5 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[19]_i_32_n_2 ,\ap_CS_fsm[19]_i_33_n_2 ,\ap_CS_fsm[19]_i_34_n_2 ,\ap_CS_fsm[19]_i_35_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_23_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_36_n_2 ,\ap_CS_fsm[19]_i_37_n_2 ,\ap_CS_fsm[19]_i_38_n_2 ,\ap_CS_fsm[19]_i_39_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_4 
       (.CI(\ap_CS_fsm_reg[19]_i_5_n_2 ),
        .CO({CO,\ap_CS_fsm_reg[19]_i_4_n_3 ,\ap_CS_fsm_reg[19]_i_4_n_4 ,\ap_CS_fsm_reg[19]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[19]_i_6_n_2 ,\ap_CS_fsm[19]_i_7_n_2 ,\ap_CS_fsm[19]_i_8_n_2 ,\ap_CS_fsm[19]_i_9_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_10_n_2 ,\ap_CS_fsm[19]_i_11_n_2 ,\ap_CS_fsm[19]_i_12_n_2 ,\ap_CS_fsm[19]_i_13_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_5 
       (.CI(\ap_CS_fsm_reg[19]_i_14_n_2 ),
        .CO({\ap_CS_fsm_reg[19]_i_5_n_2 ,\ap_CS_fsm_reg[19]_i_5_n_3 ,\ap_CS_fsm_reg[19]_i_5_n_4 ,\ap_CS_fsm_reg[19]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[19]_i_15_n_2 ,\ap_CS_fsm[19]_i_16_n_2 ,\ap_CS_fsm[19]_i_17_n_2 ,\ap_CS_fsm[19]_i_18_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_19_n_2 ,\ap_CS_fsm[19]_i_20_n_2 ,\ap_CS_fsm[19]_i_21_n_2 ,\ap_CS_fsm[19]_i_22_n_2 }));
  LUT5 #(
    .INIT(32'h0000FEAA)) 
    ap_sync_reg_runBench_U0_ap_ready_i_1
       (.I0(ap_sync_reg_runBench_U0_ap_ready_reg_1),
        .I1(counterCmd_full_n),
        .I2(runBench_U0_rw),
        .I3(ap_sync_reg_runBench_U0_ap_ready_reg_0[1]),
        .I4(ap_sync_reg_runBench_U0_ap_ready),
        .O(ap_sync_reg_runBench_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_runBench_U0_ap_ready_i_2
       (.I0(ap_start),
        .I1(ap_sync_ready),
        .I2(ap_rst_n),
        .O(ap_sync_reg_runBench_U0_ap_ready));
  LUT3 #(
    .INIT(8'hDC)) 
    auto_restart_status_i_1
       (.I0(ap_idle),
        .I1(p_6_in[7]),
        .I2(auto_restart_status_reg_n_2),
        .O(auto_restart_status_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_2),
        .Q(auto_restart_status_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_182 
       (.I0(Q[29]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [29]),
        .I2(Q[28]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [28]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [27]),
        .I5(Q[27]),
        .O(\icmp_ln1069_reg_270[0]_i_182_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_183 
       (.I0(Q[26]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [26]),
        .I2(Q[25]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [25]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [24]),
        .I5(Q[24]),
        .O(\icmp_ln1069_reg_270[0]_i_183_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_195 
       (.I0(Q[23]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [23]),
        .I2(Q[22]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [22]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [21]),
        .I5(Q[21]),
        .O(\icmp_ln1069_reg_270[0]_i_195_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_196 
       (.I0(Q[20]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [20]),
        .I2(Q[19]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [19]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [18]),
        .I5(Q[18]),
        .O(\icmp_ln1069_reg_270[0]_i_196_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_197 
       (.I0(Q[17]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [17]),
        .I2(Q[16]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [16]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [15]),
        .I5(Q[15]),
        .O(\icmp_ln1069_reg_270[0]_i_197_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_198 
       (.I0(Q[14]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [14]),
        .I2(Q[13]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [13]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [12]),
        .I5(Q[12]),
        .O(\icmp_ln1069_reg_270[0]_i_198_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_208 
       (.I0(Q[11]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [11]),
        .I2(Q[10]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [10]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [9]),
        .I5(Q[9]),
        .O(\icmp_ln1069_reg_270[0]_i_208_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_209 
       (.I0(Q[8]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [8]),
        .I2(Q[7]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [7]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [6]),
        .I5(Q[6]),
        .O(\icmp_ln1069_reg_270[0]_i_209_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_210 
       (.I0(Q[5]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [5]),
        .I2(Q[4]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [4]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [3]),
        .I5(Q[3]),
        .O(\icmp_ln1069_reg_270[0]_i_210_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1069_reg_270[0]_i_211 
       (.I0(Q[2]),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_164_0 [2]),
        .I2(Q[1]),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_164_0 [1]),
        .I4(\icmp_ln1069_reg_270_reg[0]_i_164_0 [0]),
        .I5(Q[0]),
        .O(\icmp_ln1069_reg_270[0]_i_211_n_2 ));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_164 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_179_n_2 ),
        .CO({\gmem_addr_read_reg_265_reg[35] ,\icmp_ln1069_reg_270_reg[0]_i_164_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_164_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_164_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_164_O_UNCONNECTED [3:0]),
        .S({S,\icmp_ln1069_reg_270[0]_i_182_n_2 ,\icmp_ln1069_reg_270[0]_i_183_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_179 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_194_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_179_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_179_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_179_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_179_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_179_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_195_n_2 ,\icmp_ln1069_reg_270[0]_i_196_n_2 ,\icmp_ln1069_reg_270[0]_i_197_n_2 ,\icmp_ln1069_reg_270[0]_i_198_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_194 
       (.CI(1'b0),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_194_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_194_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_194_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_194_n_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_194_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_208_n_2 ,\icmp_ln1069_reg_270[0]_i_209_n_2 ,\icmp_ln1069_reg_270[0]_i_210_n_2 ,\icmp_ln1069_reg_270[0]_i_211_n_2 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln17_reg_255[0]_i_1 
       (.I0(CO),
        .I1(ap_sync_reg_runBench_U0_ap_ready_reg_0[0]),
        .I2(runBench_U0_rw),
        .I3(icmp_ln17_reg_255),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000008A00)) 
    int_ap_idle_i_1
       (.I0(ap_sync_reg_runBench_U0_ap_ready_reg_0[0]),
        .I1(ap_sync_reg_runBench_U0_ap_ready_reg_1),
        .I2(ap_start),
        .I3(int_ap_idle_reg_0),
        .I4(countCycles_U0_ap_start),
        .I5(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_2
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_countCycles_U0_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_6_in[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_2),
        .I1(p_6_in[7]),
        .I2(ap_sync_ready),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_2));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_ap_ready_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_ap_ready_i_3_n_2),
        .I5(ar_hs),
        .O(int_ap_ready_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(int_ap_ready_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_2),
        .Q(int_ap_ready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_6_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_2));
  LUT5 #(
    .INIT(32'h00080000)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\int_mem[31]_i_3_n_2 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\int_mem[31]_i_3_n_2 ),
        .I5(p_6_in[7]),
        .O(int_auto_restart_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(p_6_in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_dataNum0[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[10]_i_1 
       (.I0(Q[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_dataNum0[10]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[11]_i_1 
       (.I0(Q[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_dataNum0[11]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[12]_i_1 
       (.I0(Q[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_dataNum0[12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[13]_i_1 
       (.I0(Q[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_dataNum0[13]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[14]_i_1 
       (.I0(Q[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_dataNum0[14]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[15]_i_1 
       (.I0(Q[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_dataNum0[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[16]_i_1 
       (.I0(Q[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_dataNum0[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[17]_i_1 
       (.I0(Q[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_dataNum0[17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[18]_i_1 
       (.I0(Q[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_dataNum0[18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[19]_i_1 
       (.I0(Q[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_dataNum0[19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_dataNum0[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[20]_i_1 
       (.I0(Q[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_dataNum0[20]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[21]_i_1 
       (.I0(Q[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_dataNum0[21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[22]_i_1 
       (.I0(Q[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_dataNum0[22]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[23]_i_1 
       (.I0(Q[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_dataNum0[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[24]_i_1 
       (.I0(Q[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_dataNum0[24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[25]_i_1 
       (.I0(Q[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_dataNum0[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[26]_i_1 
       (.I0(Q[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_dataNum0[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[27]_i_1 
       (.I0(Q[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_dataNum0[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[28]_i_1 
       (.I0(Q[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_dataNum0[28]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[29]_i_1 
       (.I0(Q[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_dataNum0[29]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[2]_i_1 
       (.I0(Q[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_dataNum0[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[30]_i_1 
       (.I0(Q[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_dataNum0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_dataNum[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\int_dataNum[31]_i_3_n_2 ),
        .I4(\waddr_reg_n_2_[5] ),
        .O(\int_dataNum[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[31]_i_2 
       (.I0(Q[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_dataNum0[31]));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \int_dataNum[31]_i_3 
       (.I0(\waddr_reg_n_2_[0] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_dataNum[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[3]_i_1 
       (.I0(Q[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_dataNum0[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[4]_i_1 
       (.I0(Q[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_dataNum0[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[5]_i_1 
       (.I0(Q[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_dataNum0[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[6]_i_1 
       (.I0(Q[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_dataNum0[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[7]_i_1 
       (.I0(Q[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_dataNum0[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[8]_i_1 
       (.I0(Q[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_dataNum0[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dataNum[9]_i_1 
       (.I0(Q[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_dataNum0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[0] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[10] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[11] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[12] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[13] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[14] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[15] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[16] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[17] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[18] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[19] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[1] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[20] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[21] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[22] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[23] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[24] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[25] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[26] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[27] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[28] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[29] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[2] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[30] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[31] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[3] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[4] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[5] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[6] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[7] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[8] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dataNum_reg[9] 
       (.C(ap_clk),
        .CE(\int_dataNum[31]_i_1_n_2 ),
        .D(int_dataNum0[9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\int_mem[31]_i_3_n_2 ),
        .I5(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier),
        .I2(p_0_in12_in),
        .O(\int_ier[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(\int_dataNum[31]_i_3_n_2 ),
        .I5(\waddr_reg_n_2_[5] ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(p_0_in12_in),
        .R(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(data3[0]),
        .I1(data3[1]),
        .I2(int_gie_reg_n_2),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SR));
  LUT4 #(
    .INIT(16'hD5C0)) 
    \int_isr[0]_i_1 
       (.I0(\int_isr[0]_i_2_n_2 ),
        .I1(ap_sync_done),
        .I2(\int_ier_reg_n_2_[0] ),
        .I3(data3[0]),
        .O(\int_isr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(\int_isr[0]_i_3_n_2 ),
        .O(\int_isr[0]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .O(\int_isr[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hD5C0)) 
    \int_isr[1]_i_1 
       (.I0(\int_isr[0]_i_2_n_2 ),
        .I1(ap_sync_ready),
        .I2(p_0_in12_in),
        .I3(data3[1]),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(data3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(data3[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[0]_i_1 
       (.I0(mem[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_mem_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[10]_i_1 
       (.I0(\int_mem_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_mem_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[11]_i_1 
       (.I0(\int_mem_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_mem_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[12]_i_1 
       (.I0(\int_mem_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_mem_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[13]_i_1 
       (.I0(\int_mem_reg[63]_0 [7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_mem_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[14]_i_1 
       (.I0(\int_mem_reg[63]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_mem_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[15]_i_1 
       (.I0(\int_mem_reg[63]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_mem_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[16]_i_1 
       (.I0(\int_mem_reg[63]_0 [10]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_mem_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[17]_i_1 
       (.I0(\int_mem_reg[63]_0 [11]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_mem_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[18]_i_1 
       (.I0(\int_mem_reg[63]_0 [12]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_mem_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[19]_i_1 
       (.I0(\int_mem_reg[63]_0 [13]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_mem_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[1]_i_1 
       (.I0(mem[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_mem_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[20]_i_1 
       (.I0(\int_mem_reg[63]_0 [14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_mem_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[21]_i_1 
       (.I0(\int_mem_reg[63]_0 [15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_mem_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[22]_i_1 
       (.I0(\int_mem_reg[63]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_mem_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[23]_i_1 
       (.I0(\int_mem_reg[63]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_mem_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[24]_i_1 
       (.I0(\int_mem_reg[63]_0 [18]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_mem_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[25]_i_1 
       (.I0(\int_mem_reg[63]_0 [19]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_mem_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[26]_i_1 
       (.I0(\int_mem_reg[63]_0 [20]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_mem_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[27]_i_1 
       (.I0(\int_mem_reg[63]_0 [21]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_mem_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[28]_i_1 
       (.I0(\int_mem_reg[63]_0 [22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_mem_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[29]_i_1 
       (.I0(\int_mem_reg[63]_0 [23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_mem_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[2]_i_1 
       (.I0(mem[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_mem_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[30]_i_1 
       (.I0(\int_mem_reg[63]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_mem_reg04_out[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_mem[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\int_mem[31]_i_3_n_2 ),
        .O(\int_mem[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[31]_i_2 
       (.I0(\int_mem_reg[63]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_mem_reg04_out[31]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_mem[31]_i_3 
       (.I0(\waddr_reg_n_2_[0] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_2_[5] ),
        .I5(\waddr_reg_n_2_[3] ),
        .O(\int_mem[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[32]_i_1 
       (.I0(\int_mem_reg[63]_0 [26]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[33]_i_1 
       (.I0(\int_mem_reg[63]_0 [27]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[34]_i_1 
       (.I0(\int_mem_reg[63]_0 [28]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[35]_i_1 
       (.I0(\int_mem_reg[63]_0 [29]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[36]_i_1 
       (.I0(\int_mem_reg[63]_0 [30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[37]_i_1 
       (.I0(\int_mem_reg[63]_0 [31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[38]_i_1 
       (.I0(\int_mem_reg[63]_0 [32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[39]_i_1 
       (.I0(\int_mem_reg[63]_0 [33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[3]_i_1 
       (.I0(mem[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_mem_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[40]_i_1 
       (.I0(\int_mem_reg[63]_0 [34]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[41]_i_1 
       (.I0(\int_mem_reg[63]_0 [35]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[42]_i_1 
       (.I0(\int_mem_reg[63]_0 [36]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[43]_i_1 
       (.I0(\int_mem_reg[63]_0 [37]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[44]_i_1 
       (.I0(\int_mem_reg[63]_0 [38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[45]_i_1 
       (.I0(\int_mem_reg[63]_0 [39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[46]_i_1 
       (.I0(\int_mem_reg[63]_0 [40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[47]_i_1 
       (.I0(\int_mem_reg[63]_0 [41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[48]_i_1 
       (.I0(\int_mem_reg[63]_0 [42]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[49]_i_1 
       (.I0(\int_mem_reg[63]_0 [43]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[4]_i_1 
       (.I0(mem[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_mem_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[50]_i_1 
       (.I0(\int_mem_reg[63]_0 [44]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[51]_i_1 
       (.I0(\int_mem_reg[63]_0 [45]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[52]_i_1 
       (.I0(\int_mem_reg[63]_0 [46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[53]_i_1 
       (.I0(\int_mem_reg[63]_0 [47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[54]_i_1 
       (.I0(\int_mem_reg[63]_0 [48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[55]_i_1 
       (.I0(\int_mem_reg[63]_0 [49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[56]_i_1 
       (.I0(\int_mem_reg[63]_0 [50]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[57]_i_1 
       (.I0(\int_mem_reg[63]_0 [51]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[58]_i_1 
       (.I0(\int_mem_reg[63]_0 [52]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[59]_i_1 
       (.I0(\int_mem_reg[63]_0 [53]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[5]_i_1 
       (.I0(mem[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_mem_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[60]_i_1 
       (.I0(\int_mem_reg[63]_0 [54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[61]_i_1 
       (.I0(\int_mem_reg[63]_0 [55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[62]_i_1 
       (.I0(\int_mem_reg[63]_0 [56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_mem_reg0[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_mem[63]_i_1 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\int_mem[31]_i_3_n_2 ),
        .O(\int_mem[63]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[63]_i_2 
       (.I0(\int_mem_reg[63]_0 [57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[6]_i_1 
       (.I0(\int_mem_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_mem_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[7]_i_1 
       (.I0(\int_mem_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_mem_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[8]_i_1 
       (.I0(\int_mem_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_mem_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_mem[9]_i_1 
       (.I0(\int_mem_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_mem_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[0]),
        .Q(mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[10]),
        .Q(\int_mem_reg[63]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[11]),
        .Q(\int_mem_reg[63]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[12]),
        .Q(\int_mem_reg[63]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[13]),
        .Q(\int_mem_reg[63]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[14]),
        .Q(\int_mem_reg[63]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[15]),
        .Q(\int_mem_reg[63]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[16]),
        .Q(\int_mem_reg[63]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[17]),
        .Q(\int_mem_reg[63]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[18]),
        .Q(\int_mem_reg[63]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[19]),
        .Q(\int_mem_reg[63]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[1]),
        .Q(mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[20]),
        .Q(\int_mem_reg[63]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[21]),
        .Q(\int_mem_reg[63]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[22]),
        .Q(\int_mem_reg[63]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[23]),
        .Q(\int_mem_reg[63]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[24]),
        .Q(\int_mem_reg[63]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[25]),
        .Q(\int_mem_reg[63]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[26]),
        .Q(\int_mem_reg[63]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[27]),
        .Q(\int_mem_reg[63]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[28]),
        .Q(\int_mem_reg[63]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[29]),
        .Q(\int_mem_reg[63]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[2]),
        .Q(mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[30]),
        .Q(\int_mem_reg[63]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[31]),
        .Q(\int_mem_reg[63]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[0]),
        .Q(\int_mem_reg[63]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[1]),
        .Q(\int_mem_reg[63]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[2]),
        .Q(\int_mem_reg[63]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[3]),
        .Q(\int_mem_reg[63]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[4]),
        .Q(\int_mem_reg[63]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[5]),
        .Q(\int_mem_reg[63]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[6]),
        .Q(\int_mem_reg[63]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[7]),
        .Q(\int_mem_reg[63]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[3]),
        .Q(mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[8]),
        .Q(\int_mem_reg[63]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[9]),
        .Q(\int_mem_reg[63]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[10]),
        .Q(\int_mem_reg[63]_0 [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[11]),
        .Q(\int_mem_reg[63]_0 [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[12]),
        .Q(\int_mem_reg[63]_0 [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[13]),
        .Q(\int_mem_reg[63]_0 [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[14]),
        .Q(\int_mem_reg[63]_0 [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[15]),
        .Q(\int_mem_reg[63]_0 [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[16]),
        .Q(\int_mem_reg[63]_0 [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[17]),
        .Q(\int_mem_reg[63]_0 [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[4]),
        .Q(mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[18]),
        .Q(\int_mem_reg[63]_0 [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[19]),
        .Q(\int_mem_reg[63]_0 [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[20]),
        .Q(\int_mem_reg[63]_0 [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[21]),
        .Q(\int_mem_reg[63]_0 [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[22]),
        .Q(\int_mem_reg[63]_0 [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[23]),
        .Q(\int_mem_reg[63]_0 [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[24]),
        .Q(\int_mem_reg[63]_0 [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[25]),
        .Q(\int_mem_reg[63]_0 [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[26]),
        .Q(\int_mem_reg[63]_0 [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[27]),
        .Q(\int_mem_reg[63]_0 [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[5]),
        .Q(mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[28]),
        .Q(\int_mem_reg[63]_0 [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[29]),
        .Q(\int_mem_reg[63]_0 [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[30]),
        .Q(\int_mem_reg[63]_0 [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_mem[63]_i_1_n_2 ),
        .D(int_mem_reg0[31]),
        .Q(\int_mem_reg[63]_0 [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[6]),
        .Q(\int_mem_reg[63]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[7]),
        .Q(\int_mem_reg[63]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[8]),
        .Q(\int_mem_reg[63]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_mem[31]_i_1_n_2 ),
        .D(int_mem_reg04_out[9]),
        .Q(\int_mem_reg[63]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[0]_i_1 
       (.I0(res[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_res_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[10]_i_1 
       (.I0(in[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_res_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[11]_i_1 
       (.I0(in[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_res_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[12]_i_1 
       (.I0(in[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_res_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[13]_i_1 
       (.I0(in[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_res_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[14]_i_1 
       (.I0(in[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_res_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[15]_i_1 
       (.I0(in[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_res_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[16]_i_1 
       (.I0(in[13]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_res_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[17]_i_1 
       (.I0(in[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_res_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[18]_i_1 
       (.I0(in[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_res_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[19]_i_1 
       (.I0(in[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_res_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[1]_i_1 
       (.I0(res[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_res_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[20]_i_1 
       (.I0(in[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_res_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[21]_i_1 
       (.I0(in[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_res_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[22]_i_1 
       (.I0(in[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_res_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[23]_i_1 
       (.I0(in[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_res_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[24]_i_1 
       (.I0(in[21]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_res_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[25]_i_1 
       (.I0(in[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_res_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[26]_i_1 
       (.I0(in[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_res_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[27]_i_1 
       (.I0(in[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_res_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[28]_i_1 
       (.I0(in[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_res_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[29]_i_1 
       (.I0(in[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_res_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[2]_i_1 
       (.I0(res[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_res_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[30]_i_1 
       (.I0(in[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_res_reg01_out[30]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_res[31]_i_1 
       (.I0(\waddr_reg_n_2_[5] ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\int_dataNum[31]_i_3_n_2 ),
        .O(\int_res[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[31]_i_2 
       (.I0(in[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_res_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[32]_i_1 
       (.I0(in[29]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_res_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[33]_i_1 
       (.I0(in[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_res_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[34]_i_1 
       (.I0(in[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_res_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[35]_i_1 
       (.I0(in[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_res_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[36]_i_1 
       (.I0(in[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_res_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[37]_i_1 
       (.I0(in[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_res_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[38]_i_1 
       (.I0(in[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_res_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[39]_i_1 
       (.I0(in[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_res_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[3]_i_1 
       (.I0(in[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_res_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[40]_i_1 
       (.I0(in[37]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_res_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[41]_i_1 
       (.I0(in[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_res_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[42]_i_1 
       (.I0(in[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_res_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[43]_i_1 
       (.I0(in[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_res_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[44]_i_1 
       (.I0(in[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_res_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[45]_i_1 
       (.I0(in[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_res_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[46]_i_1 
       (.I0(in[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_res_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[47]_i_1 
       (.I0(in[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_res_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[48]_i_1 
       (.I0(in[45]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_res_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[49]_i_1 
       (.I0(in[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_res_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[4]_i_1 
       (.I0(in[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_res_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[50]_i_1 
       (.I0(in[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_res_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[51]_i_1 
       (.I0(in[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_res_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[52]_i_1 
       (.I0(in[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_res_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[53]_i_1 
       (.I0(in[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_res_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[54]_i_1 
       (.I0(in[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_res_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[55]_i_1 
       (.I0(in[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_res_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[56]_i_1 
       (.I0(in[53]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_res_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[57]_i_1 
       (.I0(in[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_res_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[58]_i_1 
       (.I0(in[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_res_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[59]_i_1 
       (.I0(in[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_res_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[5]_i_1 
       (.I0(in[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_res_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[60]_i_1 
       (.I0(in[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_res_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[61]_i_1 
       (.I0(in[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_res_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[62]_i_1 
       (.I0(in[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_res_reg0[30]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_res[63]_i_1 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\waddr_reg_n_2_[5] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\int_dataNum[31]_i_3_n_2 ),
        .O(\int_res[63]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[63]_i_2 
       (.I0(in[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_res_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[6]_i_1 
       (.I0(in[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_res_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[7]_i_1 
       (.I0(in[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_res_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[8]_i_1 
       (.I0(in[5]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_res_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_res[9]_i_1 
       (.I0(in[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_res_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[0] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[0]),
        .Q(res[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[10] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[10]),
        .Q(in[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[11] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[11]),
        .Q(in[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[12] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[12]),
        .Q(in[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[13] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[13]),
        .Q(in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[14] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[14]),
        .Q(in[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[15] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[15]),
        .Q(in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[16] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[16]),
        .Q(in[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[17] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[17]),
        .Q(in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[18] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[18]),
        .Q(in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[19] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[19]),
        .Q(in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[1] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[1]),
        .Q(res[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[20] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[20]),
        .Q(in[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[21] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[21]),
        .Q(in[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[22] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[22]),
        .Q(in[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[23] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[23]),
        .Q(in[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[24] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[24]),
        .Q(in[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[25] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[25]),
        .Q(in[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[26] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[26]),
        .Q(in[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[27] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[27]),
        .Q(in[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[28] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[28]),
        .Q(in[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[29] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[29]),
        .Q(in[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[2] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[2]),
        .Q(res[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[30] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[30]),
        .Q(in[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[31] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[31]),
        .Q(in[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[32] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[0]),
        .Q(in[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[33] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[1]),
        .Q(in[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[34] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[2]),
        .Q(in[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[35] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[3]),
        .Q(in[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[36] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[4]),
        .Q(in[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[37] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[5]),
        .Q(in[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[38] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[6]),
        .Q(in[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[39] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[7]),
        .Q(in[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[3] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[3]),
        .Q(in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[40] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[8]),
        .Q(in[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[41] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[9]),
        .Q(in[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[42] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[10]),
        .Q(in[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[43] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[11]),
        .Q(in[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[44] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[12]),
        .Q(in[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[45] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[13]),
        .Q(in[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[46] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[14]),
        .Q(in[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[47] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[15]),
        .Q(in[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[48] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[16]),
        .Q(in[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[49] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[17]),
        .Q(in[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[4] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[4]),
        .Q(in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[50] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[18]),
        .Q(in[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[51] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[19]),
        .Q(in[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[52] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[20]),
        .Q(in[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[53] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[21]),
        .Q(in[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[54] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[22]),
        .Q(in[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[55] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[23]),
        .Q(in[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[56] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[24]),
        .Q(in[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[57] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[25]),
        .Q(in[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[58] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[26]),
        .Q(in[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[59] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[27]),
        .Q(in[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[5] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[5]),
        .Q(in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[60] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[28]),
        .Q(in[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[61] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[29]),
        .Q(in[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[62] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[30]),
        .Q(in[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[63] 
       (.C(ap_clk),
        .CE(\int_res[63]_i_1_n_2 ),
        .D(int_res_reg0[31]),
        .Q(in[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[6] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[6]),
        .Q(in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[7] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[7]),
        .Q(in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[8] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[8]),
        .Q(in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_res_reg[9] 
       (.C(ap_clk),
        .CE(\int_res[31]_i_1_n_2 ),
        .D(int_res_reg01_out[9]),
        .Q(in[6]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF0080)) 
    \int_rw[0]_i_1 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WDATA[0]),
        .I2(\int_rw[0]_i_2_n_2 ),
        .I3(\int_dataNum[31]_i_3_n_2 ),
        .I4(runBench_U0_rw),
        .O(\int_rw[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_rw[0]_i_2 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[5] ),
        .O(\int_rw[0]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_rw_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_rw[0]_i_1_n_2 ),
        .Q(runBench_U0_rw),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFF0000)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_2),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(task_ap_done),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_task_ap_done_i_2
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done_i_2_n_2));
  LUT6 #(
    .INIT(64'h0004FFFF00040004)) 
    int_task_ap_done_i_3
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(int_task_ap_done_i_4_n_2),
        .I2(p_6_in[2]),
        .I3(countCycles_U0_ap_start),
        .I4(auto_restart_status_reg_n_2),
        .I5(ap_sync_done),
        .O(task_ap_done));
  LUT5 #(
    .INIT(32'h80880000)) 
    int_task_ap_done_i_4
       (.I0(int_ap_idle_reg_0),
        .I1(ap_sync_reg_runBench_U0_ap_ready_reg_0[0]),
        .I2(ap_sync_reg_runBench_U0_ap_ready_reg_1),
        .I3(ap_start),
        .I4(auto_restart_status_reg_n_2),
        .O(int_task_ap_done_i_4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_2),
        .Q(int_task_ap_done),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_2 ),
        .I1(\rdata[0]_i_3_n_2 ),
        .I2(Q[0]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\rdata[0]_i_4_n_2 ),
        .I5(\rdata[0]_i_5_n_2 ),
        .O(rdata[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[0]_i_2 
       (.I0(\int_mem_reg[63]_0 [26]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(mem[0]),
        .I3(\rdata[9]_i_7_n_2 ),
        .O(\rdata[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[0]_i_3 
       (.I0(\int_ier_reg_n_2_[0] ),
        .I1(ap_start),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\rdata[0]_i_6_n_2 ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h20200000FF000000)) 
    \rdata[0]_i_4 
       (.I0(\rdata[0]_i_6_n_2 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(data3[0]),
        .I3(\rdata[0]_i_7_n_2 ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[0]_i_5 
       (.I0(in[29]),
        .I1(\rdata[9]_i_5_n_2 ),
        .I2(res[0]),
        .I3(\rdata[9]_i_3_n_2 ),
        .O(\rdata[0]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[0]_i_6 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h00000000000000AC)) 
    \rdata[0]_i_7 
       (.I0(runBench_U0_rw),
        .I1(int_gie_reg_n_2),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [36]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[10]),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [4]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[39]),
        .I4(in[7]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[10]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [37]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[11]),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [5]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[40]),
        .I4(in[8]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[11]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [38]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[12]),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [6]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[41]),
        .I4(in[9]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[12]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [39]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[13]),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [7]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[42]),
        .I4(in[10]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[13]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [40]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[14]),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [8]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[43]),
        .I4(in[11]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[14]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [41]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[15]),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [9]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[44]),
        .I4(in[12]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[15]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [42]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[16]),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [10]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[45]),
        .I4(in[13]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[16]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [43]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[17]),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [11]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[46]),
        .I4(in[14]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[17]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [44]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[18]),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [12]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[47]),
        .I4(in[15]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[18]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [45]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[19]),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [13]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[48]),
        .I4(in[16]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[19]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_2 ),
        .I1(Q[1]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\int_mem_reg[63]_0 [27]),
        .I4(\rdata[31]_i_4_n_2 ),
        .I5(\rdata[1]_i_3_n_2 ),
        .O(rdata[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[1]_i_2 
       (.I0(in[30]),
        .I1(\rdata[9]_i_5_n_2 ),
        .I2(mem[1]),
        .I3(\rdata[9]_i_7_n_2 ),
        .O(\rdata[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFAAAEAAABAAAAAA)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_4_n_2 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[1]_i_5_n_2 ),
        .I4(int_task_ap_done),
        .I5(p_0_in12_in),
        .O(\rdata[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0203000002000000)) 
    \rdata[1]_i_4 
       (.I0(res[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_isr[0]_i_3_n_2 ),
        .I5(data3[1]),
        .O(\rdata[1]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [46]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[20]),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [14]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[49]),
        .I4(in[17]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[20]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [47]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[21]),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [15]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[50]),
        .I4(in[18]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[21]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [48]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[22]),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [16]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[51]),
        .I4(in[19]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[22]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [49]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[23]),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [17]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[52]),
        .I4(in[20]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[23]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [50]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[24]),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [18]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[53]),
        .I4(in[21]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[24]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [51]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[25]),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [19]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[54]),
        .I4(in[22]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[25]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [52]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[26]),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [20]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[55]),
        .I4(in[23]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[26]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [53]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[27]),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [21]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[56]),
        .I4(in[24]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[27]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [54]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[28]),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [22]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[57]),
        .I4(in[25]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[28]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [55]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[29]),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [23]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[58]),
        .I4(in[26]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[29]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_2 ),
        .I1(res[2]),
        .I2(\rdata[9]_i_3_n_2 ),
        .I3(Q[2]),
        .I4(\rdata[31]_i_5_n_2 ),
        .I5(\rdata[2]_i_3_n_2 ),
        .O(rdata[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[2]_i_2 
       (.I0(in[31]),
        .I1(\rdata[9]_i_5_n_2 ),
        .I2(p_6_in[2]),
        .I3(\rdata[9]_i_6_n_2 ),
        .O(\rdata[2]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[2]_i_3 
       (.I0(\int_mem_reg[63]_0 [28]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(mem[2]),
        .I3(\rdata[9]_i_7_n_2 ),
        .O(\rdata[2]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [56]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[30]),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [24]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[59]),
        .I4(in[27]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[30]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [57]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[31]),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [25]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[60]),
        .I4(in[28]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \rdata[31]_i_7 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_2 ),
        .I1(in[0]),
        .I2(\rdata[9]_i_3_n_2 ),
        .I3(Q[3]),
        .I4(\rdata[31]_i_5_n_2 ),
        .I5(\rdata[3]_i_3_n_2 ),
        .O(rdata[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[3]_i_2 
       (.I0(in[32]),
        .I1(\rdata[9]_i_5_n_2 ),
        .I2(int_ap_ready),
        .I3(\rdata[9]_i_6_n_2 ),
        .O(\rdata[3]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[3]_i_3 
       (.I0(\int_mem_reg[63]_0 [29]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(mem[3]),
        .I3(\rdata[9]_i_7_n_2 ),
        .O(\rdata[3]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [30]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[4]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(mem[4]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[33]),
        .I4(in[1]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [31]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[5]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(mem[5]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[34]),
        .I4(in[2]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[5]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [32]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[6]),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [0]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[35]),
        .I4(in[3]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_2 ),
        .I1(in[4]),
        .I2(\rdata[9]_i_3_n_2 ),
        .I3(Q[7]),
        .I4(\rdata[31]_i_5_n_2 ),
        .I5(\rdata[7]_i_3_n_2 ),
        .O(rdata[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[7]_i_2 
       (.I0(in[36]),
        .I1(\rdata[9]_i_5_n_2 ),
        .I2(p_6_in[7]),
        .I3(\rdata[9]_i_6_n_2 ),
        .O(\rdata[7]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[7]_i_3 
       (.I0(\int_mem_reg[63]_0 [33]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [1]),
        .I3(\rdata[9]_i_7_n_2 ),
        .O(\rdata[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [34]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(Q[8]),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\int_mem_reg[63]_0 [2]),
        .I2(\rdata[31]_i_7_n_2 ),
        .I3(in[37]),
        .I4(in[5]),
        .I5(\rdata[9]_i_3_n_2 ),
        .O(\rdata[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_2 ),
        .I1(in[6]),
        .I2(\rdata[9]_i_3_n_2 ),
        .I3(Q[9]),
        .I4(\rdata[31]_i_5_n_2 ),
        .I5(\rdata[9]_i_4_n_2 ),
        .O(rdata[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[9]_i_2 
       (.I0(in[38]),
        .I1(\rdata[9]_i_5_n_2 ),
        .I2(interrupt),
        .I3(\rdata[9]_i_6_n_2 ),
        .O(\rdata[9]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[9]_i_4 
       (.I0(\int_mem_reg[63]_0 [35]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_mem_reg[63]_0 [3]),
        .I3(\rdata[9]_i_7_n_2 ),
        .O(\rdata[9]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \rdata[9]_i_5 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[9]_i_6 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[9]_i_7 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_7_n_2 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[10]_i_2 
       (.I0(Q[10]),
        .I1(\int_mem_reg[63]_0 [10]),
        .O(\trunc_ln_reg_250[10]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[10]_i_3 
       (.I0(Q[9]),
        .I1(\int_mem_reg[63]_0 [9]),
        .O(\trunc_ln_reg_250[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[10]_i_4 
       (.I0(Q[8]),
        .I1(\int_mem_reg[63]_0 [8]),
        .O(\trunc_ln_reg_250[10]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[10]_i_5 
       (.I0(Q[7]),
        .I1(\int_mem_reg[63]_0 [7]),
        .O(\trunc_ln_reg_250[10]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[14]_i_2 
       (.I0(Q[14]),
        .I1(\int_mem_reg[63]_0 [14]),
        .O(\trunc_ln_reg_250[14]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[14]_i_3 
       (.I0(Q[13]),
        .I1(\int_mem_reg[63]_0 [13]),
        .O(\trunc_ln_reg_250[14]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[14]_i_4 
       (.I0(Q[12]),
        .I1(\int_mem_reg[63]_0 [12]),
        .O(\trunc_ln_reg_250[14]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[14]_i_5 
       (.I0(Q[11]),
        .I1(\int_mem_reg[63]_0 [11]),
        .O(\trunc_ln_reg_250[14]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[18]_i_2 
       (.I0(Q[18]),
        .I1(\int_mem_reg[63]_0 [18]),
        .O(\trunc_ln_reg_250[18]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[18]_i_3 
       (.I0(Q[17]),
        .I1(\int_mem_reg[63]_0 [17]),
        .O(\trunc_ln_reg_250[18]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[18]_i_4 
       (.I0(Q[16]),
        .I1(\int_mem_reg[63]_0 [16]),
        .O(\trunc_ln_reg_250[18]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[18]_i_5 
       (.I0(Q[15]),
        .I1(\int_mem_reg[63]_0 [15]),
        .O(\trunc_ln_reg_250[18]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[22]_i_2 
       (.I0(Q[22]),
        .I1(\int_mem_reg[63]_0 [22]),
        .O(\trunc_ln_reg_250[22]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[22]_i_3 
       (.I0(Q[21]),
        .I1(\int_mem_reg[63]_0 [21]),
        .O(\trunc_ln_reg_250[22]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[22]_i_4 
       (.I0(Q[20]),
        .I1(\int_mem_reg[63]_0 [20]),
        .O(\trunc_ln_reg_250[22]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[22]_i_5 
       (.I0(Q[19]),
        .I1(\int_mem_reg[63]_0 [19]),
        .O(\trunc_ln_reg_250[22]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[26]_i_2 
       (.I0(Q[26]),
        .I1(\int_mem_reg[63]_0 [26]),
        .O(\trunc_ln_reg_250[26]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[26]_i_3 
       (.I0(Q[25]),
        .I1(\int_mem_reg[63]_0 [25]),
        .O(\trunc_ln_reg_250[26]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[26]_i_4 
       (.I0(Q[24]),
        .I1(\int_mem_reg[63]_0 [24]),
        .O(\trunc_ln_reg_250[26]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[26]_i_5 
       (.I0(Q[23]),
        .I1(\int_mem_reg[63]_0 [23]),
        .O(\trunc_ln_reg_250[26]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[2]_i_2 
       (.I0(Q[2]),
        .I1(\int_mem_reg[63]_0 [2]),
        .O(\trunc_ln_reg_250[2]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[2]_i_3 
       (.I0(Q[1]),
        .I1(\int_mem_reg[63]_0 [1]),
        .O(\trunc_ln_reg_250[2]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[2]_i_4 
       (.I0(Q[0]),
        .I1(\int_mem_reg[63]_0 [0]),
        .O(\trunc_ln_reg_250[2]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[30]_i_2 
       (.I0(Q[30]),
        .I1(\int_mem_reg[63]_0 [30]),
        .O(\trunc_ln_reg_250[30]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[30]_i_3 
       (.I0(Q[29]),
        .I1(\int_mem_reg[63]_0 [29]),
        .O(\trunc_ln_reg_250[30]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[30]_i_4 
       (.I0(Q[28]),
        .I1(\int_mem_reg[63]_0 [28]),
        .O(\trunc_ln_reg_250[30]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[30]_i_5 
       (.I0(Q[27]),
        .I1(\int_mem_reg[63]_0 [27]),
        .O(\trunc_ln_reg_250[30]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_250[34]_i_2 
       (.I0(Q[31]),
        .O(\trunc_ln_reg_250[34]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[34]_i_3 
       (.I0(\int_mem_reg[63]_0 [33]),
        .I1(\int_mem_reg[63]_0 [34]),
        .O(\trunc_ln_reg_250[34]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[34]_i_4 
       (.I0(\int_mem_reg[63]_0 [32]),
        .I1(\int_mem_reg[63]_0 [33]),
        .O(\trunc_ln_reg_250[34]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[34]_i_5 
       (.I0(\int_mem_reg[63]_0 [31]),
        .I1(\int_mem_reg[63]_0 [32]),
        .O(\trunc_ln_reg_250[34]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[34]_i_6 
       (.I0(\int_mem_reg[63]_0 [31]),
        .I1(Q[31]),
        .O(\trunc_ln_reg_250[34]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[38]_i_2 
       (.I0(\int_mem_reg[63]_0 [37]),
        .I1(\int_mem_reg[63]_0 [38]),
        .O(\trunc_ln_reg_250[38]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[38]_i_3 
       (.I0(\int_mem_reg[63]_0 [36]),
        .I1(\int_mem_reg[63]_0 [37]),
        .O(\trunc_ln_reg_250[38]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[38]_i_4 
       (.I0(\int_mem_reg[63]_0 [35]),
        .I1(\int_mem_reg[63]_0 [36]),
        .O(\trunc_ln_reg_250[38]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[38]_i_5 
       (.I0(\int_mem_reg[63]_0 [34]),
        .I1(\int_mem_reg[63]_0 [35]),
        .O(\trunc_ln_reg_250[38]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[42]_i_2 
       (.I0(\int_mem_reg[63]_0 [41]),
        .I1(\int_mem_reg[63]_0 [42]),
        .O(\trunc_ln_reg_250[42]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[42]_i_3 
       (.I0(\int_mem_reg[63]_0 [40]),
        .I1(\int_mem_reg[63]_0 [41]),
        .O(\trunc_ln_reg_250[42]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[42]_i_4 
       (.I0(\int_mem_reg[63]_0 [39]),
        .I1(\int_mem_reg[63]_0 [40]),
        .O(\trunc_ln_reg_250[42]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[42]_i_5 
       (.I0(\int_mem_reg[63]_0 [38]),
        .I1(\int_mem_reg[63]_0 [39]),
        .O(\trunc_ln_reg_250[42]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[46]_i_2 
       (.I0(\int_mem_reg[63]_0 [45]),
        .I1(\int_mem_reg[63]_0 [46]),
        .O(\trunc_ln_reg_250[46]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[46]_i_3 
       (.I0(\int_mem_reg[63]_0 [44]),
        .I1(\int_mem_reg[63]_0 [45]),
        .O(\trunc_ln_reg_250[46]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[46]_i_4 
       (.I0(\int_mem_reg[63]_0 [43]),
        .I1(\int_mem_reg[63]_0 [44]),
        .O(\trunc_ln_reg_250[46]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[46]_i_5 
       (.I0(\int_mem_reg[63]_0 [42]),
        .I1(\int_mem_reg[63]_0 [43]),
        .O(\trunc_ln_reg_250[46]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[50]_i_2 
       (.I0(\int_mem_reg[63]_0 [49]),
        .I1(\int_mem_reg[63]_0 [50]),
        .O(\trunc_ln_reg_250[50]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[50]_i_3 
       (.I0(\int_mem_reg[63]_0 [48]),
        .I1(\int_mem_reg[63]_0 [49]),
        .O(\trunc_ln_reg_250[50]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[50]_i_4 
       (.I0(\int_mem_reg[63]_0 [47]),
        .I1(\int_mem_reg[63]_0 [48]),
        .O(\trunc_ln_reg_250[50]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[50]_i_5 
       (.I0(\int_mem_reg[63]_0 [46]),
        .I1(\int_mem_reg[63]_0 [47]),
        .O(\trunc_ln_reg_250[50]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[54]_i_2 
       (.I0(\int_mem_reg[63]_0 [53]),
        .I1(\int_mem_reg[63]_0 [54]),
        .O(\trunc_ln_reg_250[54]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[54]_i_3 
       (.I0(\int_mem_reg[63]_0 [52]),
        .I1(\int_mem_reg[63]_0 [53]),
        .O(\trunc_ln_reg_250[54]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[54]_i_4 
       (.I0(\int_mem_reg[63]_0 [51]),
        .I1(\int_mem_reg[63]_0 [52]),
        .O(\trunc_ln_reg_250[54]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[54]_i_5 
       (.I0(\int_mem_reg[63]_0 [50]),
        .I1(\int_mem_reg[63]_0 [51]),
        .O(\trunc_ln_reg_250[54]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[57]_i_3 
       (.I0(\int_mem_reg[63]_0 [56]),
        .I1(\int_mem_reg[63]_0 [57]),
        .O(\trunc_ln_reg_250[57]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[57]_i_4 
       (.I0(\int_mem_reg[63]_0 [55]),
        .I1(\int_mem_reg[63]_0 [56]),
        .O(\trunc_ln_reg_250[57]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_250[57]_i_5 
       (.I0(\int_mem_reg[63]_0 [54]),
        .I1(\int_mem_reg[63]_0 [55]),
        .O(\trunc_ln_reg_250[57]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[6]_i_2 
       (.I0(Q[6]),
        .I1(\int_mem_reg[63]_0 [6]),
        .O(\trunc_ln_reg_250[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[6]_i_3 
       (.I0(Q[5]),
        .I1(\int_mem_reg[63]_0 [5]),
        .O(\trunc_ln_reg_250[6]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[6]_i_4 
       (.I0(Q[4]),
        .I1(\int_mem_reg[63]_0 [4]),
        .O(\trunc_ln_reg_250[6]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_250[6]_i_5 
       (.I0(Q[3]),
        .I1(\int_mem_reg[63]_0 [3]),
        .O(\trunc_ln_reg_250[6]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[10]_i_1 
       (.CI(\trunc_ln_reg_250_reg[6]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[10]_i_1_n_2 ,\trunc_ln_reg_250_reg[10]_i_1_n_3 ,\trunc_ln_reg_250_reg[10]_i_1_n_4 ,\trunc_ln_reg_250_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(Q[10:7]),
        .O(D[10:7]),
        .S({\trunc_ln_reg_250[10]_i_2_n_2 ,\trunc_ln_reg_250[10]_i_3_n_2 ,\trunc_ln_reg_250[10]_i_4_n_2 ,\trunc_ln_reg_250[10]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[14]_i_1 
       (.CI(\trunc_ln_reg_250_reg[10]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[14]_i_1_n_2 ,\trunc_ln_reg_250_reg[14]_i_1_n_3 ,\trunc_ln_reg_250_reg[14]_i_1_n_4 ,\trunc_ln_reg_250_reg[14]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(Q[14:11]),
        .O(D[14:11]),
        .S({\trunc_ln_reg_250[14]_i_2_n_2 ,\trunc_ln_reg_250[14]_i_3_n_2 ,\trunc_ln_reg_250[14]_i_4_n_2 ,\trunc_ln_reg_250[14]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[18]_i_1 
       (.CI(\trunc_ln_reg_250_reg[14]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[18]_i_1_n_2 ,\trunc_ln_reg_250_reg[18]_i_1_n_3 ,\trunc_ln_reg_250_reg[18]_i_1_n_4 ,\trunc_ln_reg_250_reg[18]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(Q[18:15]),
        .O(D[18:15]),
        .S({\trunc_ln_reg_250[18]_i_2_n_2 ,\trunc_ln_reg_250[18]_i_3_n_2 ,\trunc_ln_reg_250[18]_i_4_n_2 ,\trunc_ln_reg_250[18]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[22]_i_1 
       (.CI(\trunc_ln_reg_250_reg[18]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[22]_i_1_n_2 ,\trunc_ln_reg_250_reg[22]_i_1_n_3 ,\trunc_ln_reg_250_reg[22]_i_1_n_4 ,\trunc_ln_reg_250_reg[22]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(Q[22:19]),
        .O(D[22:19]),
        .S({\trunc_ln_reg_250[22]_i_2_n_2 ,\trunc_ln_reg_250[22]_i_3_n_2 ,\trunc_ln_reg_250[22]_i_4_n_2 ,\trunc_ln_reg_250[22]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[26]_i_1 
       (.CI(\trunc_ln_reg_250_reg[22]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[26]_i_1_n_2 ,\trunc_ln_reg_250_reg[26]_i_1_n_3 ,\trunc_ln_reg_250_reg[26]_i_1_n_4 ,\trunc_ln_reg_250_reg[26]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(Q[26:23]),
        .O(D[26:23]),
        .S({\trunc_ln_reg_250[26]_i_2_n_2 ,\trunc_ln_reg_250[26]_i_3_n_2 ,\trunc_ln_reg_250[26]_i_4_n_2 ,\trunc_ln_reg_250[26]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_250_reg[2]_i_1_n_2 ,\trunc_ln_reg_250_reg[2]_i_1_n_3 ,\trunc_ln_reg_250_reg[2]_i_1_n_4 ,\trunc_ln_reg_250_reg[2]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O({D[2:0],\NLW_trunc_ln_reg_250_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln_reg_250[2]_i_2_n_2 ,\trunc_ln_reg_250[2]_i_3_n_2 ,\trunc_ln_reg_250[2]_i_4_n_2 ,mem[5]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[30]_i_1 
       (.CI(\trunc_ln_reg_250_reg[26]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[30]_i_1_n_2 ,\trunc_ln_reg_250_reg[30]_i_1_n_3 ,\trunc_ln_reg_250_reg[30]_i_1_n_4 ,\trunc_ln_reg_250_reg[30]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(Q[30:27]),
        .O(D[30:27]),
        .S({\trunc_ln_reg_250[30]_i_2_n_2 ,\trunc_ln_reg_250[30]_i_3_n_2 ,\trunc_ln_reg_250[30]_i_4_n_2 ,\trunc_ln_reg_250[30]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[34]_i_1 
       (.CI(\trunc_ln_reg_250_reg[30]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[34]_i_1_n_2 ,\trunc_ln_reg_250_reg[34]_i_1_n_3 ,\trunc_ln_reg_250_reg[34]_i_1_n_4 ,\trunc_ln_reg_250_reg[34]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\int_mem_reg[63]_0 [33:31],\trunc_ln_reg_250[34]_i_2_n_2 }),
        .O(D[34:31]),
        .S({\trunc_ln_reg_250[34]_i_3_n_2 ,\trunc_ln_reg_250[34]_i_4_n_2 ,\trunc_ln_reg_250[34]_i_5_n_2 ,\trunc_ln_reg_250[34]_i_6_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[38]_i_1 
       (.CI(\trunc_ln_reg_250_reg[34]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[38]_i_1_n_2 ,\trunc_ln_reg_250_reg[38]_i_1_n_3 ,\trunc_ln_reg_250_reg[38]_i_1_n_4 ,\trunc_ln_reg_250_reg[38]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\int_mem_reg[63]_0 [37:34]),
        .O(D[38:35]),
        .S({\trunc_ln_reg_250[38]_i_2_n_2 ,\trunc_ln_reg_250[38]_i_3_n_2 ,\trunc_ln_reg_250[38]_i_4_n_2 ,\trunc_ln_reg_250[38]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[42]_i_1 
       (.CI(\trunc_ln_reg_250_reg[38]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[42]_i_1_n_2 ,\trunc_ln_reg_250_reg[42]_i_1_n_3 ,\trunc_ln_reg_250_reg[42]_i_1_n_4 ,\trunc_ln_reg_250_reg[42]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\int_mem_reg[63]_0 [41:38]),
        .O(D[42:39]),
        .S({\trunc_ln_reg_250[42]_i_2_n_2 ,\trunc_ln_reg_250[42]_i_3_n_2 ,\trunc_ln_reg_250[42]_i_4_n_2 ,\trunc_ln_reg_250[42]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[46]_i_1 
       (.CI(\trunc_ln_reg_250_reg[42]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[46]_i_1_n_2 ,\trunc_ln_reg_250_reg[46]_i_1_n_3 ,\trunc_ln_reg_250_reg[46]_i_1_n_4 ,\trunc_ln_reg_250_reg[46]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\int_mem_reg[63]_0 [45:42]),
        .O(D[46:43]),
        .S({\trunc_ln_reg_250[46]_i_2_n_2 ,\trunc_ln_reg_250[46]_i_3_n_2 ,\trunc_ln_reg_250[46]_i_4_n_2 ,\trunc_ln_reg_250[46]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[50]_i_1 
       (.CI(\trunc_ln_reg_250_reg[46]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[50]_i_1_n_2 ,\trunc_ln_reg_250_reg[50]_i_1_n_3 ,\trunc_ln_reg_250_reg[50]_i_1_n_4 ,\trunc_ln_reg_250_reg[50]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\int_mem_reg[63]_0 [49:46]),
        .O(D[50:47]),
        .S({\trunc_ln_reg_250[50]_i_2_n_2 ,\trunc_ln_reg_250[50]_i_3_n_2 ,\trunc_ln_reg_250[50]_i_4_n_2 ,\trunc_ln_reg_250[50]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[54]_i_1 
       (.CI(\trunc_ln_reg_250_reg[50]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[54]_i_1_n_2 ,\trunc_ln_reg_250_reg[54]_i_1_n_3 ,\trunc_ln_reg_250_reg[54]_i_1_n_4 ,\trunc_ln_reg_250_reg[54]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\int_mem_reg[63]_0 [53:50]),
        .O(D[54:51]),
        .S({\trunc_ln_reg_250[54]_i_2_n_2 ,\trunc_ln_reg_250[54]_i_3_n_2 ,\trunc_ln_reg_250[54]_i_4_n_2 ,\trunc_ln_reg_250[54]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[57]_i_2 
       (.CI(\trunc_ln_reg_250_reg[54]_i_1_n_2 ),
        .CO({\NLW_trunc_ln_reg_250_reg[57]_i_2_CO_UNCONNECTED [3:2],\trunc_ln_reg_250_reg[57]_i_2_n_4 ,\trunc_ln_reg_250_reg[57]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\int_mem_reg[63]_0 [55:54]}),
        .O({\NLW_trunc_ln_reg_250_reg[57]_i_2_O_UNCONNECTED [3],D[57:55]}),
        .S({1'b0,\trunc_ln_reg_250[57]_i_3_n_2 ,\trunc_ln_reg_250[57]_i_4_n_2 ,\trunc_ln_reg_250[57]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_250_reg[6]_i_1 
       (.CI(\trunc_ln_reg_250_reg[2]_i_1_n_2 ),
        .CO({\trunc_ln_reg_250_reg[6]_i_1_n_2 ,\trunc_ln_reg_250_reg[6]_i_1_n_3 ,\trunc_ln_reg_250_reg[6]_i_1_n_4 ,\trunc_ln_reg_250_reg[6]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O(D[6:3]),
        .S({\trunc_ln_reg_250[6]_i_2_n_2 ,\trunc_ln_reg_250[6]_i_3_n_2 ,\trunc_ln_reg_250[6]_i_4_n_2 ,\trunc_ln_reg_250[6]_i_5_n_2 }));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_2_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_countCycles
   (Q,
    din,
    ap_enable_reg_pp0_iter1,
    ap_done_reg,
    push,
    WEBWE,
    countCycles_U0_out_r_read,
    \ap_CS_fsm_reg[2]_0 ,
    internal_empty_n_reg,
    \trunc_ln_reg_133_reg[60]_0 ,
    q,
    ap_clk,
    SR,
    counterCmd_empty_n,
    results_AWREADY,
    results_WREADY,
    ap_rst_n,
    results_BVALID,
    ap_sync_done,
    \ap_CS_fsm_reg[2]_1 ,
    countCycles_U0_ap_start,
    res_c_empty_n,
    D,
    out);
  output [3:0]Q;
  output [63:0]din;
  output ap_enable_reg_pp0_iter1;
  output ap_done_reg;
  output push;
  output [0:0]WEBWE;
  output countCycles_U0_out_r_read;
  output \ap_CS_fsm_reg[2]_0 ;
  output internal_empty_n_reg;
  output [60:0]\trunc_ln_reg_133_reg[60]_0 ;
  input [0:0]q;
  input ap_clk;
  input [0:0]SR;
  input counterCmd_empty_n;
  input results_AWREADY;
  input results_WREADY;
  input ap_rst_n;
  input results_BVALID;
  input ap_sync_done;
  input \ap_CS_fsm_reg[2]_1 ;
  input countCycles_U0_ap_start;
  input res_c_empty_n;
  input [0:0]D;
  input [60:0]out;

  wire [0:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[1]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg_n_2_[1] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire [1:1]ap_NS_fsm;
  wire [8:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_sync_done;
  wire countCycles_U0_ap_start;
  wire countCycles_U0_out_r_read;
  wire counterCmd_empty_n;
  wire [63:0]din;
  wire grp_countCycles_Pipeline_count_fu_90_ap_start_reg;
  wire grp_countCycles_Pipeline_count_fu_90_ap_start_reg0;
  wire grp_countCycles_Pipeline_count_fu_90_ap_start_reg_i_3_n_2;
  wire grp_countCycles_Pipeline_count_fu_90_n_71;
  wire internal_empty_n_reg;
  wire [60:0]out;
  wire push;
  wire [0:0]q;
  wire res_c_empty_n;
  wire results_AWREADY;
  wire results_BVALID;
  wire results_WREADY;
  wire [0:0]tmp_reg_128;
  wire [60:0]\trunc_ln_reg_133_reg[60]_0 ;

  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(countCycles_U0_out_r_read),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(results_BVALID),
        .O(ap_NS_fsm__0[0]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_2 ),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg_n_2_[7] ),
        .I3(\ap_CS_fsm_reg_n_2_[6] ),
        .I4(\ap_CS_fsm_reg_n_2_[5] ),
        .I5(countCycles_U0_out_r_read),
        .O(ap_NS_fsm));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_2_[1] ),
        .I2(\ap_CS_fsm_reg_n_2_[4] ),
        .I3(Q[2]),
        .O(\ap_CS_fsm[1]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(res_c_empty_n),
        .I1(Q[0]),
        .I2(ap_done_reg),
        .I3(counterCmd_empty_n),
        .I4(countCycles_U0_ap_start),
        .O(countCycles_U0_out_r_read));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(results_BVALID),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg_n_2_[7] ),
        .O(ap_NS_fsm__0[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_2_[1] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[8]),
        .Q(Q[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000A888)) 
    ap_done_reg_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(Q[3]),
        .I3(results_BVALID),
        .I4(ap_sync_done),
        .O(ap_done_reg_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_2),
        .Q(ap_done_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_countCycles_Pipeline_count grp_countCycles_Pipeline_count_fu_90
       (.D(ap_NS_fsm__0[3:2]),
        .Q({Q[2:1],\ap_CS_fsm_reg_n_2_[1] }),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_1(grp_countCycles_Pipeline_count_fu_90_n_71),
        .ap_rst_n(ap_rst_n),
        .counterCmd_empty_n(counterCmd_empty_n),
        .din(din),
        .grp_countCycles_Pipeline_count_fu_90_ap_start_reg(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .grp_countCycles_Pipeline_count_fu_90_ap_start_reg0(grp_countCycles_Pipeline_count_fu_90_ap_start_reg0),
        .internal_full_n_reg(countCycles_U0_out_r_read),
        .push(push),
        .results_AWREADY(results_AWREADY),
        .results_WREADY(results_WREADY),
        .tmp_reg_128(tmp_reg_128));
  LUT5 #(
    .INIT(32'h10000000)) 
    grp_countCycles_Pipeline_count_fu_90_ap_start_reg_i_2
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_2_[1] ),
        .I2(Q[0]),
        .I3(grp_countCycles_Pipeline_count_fu_90_ap_start_reg_i_3_n_2),
        .I4(countCycles_U0_out_r_read),
        .O(grp_countCycles_Pipeline_count_fu_90_ap_start_reg0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    grp_countCycles_Pipeline_count_fu_90_ap_start_reg_i_3
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg_n_2_[4] ),
        .I2(\ap_CS_fsm_reg_n_2_[5] ),
        .I3(\ap_CS_fsm_reg_n_2_[6] ),
        .I4(Q[3]),
        .I5(\ap_CS_fsm_reg_n_2_[7] ),
        .O(grp_countCycles_Pipeline_count_fu_90_ap_start_reg_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    grp_countCycles_Pipeline_count_fu_90_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_countCycles_Pipeline_count_fu_90_n_71),
        .Q(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    internal_full_n_i_2__0
       (.I0(countCycles_U0_ap_start),
        .I1(counterCmd_empty_n),
        .I2(ap_done_reg),
        .I3(Q[0]),
        .I4(res_c_empty_n),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_4
       (.I0(Q[2]),
        .I1(results_WREADY),
        .O(WEBWE));
  FDRE \tmp_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q),
        .Q(tmp_reg_128),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[0]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[10]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[11]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[12]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[13]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[14]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[15]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[16]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[17]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[18]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[19]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[1]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[20]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[21]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[22]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[23]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[24]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[25]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[26]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[27]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[28]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[29]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[30]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[31]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[32]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[33]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[34]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[35]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[36]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[37]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[38]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [38]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[39]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[40]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[41]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[42]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[43]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[44]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[45]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[46]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [46]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[47]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[48]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[49]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[50]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [50]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[51]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[52]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[53]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[54]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [54]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[55]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[56]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[57]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[58]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [58]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[59] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[59]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[60] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[60]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [60]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[8]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[9]),
        .Q(\trunc_ln_reg_133_reg[60]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_countCycles_Pipeline_count
   (din,
    ap_enable_reg_pp0_iter1_reg_0,
    push,
    \ap_CS_fsm_reg[2] ,
    D,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_clk,
    SR,
    grp_countCycles_Pipeline_count_fu_90_ap_start_reg,
    counterCmd_empty_n,
    results_AWREADY,
    Q,
    ap_rst_n,
    internal_full_n_reg,
    results_WREADY,
    \ap_CS_fsm_reg[2]_0 ,
    tmp_reg_128,
    grp_countCycles_Pipeline_count_fu_90_ap_start_reg0);
  output [63:0]din;
  output ap_enable_reg_pp0_iter1_reg_0;
  output push;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output ap_enable_reg_pp0_iter1_reg_1;
  input ap_clk;
  input [0:0]SR;
  input grp_countCycles_Pipeline_count_fu_90_ap_start_reg;
  input counterCmd_empty_n;
  input results_AWREADY;
  input [2:0]Q;
  input ap_rst_n;
  input internal_full_n_reg;
  input results_WREADY;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]tmp_reg_128;
  input grp_countCycles_Pipeline_count_fu_90_ap_start_reg0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_rst_n;
  wire counterCmd_empty_n;
  wire [63:0]din;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_countCycles_Pipeline_count_fu_90_ap_start_reg;
  wire grp_countCycles_Pipeline_count_fu_90_ap_start_reg0;
  wire internal_full_n_reg;
  wire push;
  wire results_AWREADY;
  wire results_WREADY;
  wire [0:0]tmp_reg_128;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(counterCmd_empty_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(din[0]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(din[10]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(din[11]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(din[12]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(din[13]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(din[14]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(din[15]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(din[16]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(din[17]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(din[18]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(din[19]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(din[1]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(din[20]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(din[21]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(din[22]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(din[23]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(din[24]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(din[25]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(din[26]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(din[27]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(din[28]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(din[29]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(din[2]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(din[30]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(din[31]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[32] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(din[32]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[33] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(din[33]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[34] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(din[34]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[35] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(din[35]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[36] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(din[36]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[37] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(din[37]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[38] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(din[38]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[39] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(din[39]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(din[3]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[40] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(din[40]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[41] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(din[41]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[42] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(din[42]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[43] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(din[43]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[44] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(din[44]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[45] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(din[45]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[46] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(din[46]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[47] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(din[47]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[48] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(din[48]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[49] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(din[49]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(din[4]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[50] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(din[50]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[51] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(din[51]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[52] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(din[52]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[53] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(din[53]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[54] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(din[54]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[55] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(din[55]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[56] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(din[56]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[57] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(din[57]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[58] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(din[58]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[59] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(din[59]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(din[5]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[60] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(din[60]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[61] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(din[61]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[62] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(din[62]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[63] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(din[63]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(din[6]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(din[7]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(din[8]),
        .R(1'b0));
  FDRE \cnt_fu_34_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(din[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_flow_control_loop_pipe_sequential_init_11 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .O({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .\cnt_fu_34_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .\cnt_fu_34_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\cnt_fu_34_reg[19] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .\cnt_fu_34_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .\cnt_fu_34_reg[27] ({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .\cnt_fu_34_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\cnt_fu_34_reg[35] ({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .\cnt_fu_34_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .\cnt_fu_34_reg[43] ({flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}),
        .\cnt_fu_34_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}),
        .\cnt_fu_34_reg[51] ({flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57}),
        .\cnt_fu_34_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}),
        .\cnt_fu_34_reg[59] ({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}),
        .\cnt_fu_34_reg[63] ({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69}),
        .\cnt_fu_34_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .counterCmd_empty_n(counterCmd_empty_n),
        .din(din),
        .grp_countCycles_Pipeline_count_fu_90_ap_start_reg(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .internal_empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .push(push),
        .results_AWREADY(results_AWREADY),
        .results_WREADY(results_WREADY),
        .tmp_reg_128(tmp_reg_128));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_countCycles_Pipeline_count_fu_90_ap_start_reg_i_1
       (.I0(grp_countCycles_Pipeline_count_fu_90_ap_start_reg0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(counterCmd_empty_n),
        .I3(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT4 #(
    .INIT(16'h15FF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(internal_full_n_reg),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(counterCmd_empty_n),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_entry_proc
   (start_once_reg,
    SR,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input [0:0]SR;
  input start_once_reg_reg_0;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_fifo_w64_d2_S
   (\SRL_SIG_reg[0] ,
    counterCmd_empty_n,
    counterCmd_full_n,
    internal_empty_n_reg_0,
    q,
    \SRL_SIG_reg[0]_0_sp_1 ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    \SRL_SIG_reg[1][0] ,
    ap_enable_reg_pp0_iter1,
    Q,
    countCycles_U0_out_r_read,
    SR);
  output [0:0]\SRL_SIG_reg[0] ;
  output counterCmd_empty_n;
  output counterCmd_full_n;
  output internal_empty_n_reg_0;
  output [0:0]q;
  input \SRL_SIG_reg[0]_0_sp_1 ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input \SRL_SIG_reg[1][0] ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input countCycles_U0_out_r_read;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\SRL_SIG_reg[0] ;
  wire \SRL_SIG_reg[0]_0_sn_1 ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire countCycles_U0_out_r_read;
  wire counterCmd_empty_n;
  wire counterCmd_full_n;
  wire internal_empty_n_i_1_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_2;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire [0:0]q;

  assign \SRL_SIG_reg[0]_0_sn_1  = \SRL_SIG_reg[0]_0_sp_1 ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_fifo_w64_d2_S_shiftReg U_ddrBenchmark_fifo_w64_d2_S_ram
       (.\SRL_SIG_reg[0] (\SRL_SIG_reg[0] ),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0]_0_sn_1 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .q(q),
        .\tmp_reg_128_reg[0] (\mOutPtr_reg_n_2_[1] ),
        .\tmp_reg_128_reg[0]_0 (\mOutPtr_reg_n_2_[0] ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(counterCmd_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8A888A888A888A08)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(counterCmd_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(counterCmd_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(counterCmd_full_n),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(internal_full_n_reg_0),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(counterCmd_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h66666AAA99999555)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(counterCmd_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q),
        .I4(countCycles_U0_out_r_read),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(internal_full_n_reg_0),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_fifo_w64_d2_S_shiftReg
   (\SRL_SIG_reg[0] ,
    q,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    \tmp_reg_128_reg[0] ,
    \tmp_reg_128_reg[0]_0 ,
    \SRL_SIG_reg[1][0]_0 );
  output [0:0]\SRL_SIG_reg[0] ;
  output [0:0]q;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input \tmp_reg_128_reg[0] ;
  input \tmp_reg_128_reg[0]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;

  wire \SRL_SIG[1][0]_i_1_n_2 ;
  wire [0:0]\SRL_SIG_reg[0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire ap_clk;
  wire [0:0]q;
  wire \tmp_reg_128_reg[0] ;
  wire \tmp_reg_128_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0] ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\SRL_SIG_reg[1] ),
        .O(\SRL_SIG[1][0]_i_1_n_2 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_2 ),
        .Q(\SRL_SIG_reg[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_128[0]_i_1 
       (.I0(\SRL_SIG_reg[0] ),
        .I1(\tmp_reg_128_reg[0] ),
        .I2(\tmp_reg_128_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] ),
        .O(q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_fifo_w64_d3_S
   (res_c_empty_n,
    res_c_full_n,
    ap_sync_ready,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    out,
    ap_clk,
    ap_sync_reg_entry_proc_U0_ap_ready,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    counterCmd_full_n,
    runBench_U0_rw,
    Q,
    ap_rst_n,
    internal_full_n_reg_2,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
    countCycles_U0_out_r_read,
    start_for_countCycles_U0_full_n,
    start_once_reg,
    ap_start,
    shiftReg_ce,
    in,
    SR);
  output res_c_empty_n;
  output res_c_full_n;
  output ap_sync_ready;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output [60:0]out;
  input ap_clk;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg;
  input counterCmd_full_n;
  input runBench_U0_rw;
  input [0:0]Q;
  input ap_rst_n;
  input internal_full_n_reg_2;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  input countCycles_U0_out_r_read;
  input start_for_countCycles_U0_full_n;
  input start_once_reg;
  input ap_start;
  input shiftReg_ce;
  input [60:0]in;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  wire countCycles_U0_out_r_read;
  wire counterCmd_full_n;
  wire [60:0]in;
  wire internal_empty_n_i_1__0_n_2;
  wire internal_empty_n_i_2_n_2;
  wire internal_full_n_i_1__0_n_2;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[2]_i_1_n_2 ;
  wire \mOutPtr[2]_i_2_n_2 ;
  wire [60:0]out;
  wire res_c_empty_n;
  wire res_c_full_n;
  wire runBench_U0_rw;
  wire shiftReg_ce;
  wire start_for_countCycles_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_fifo_w64_d3_S_shiftReg U_ddrBenchmark_fifo_w64_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(res_c_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(ap_sync_ready),
        .I5(ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hDDDDDDD0D0D0D0D0)) 
    int_ap_start_i_2
       (.I0(\mOutPtr[2]_i_2_n_2 ),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(counterCmd_full_n),
        .I4(runBench_U0_rw),
        .I5(Q),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hAA00AAAA8A00AAAA)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(mOutPtr[0]),
        .I2(countCycles_U0_out_r_read),
        .I3(res_c_empty_n),
        .I4(\mOutPtr[2]_i_2_n_2 ),
        .I5(internal_empty_n_i_2_n_2),
        .O(internal_empty_n_i_1__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(internal_empty_n_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_2),
        .Q(res_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFF55FFFFFF55FF)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2_n_2),
        .I2(mOutPtr[0]),
        .I3(internal_full_n_reg_2),
        .I4(res_c_full_n),
        .I5(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .O(internal_full_n_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_2),
        .Q(res_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I1(res_c_full_n),
        .I2(res_c_empty_n),
        .I3(countCycles_U0_out_r_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hD5BFBFBF2A404040)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(countCycles_U0_out_r_read),
        .I2(res_c_empty_n),
        .I3(res_c_full_n),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEFFFF77710000888)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(countCycles_U0_out_r_read),
        .I3(res_c_empty_n),
        .I4(\mOutPtr[2]_i_2_n_2 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hFFFF57FF)) 
    \mOutPtr[2]_i_2 
       (.I0(res_c_full_n),
        .I1(start_for_countCycles_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(\mOutPtr[2]_i_2_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(mOutPtr[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(mOutPtr[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_2 ),
        .Q(mOutPtr[2]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hDF10DF00)) 
    start_once_reg_i_1
       (.I0(res_c_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_countCycles_U0_full_n),
        .O(internal_full_n_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_fifo_w64_d3_S_shiftReg
   (out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [60:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [60:0]in;
  input ap_clk;

  wire ap_clk;
  wire [60:0]in;
  wire [2:0]mOutPtr;
  wire [60:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][32]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][33]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][34]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][35]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][36]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][37]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][38]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][39]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][40]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][41]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][42]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][43]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][44]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][45]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][46]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][47]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][48]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][49]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][50]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][51]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][52]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][53]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][54]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][55]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][56]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][57]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][58]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][59]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][60]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][61]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][62]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][63]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\res_c_U/U_ddrBenchmark_fifo_w64_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    D,
    E,
    S,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg,
    \trunc_ln17_reg_293_reg[23] ,
    \trunc_ln17_reg_293_reg[30] ,
    \i_fu_50_reg[0] ,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_0,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_1,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_2,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_3,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_4,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_5,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_6,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_7,
    full_n_reg,
    SR,
    ap_clk,
    ap_rst_n,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg,
    ap_done_cache_reg_0,
    gmem_WREADY,
    CO,
    Q,
    \ap_CS_fsm_reg[21] ,
    icmp_ln17_fu_92_p2_carry__1,
    \i_1_reg_120_reg[30] );
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [3:0]S;
  output [30:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg;
  output [3:0]\trunc_ln17_reg_293_reg[23] ;
  output [2:0]\trunc_ln17_reg_293_reg[30] ;
  output [0:0]\i_fu_50_reg[0] ;
  output [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_0;
  output [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_1;
  output [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_2;
  output [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_3;
  output [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_4;
  output [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_5;
  output [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_6;
  output [1:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_7;
  output [0:0]full_n_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg;
  input ap_done_cache_reg_0;
  input gmem_WREADY;
  input [0:0]CO;
  input [1:0]Q;
  input [0:0]\ap_CS_fsm_reg[21] ;
  input [30:0]icmp_ln17_fu_92_p2_carry__1;
  input [30:0]\i_1_reg_120_reg[30] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_2;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_2;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]full_n_reg;
  wire gmem_WREADY;
  wire grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg;
  wire [30:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg;
  wire [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_0;
  wire [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_1;
  wire [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_2;
  wire [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_3;
  wire [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_4;
  wire [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_5;
  wire [3:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_6;
  wire [1:0]grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_7;
  wire [30:0]\i_1_reg_120_reg[30] ;
  wire [0:0]\i_fu_50_reg[0] ;
  wire [30:0]icmp_ln17_fu_92_p2_carry__1;
  wire [3:0]\trunc_ln17_reg_293_reg[23] ;
  wire [2:0]\trunc_ln17_reg_293_reg[30] ;

  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__0_i_1__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [8]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__0_i_2__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [7]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__0_i_3__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [6]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__0_i_4__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [5]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__1_i_1__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [12]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_2[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__1_i_2__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [11]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_2[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__1_i_3__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [10]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_2[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__1_i_4__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [9]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_2[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__2_i_1__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [16]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_3[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__2_i_2__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [15]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_3[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__2_i_3__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [14]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_3[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__2_i_4__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [13]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_3[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__3_i_1__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [20]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_4[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__3_i_2__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [19]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_4[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__3_i_3__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [18]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_4[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__3_i_4__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [17]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_4[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__4_i_1__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [24]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_5[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__4_i_2__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [23]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_5[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__4_i_3__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [22]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_5[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__4_i_4__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [21]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_5[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__5_i_1__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [28]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_6[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__5_i_2__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [27]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_6[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__5_i_3__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [26]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_6[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__5_i_4__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [25]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_6[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__6_i_1__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [30]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_7[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__6_i_2__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [29]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_7[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry_i_1__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [4]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_0[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry_i_2__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [3]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_0[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry_i_3__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [2]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_0[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry_i_4__0
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [1]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFFFAAAABBBBAAAA)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(CO),
        .I4(Q[1]),
        .I5(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC0CCAAAA00000000)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(gmem_WREADY),
        .I3(ap_done_cache_reg_0),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I5(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hD0FFD000)) 
    ap_done_cache_i_1__0
       (.I0(ap_done_cache_reg_0),
        .I1(gmem_WREADY),
        .I2(CO),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_2),
        .Q(ap_done_cache),
        .R(SR));
  LUT5 #(
    .INIT(32'h00A088A8)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(gmem_WREADY),
        .I4(CO),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFDFDDDFD5D5DDD5D)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(gmem_WREADY),
        .I5(CO),
        .O(ap_loop_init_int_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[0]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [0]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[10]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [10]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[11]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [11]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[12]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [12]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[13]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [13]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[14]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [14]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[15]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [15]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[16]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [16]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[16]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[17]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [17]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[17]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[18]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [18]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[18]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[19]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [19]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[19]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[1]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [1]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[20]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [20]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[20]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[21]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [21]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[21]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[22]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [22]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[22]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[23]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [23]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[23]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[24]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [24]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[24]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[25]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [25]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[25]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[26]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [26]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[26]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[27]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [27]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[27]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[28]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [28]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[28]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[29]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [29]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[29]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[2]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [2]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[30]_i_2 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [30]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[30]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[3]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [3]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[4]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [4]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[5]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [5]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[6]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [6]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[7]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [7]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[8]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [8]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_1_reg_120[9]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_reg_120_reg[30] [9]),
        .O(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[9]));
  LUT2 #(
    .INIT(4'hD)) 
    \i_fu_50[0]_i_1 
       (.I0(\i_1_reg_120_reg[30] [0]),
        .I1(ap_loop_init_int),
        .O(\i_fu_50_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \i_fu_50[30]_i_1 
       (.I0(CO),
        .I1(gmem_WREADY),
        .I2(ap_done_cache_reg_0),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \i_fu_50[30]_i_2 
       (.I0(CO),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(gmem_WREADY),
        .O(E));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__0_i_1__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[23]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[23]),
        .I2(icmp_ln17_fu_92_p2_carry__1[22]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[22]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[21]),
        .I5(icmp_ln17_fu_92_p2_carry__1[21]),
        .O(\trunc_ln17_reg_293_reg[23] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__0_i_2__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[20]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[20]),
        .I2(icmp_ln17_fu_92_p2_carry__1[19]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[19]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[18]),
        .I5(icmp_ln17_fu_92_p2_carry__1[18]),
        .O(\trunc_ln17_reg_293_reg[23] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__0_i_3__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[17]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[17]),
        .I2(icmp_ln17_fu_92_p2_carry__1[16]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[16]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[15]),
        .I5(icmp_ln17_fu_92_p2_carry__1[15]),
        .O(\trunc_ln17_reg_293_reg[23] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__0_i_4__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[14]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[14]),
        .I2(icmp_ln17_fu_92_p2_carry__1[13]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[13]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[12]),
        .I5(icmp_ln17_fu_92_p2_carry__1[12]),
        .O(\trunc_ln17_reg_293_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln17_fu_92_p2_carry__1_i_1__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[30]),
        .I1(\i_1_reg_120_reg[30] [30]),
        .I2(ap_loop_init_int),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .O(\trunc_ln17_reg_293_reg[30] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__1_i_2__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[29]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[29]),
        .I2(icmp_ln17_fu_92_p2_carry__1[28]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[28]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[27]),
        .I5(icmp_ln17_fu_92_p2_carry__1[27]),
        .O(\trunc_ln17_reg_293_reg[30] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__1_i_3__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[26]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[26]),
        .I2(icmp_ln17_fu_92_p2_carry__1[25]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[25]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[24]),
        .I5(icmp_ln17_fu_92_p2_carry__1[24]),
        .O(\trunc_ln17_reg_293_reg[30] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry_i_1__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[11]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[11]),
        .I2(icmp_ln17_fu_92_p2_carry__1[10]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[10]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[9]),
        .I5(icmp_ln17_fu_92_p2_carry__1[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry_i_2__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[8]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[8]),
        .I2(icmp_ln17_fu_92_p2_carry__1[7]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[7]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[6]),
        .I5(icmp_ln17_fu_92_p2_carry__1[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry_i_3__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[5]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[5]),
        .I2(icmp_ln17_fu_92_p2_carry__1[4]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[4]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[3]),
        .I5(icmp_ln17_fu_92_p2_carry__1[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry_i_4__0
       (.I0(icmp_ln17_fu_92_p2_carry__1[2]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[2]),
        .I2(icmp_ln17_fu_92_p2_carry__1[1]),
        .I3(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[1]),
        .I4(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg[0]),
        .I5(icmp_ln17_fu_92_p2_carry__1[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_flow_control_loop_pipe_sequential_init_0
   (ap_rst_n_0,
    D,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg,
    S,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0,
    \trunc_ln17_2_reg_278_reg[23] ,
    \trunc_ln17_2_reg_278_reg[30] ,
    \i_1_fu_50_reg[0] ,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_1,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_2,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_3,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_4,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_5,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_6,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_7,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_8,
    full_n_reg,
    SR,
    ap_clk,
    ap_rst_n,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg,
    ap_done_cache_reg_0,
    gmem_WREADY,
    CO,
    Q,
    E,
    icmp_ln17_fu_92_p2_carry__1,
    \i_reg_120_reg[30] );
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg;
  output [3:0]S;
  output [30:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0;
  output [3:0]\trunc_ln17_2_reg_278_reg[23] ;
  output [2:0]\trunc_ln17_2_reg_278_reg[30] ;
  output [0:0]\i_1_fu_50_reg[0] ;
  output [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_1;
  output [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_2;
  output [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_3;
  output [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_4;
  output [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_5;
  output [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_6;
  output [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_7;
  output [1:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_8;
  output [0:0]full_n_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg;
  input ap_done_cache_reg_0;
  input gmem_WREADY;
  input [0:0]CO;
  input [1:0]Q;
  input [0:0]E;
  input [30:0]icmp_ln17_fu_92_p2_carry__1;
  input [30:0]\i_reg_120_reg[30] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_2;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_2;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]full_n_reg;
  wire gmem_WREADY;
  wire grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg;
  wire [0:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg;
  wire [30:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0;
  wire [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_1;
  wire [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_2;
  wire [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_3;
  wire [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_4;
  wire [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_5;
  wire [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_6;
  wire [3:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_7;
  wire [1:0]grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_8;
  wire [0:0]\i_1_fu_50_reg[0] ;
  wire [30:0]\i_reg_120_reg[30] ;
  wire [30:0]icmp_ln17_fu_92_p2_carry__1;
  wire [3:0]\trunc_ln17_2_reg_278_reg[23] ;
  wire [2:0]\trunc_ln17_2_reg_278_reg[30] ;

  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__0_i_1
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [8]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_2[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__0_i_2
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [7]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_2[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__0_i_3
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [6]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_2[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__0_i_4
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [5]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_2[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__1_i_1
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [12]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_3[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__1_i_2
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [11]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_3[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__1_i_3
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [10]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_3[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__1_i_4
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [9]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_3[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__2_i_1
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [16]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_4[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__2_i_2
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [15]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_4[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__2_i_3
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [14]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_4[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__2_i_4
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [13]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_4[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__3_i_1
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [20]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_5[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__3_i_2
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [19]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_5[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__3_i_3
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [18]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_5[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__3_i_4
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [17]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_5[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__4_i_1
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [24]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_6[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__4_i_2
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [23]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_6[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__4_i_3
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [22]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_6[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__4_i_4
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [21]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_6[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__5_i_1
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [28]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_7[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__5_i_2
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [27]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_7[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__5_i_3
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [26]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_7[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__5_i_4
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [25]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_7[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__6_i_1
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [30]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_8[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry__6_i_2
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [29]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_8[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry_i_1
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [4]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry_i_2
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [3]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry_i_3
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [2]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln17_fu_98_p2_carry_i_4
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [1]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_1[0]));
  LUT6 #(
    .INIT(64'hAFFFAAAABBBBAAAA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(E),
        .I3(CO),
        .I4(Q[1]),
        .I5(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8A008A00FF000000)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(CO),
        .I1(gmem_WREADY),
        .I2(ap_done_cache_reg_0),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .I5(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hD0FFD000)) 
    ap_done_cache_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(gmem_WREADY),
        .I2(CO),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_2),
        .Q(ap_done_cache),
        .R(SR));
  LUT5 #(
    .INIT(32'h00A088A8)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(gmem_WREADY),
        .I4(CO),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBBFBFFFFBB3B3333)) 
    ap_loop_init_int_i_1
       (.I0(CO),
        .I1(ap_rst_n),
        .I2(ap_done_cache_reg_0),
        .I3(gmem_WREADY),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hD)) 
    \i_1_fu_50[0]_i_1 
       (.I0(\i_reg_120_reg[30] [0]),
        .I1(ap_loop_init_int),
        .O(\i_1_fu_50_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \i_1_fu_50[30]_i_1 
       (.I0(CO),
        .I1(gmem_WREADY),
        .I2(ap_done_cache_reg_0),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \i_1_fu_50[30]_i_2 
       (.I0(CO),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(gmem_WREADY),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[0]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [0]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[10]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [10]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[11]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [11]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[12]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [12]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[13]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [13]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[14]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [14]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[15]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [15]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[16]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [16]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[17]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [17]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[18]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [18]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[19]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [19]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[1]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [1]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[20]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [20]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[21]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [21]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[22]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [22]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[23]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [23]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[24]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [24]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[25]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [25]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[26]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [26]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[27]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [27]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[28]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [28]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[29]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [29]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[2]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [2]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[30]_i_2 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [30]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[3]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [3]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[4]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [4]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[5]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [5]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[6]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [6]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[7]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [7]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[8]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [8]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_reg_120[9]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_reg_120_reg[30] [9]),
        .O(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[9]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__0_i_1
       (.I0(icmp_ln17_fu_92_p2_carry__1[23]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[23]),
        .I2(icmp_ln17_fu_92_p2_carry__1[22]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[22]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[21]),
        .I5(icmp_ln17_fu_92_p2_carry__1[21]),
        .O(\trunc_ln17_2_reg_278_reg[23] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__0_i_2
       (.I0(icmp_ln17_fu_92_p2_carry__1[20]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[20]),
        .I2(icmp_ln17_fu_92_p2_carry__1[19]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[19]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[18]),
        .I5(icmp_ln17_fu_92_p2_carry__1[18]),
        .O(\trunc_ln17_2_reg_278_reg[23] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__0_i_3
       (.I0(icmp_ln17_fu_92_p2_carry__1[17]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[17]),
        .I2(icmp_ln17_fu_92_p2_carry__1[16]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[16]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[15]),
        .I5(icmp_ln17_fu_92_p2_carry__1[15]),
        .O(\trunc_ln17_2_reg_278_reg[23] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__0_i_4
       (.I0(icmp_ln17_fu_92_p2_carry__1[14]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[14]),
        .I2(icmp_ln17_fu_92_p2_carry__1[13]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[13]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[12]),
        .I5(icmp_ln17_fu_92_p2_carry__1[12]),
        .O(\trunc_ln17_2_reg_278_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln17_fu_92_p2_carry__1_i_1
       (.I0(icmp_ln17_fu_92_p2_carry__1[30]),
        .I1(\i_reg_120_reg[30] [30]),
        .I2(ap_loop_init_int),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .O(\trunc_ln17_2_reg_278_reg[30] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__1_i_2
       (.I0(icmp_ln17_fu_92_p2_carry__1[29]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[29]),
        .I2(icmp_ln17_fu_92_p2_carry__1[28]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[28]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[27]),
        .I5(icmp_ln17_fu_92_p2_carry__1[27]),
        .O(\trunc_ln17_2_reg_278_reg[30] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry__1_i_3
       (.I0(icmp_ln17_fu_92_p2_carry__1[26]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[26]),
        .I2(icmp_ln17_fu_92_p2_carry__1[25]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[25]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[24]),
        .I5(icmp_ln17_fu_92_p2_carry__1[24]),
        .O(\trunc_ln17_2_reg_278_reg[30] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry_i_1
       (.I0(icmp_ln17_fu_92_p2_carry__1[11]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[11]),
        .I2(icmp_ln17_fu_92_p2_carry__1[10]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[10]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[9]),
        .I5(icmp_ln17_fu_92_p2_carry__1[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry_i_2
       (.I0(icmp_ln17_fu_92_p2_carry__1[8]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[8]),
        .I2(icmp_ln17_fu_92_p2_carry__1[7]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[7]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[6]),
        .I5(icmp_ln17_fu_92_p2_carry__1[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry_i_3
       (.I0(icmp_ln17_fu_92_p2_carry__1[5]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[5]),
        .I2(icmp_ln17_fu_92_p2_carry__1[4]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[4]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[3]),
        .I5(icmp_ln17_fu_92_p2_carry__1[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln17_fu_92_p2_carry_i_4
       (.I0(icmp_ln17_fu_92_p2_carry__1[2]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[2]),
        .I2(icmp_ln17_fu_92_p2_carry__1[1]),
        .I3(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[1]),
        .I4(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0[0]),
        .I5(icmp_ln17_fu_92_p2_carry__1[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_flow_control_loop_pipe_sequential_init_11
   (push,
    D,
    internal_empty_n_reg,
    O,
    \cnt_fu_34_reg[7] ,
    \cnt_fu_34_reg[11] ,
    \cnt_fu_34_reg[15] ,
    \cnt_fu_34_reg[19] ,
    \cnt_fu_34_reg[23] ,
    \cnt_fu_34_reg[27] ,
    \cnt_fu_34_reg[31] ,
    \cnt_fu_34_reg[35] ,
    \cnt_fu_34_reg[39] ,
    \cnt_fu_34_reg[43] ,
    \cnt_fu_34_reg[47] ,
    \cnt_fu_34_reg[51] ,
    \cnt_fu_34_reg[55] ,
    \cnt_fu_34_reg[59] ,
    \cnt_fu_34_reg[63] ,
    SR,
    ap_clk,
    grp_countCycles_Pipeline_count_fu_90_ap_start_reg,
    ap_done_cache_reg_0,
    counterCmd_empty_n,
    results_AWREADY,
    Q,
    ap_rst_n,
    results_WREADY,
    \ap_CS_fsm_reg[2] ,
    din,
    tmp_reg_128);
  output push;
  output [1:0]D;
  output internal_empty_n_reg;
  output [3:0]O;
  output [3:0]\cnt_fu_34_reg[7] ;
  output [3:0]\cnt_fu_34_reg[11] ;
  output [3:0]\cnt_fu_34_reg[15] ;
  output [3:0]\cnt_fu_34_reg[19] ;
  output [3:0]\cnt_fu_34_reg[23] ;
  output [3:0]\cnt_fu_34_reg[27] ;
  output [3:0]\cnt_fu_34_reg[31] ;
  output [3:0]\cnt_fu_34_reg[35] ;
  output [3:0]\cnt_fu_34_reg[39] ;
  output [3:0]\cnt_fu_34_reg[43] ;
  output [3:0]\cnt_fu_34_reg[47] ;
  output [3:0]\cnt_fu_34_reg[51] ;
  output [3:0]\cnt_fu_34_reg[55] ;
  output [3:0]\cnt_fu_34_reg[59] ;
  output [3:0]\cnt_fu_34_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input grp_countCycles_Pipeline_count_fu_90_ap_start_reg;
  input ap_done_cache_reg_0;
  input counterCmd_empty_n;
  input results_AWREADY;
  input [2:0]Q;
  input ap_rst_n;
  input results_WREADY;
  input \ap_CS_fsm_reg[2] ;
  input [63:0]din;
  input [0:0]tmp_reg_128;

  wire [1:0]D;
  wire [3:0]O;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_2;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_2;
  wire ap_rst_n;
  wire \cnt_fu_34[0]_i_3_n_2 ;
  wire \cnt_fu_34[0]_i_4_n_2 ;
  wire \cnt_fu_34[0]_i_5_n_2 ;
  wire \cnt_fu_34[0]_i_6_n_2 ;
  wire \cnt_fu_34[0]_i_7_n_2 ;
  wire \cnt_fu_34[12]_i_2_n_2 ;
  wire \cnt_fu_34[12]_i_3_n_2 ;
  wire \cnt_fu_34[12]_i_4_n_2 ;
  wire \cnt_fu_34[12]_i_5_n_2 ;
  wire \cnt_fu_34[16]_i_2_n_2 ;
  wire \cnt_fu_34[16]_i_3_n_2 ;
  wire \cnt_fu_34[16]_i_4_n_2 ;
  wire \cnt_fu_34[16]_i_5_n_2 ;
  wire \cnt_fu_34[20]_i_2_n_2 ;
  wire \cnt_fu_34[20]_i_3_n_2 ;
  wire \cnt_fu_34[20]_i_4_n_2 ;
  wire \cnt_fu_34[20]_i_5_n_2 ;
  wire \cnt_fu_34[24]_i_2_n_2 ;
  wire \cnt_fu_34[24]_i_3_n_2 ;
  wire \cnt_fu_34[24]_i_4_n_2 ;
  wire \cnt_fu_34[24]_i_5_n_2 ;
  wire \cnt_fu_34[28]_i_2_n_2 ;
  wire \cnt_fu_34[28]_i_3_n_2 ;
  wire \cnt_fu_34[28]_i_4_n_2 ;
  wire \cnt_fu_34[28]_i_5_n_2 ;
  wire \cnt_fu_34[32]_i_2_n_2 ;
  wire \cnt_fu_34[32]_i_3_n_2 ;
  wire \cnt_fu_34[32]_i_4_n_2 ;
  wire \cnt_fu_34[32]_i_5_n_2 ;
  wire \cnt_fu_34[36]_i_2_n_2 ;
  wire \cnt_fu_34[36]_i_3_n_2 ;
  wire \cnt_fu_34[36]_i_4_n_2 ;
  wire \cnt_fu_34[36]_i_5_n_2 ;
  wire \cnt_fu_34[40]_i_2_n_2 ;
  wire \cnt_fu_34[40]_i_3_n_2 ;
  wire \cnt_fu_34[40]_i_4_n_2 ;
  wire \cnt_fu_34[40]_i_5_n_2 ;
  wire \cnt_fu_34[44]_i_2_n_2 ;
  wire \cnt_fu_34[44]_i_3_n_2 ;
  wire \cnt_fu_34[44]_i_4_n_2 ;
  wire \cnt_fu_34[44]_i_5_n_2 ;
  wire \cnt_fu_34[48]_i_2_n_2 ;
  wire \cnt_fu_34[48]_i_3_n_2 ;
  wire \cnt_fu_34[48]_i_4_n_2 ;
  wire \cnt_fu_34[48]_i_5_n_2 ;
  wire \cnt_fu_34[4]_i_2_n_2 ;
  wire \cnt_fu_34[4]_i_3_n_2 ;
  wire \cnt_fu_34[4]_i_4_n_2 ;
  wire \cnt_fu_34[4]_i_5_n_2 ;
  wire \cnt_fu_34[52]_i_2_n_2 ;
  wire \cnt_fu_34[52]_i_3_n_2 ;
  wire \cnt_fu_34[52]_i_4_n_2 ;
  wire \cnt_fu_34[52]_i_5_n_2 ;
  wire \cnt_fu_34[56]_i_2_n_2 ;
  wire \cnt_fu_34[56]_i_3_n_2 ;
  wire \cnt_fu_34[56]_i_4_n_2 ;
  wire \cnt_fu_34[56]_i_5_n_2 ;
  wire \cnt_fu_34[60]_i_2_n_2 ;
  wire \cnt_fu_34[60]_i_3_n_2 ;
  wire \cnt_fu_34[60]_i_4_n_2 ;
  wire \cnt_fu_34[60]_i_5_n_2 ;
  wire \cnt_fu_34[8]_i_2_n_2 ;
  wire \cnt_fu_34[8]_i_3_n_2 ;
  wire \cnt_fu_34[8]_i_4_n_2 ;
  wire \cnt_fu_34[8]_i_5_n_2 ;
  wire \cnt_fu_34_reg[0]_i_2_n_2 ;
  wire \cnt_fu_34_reg[0]_i_2_n_3 ;
  wire \cnt_fu_34_reg[0]_i_2_n_4 ;
  wire \cnt_fu_34_reg[0]_i_2_n_5 ;
  wire [3:0]\cnt_fu_34_reg[11] ;
  wire \cnt_fu_34_reg[12]_i_1_n_2 ;
  wire \cnt_fu_34_reg[12]_i_1_n_3 ;
  wire \cnt_fu_34_reg[12]_i_1_n_4 ;
  wire \cnt_fu_34_reg[12]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[15] ;
  wire \cnt_fu_34_reg[16]_i_1_n_2 ;
  wire \cnt_fu_34_reg[16]_i_1_n_3 ;
  wire \cnt_fu_34_reg[16]_i_1_n_4 ;
  wire \cnt_fu_34_reg[16]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[19] ;
  wire \cnt_fu_34_reg[20]_i_1_n_2 ;
  wire \cnt_fu_34_reg[20]_i_1_n_3 ;
  wire \cnt_fu_34_reg[20]_i_1_n_4 ;
  wire \cnt_fu_34_reg[20]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[23] ;
  wire \cnt_fu_34_reg[24]_i_1_n_2 ;
  wire \cnt_fu_34_reg[24]_i_1_n_3 ;
  wire \cnt_fu_34_reg[24]_i_1_n_4 ;
  wire \cnt_fu_34_reg[24]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[27] ;
  wire \cnt_fu_34_reg[28]_i_1_n_2 ;
  wire \cnt_fu_34_reg[28]_i_1_n_3 ;
  wire \cnt_fu_34_reg[28]_i_1_n_4 ;
  wire \cnt_fu_34_reg[28]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[31] ;
  wire \cnt_fu_34_reg[32]_i_1_n_2 ;
  wire \cnt_fu_34_reg[32]_i_1_n_3 ;
  wire \cnt_fu_34_reg[32]_i_1_n_4 ;
  wire \cnt_fu_34_reg[32]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[35] ;
  wire \cnt_fu_34_reg[36]_i_1_n_2 ;
  wire \cnt_fu_34_reg[36]_i_1_n_3 ;
  wire \cnt_fu_34_reg[36]_i_1_n_4 ;
  wire \cnt_fu_34_reg[36]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[39] ;
  wire \cnt_fu_34_reg[40]_i_1_n_2 ;
  wire \cnt_fu_34_reg[40]_i_1_n_3 ;
  wire \cnt_fu_34_reg[40]_i_1_n_4 ;
  wire \cnt_fu_34_reg[40]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[43] ;
  wire \cnt_fu_34_reg[44]_i_1_n_2 ;
  wire \cnt_fu_34_reg[44]_i_1_n_3 ;
  wire \cnt_fu_34_reg[44]_i_1_n_4 ;
  wire \cnt_fu_34_reg[44]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[47] ;
  wire \cnt_fu_34_reg[48]_i_1_n_2 ;
  wire \cnt_fu_34_reg[48]_i_1_n_3 ;
  wire \cnt_fu_34_reg[48]_i_1_n_4 ;
  wire \cnt_fu_34_reg[48]_i_1_n_5 ;
  wire \cnt_fu_34_reg[4]_i_1_n_2 ;
  wire \cnt_fu_34_reg[4]_i_1_n_3 ;
  wire \cnt_fu_34_reg[4]_i_1_n_4 ;
  wire \cnt_fu_34_reg[4]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[51] ;
  wire \cnt_fu_34_reg[52]_i_1_n_2 ;
  wire \cnt_fu_34_reg[52]_i_1_n_3 ;
  wire \cnt_fu_34_reg[52]_i_1_n_4 ;
  wire \cnt_fu_34_reg[52]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[55] ;
  wire \cnt_fu_34_reg[56]_i_1_n_2 ;
  wire \cnt_fu_34_reg[56]_i_1_n_3 ;
  wire \cnt_fu_34_reg[56]_i_1_n_4 ;
  wire \cnt_fu_34_reg[56]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[59] ;
  wire \cnt_fu_34_reg[60]_i_1_n_3 ;
  wire \cnt_fu_34_reg[60]_i_1_n_4 ;
  wire \cnt_fu_34_reg[60]_i_1_n_5 ;
  wire [3:0]\cnt_fu_34_reg[63] ;
  wire [3:0]\cnt_fu_34_reg[7] ;
  wire \cnt_fu_34_reg[8]_i_1_n_2 ;
  wire \cnt_fu_34_reg[8]_i_1_n_3 ;
  wire \cnt_fu_34_reg[8]_i_1_n_4 ;
  wire \cnt_fu_34_reg[8]_i_1_n_5 ;
  wire countCycles_U0_m_axi_results_AWVALID;
  wire counterCmd_empty_n;
  wire [63:0]din;
  wire grp_countCycles_Pipeline_count_fu_90_ap_start_reg;
  wire internal_empty_n_reg;
  wire push;
  wire results_AWREADY;
  wire results_WREADY;
  wire [0:0]tmp_reg_128;
  wire [3:3]\NLW_cnt_fu_34_reg[60]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFA2A222A2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(results_AWREADY),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(ap_done_cache),
        .I4(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I5(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(countCycles_U0_m_axi_results_AWVALID),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(results_WREADY),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8000800088888000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(Q[1]),
        .I1(results_AWREADY),
        .I2(counterCmd_empty_n),
        .I3(ap_done_cache_reg_0),
        .I4(ap_done_cache),
        .I5(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .O(countCycles_U0_m_axi_results_AWVALID));
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__1
       (.I0(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I1(ap_done_cache_reg_0),
        .I2(counterCmd_empty_n),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_2),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFF5D5D5D)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(counterCmd_empty_n),
        .O(ap_loop_init_int_i_1__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \cnt_fu_34[0]_i_1 
       (.I0(counterCmd_empty_n),
        .I1(ap_done_cache_reg_0),
        .I2(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \cnt_fu_34[0]_i_3 
       (.I0(tmp_reg_128),
        .I1(ap_loop_init_int),
        .I2(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I3(din[0]),
        .O(\cnt_fu_34[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[0]_i_4 
       (.I0(din[3]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[0]_i_5 
       (.I0(din[2]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[0]_i_6 
       (.I0(din[1]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hC555)) 
    \cnt_fu_34[0]_i_7 
       (.I0(din[0]),
        .I1(tmp_reg_128),
        .I2(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\cnt_fu_34[0]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[12]_i_2 
       (.I0(din[15]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[12]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[12]_i_3 
       (.I0(din[14]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[12]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[12]_i_4 
       (.I0(din[13]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[12]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[12]_i_5 
       (.I0(din[12]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[12]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[16]_i_2 
       (.I0(din[19]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[16]_i_3 
       (.I0(din[18]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[16]_i_4 
       (.I0(din[17]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[16]_i_5 
       (.I0(din[16]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[16]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[20]_i_2 
       (.I0(din[23]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[20]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[20]_i_3 
       (.I0(din[22]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[20]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[20]_i_4 
       (.I0(din[21]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[20]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[20]_i_5 
       (.I0(din[20]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[20]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[24]_i_2 
       (.I0(din[27]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[24]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[24]_i_3 
       (.I0(din[26]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[24]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[24]_i_4 
       (.I0(din[25]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[24]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[24]_i_5 
       (.I0(din[24]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[24]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[28]_i_2 
       (.I0(din[31]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[28]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[28]_i_3 
       (.I0(din[30]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[28]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[28]_i_4 
       (.I0(din[29]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[28]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[28]_i_5 
       (.I0(din[28]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[28]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[32]_i_2 
       (.I0(din[35]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[32]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[32]_i_3 
       (.I0(din[34]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[32]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[32]_i_4 
       (.I0(din[33]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[32]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[32]_i_5 
       (.I0(din[32]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[32]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[36]_i_2 
       (.I0(din[39]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[36]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[36]_i_3 
       (.I0(din[38]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[36]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[36]_i_4 
       (.I0(din[37]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[36]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[36]_i_5 
       (.I0(din[36]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[36]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[40]_i_2 
       (.I0(din[43]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[40]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[40]_i_3 
       (.I0(din[42]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[40]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[40]_i_4 
       (.I0(din[41]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[40]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[40]_i_5 
       (.I0(din[40]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[40]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[44]_i_2 
       (.I0(din[47]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[44]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[44]_i_3 
       (.I0(din[46]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[44]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[44]_i_4 
       (.I0(din[45]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[44]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[44]_i_5 
       (.I0(din[44]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[44]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[48]_i_2 
       (.I0(din[51]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[48]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[48]_i_3 
       (.I0(din[50]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[48]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[48]_i_4 
       (.I0(din[49]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[48]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[48]_i_5 
       (.I0(din[48]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[48]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[4]_i_2 
       (.I0(din[7]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[4]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[4]_i_3 
       (.I0(din[6]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[4]_i_4 
       (.I0(din[5]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[4]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[4]_i_5 
       (.I0(din[4]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[4]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[52]_i_2 
       (.I0(din[55]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[52]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[52]_i_3 
       (.I0(din[54]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[52]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[52]_i_4 
       (.I0(din[53]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[52]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[52]_i_5 
       (.I0(din[52]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[52]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[56]_i_2 
       (.I0(din[59]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[56]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[56]_i_3 
       (.I0(din[58]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[56]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[56]_i_4 
       (.I0(din[57]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[56]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[56]_i_5 
       (.I0(din[56]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[56]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[60]_i_2 
       (.I0(din[63]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[60]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[60]_i_3 
       (.I0(din[62]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[60]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[60]_i_4 
       (.I0(din[61]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[60]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[60]_i_5 
       (.I0(din[60]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[60]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[8]_i_2 
       (.I0(din[11]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[8]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[8]_i_3 
       (.I0(din[10]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[8]_i_4 
       (.I0(din[9]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_fu_34[8]_i_5 
       (.I0(din[8]),
        .I1(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\cnt_fu_34[8]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cnt_fu_34_reg[0]_i_2_n_2 ,\cnt_fu_34_reg[0]_i_2_n_3 ,\cnt_fu_34_reg[0]_i_2_n_4 ,\cnt_fu_34_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cnt_fu_34[0]_i_3_n_2 }),
        .O(O),
        .S({\cnt_fu_34[0]_i_4_n_2 ,\cnt_fu_34[0]_i_5_n_2 ,\cnt_fu_34[0]_i_6_n_2 ,\cnt_fu_34[0]_i_7_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[12]_i_1 
       (.CI(\cnt_fu_34_reg[8]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[12]_i_1_n_2 ,\cnt_fu_34_reg[12]_i_1_n_3 ,\cnt_fu_34_reg[12]_i_1_n_4 ,\cnt_fu_34_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[15] ),
        .S({\cnt_fu_34[12]_i_2_n_2 ,\cnt_fu_34[12]_i_3_n_2 ,\cnt_fu_34[12]_i_4_n_2 ,\cnt_fu_34[12]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[16]_i_1 
       (.CI(\cnt_fu_34_reg[12]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[16]_i_1_n_2 ,\cnt_fu_34_reg[16]_i_1_n_3 ,\cnt_fu_34_reg[16]_i_1_n_4 ,\cnt_fu_34_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[19] ),
        .S({\cnt_fu_34[16]_i_2_n_2 ,\cnt_fu_34[16]_i_3_n_2 ,\cnt_fu_34[16]_i_4_n_2 ,\cnt_fu_34[16]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[20]_i_1 
       (.CI(\cnt_fu_34_reg[16]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[20]_i_1_n_2 ,\cnt_fu_34_reg[20]_i_1_n_3 ,\cnt_fu_34_reg[20]_i_1_n_4 ,\cnt_fu_34_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[23] ),
        .S({\cnt_fu_34[20]_i_2_n_2 ,\cnt_fu_34[20]_i_3_n_2 ,\cnt_fu_34[20]_i_4_n_2 ,\cnt_fu_34[20]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[24]_i_1 
       (.CI(\cnt_fu_34_reg[20]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[24]_i_1_n_2 ,\cnt_fu_34_reg[24]_i_1_n_3 ,\cnt_fu_34_reg[24]_i_1_n_4 ,\cnt_fu_34_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[27] ),
        .S({\cnt_fu_34[24]_i_2_n_2 ,\cnt_fu_34[24]_i_3_n_2 ,\cnt_fu_34[24]_i_4_n_2 ,\cnt_fu_34[24]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[28]_i_1 
       (.CI(\cnt_fu_34_reg[24]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[28]_i_1_n_2 ,\cnt_fu_34_reg[28]_i_1_n_3 ,\cnt_fu_34_reg[28]_i_1_n_4 ,\cnt_fu_34_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[31] ),
        .S({\cnt_fu_34[28]_i_2_n_2 ,\cnt_fu_34[28]_i_3_n_2 ,\cnt_fu_34[28]_i_4_n_2 ,\cnt_fu_34[28]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[32]_i_1 
       (.CI(\cnt_fu_34_reg[28]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[32]_i_1_n_2 ,\cnt_fu_34_reg[32]_i_1_n_3 ,\cnt_fu_34_reg[32]_i_1_n_4 ,\cnt_fu_34_reg[32]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[35] ),
        .S({\cnt_fu_34[32]_i_2_n_2 ,\cnt_fu_34[32]_i_3_n_2 ,\cnt_fu_34[32]_i_4_n_2 ,\cnt_fu_34[32]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[36]_i_1 
       (.CI(\cnt_fu_34_reg[32]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[36]_i_1_n_2 ,\cnt_fu_34_reg[36]_i_1_n_3 ,\cnt_fu_34_reg[36]_i_1_n_4 ,\cnt_fu_34_reg[36]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[39] ),
        .S({\cnt_fu_34[36]_i_2_n_2 ,\cnt_fu_34[36]_i_3_n_2 ,\cnt_fu_34[36]_i_4_n_2 ,\cnt_fu_34[36]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[40]_i_1 
       (.CI(\cnt_fu_34_reg[36]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[40]_i_1_n_2 ,\cnt_fu_34_reg[40]_i_1_n_3 ,\cnt_fu_34_reg[40]_i_1_n_4 ,\cnt_fu_34_reg[40]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[43] ),
        .S({\cnt_fu_34[40]_i_2_n_2 ,\cnt_fu_34[40]_i_3_n_2 ,\cnt_fu_34[40]_i_4_n_2 ,\cnt_fu_34[40]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[44]_i_1 
       (.CI(\cnt_fu_34_reg[40]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[44]_i_1_n_2 ,\cnt_fu_34_reg[44]_i_1_n_3 ,\cnt_fu_34_reg[44]_i_1_n_4 ,\cnt_fu_34_reg[44]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[47] ),
        .S({\cnt_fu_34[44]_i_2_n_2 ,\cnt_fu_34[44]_i_3_n_2 ,\cnt_fu_34[44]_i_4_n_2 ,\cnt_fu_34[44]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[48]_i_1 
       (.CI(\cnt_fu_34_reg[44]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[48]_i_1_n_2 ,\cnt_fu_34_reg[48]_i_1_n_3 ,\cnt_fu_34_reg[48]_i_1_n_4 ,\cnt_fu_34_reg[48]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[51] ),
        .S({\cnt_fu_34[48]_i_2_n_2 ,\cnt_fu_34[48]_i_3_n_2 ,\cnt_fu_34[48]_i_4_n_2 ,\cnt_fu_34[48]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[4]_i_1 
       (.CI(\cnt_fu_34_reg[0]_i_2_n_2 ),
        .CO({\cnt_fu_34_reg[4]_i_1_n_2 ,\cnt_fu_34_reg[4]_i_1_n_3 ,\cnt_fu_34_reg[4]_i_1_n_4 ,\cnt_fu_34_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[7] ),
        .S({\cnt_fu_34[4]_i_2_n_2 ,\cnt_fu_34[4]_i_3_n_2 ,\cnt_fu_34[4]_i_4_n_2 ,\cnt_fu_34[4]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[52]_i_1 
       (.CI(\cnt_fu_34_reg[48]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[52]_i_1_n_2 ,\cnt_fu_34_reg[52]_i_1_n_3 ,\cnt_fu_34_reg[52]_i_1_n_4 ,\cnt_fu_34_reg[52]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[55] ),
        .S({\cnt_fu_34[52]_i_2_n_2 ,\cnt_fu_34[52]_i_3_n_2 ,\cnt_fu_34[52]_i_4_n_2 ,\cnt_fu_34[52]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[56]_i_1 
       (.CI(\cnt_fu_34_reg[52]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[56]_i_1_n_2 ,\cnt_fu_34_reg[56]_i_1_n_3 ,\cnt_fu_34_reg[56]_i_1_n_4 ,\cnt_fu_34_reg[56]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[59] ),
        .S({\cnt_fu_34[56]_i_2_n_2 ,\cnt_fu_34[56]_i_3_n_2 ,\cnt_fu_34[56]_i_4_n_2 ,\cnt_fu_34[56]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[60]_i_1 
       (.CI(\cnt_fu_34_reg[56]_i_1_n_2 ),
        .CO({\NLW_cnt_fu_34_reg[60]_i_1_CO_UNCONNECTED [3],\cnt_fu_34_reg[60]_i_1_n_3 ,\cnt_fu_34_reg[60]_i_1_n_4 ,\cnt_fu_34_reg[60]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[63] ),
        .S({\cnt_fu_34[60]_i_2_n_2 ,\cnt_fu_34[60]_i_3_n_2 ,\cnt_fu_34[60]_i_4_n_2 ,\cnt_fu_34[60]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_34_reg[8]_i_1 
       (.CI(\cnt_fu_34_reg[4]_i_1_n_2 ),
        .CO({\cnt_fu_34_reg[8]_i_1_n_2 ,\cnt_fu_34_reg[8]_i_1_n_3 ,\cnt_fu_34_reg[8]_i_1_n_4 ,\cnt_fu_34_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\cnt_fu_34_reg[11] ),
        .S({\cnt_fu_34[8]_i_2_n_2 ,\cnt_fu_34[8]_i_3_n_2 ,\cnt_fu_34[8]_i_4_n_2 ,\cnt_fu_34[8]_i_5_n_2 }));
  LUT6 #(
    .INIT(64'hF444000000000000)) 
    \mem_reg[3][0]_srl4_i_1__0 
       (.I0(grp_countCycles_Pipeline_count_fu_90_ap_start_reg),
        .I1(ap_done_cache),
        .I2(ap_done_cache_reg_0),
        .I3(counterCmd_empty_n),
        .I4(results_AWREADY),
        .I5(Q[1]),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi
   (SR,
    gmem_AWREADY,
    gmem_WREADY,
    gmem_BVALID,
    gmem_ARREADY,
    gmem_RVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    D,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    m_axi_gmem_ARADDR,
    E,
    full_n_reg,
    \could_multi_bursts.arlen_buf_reg[2] ,
    m_axi_gmem_AWVALID,
    \bus_narrow_gen.data_buf_reg[511] ,
    \data_p1_reg[67] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    ap_clk,
    ap_rst_n,
    push,
    push_0,
    Q,
    runBench_U0_m_axi_gmem_BREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    \data_p2_reg[64] ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_1,
    m_axi_gmem_AWREADY,
    in,
    \mem_reg[30] ,
    \dout_reg[57] );
  output [0:0]SR;
  output gmem_AWREADY;
  output gmem_WREADY;
  output gmem_BVALID;
  output gmem_ARREADY;
  output gmem_RVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [3:0]D;
  output [39:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output [60:0]m_axi_gmem_ARADDR;
  output [0:0]E;
  output [0:0]full_n_reg;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output m_axi_gmem_AWVALID;
  output [511:0]\bus_narrow_gen.data_buf_reg[511] ;
  output [64:0]\data_p1_reg[67] ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  input ap_clk;
  input ap_rst_n;
  input push;
  input push_0;
  input [3:0]Q;
  input runBench_U0_m_axi_gmem_BREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [64:0]\data_p2_reg[64] ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter1_1;
  input m_axi_gmem_AWREADY;
  input [89:0]in;
  input [30:0]\mem_reg[30] ;
  input [57:0]\dout_reg[57] ;

  wire [63:6]ARADDR_Dummy;
  wire [31:5]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:6]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire [63:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire [30:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire [7:7]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_rst_n;
  wire \buff_rdata/push ;
  wire burst_end;
  wire burst_valid;
  wire [511:0]\bus_narrow_gen.data_buf_reg[511] ;
  wire \bus_narrow_gen.offset_full_n ;
  wire \bus_narrow_gen.ready_for_data__0 ;
  wire bus_write_n_9;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire [64:0]\data_p1_reg[67] ;
  wire [64:0]\data_p2_reg[64] ;
  wire [57:0]\dout_reg[57] ;
  wire [39:0]\dout_reg[72] ;
  wire [0:0]full_n_reg;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire [89:0]in;
  wire last_resp;
  wire [60:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire [30:0]\mem_reg[30] ;
  wire need_wrsp;
  wire push;
  wire push_0;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_rreq/load_p2 ;
  wire \rs_wreq/load_p2 ;
  wire runBench_U0_m_axi_gmem_BREADY;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire tmp_valid;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[6:5],ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[2]_0 (\could_multi_bursts.arlen_buf_reg[2] ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p2_reg[64] (\data_p2_reg[64] ),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({AWLEN_Dummy[31:6],AWLEN_Dummy[2],AWADDR_Dummy}),
        .E(\rs_wreq/load_p2 ),
        .Q(resp_valid),
        .SR(SR),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WSTRB_Dummy(WSTRB_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_narrow_gen.offset_full_n (\bus_narrow_gen.offset_full_n ),
        .\bus_narrow_gen.ready_for_data__0 (\bus_narrow_gen.ready_for_data__0 ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\dout_reg[72] (\dout_reg[72] ),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid(tmp_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D(D[1]),
        .E(\rs_rreq/load_p2 ),
        .Q(Q[1:0]),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_narrow_gen.data_buf_reg[511]_0 (\bus_narrow_gen.data_buf_reg[511] ),
        .\bus_narrow_gen.data_valid_reg_0 (gmem_RVALID),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .\dout_reg[57] (\dout_reg[57] ),
        .full_n_reg(gmem_ARREADY),
        .full_n_reg_0(D[0]),
        .mem_reg(RVALID_Dummy),
        .push(\buff_rdata/push ),
        .\tmp_len_reg[31]_0 ({ARLEN_Dummy[31],ARLEN_Dummy[6:5],ARADDR_Dummy}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D[3:2]),
        .E(\rs_wreq/load_p2 ),
        .Q(Q[3:2]),
        .SR(SR),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WSTRB_Dummy(WSTRB_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_1(ap_enable_reg_pp0_iter1_1),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_narrow_gen.data_valid_reg_0 (bus_write_n_9),
        .\bus_narrow_gen.offset_full_n (\bus_narrow_gen.offset_full_n ),
        .\bus_narrow_gen.ready_for_data__0 (\bus_narrow_gen.ready_for_data__0 ),
        .dout_vld_reg(gmem_BVALID),
        .full_n_reg(gmem_AWREADY),
        .full_n_reg_0(gmem_WREADY),
        .full_n_reg_1(E),
        .full_n_reg_2(full_n_reg),
        .in(in),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (resp_valid),
        .\mem_reg[30] (\mem_reg[30] ),
        .need_wrsp(need_wrsp),
        .push(push),
        .push_0(push_0),
        .resp_ready__1(resp_ready__1),
        .runBench_U0_m_axi_gmem_BREADY(runBench_U0_m_axi_gmem_BREADY),
        .\tmp_len_reg[31]_0 ({AWLEN_Dummy[31:6],AWLEN_Dummy[2],AWADDR_Dummy}),
        .tmp_valid(tmp_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo
   (\bus_narrow_gen.offset_valid ,
    full_n_reg_0,
    \bus_narrow_gen.strb_buf ,
    E,
    push,
    S,
    \bus_narrow_gen.len_cnt_reg[22] ,
    \bus_narrow_gen.len_cnt_reg[27] ,
    full_n_reg_1,
    dout_vld_reg_0,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_rst_n_3,
    SR,
    ap_clk,
    ap_rst_n,
    full_n_reg_2,
    AWREADY_Dummy,
    \bus_narrow_gen.ready_for_data__0 ,
    wdata_valid,
    \bus_narrow_gen.split_cnt_reg[2] ,
    \bus_narrow_gen.split_cnt_reg[2]_0 ,
    \bus_narrow_gen.split_cnt_reg[2]_1 ,
    CO,
    wreq_valid,
    wrsp_ready,
    \bus_narrow_gen.len_cnt_reg ,
    WREADY_Dummy,
    \bus_narrow_gen.data_valid_reg ,
    burst_valid,
    WVALID_Dummy,
    \bus_narrow_gen.first_split ,
    Q);
  output \bus_narrow_gen.offset_valid ;
  output full_n_reg_0;
  output \bus_narrow_gen.strb_buf ;
  output [0:0]E;
  output push;
  output [3:0]S;
  output [3:0]\bus_narrow_gen.len_cnt_reg[22] ;
  output [1:0]\bus_narrow_gen.len_cnt_reg[27] ;
  output full_n_reg_1;
  output dout_vld_reg_0;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output ap_rst_n_3;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_2;
  input AWREADY_Dummy;
  input \bus_narrow_gen.ready_for_data__0 ;
  input wdata_valid;
  input \bus_narrow_gen.split_cnt_reg[2] ;
  input \bus_narrow_gen.split_cnt_reg[2]_0 ;
  input \bus_narrow_gen.split_cnt_reg[2]_1 ;
  input [0:0]CO;
  input wreq_valid;
  input wrsp_ready;
  input [28:0]\bus_narrow_gen.len_cnt_reg ;
  input WREADY_Dummy;
  input \bus_narrow_gen.data_valid_reg ;
  input burst_valid;
  input WVALID_Dummy;
  input \bus_narrow_gen.first_split ;
  input [26:0]Q;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [26:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_24;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire burst_valid;
  wire \bus_narrow_gen.data_valid_reg ;
  wire \bus_narrow_gen.first_split ;
  wire [28:0]\bus_narrow_gen.len_cnt_reg ;
  wire [3:0]\bus_narrow_gen.len_cnt_reg[22] ;
  wire [1:0]\bus_narrow_gen.len_cnt_reg[27] ;
  wire \bus_narrow_gen.offset_valid ;
  wire \bus_narrow_gen.ready_for_data__0 ;
  wire \bus_narrow_gen.split_cnt_reg[2] ;
  wire \bus_narrow_gen.split_cnt_reg[2]_0 ;
  wire \bus_narrow_gen.split_cnt_reg[2]_1 ;
  wire \bus_narrow_gen.strb_buf ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_2;
  wire empty_n_reg_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire raddr17_in;
  wire \raddr[0]_i_1_n_2 ;
  wire [3:0]raddr_reg;
  wire wdata_valid;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(CO),
        .D({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8}),
        .E(U_fifo_srl_n_4),
        .Q(raddr_reg),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .ap_rst_n_1(ap_rst_n_0),
        .\bus_narrow_gen.len_cnt_reg (\bus_narrow_gen.len_cnt_reg ),
        .\bus_narrow_gen.len_cnt_reg[22] (\bus_narrow_gen.len_cnt_reg[22] ),
        .\bus_narrow_gen.len_cnt_reg[27] (\bus_narrow_gen.len_cnt_reg[27] ),
        .\bus_narrow_gen.ready_for_data__0 (\bus_narrow_gen.ready_for_data__0 ),
        .\dout_reg[0]_0 (\bus_narrow_gen.offset_valid ),
        .\dout_reg[0]_1 (\bus_narrow_gen.split_cnt_reg[2]_0 ),
        .\dout_reg[0]_2 (\bus_narrow_gen.split_cnt_reg[2] ),
        .\dout_reg[0]_3 (\bus_narrow_gen.split_cnt_reg[2]_1 ),
        .\dout_reg[28]_0 (Q),
        .dout_vld_reg(empty_n_reg_n_2),
        .empty_n_reg(U_fifo_srl_n_5),
        .empty_n_reg_0(U_fifo_srl_n_24),
        .full_n_reg(full_n_reg_2),
        .full_n_reg_0(full_n_reg_0),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .p_1_in(p_1_in),
        .pop(pop),
        .push(push),
        .raddr17_in(raddr17_in),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_narrow_gen.data_buf[30]_i_1 
       (.I0(\bus_narrow_gen.strb_buf ),
        .I1(\bus_narrow_gen.first_split ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA80)) 
    \bus_narrow_gen.data_buf[30]_i_2 
       (.I0(\bus_narrow_gen.ready_for_data__0 ),
        .I1(\bus_narrow_gen.offset_valid ),
        .I2(wdata_valid),
        .I3(\bus_narrow_gen.split_cnt_reg[2] ),
        .I4(\bus_narrow_gen.split_cnt_reg[2]_0 ),
        .I5(\bus_narrow_gen.split_cnt_reg[2]_1 ),
        .O(\bus_narrow_gen.strb_buf ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFF0000)) 
    \bus_narrow_gen.data_valid_i_1 
       (.I0(\bus_narrow_gen.strb_buf ),
        .I1(WREADY_Dummy),
        .I2(\bus_narrow_gen.data_valid_reg ),
        .I3(burst_valid),
        .I4(WVALID_Dummy),
        .I5(\bus_narrow_gen.first_split ),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h0848484848484848)) 
    \bus_narrow_gen.split_cnt[0]_i_1 
       (.I0(\bus_narrow_gen.strb_buf ),
        .I1(ap_rst_n),
        .I2(\bus_narrow_gen.split_cnt_reg[2]_1 ),
        .I3(\bus_narrow_gen.split_cnt_reg[2] ),
        .I4(\bus_narrow_gen.split_cnt_reg[2]_0 ),
        .I5(\bus_narrow_gen.ready_for_data__0 ),
        .O(ap_rst_n_3));
  LUT6 #(
    .INIT(64'h0C804C804C804C80)) 
    \bus_narrow_gen.split_cnt[1]_i_1 
       (.I0(\bus_narrow_gen.strb_buf ),
        .I1(ap_rst_n),
        .I2(\bus_narrow_gen.split_cnt_reg[2]_1 ),
        .I3(\bus_narrow_gen.split_cnt_reg[2] ),
        .I4(\bus_narrow_gen.split_cnt_reg[2]_0 ),
        .I5(\bus_narrow_gen.ready_for_data__0 ),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h0CCC80004CCC8000)) 
    \bus_narrow_gen.split_cnt[2]_i_1 
       (.I0(\bus_narrow_gen.strb_buf ),
        .I1(ap_rst_n),
        .I2(\bus_narrow_gen.split_cnt_reg[2]_1 ),
        .I3(\bus_narrow_gen.split_cnt_reg[2] ),
        .I4(\bus_narrow_gen.split_cnt_reg[2]_0 ),
        .I5(\bus_narrow_gen.ready_for_data__0 ),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[95]_i_1 
       (.I0(full_n_reg_2),
        .I1(full_n_reg_0),
        .I2(AWREADY_Dummy),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_24),
        .Q(\bus_narrow_gen.offset_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBBBBB38888888)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(AWREADY_Dummy),
        .I4(full_n_reg_2),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized0
   (wreq_valid,
    full_n_reg_0,
    valid_length,
    \dout_reg[88] ,
    S,
    \dout_reg[70] ,
    \dout_reg[74] ,
    \dout_reg[78] ,
    \dout_reg[82] ,
    \dout_reg[86] ,
    \dout_reg[89] ,
    s_ready_t_reg,
    D,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    Q,
    wrsp_ready,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    next_wreq,
    in);
  output wreq_valid;
  output full_n_reg_0;
  output valid_length;
  output [82:0]\dout_reg[88] ;
  output [2:0]S;
  output [3:0]\dout_reg[70] ;
  output [3:0]\dout_reg[74] ;
  output [3:0]\dout_reg[78] ;
  output [3:0]\dout_reg[82] ;
  output [3:0]\dout_reg[86] ;
  output [2:0]\dout_reg[89] ;
  output s_ready_t_reg;
  output [1:0]D;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input [1:0]Q;
  input wrsp_ready;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input next_wreq;
  input [89:0]in;

  wire AWREADY_Dummy;
  wire [1:0]D;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\dout_reg[70] ;
  wire [3:0]\dout_reg[74] ;
  wire [3:0]\dout_reg[78] ;
  wire [3:0]\dout_reg[82] ;
  wire [3:0]\dout_reg[86] ;
  wire [82:0]\dout_reg[88] ;
  wire [2:0]\dout_reg[89] ;
  wire dout_vld_i_1__0_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__0_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__0_n_2;
  wire full_n_i_2_n_2;
  wire full_n_reg_0;
  wire [89:0]in;
  wire \mOutPtr[0]_i_1__0_n_2 ;
  wire \mOutPtr[1]_i_1__1_n_2 ;
  wire \mOutPtr[2]_i_1__1_n_2 ;
  wire \mOutPtr[3]_i_1__1_n_2 ;
  wire \mOutPtr[3]_i_2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire next_wreq;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_2 ;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[2]_i_1_n_2 ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire s_ready_t_reg;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_2),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[74]_0 (\dout_reg[74] ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[82]_0 (\dout_reg[82] ),
        .\dout_reg[86]_0 (\dout_reg[86] ),
        .\dout_reg[88]_0 (\dout_reg[88] ),
        .\dout_reg[89]_0 (\dout_reg[89] ),
        .\dout_reg[95]_0 (\raddr_reg_n_2_[0] ),
        .\dout_reg[95]_1 (\raddr_reg_n_2_[1] ),
        .in(in),
        .next_wreq(next_wreq),
        .pop(pop),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_2),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg_0),
        .I3(tmp_valid_reg),
        .I4(wreq_valid),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_2),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(empty_n_i_2__0_n_2),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .O(empty_n_i_2__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__0_n_2),
        .I2(full_n_i_2_n_2),
        .I3(full_n_reg_0),
        .I4(push),
        .I5(pop),
        .O(full_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(full_n_i_2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hBBBF44404440BBBF)) 
    \mOutPtr[1]_i_1__1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h57A8)) 
    \mOutPtr[3]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(pop),
        .O(\mOutPtr[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_2 ),
        .D(\mOutPtr[0]_i_1__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_2 ),
        .D(\mOutPtr[1]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_2 ),
        .D(\mOutPtr[2]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_2 ),
        .D(\mOutPtr[3]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_2),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(\raddr_reg_n_2_[1] ),
        .I5(\raddr_reg_n_2_[0] ),
        .O(\raddr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(empty_n_reg_n_2),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(empty_n_reg_n_2),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized0_3
   (full_n_reg_0,
    full_n_reg_1,
    E,
    S,
    \dout_reg[64] ,
    tmp_valid_reg,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    tmp_valid_reg_0,
    ARREADY_Dummy,
    \dout_reg[57] );
  output full_n_reg_0;
  output full_n_reg_1;
  output [0:0]E;
  output [0:0]S;
  output [58:0]\dout_reg[64] ;
  output tmp_valid_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input tmp_valid_reg_0;
  input ARREADY_Dummy;
  input [57:0]\dout_reg[57] ;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [57:0]\dout_reg[57] ;
  wire [58:0]\dout_reg[64] ;
  wire dout_vld_i_1__4_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__3_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__4_n_2;
  wire full_n_i_2__3_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__3_n_2 ;
  wire \mOutPtr[1]_i_1__4_n_2 ;
  wire \mOutPtr[2]_i_1__4_n_2 ;
  wire \mOutPtr[3]_i_1__4_n_2 ;
  wire \mOutPtr[3]_i_2__1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire pop;
  wire \raddr[0]_i_1_n_2 ;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[2]_i_1_n_2 ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized0_4 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (full_n_reg_0),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_2),
        .\dout_reg[57]_0 (\dout_reg[57] ),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\raddr_reg_n_2_[0] ),
        .\dout_reg[64]_2 (\raddr_reg_n_2_[1] ),
        .full_n_reg(full_n_reg_1),
        .pop(pop),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_2),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .O(dout_vld_i_1__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_2),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(empty_n_i_2__3_n_2),
        .I3(pop),
        .I4(full_n_reg_1),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .O(empty_n_i_2__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__3_n_2),
        .I2(full_n_i_2__3_n_2),
        .I3(Q),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(full_n_i_2__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__4 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(Q),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(Q),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h7787777788888888)) 
    \mOutPtr[3]_i_1__4 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(tmp_valid_reg_0),
        .I3(ARREADY_Dummy),
        .I4(rreq_valid),
        .I5(empty_n_reg_n_2),
        .O(\mOutPtr[3]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(pop),
        .I4(full_n_reg_1),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_2__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_2 ),
        .D(\mOutPtr[0]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_2 ),
        .D(\mOutPtr[1]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_2 ),
        .D(\mOutPtr[2]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_2 ),
        .D(\mOutPtr[3]_i_2__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(full_n_reg_1),
        .I2(empty_n_reg_n_2),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(\raddr_reg_n_2_[1] ),
        .I5(\raddr_reg_n_2_[0] ),
        .O(\raddr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(empty_n_reg_n_2),
        .I4(full_n_reg_1),
        .I5(pop),
        .O(\raddr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(empty_n_reg_n_2),
        .I4(full_n_reg_1),
        .I5(pop),
        .O(\raddr[2]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1__0 
       (.I0(tmp_valid_reg_0),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized1
   (wdata_valid,
    full_n_reg_0,
    \bus_narrow_gen.first_split ,
    \dout_reg[519] ,
    full_n_reg_1,
    full_n_reg_2,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    push_0,
    \dout_reg[519]_0 ,
    \dout_reg[519]_1 ,
    \dout_reg[519]_2 ,
    \bus_narrow_gen.offset_valid ,
    \bus_narrow_gen.ready_for_data__0 ,
    \bus_narrow_gen.strb_buf ,
    WSTRB_Dummy,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_1,
    \mem_reg[30] );
  output wdata_valid;
  output full_n_reg_0;
  output \bus_narrow_gen.first_split ;
  output \dout_reg[519] ;
  output [0:0]full_n_reg_1;
  output [0:0]full_n_reg_2;
  output [30:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push_0;
  input \dout_reg[519]_0 ;
  input \dout_reg[519]_1 ;
  input \dout_reg[519]_2 ;
  input \bus_narrow_gen.offset_valid ;
  input \bus_narrow_gen.ready_for_data__0 ;
  input \bus_narrow_gen.strb_buf ;
  input [0:0]WSTRB_Dummy;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter1_1;
  input [30:0]\mem_reg[30] ;

  wire [30:0]Q;
  wire [0:0]SR;
  wire [0:0]WSTRB_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_rst_n;
  wire \bus_narrow_gen.first_split ;
  wire \bus_narrow_gen.offset_valid ;
  wire \bus_narrow_gen.ready_for_data__0 ;
  wire \bus_narrow_gen.strb_buf ;
  wire \dout_reg[519] ;
  wire \dout_reg[519]_0 ;
  wire \dout_reg[519]_1 ;
  wire \dout_reg[519]_2 ;
  wire dout_vld_i_1__1_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__1_n_2;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [0:0]full_n_reg_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire [30:0]\mem_reg[30] ;
  wire pop;
  wire push_0;
  wire wdata_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_mem U_fifo_mem
       (.Q(Q),
        .SR(SR),
        .WSTRB_Dummy(WSTRB_Dummy),
        .ap_clk(ap_clk),
        .\bus_narrow_gen.offset_valid (\bus_narrow_gen.offset_valid ),
        .\bus_narrow_gen.ready_for_data__0 (\bus_narrow_gen.ready_for_data__0 ),
        .\bus_narrow_gen.split_cnt_reg[0] (\bus_narrow_gen.first_split ),
        .\bus_narrow_gen.strb_buf (\bus_narrow_gen.strb_buf ),
        .\dout_reg[519]_0 (\dout_reg[519] ),
        .\dout_reg[519]_1 (wdata_valid),
        .\dout_reg[519]_2 (empty_n_reg_n_2),
        .\dout_reg[519]_3 (\dout_reg[519]_0 ),
        .\dout_reg[519]_4 (\dout_reg[519]_1 ),
        .\dout_reg[519]_5 (\dout_reg[519]_2 ),
        .\mem_reg[30]_0 (\mem_reg[30] ),
        .pop(pop),
        .push_0(push_0));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_2),
        .I1(wdata_valid),
        .I2(\bus_narrow_gen.first_split ),
        .O(dout_vld_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_2),
        .Q(wdata_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(pop),
        .I3(push_0),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(full_n_reg_0),
        .I4(push_0),
        .I5(pop),
        .O(full_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_1_reg_120[30]_i_1 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_1),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_reg_120[30]_i_1 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(full_n_reg_1));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(pop),
        .I1(push_0),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(push_0),
        .I2(pop),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized2
   (\dout_reg[0] ,
    wrsp_valid,
    wrsp_ready,
    next_wreq,
    push__0,
    resp_ready__1,
    push,
    valid_length,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    wreq_valid,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_valid;
  output wrsp_ready;
  output next_wreq;
  output push__0;
  output resp_ready__1;
  input push;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__1_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_2__2_n_2;
  wire last_resp;
  wire \mOutPtr[0]_i_1__1_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire need_wrsp;
  wire next_wreq;
  wire pop;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1__0_n_2 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized1 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(U_fifo_srl_n_5),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (wrsp_valid),
        .dout_vld_reg(empty_n_reg_n_2),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_16),
        .full_n_reg(full_n_i_2__2_n_2),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_6),
        .resp_ready__1(resp_ready__1),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_16),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_2),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(next_wreq),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[0]_i_1__0_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h88080808)) 
    \tmp_addr[63]_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized2_5
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.last_loop__8 ,
    \dout_reg[0] ,
    resp_ready__1,
    Q,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    fifo_burst_ready,
    AWREADY_Dummy_0);
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input \could_multi_bursts.last_loop__8 ;
  input \dout_reg[0] ;
  input resp_ready__1;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input fifo_burst_ready;
  input AWREADY_Dummy_0;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__8_n_2;
  wire empty_n_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__8_n_2;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_2 ;
  wire \mOutPtr[1]_i_1__7_n_2 ;
  wire \mOutPtr[2]_i_1__7_n_2 ;
  wire \mOutPtr[3]_i_1__7_n_2 ;
  wire \mOutPtr[4]_i_1__4_n_2 ;
  wire \mOutPtr[4]_i_2__3_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__4_n_2 ;
  wire \raddr[1]_i_1__3_n_2 ;
  wire \raddr[2]_i_1__3_n_2 ;
  wire \raddr[3]_i_1__3_n_2 ;
  wire \raddr[3]_i_2__3_n_2 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized1_6 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_2),
        .empty_n_reg(U_fifo_srl_n_5),
        .full_n_reg(full_n_i_2__8_n_2),
        .full_n_reg_0(fifo_resp_ready),
        .last_resp(last_resp),
        .pop(pop),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(fifo_burst_ready),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_2),
        .I1(pop),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__8_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__8_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_2 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__4 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(resp_ready__1),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_2),
        .O(\mOutPtr[4]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__3_n_2 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(empty_n_reg_n_2),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(resp_ready__1),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[0]_i_1__8_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[1]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[2]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[3]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[4]_i_2__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_2),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__3 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_2),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_2 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__2 
       (.I0(empty_n_reg_n_2),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(resp_ready__1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_2),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[0]_i_1__4_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[1]_i_1__3_n_2 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[2]_i_1__3_n_2 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[3]_i_2__3_n_2 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized2_7
   (burst_valid,
    empty_n_reg_0,
    \could_multi_bursts.last_loop__8 ,
    \sect_len_buf_reg[8] ,
    din,
    ap_clk,
    SR,
    pop,
    ap_rst_n,
    p_13_in,
    push,
    Q,
    \dout_reg[0] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_rctl_ready,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output empty_n_reg_0;
  output \could_multi_bursts.last_loop__8 ;
  output \sect_len_buf_reg[8] ;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input ap_rst_n;
  input p_13_in;
  input push;
  input [0:0]Q;
  input \dout_reg[0] ;
  input [4:0]\sect_len_buf_reg[6] ;
  input [4:0]\sect_len_buf_reg[6]_0 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_rctl_ready;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__8 ;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_i_1__11_n_2;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__10_n_2;
  wire empty_n_reg_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__11_n_2;
  wire full_n_i_2__10_n_2;
  wire full_n_reg_n_2;
  wire \mOutPtr[0]_i_1__10_n_2 ;
  wire \mOutPtr[1]_i_1__6_n_2 ;
  wire \mOutPtr[2]_i_1__6_n_2 ;
  wire \mOutPtr[3]_i_1__6_n_2 ;
  wire \mOutPtr[4]_i_1__3_n_2 ;
  wire \mOutPtr[4]_i_2__2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__5_n_2 ;
  wire \raddr[1]_i_1__2_n_2 ;
  wire \raddr[2]_i_1__2_n_2 ;
  wire \raddr[3]_i_1__2_n_2 ;
  wire \raddr[3]_i_2__2_n_2 ;
  wire [3:0]raddr_reg;
  wire [4:0]\sect_len_buf_reg[6] ;
  wire [4:0]\sect_len_buf_reg[6]_0 ;
  wire \sect_len_buf_reg[8] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized1_10 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .din(din),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (full_n_reg_n_2),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .pop(pop),
        .\sect_len_buf_reg[6] (\sect_len_buf_reg[6] ),
        .\sect_len_buf_reg[6]_0 (\sect_len_buf_reg[6]_0 ),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__11
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__11_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_2),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__10_n_2),
        .I1(pop),
        .I2(full_n_reg_n_2),
        .I3(p_13_in),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__10_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_2),
        .I2(p_13_in),
        .I3(full_n_reg_n_2),
        .I4(pop),
        .O(full_n_i_1__11_n_2));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__10_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_2),
        .Q(full_n_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_2 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_n_2),
        .I1(p_13_in),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(p_13_in),
        .I1(full_n_reg_n_2),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[0]_i_1__10_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[1]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[2]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[3]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[4]_i_2__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__1 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(p_13_in),
        .I5(full_n_reg_n_2),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__0 
       (.I0(push),
        .I1(Q),
        .I2(burst_valid),
        .I3(full_n_reg_n_2),
        .I4(p_13_in),
        .I5(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[0]_i_1__5_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[1]_i_1__2_n_2 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[2]_i_1__2_n_2 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[3]_i_2__2_n_2 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized2_8
   (fifo_rctl_ready,
    p_13_in,
    E,
    next_rreq,
    p_14_in,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_0,
    ap_rst_n_0,
    ap_rst_n_1,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[2] ,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    rreq_handling_reg_0,
    Q,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    RBURST_READY_Dummy,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.last_loop__8 ,
    \sect_addr_buf_reg[6] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \could_multi_bursts.arlen_buf_reg[2] );
  output fifo_rctl_ready;
  output p_13_in;
  output [0:0]E;
  output next_rreq;
  output p_14_in;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_0;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[2] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input rreq_handling_reg_0;
  input [0:0]Q;
  input \sect_len_buf_reg[6] ;
  input \sect_len_buf_reg[6]_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input RBURST_READY_Dummy;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.last_loop__8 ;
  input [0:0]\sect_addr_buf_reg[6] ;
  input [1:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input \could_multi_bursts.arlen_buf_reg[3]_0 ;
  input \could_multi_bursts.arlen_buf_reg[2] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire [1:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire dout_vld_i_1__10_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__9_n_2;
  wire empty_n_reg_n_2;
  wire fifo_rctl_ready;
  wire full_n_i_1__10_n_2;
  wire full_n_i_2__9_n_2;
  wire \mOutPtr[0]_i_1__9_n_2 ;
  wire \mOutPtr[1]_i_1__10_n_2 ;
  wire \mOutPtr[2]_i_1__10_n_2 ;
  wire \mOutPtr[3]_i_1__10_n_2 ;
  wire \mOutPtr[4]_i_1__7_n_2 ;
  wire \mOutPtr[4]_i_2__6_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire need_rlast;
  wire next_rreq;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire pop;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[6] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[6]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_13_in));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .I2(p_13_in),
        .I3(\could_multi_bursts.arlen_buf_reg[2] ),
        .O(\sect_len_buf_reg[2] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .I2(p_13_in),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .O(\sect_len_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.last_loop__8 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_0),
        .O(m_axi_gmem_ARREADY_0));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_n_2),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__10_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_2),
        .Q(need_rlast),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__9_n_2),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_2),
        .I4(fifo_rctl_ready),
        .I5(p_13_in),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__9_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_2),
        .I2(p_13_in),
        .I3(fifo_rctl_ready),
        .I4(pop),
        .O(full_n_i_1__10_n_2));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__9_n_2));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_2),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_2),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_2 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__7 
       (.I0(fifo_rctl_ready),
        .I1(p_13_in),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_2),
        .O(\mOutPtr[4]_i_1__7_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__6 
       (.I0(p_13_in),
        .I1(fifo_rctl_ready),
        .I2(empty_n_reg_n_2),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_2 ),
        .D(\mOutPtr[0]_i_1__9_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_2 ),
        .D(\mOutPtr[1]_i_1__10_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_2 ),
        .D(\mOutPtr[2]_i_1__10_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_2 ),
        .D(\mOutPtr[3]_i_1__10_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_2 ),
        .D(\mOutPtr[4]_i_2__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_14_in),
        .I2(CO),
        .I3(Q),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[6] ),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_rreq),
        .I1(p_14_in),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\sect_len_buf_reg[6] ),
        .I1(\sect_len_buf_reg[6]_0 ),
        .I2(p_13_in),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1__0 
       (.I0(p_14_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(Q),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    push__0,
    wrsp_valid,
    wrsp_type,
    \mOutPtr_reg[0]_0 ,
    last_resp,
    runBench_U0_m_axi_gmem_BREADY);
  output dout_vld_reg_0;
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input wrsp_valid;
  input wrsp_type;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input last_resp;
  input runBench_U0_m_axi_gmem_BREADY;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__3_n_2;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__2_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__3_n_2;
  wire full_n_i_2__0_n_2;
  wire full_n_reg_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__2_n_2 ;
  wire \mOutPtr[1]_i_1__3_n_2 ;
  wire \mOutPtr[2]_i_1__3_n_2 ;
  wire \mOutPtr[3]_i_1__3_n_2 ;
  wire \mOutPtr[3]_i_2__0_n_2 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire p_12_in;
  wire pop;
  wire push__0;
  wire runBench_U0_m_axi_gmem_BREADY;
  wire wrsp_type;
  wire wrsp_valid;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_2),
        .I1(dout_vld_reg_0),
        .I2(runBench_U0_m_axi_gmem_BREADY),
        .O(dout_vld_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_2),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(empty_n_i_2__2_n_2),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .O(empty_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__2_n_2),
        .I2(full_n_i_2__0_n_2),
        .I3(full_n_reg_0),
        .I4(push__0),
        .I5(pop),
        .O(full_n_i_1__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(full_n_i_2__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \mOutPtr[3]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(wrsp_valid),
        .I2(wrsp_type),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(last_resp),
        .I5(pop),
        .O(\mOutPtr[3]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \mOutPtr[3]_i_3 
       (.I0(runBench_U0_m_axi_gmem_BREADY),
        .I1(dout_vld_reg_0),
        .I2(empty_n_reg_n_2),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \mOutPtr[3]_i_4 
       (.I0(push__0),
        .I1(empty_n_reg_n_2),
        .I2(dout_vld_reg_0),
        .I3(runBench_U0_m_axi_gmem_BREADY),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_2 ),
        .D(\mOutPtr[0]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_2 ),
        .D(\mOutPtr[1]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_2 ),
        .D(\mOutPtr[2]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_2 ),
        .D(\mOutPtr[3]_i_2__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized4
   (full_n_reg_0,
    E,
    \bus_narrow_gen.data_valid_reg ,
    \bus_narrow_gen.data_valid_reg_0 ,
    \bus_narrow_gen.data_valid_reg_1 ,
    \bus_narrow_gen.data_valid_reg_2 ,
    \bus_narrow_gen.data_valid_reg_3 ,
    \bus_narrow_gen.data_valid_reg_4 ,
    dout_vld_reg_0,
    ready_for_outstanding,
    \bus_narrow_gen.data_valid_reg_5 ,
    full_n_reg_1,
    dout_vld_reg_1,
    \bus_narrow_gen.first_pad_reg ,
    dout,
    SR,
    ap_clk,
    ap_rst_n,
    mem_reg,
    ready_for_outstanding_reg,
    Q,
    \bus_narrow_gen.first_pad_reg_0 ,
    \bus_narrow_gen.data_buf_reg[0] ,
    din);
  output full_n_reg_0;
  output [0:0]E;
  output [0:0]\bus_narrow_gen.data_valid_reg ;
  output [0:0]\bus_narrow_gen.data_valid_reg_0 ;
  output [0:0]\bus_narrow_gen.data_valid_reg_1 ;
  output [0:0]\bus_narrow_gen.data_valid_reg_2 ;
  output [0:0]\bus_narrow_gen.data_valid_reg_3 ;
  output [0:0]\bus_narrow_gen.data_valid_reg_4 ;
  output [0:0]dout_vld_reg_0;
  output ready_for_outstanding;
  output [0:0]\bus_narrow_gen.data_valid_reg_5 ;
  output [0:0]full_n_reg_1;
  output dout_vld_reg_1;
  output \bus_narrow_gen.first_pad_reg ;
  output [63:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]mem_reg;
  input ready_for_outstanding_reg;
  input [0:0]Q;
  input [6:0]\bus_narrow_gen.first_pad_reg_0 ;
  input \bus_narrow_gen.data_buf_reg[0] ;
  input [65:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_narrow_gen.data_buf_reg[0] ;
  wire [0:0]\bus_narrow_gen.data_valid_reg ;
  wire [0:0]\bus_narrow_gen.data_valid_reg_0 ;
  wire [0:0]\bus_narrow_gen.data_valid_reg_1 ;
  wire [0:0]\bus_narrow_gen.data_valid_reg_2 ;
  wire [0:0]\bus_narrow_gen.data_valid_reg_3 ;
  wire [0:0]\bus_narrow_gen.data_valid_reg_4 ;
  wire [0:0]\bus_narrow_gen.data_valid_reg_5 ;
  wire \bus_narrow_gen.first_pad_reg ;
  wire [6:0]\bus_narrow_gen.first_pad_reg_0 ;
  wire [65:0]din;
  wire [63:0]dout;
  wire dout_vld_i_1__5_n_2;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__4_n_2;
  wire empty_n_i_3__0_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__5_n_2;
  wire full_n_i_2__4_n_2;
  wire full_n_i_3__0_n_2;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_2 ;
  wire \mOutPtr[1]_i_1__5_n_2 ;
  wire \mOutPtr[2]_i_1__5_n_2 ;
  wire \mOutPtr[3]_i_1__5_n_2 ;
  wire \mOutPtr[4]_i_1__2_n_2 ;
  wire \mOutPtr[5]_i_1_n_2 ;
  wire \mOutPtr[5]_i_2_n_2 ;
  wire \mOutPtr[5]_i_3_n_2 ;
  wire \mOutPtr[6]_i_1_n_2 ;
  wire \mOutPtr[7]_i_1_n_2 ;
  wire \mOutPtr[8]_i_1_n_2 ;
  wire \mOutPtr[8]_i_2_n_2 ;
  wire \mOutPtr[8]_i_3_n_2 ;
  wire \mOutPtr[8]_i_5_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire \mOutPtr_reg_n_2_[5] ;
  wire \mOutPtr_reg_n_2_[6] ;
  wire \mOutPtr_reg_n_2_[7] ;
  wire \mOutPtr_reg_n_2_[8] ;
  wire [0:0]mem_reg;
  wire pop;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire \raddr_reg_n_2_[3] ;
  wire \raddr_reg_n_2_[4] ;
  wire \raddr_reg_n_2_[5] ;
  wire \raddr_reg_n_2_[6] ;
  wire \raddr_reg_n_2_[7] ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[1]_i_2_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[3]_i_2_n_2 ;
  wire \waddr[4]_i_1_n_2 ;
  wire \waddr[5]_i_1_n_2 ;
  wire \waddr[6]_i_1_n_2 ;
  wire \waddr[7]_i_1_n_2 ;
  wire \waddr[7]_i_2_n_2 ;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;
  wire \waddr_reg_n_2_[6] ;
  wire \waddr_reg_n_2_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.Q(Q),
        .SR(SR),
        .WEBWE(full_n_reg_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .din(din),
        .dout(dout),
        .mem_reg_0(empty_n_reg_n_2),
        .mem_reg_1(full_n_reg_0),
        .mem_reg_2(mem_reg),
        .mem_reg_3({\waddr_reg_n_2_[7] ,\waddr_reg_n_2_[6] ,\waddr_reg_n_2_[5] ,\waddr_reg_n_2_[4] ,\waddr_reg_n_2_[3] ,\waddr_reg_n_2_[2] ,\waddr_reg_n_2_[1] ,\waddr_reg_n_2_[0] }),
        .pop(pop),
        .\raddr_reg_reg[0]_0 (\raddr_reg_n_2_[0] ),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_2_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_2_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_2_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_2_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_2_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_2_[6] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_2_[7] ),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg),
        .rnext(rnext));
  LUT5 #(
    .INIT(32'h0000D000)) 
    \bus_narrow_gen.data_buf[127]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(Q),
        .I2(\bus_narrow_gen.first_pad_reg_0 [0]),
        .I3(beat_valid),
        .I4(\bus_narrow_gen.data_buf_reg[0] ),
        .O(\bus_narrow_gen.data_valid_reg_4 ));
  LUT5 #(
    .INIT(32'h0000D000)) 
    \bus_narrow_gen.data_buf[191]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(Q),
        .I2(\bus_narrow_gen.first_pad_reg_0 [1]),
        .I3(beat_valid),
        .I4(\bus_narrow_gen.data_buf_reg[0] ),
        .O(\bus_narrow_gen.data_valid_reg_3 ));
  LUT5 #(
    .INIT(32'h0000D000)) 
    \bus_narrow_gen.data_buf[255]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(Q),
        .I2(\bus_narrow_gen.first_pad_reg_0 [2]),
        .I3(beat_valid),
        .I4(\bus_narrow_gen.data_buf_reg[0] ),
        .O(\bus_narrow_gen.data_valid_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    \bus_narrow_gen.data_buf[319]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(Q),
        .I2(\bus_narrow_gen.first_pad_reg_0 [3]),
        .I3(beat_valid),
        .I4(\bus_narrow_gen.data_buf_reg[0] ),
        .O(\bus_narrow_gen.data_valid_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    \bus_narrow_gen.data_buf[383]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(Q),
        .I2(\bus_narrow_gen.first_pad_reg_0 [4]),
        .I3(beat_valid),
        .I4(\bus_narrow_gen.data_buf_reg[0] ),
        .O(\bus_narrow_gen.data_valid_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    \bus_narrow_gen.data_buf[447]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(Q),
        .I2(\bus_narrow_gen.first_pad_reg_0 [5]),
        .I3(beat_valid),
        .I4(\bus_narrow_gen.data_buf_reg[0] ),
        .O(\bus_narrow_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    \bus_narrow_gen.data_buf[511]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(Q),
        .I2(\bus_narrow_gen.first_pad_reg_0 [6]),
        .I3(beat_valid),
        .I4(\bus_narrow_gen.data_buf_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_narrow_gen.data_buf[63]_i_1 
       (.I0(beat_valid),
        .I1(\bus_narrow_gen.data_buf_reg[0] ),
        .I2(ready_for_outstanding_reg),
        .I3(Q),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_narrow_gen.data_valid_i_1__0 
       (.I0(beat_valid),
        .I1(ready_for_outstanding_reg),
        .I2(Q),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h6262AA62)) 
    \bus_narrow_gen.first_pad_i_1 
       (.I0(\bus_narrow_gen.data_buf_reg[0] ),
        .I1(beat_valid),
        .I2(\bus_narrow_gen.first_pad_reg_0 [6]),
        .I3(ready_for_outstanding_reg),
        .I4(Q),
        .O(\bus_narrow_gen.first_pad_reg ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_narrow_gen.pad_oh_reg[7]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(Q),
        .I2(beat_valid),
        .O(\bus_narrow_gen.data_valid_reg_5 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(Q),
        .I3(ready_for_outstanding_reg),
        .O(dout_vld_i_1__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_2),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_2),
        .I1(ready_for_outstanding_reg),
        .I2(Q),
        .I3(beat_valid),
        .I4(empty_n_reg_n_2),
        .I5(full_n_reg_1),
        .O(empty_n_i_1_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__4
       (.I0(empty_n_i_3__0_n_2),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[7] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .O(empty_n_i_2__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_2_[5] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[4] ),
        .I3(\mOutPtr_reg_n_2_[8] ),
        .I4(\mOutPtr_reg_n_2_[6] ),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_2),
        .I2(full_n_i_3__0_n_2),
        .I3(mem_reg),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__5_n_2));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_2_[6] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[7] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_2__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[8] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[5] ),
        .O(full_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_2 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_2 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3_n_2 ),
        .I5(\mOutPtr_reg_n_2_[5] ),
        .O(\mOutPtr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[5]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_2 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[8]_i_5_n_2 ),
        .I5(\mOutPtr_reg_n_2_[6] ),
        .O(\mOutPtr[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_2 ),
        .I1(\mOutPtr_reg_n_2_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_2 ),
        .I4(\mOutPtr_reg_n_2_[7] ),
        .O(\mOutPtr[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h7787777788888888)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(ready_for_outstanding_reg),
        .I3(Q),
        .I4(beat_valid),
        .I5(empty_n_reg_n_2),
        .O(\mOutPtr[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_2_[7] ),
        .I1(\mOutPtr[8]_i_3_n_2 ),
        .I2(\mOutPtr_reg_n_2_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_2 ),
        .I5(\mOutPtr_reg_n_2_[8] ),
        .O(\mOutPtr[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .I5(\mOutPtr_reg_n_2_[5] ),
        .O(\mOutPtr[8]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0808880808080808)) 
    \mOutPtr[8]_i_4 
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_2),
        .I3(beat_valid),
        .I4(Q),
        .I5(ready_for_outstanding_reg),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_2_[5] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[8]_i_5_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[0]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[1]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[2]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[3]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[4]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[5]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[6]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[7]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[8]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_2_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_2 ),
        .I1(\waddr_reg_n_2_[0] ),
        .I2(\waddr_reg_n_2_[5] ),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\waddr_reg_n_2_[7] ),
        .I5(\waddr_reg_n_2_[6] ),
        .O(\waddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_2 ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[1] ),
        .I4(\waddr_reg_n_2_[0] ),
        .O(\waddr[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_2_[5] ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\waddr_reg_n_2_[7] ),
        .I3(\waddr_reg_n_2_[6] ),
        .O(\waddr[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[0] ),
        .I2(\waddr_reg_n_2_[1] ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(\waddr[3]_i_2_n_2 ),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(\waddr_reg_n_2_[0] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\waddr[3]_i_2_n_2 ),
        .O(\waddr[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_2_[0] ),
        .I1(\waddr_reg_n_2_[5] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[7] ),
        .I4(\waddr_reg_n_2_[6] ),
        .I5(\waddr_reg_n_2_[1] ),
        .O(\waddr[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_2_[7] ),
        .I1(\waddr_reg_n_2_[6] ),
        .I2(\waddr_reg_n_2_[5] ),
        .I3(\waddr[7]_i_2_n_2 ),
        .I4(\waddr_reg_n_2_[0] ),
        .I5(\waddr_reg_n_2_[4] ),
        .O(\waddr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_2 ),
        .I1(\waddr_reg_n_2_[7] ),
        .I2(\waddr_reg_n_2_[6] ),
        .I3(\waddr_reg_n_2_[0] ),
        .I4(\waddr_reg_n_2_[4] ),
        .I5(\waddr_reg_n_2_[5] ),
        .O(\waddr[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_2_[7] ),
        .I1(\waddr_reg_n_2_[0] ),
        .I2(\waddr_reg_n_2_[6] ),
        .I3(\waddr[7]_i_2_n_2 ),
        .I4(\waddr_reg_n_2_[5] ),
        .I5(\waddr_reg_n_2_[4] ),
        .O(\waddr[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\waddr_reg_n_2_[5] ),
        .I2(\waddr[7]_i_2_n_2 ),
        .I3(\waddr_reg_n_2_[6] ),
        .I4(\waddr_reg_n_2_[0] ),
        .I5(\waddr_reg_n_2_[7] ),
        .O(\waddr[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[1] ),
        .O(\waddr[7]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\waddr[4]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\waddr[5]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\waddr[6]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\waddr[7]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized5
   (dout_vld_reg_0,
    fifo_burst_ready,
    \could_multi_bursts.next_loop ,
    E,
    wreq_handling_reg,
    next_wreq,
    p_14_in,
    in,
    \could_multi_bursts.last_loop__8 ,
    dout_vld_reg_1,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg ,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_2,
    SR,
    ap_clk,
    ap_rst_n,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    fifo_resp_ready,
    \dout_reg[0] ,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    CO,
    wreq_handling_reg_1,
    wreq_handling_reg_2,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    \sect_len_buf_reg[6]_1 ,
    WLAST_Dummy_reg_1,
    \sect_addr_buf_reg[6] ,
    sel);
  output dout_vld_reg_0;
  output fifo_burst_ready;
  output \could_multi_bursts.next_loop ;
  output [0:0]E;
  output [0:0]wreq_handling_reg;
  output next_wreq;
  output p_14_in;
  output [1:0]in;
  output \could_multi_bursts.last_loop__8 ;
  output dout_vld_reg_1;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg ;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input fifo_resp_ready;
  input \dout_reg[0] ;
  input [5:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input [0:0]CO;
  input wreq_handling_reg_1;
  input [0:0]wreq_handling_reg_2;
  input [6:0]\sect_len_buf_reg[6] ;
  input \sect_len_buf_reg[6]_0 ;
  input [4:0]\sect_len_buf_reg[6]_1 ;
  input WLAST_Dummy_reg_1;
  input [0:0]\sect_addr_buf_reg[6] ;
  input sel;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__5_n_2;
  wire empty_n_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__5_n_2;
  wire [1:0]in;
  wire \mOutPtr[0]_i_1__5_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire next_wreq;
  wire p_14_in;
  wire pop;
  wire raddr17_in__3;
  wire \raddr[0]_i_1__1_n_2 ;
  wire [3:0]raddr_reg;
  wire [0:0]\sect_addr_buf_reg[6] ;
  wire [6:0]\sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[6]_0 ;
  wire [4:0]\sect_len_buf_reg[6]_1 ;
  wire sel;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire [0:0]wreq_handling_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8}),
        .E(U_fifo_srl_n_4),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .ap_rst_n_1(ap_rst_n_0),
        .\dout[3]_i_2_0 (Q),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_2),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_5),
        .empty_n_reg_0(U_fifo_srl_n_17),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__5_n_2),
        .in(in),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .pop(pop),
        .raddr17_in__3(raddr17_in__3),
        .\raddr_reg[0] (\could_multi_bursts.next_loop ),
        .\raddr_reg[0]_0 (fifo_burst_ready),
        .\sect_len_buf_reg[5] (\could_multi_bursts.last_loop__8 ),
        .\sect_len_buf_reg[6] (\sect_len_buf_reg[6] ),
        .\sect_len_buf_reg[6]_0 (\sect_len_buf_reg[6]_1 ),
        .\sect_len_buf_reg[8] (U_fifo_srl_n_16),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(dout_vld_reg_0),
        .I1(WVALID_Dummy),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\could_multi_bursts.last_loop__8 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_17),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_2),
        .I1(pop),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__5_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \len_cnt[7]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\mOutPtr[0]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__3));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\raddr[0]_i_1__1_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[6] ),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_wreq),
        .I1(p_14_in),
        .O(wreq_handling_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[8]_i_1 
       (.I0(U_fifo_srl_n_16),
        .I1(\sect_len_buf_reg[6]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(wreq_handling_reg_1),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_14_in),
        .I1(CO),
        .I2(wreq_handling_reg_1),
        .I3(wreq_handling_reg_2),
        .O(next_wreq));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(p_14_in),
        .I2(CO),
        .I3(wreq_handling_reg_2),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized6
   (req_fifo_valid,
    ap_rst_n_0,
    full_n_reg_0,
    sel,
    Q,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    rs_req_ready,
    req_en__0,
    in);
  output req_fifo_valid;
  output ap_rst_n_0;
  output full_n_reg_0;
  output sel;
  output [64:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input rs_req_ready;
  input req_en__0;
  input [62:0]in;

  wire [64:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__7_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__6_n_2;
  wire empty_n_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__7_n_2;
  wire full_n_i_2__6_n_2;
  wire full_n_reg_0;
  wire [62:0]in;
  wire \mOutPtr[0]_i_1__6_n_2 ;
  wire \mOutPtr[1]_i_1__8_n_2 ;
  wire \mOutPtr[2]_i_1__8_n_2 ;
  wire \mOutPtr[3]_i_1__8_n_2 ;
  wire \mOutPtr[4]_i_1__5_n_2 ;
  wire \mOutPtr[4]_i_2__4_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__4;
  wire \raddr[0]_i_1__2_n_2 ;
  wire \raddr[1]_i_1__4_n_2 ;
  wire \raddr[2]_i_1__4_n_2 ;
  wire \raddr[3]_i_1__4_n_2 ;
  wire \raddr[3]_i_2__4_n_2 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.Q(raddr_reg),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[3]_0 (req_fifo_valid),
        .\dout_reg[3]_1 (empty_n_reg_n_2),
        .\dout_reg[67]_0 (Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_2),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__7_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_2),
        .Q(req_fifo_valid),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_2),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__6_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__8 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__8_n_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_2 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_2),
        .I3(req_fifo_valid),
        .I4(rs_req_ready),
        .I5(req_en__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[0]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[1]_i_1__8_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[2]_i_1__8_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[3]_i_1__8_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[4]_i_2__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__4 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_2 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr17_in__4),
        .I1(empty_n_reg_n_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__5 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__4));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_2 ),
        .D(\raddr[0]_i_1__2_n_2 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_2 ),
        .D(\raddr[1]_i_1__4_n_2 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_2 ),
        .D(\raddr[2]_i_1__4_n_2 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_2 ),
        .D(\raddr[3]_i_2__4_n_2 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized7
   (full_n_reg_0,
    \len_cnt_reg[7] ,
    \bus_narrow_gen.ready_for_data__0 ,
    D,
    req_en__0,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    E,
    ap_rst_n_0,
    full_n_reg_1,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \dout_reg[72]_0 ,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[1] ,
    Q,
    \data_buf_reg[30] ,
    WVALID_Dummy,
    \last_cnt_reg[4] ,
    m_axi_gmem_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    in,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output \len_cnt_reg[7] ;
  output \bus_narrow_gen.ready_for_data__0 ;
  output [3:0]D;
  output req_en__0;
  output [39:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output [0:0]E;
  output ap_rst_n_0;
  output full_n_reg_1;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input \dout_reg[72]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[1] ;
  input [1:0]Q;
  input \data_buf_reg[30] ;
  input WVALID_Dummy;
  input [4:0]\last_cnt_reg[4] ;
  input m_axi_gmem_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input [32:0]in;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_narrow_gen.ready_for_data__0 ;
  wire \data_buf_reg[30] ;
  wire data_en__3;
  wire [39:0]\dout_reg[72] ;
  wire \dout_reg[72]_0 ;
  wire dout_vld_i_1__8_n_2;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__7_n_2;
  wire empty_n_reg_n_2;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__8_n_2;
  wire full_n_i_2__7_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [32:0]in;
  wire \last_cnt_reg[1] ;
  wire [4:0]\last_cnt_reg[4] ;
  wire \len_cnt_reg[7] ;
  wire \mOutPtr[0]_i_1__7_n_2 ;
  wire \mOutPtr[1]_i_1__9_n_2 ;
  wire \mOutPtr[2]_i_1__9_n_2 ;
  wire \mOutPtr[3]_i_1__9_n_2 ;
  wire \mOutPtr[4]_i_1__6_n_2 ;
  wire \mOutPtr[4]_i_2__5_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__3_n_2 ;
  wire \raddr[1]_i_1__5_n_2 ;
  wire \raddr[2]_i_1__5_n_2 ;
  wire \raddr[3]_i_1__5_n_2 ;
  wire \raddr[3]_i_2__5_n_2 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized5 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout[3]_i_2 (\data_buf_reg[30] ),
        .\dout_reg[0]_0 (empty_n_reg_n_2),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[72]_1 (raddr_reg),
        .\dout_reg[72]_2 (\dout_reg[72]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[1] (full_n_reg_0),
        .\last_cnt_reg[1]_0 (\last_cnt_reg[1] ),
        .\last_cnt_reg[4] (\last_cnt_reg[4] ),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hB0FF)) 
    \bus_narrow_gen.split_cnt[2]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(\data_buf_reg[30] ),
        .I3(WVALID_Dummy),
        .O(\bus_narrow_gen.ready_for_data__0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h10555555)) 
    \data_buf[30]_i_1 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(\data_buf_reg[30] ),
        .I4(WVALID_Dummy),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hB000FFFF)) 
    \data_buf[30]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(\data_buf_reg[30] ),
        .I3(WVALID_Dummy),
        .I4(ap_rst_n),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__8
       (.I0(empty_n_reg_n_2),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__8_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_2),
        .Q(fifo_valid),
        .R(\dout_reg[72]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_2),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__7_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(\dout_reg[72]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_2),
        .I2(\last_cnt_reg[1] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__7_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__9 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_2 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[1] ),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__6_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__5 
       (.I0(\last_cnt_reg[1] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_2 ),
        .D(\mOutPtr[0]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(\dout_reg[72]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_2 ),
        .D(\mOutPtr[1]_i_1__9_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(\dout_reg[72]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_2 ),
        .D(\mOutPtr[2]_i_1__9_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(\dout_reg[72]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_2 ),
        .D(\mOutPtr[3]_i_1__9_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(\dout_reg[72]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_2 ),
        .D(\mOutPtr[4]_i_2__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(\dout_reg[72]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(flying_req_reg_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_gmem_WVALID));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_2),
        .I2(\last_cnt_reg[1] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__5 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__5 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__4 
       (.I0(pop),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__2 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(empty_n_reg_n_2),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_2 ),
        .D(\raddr[0]_i_1__3_n_2 ),
        .Q(raddr_reg[0]),
        .R(\dout_reg[72]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_2 ),
        .D(\raddr[1]_i_1__5_n_2 ),
        .Q(raddr_reg[1]),
        .R(\dout_reg[72]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_2 ),
        .D(\raddr[2]_i_1__5_n_2 ),
        .Q(raddr_reg[2]),
        .R(\dout_reg[72]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_2 ),
        .D(\raddr[3]_i_2__5_n_2 ),
        .Q(raddr_reg[3]),
        .R(\dout_reg[72]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_load
   (full_n_reg,
    RREADY_Dummy,
    ARVALID_Dummy,
    \bus_narrow_gen.data_valid_reg_0 ,
    RBURST_READY_Dummy,
    full_n_reg_0,
    push,
    E,
    D,
    \tmp_len_reg[31]_0 ,
    \bus_narrow_gen.data_buf_reg[511]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    mem_reg,
    ARREADY_Dummy,
    \dout_reg[57] ,
    din);
  output full_n_reg;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output \bus_narrow_gen.data_valid_reg_0 ;
  output RBURST_READY_Dummy;
  output full_n_reg_0;
  output push;
  output [0:0]E;
  output [0:0]D;
  output [60:0]\tmp_len_reg[31]_0 ;
  output [511:0]\bus_narrow_gen.data_buf_reg[511]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [1:0]Q;
  input [0:0]mem_reg;
  input ARREADY_Dummy;
  input [57:0]\dout_reg[57] ;
  input [65:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire buff_rdata_n_69;
  wire buff_rdata_n_70;
  wire buff_rdata_n_71;
  wire buff_rdata_n_72;
  wire buff_rdata_n_73;
  wire buff_rdata_n_74;
  wire buff_rdata_n_75;
  wire buff_rdata_n_76;
  wire buff_rdata_n_77;
  wire buff_rdata_n_78;
  wire buff_rdata_n_79;
  wire \bus_narrow_gen.data_buf ;
  wire \bus_narrow_gen.data_buf0_out ;
  wire \bus_narrow_gen.data_buf10_out ;
  wire \bus_narrow_gen.data_buf11_out ;
  wire \bus_narrow_gen.data_buf2_out ;
  wire \bus_narrow_gen.data_buf4_out ;
  wire \bus_narrow_gen.data_buf6_out ;
  wire \bus_narrow_gen.data_buf8_out ;
  wire [511:0]\bus_narrow_gen.data_buf_reg[511]_0 ;
  wire \bus_narrow_gen.data_valid_reg_0 ;
  wire \bus_narrow_gen.first_pad_reg_n_2 ;
  wire \bus_narrow_gen.next_pad ;
  wire \bus_narrow_gen.pad_oh_reg[7]_i_2_n_2 ;
  wire \bus_narrow_gen.pad_oh_reg_reg_n_2_[1] ;
  wire \bus_narrow_gen.pad_oh_reg_reg_n_2_[2] ;
  wire \bus_narrow_gen.pad_oh_reg_reg_n_2_[3] ;
  wire \bus_narrow_gen.pad_oh_reg_reg_n_2_[4] ;
  wire \bus_narrow_gen.pad_oh_reg_reg_n_2_[5] ;
  wire \bus_narrow_gen.pad_oh_reg_reg_n_2_[6] ;
  wire \bus_narrow_gen.pad_oh_reg_reg_n_2_[7] ;
  wire [65:0]din;
  wire [57:0]\dout_reg[57] ;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [0:0]mem_reg;
  wire next_rreq;
  wire p_0_in1_in;
  wire p_0_in3_in;
  wire p_0_in5_in;
  wire p_0_in7_in;
  wire p_0_in9_in;
  wire push;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [31:6]tmp_len0;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire [60:0]\tmp_len_reg[31]_0 ;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\bus_narrow_gen.data_valid_reg_0 ),
        .I1(Q[1]),
        .O(D));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized4 buff_rdata
       (.E(\bus_narrow_gen.data_buf ),
        .Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_narrow_gen.data_buf_reg[0] (\bus_narrow_gen.first_pad_reg_n_2 ),
        .\bus_narrow_gen.data_valid_reg (\bus_narrow_gen.data_buf0_out ),
        .\bus_narrow_gen.data_valid_reg_0 (\bus_narrow_gen.data_buf2_out ),
        .\bus_narrow_gen.data_valid_reg_1 (\bus_narrow_gen.data_buf4_out ),
        .\bus_narrow_gen.data_valid_reg_2 (\bus_narrow_gen.data_buf6_out ),
        .\bus_narrow_gen.data_valid_reg_3 (\bus_narrow_gen.data_buf8_out ),
        .\bus_narrow_gen.data_valid_reg_4 (\bus_narrow_gen.data_buf10_out ),
        .\bus_narrow_gen.data_valid_reg_5 (\bus_narrow_gen.next_pad ),
        .\bus_narrow_gen.first_pad_reg (buff_rdata_n_15),
        .\bus_narrow_gen.first_pad_reg_0 ({\bus_narrow_gen.pad_oh_reg_reg_n_2_[7] ,\bus_narrow_gen.pad_oh_reg_reg_n_2_[6] ,\bus_narrow_gen.pad_oh_reg_reg_n_2_[5] ,\bus_narrow_gen.pad_oh_reg_reg_n_2_[4] ,\bus_narrow_gen.pad_oh_reg_reg_n_2_[3] ,\bus_narrow_gen.pad_oh_reg_reg_n_2_[2] ,\bus_narrow_gen.pad_oh_reg_reg_n_2_[1] }),
        .din(din),
        .dout({buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65,buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69,buff_rdata_n_70,buff_rdata_n_71,buff_rdata_n_72,buff_rdata_n_73,buff_rdata_n_74,buff_rdata_n_75,buff_rdata_n_76,buff_rdata_n_77,buff_rdata_n_78,buff_rdata_n_79}),
        .dout_vld_reg_0(\bus_narrow_gen.data_buf11_out ),
        .dout_vld_reg_1(buff_rdata_n_14),
        .full_n_reg_0(RREADY_Dummy),
        .full_n_reg_1(push),
        .mem_reg(mem_reg),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(\bus_narrow_gen.data_valid_reg_0 ));
  FDRE \bus_narrow_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_79),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [0]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[100] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_43),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [100]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[101] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_42),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [101]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[102] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_41),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [102]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[103] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_40),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [103]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[104] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_39),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [104]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[105] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_38),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [105]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[106] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_37),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [106]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[107] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_36),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [107]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[108] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_35),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [108]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[109] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_34),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [109]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_69),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [10]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[110] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_33),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [110]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[111] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_32),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [111]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[112] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_31),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [112]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[113] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_30),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [113]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[114] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_29),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [114]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[115] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_28),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [115]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[116] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_27),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [116]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[117] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_26),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [117]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[118] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_25),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [118]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[119] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_24),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [119]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_68),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [11]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[120] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_23),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [120]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[121] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_22),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [121]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[122] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_21),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [122]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[123] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_20),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [123]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[124] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_19),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [124]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[125] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_18),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [125]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[126] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_17),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [126]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[127] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_16),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [127]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[128] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_79),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [128]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[129] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_78),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [129]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_67),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [12]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[130] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_77),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [130]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[131] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_76),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [131]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[132] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_75),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [132]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[133] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_74),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [133]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[134] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_73),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [134]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[135] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_72),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [135]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[136] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_71),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [136]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[137] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_70),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [137]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[138] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_69),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [138]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[139] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_68),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [139]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_66),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [13]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[140] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_67),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [140]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[141] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_66),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [141]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[142] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_65),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [142]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[143] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_64),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [143]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[144] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_63),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [144]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[145] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_62),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [145]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[146] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_61),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [146]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[147] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_60),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [147]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[148] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_59),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [148]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[149] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_58),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [149]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_65),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [14]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[150] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_57),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [150]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[151] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_56),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [151]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[152] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_55),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [152]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[153] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_54),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [153]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[154] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_53),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [154]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[155] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_52),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [155]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[156] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_51),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [156]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[157] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_50),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [157]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[158] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_49),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [158]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[159] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_48),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [159]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_64),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [15]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[160] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_47),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [160]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[161] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_46),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [161]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[162] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_45),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [162]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[163] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_44),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [163]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[164] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_43),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [164]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[165] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_42),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [165]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[166] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_41),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [166]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[167] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_40),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [167]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[168] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_39),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [168]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[169] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_38),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [169]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_63),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [16]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[170] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_37),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [170]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[171] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_36),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [171]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[172] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_35),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [172]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[173] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_34),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [173]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[174] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_33),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [174]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[175] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_32),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [175]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[176] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_31),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [176]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[177] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_30),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [177]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[178] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_29),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [178]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[179] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_28),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [179]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_62),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [17]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[180] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_27),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [180]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[181] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_26),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [181]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[182] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_25),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [182]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[183] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_24),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [183]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[184] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_23),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [184]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[185] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_22),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [185]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[186] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_21),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [186]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[187] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_20),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [187]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[188] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_19),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [188]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[189] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_18),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [189]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_61),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [18]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[190] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_17),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [190]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[191] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf8_out ),
        .D(buff_rdata_n_16),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [191]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[192] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_79),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [192]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[193] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_78),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [193]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[194] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_77),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [194]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[195] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_76),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [195]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[196] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_75),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [196]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[197] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_74),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [197]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[198] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_73),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [198]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[199] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_72),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [199]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_60),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [19]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_78),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [1]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[200] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_71),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [200]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[201] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_70),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [201]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[202] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_69),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [202]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[203] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_68),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [203]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[204] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_67),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [204]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[205] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_66),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [205]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[206] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_65),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [206]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[207] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_64),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [207]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[208] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_63),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [208]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[209] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_62),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [209]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_59),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [20]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[210] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_61),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [210]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[211] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_60),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [211]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[212] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_59),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [212]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[213] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_58),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [213]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[214] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_57),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [214]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[215] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_56),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [215]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[216] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_55),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [216]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[217] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_54),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [217]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[218] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_53),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [218]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[219] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_52),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [219]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_58),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [21]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[220] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_51),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [220]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[221] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_50),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [221]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[222] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_49),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [222]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[223] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_48),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [223]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[224] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_47),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [224]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[225] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_46),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [225]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[226] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_45),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [226]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[227] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_44),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [227]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[228] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_43),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [228]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[229] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_42),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [229]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_57),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [22]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[230] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_41),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [230]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[231] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_40),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [231]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[232] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_39),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [232]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[233] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_38),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [233]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[234] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_37),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [234]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[235] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_36),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [235]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[236] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_35),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [236]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[237] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_34),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [237]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[238] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_33),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [238]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[239] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_32),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [239]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_56),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [23]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[240] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_31),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [240]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[241] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_30),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [241]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[242] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_29),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [242]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[243] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_28),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [243]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[244] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_27),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [244]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[245] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_26),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [245]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[246] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_25),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [246]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[247] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_24),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [247]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[248] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_23),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [248]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[249] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_22),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [249]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_55),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [24]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[250] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_21),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [250]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[251] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_20),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [251]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[252] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_19),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [252]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[253] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_18),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [253]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[254] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_17),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [254]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[255] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf6_out ),
        .D(buff_rdata_n_16),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [255]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[256] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_79),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [256]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[257] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_78),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [257]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[258] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_77),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [258]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[259] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_76),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [259]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_54),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [25]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[260] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_75),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [260]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[261] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_74),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [261]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[262] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_73),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [262]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[263] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_72),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [263]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[264] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_71),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [264]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[265] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_70),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [265]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[266] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_69),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [266]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[267] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_68),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [267]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[268] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_67),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [268]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[269] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_66),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [269]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_53),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [26]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[270] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_65),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [270]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[271] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_64),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [271]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[272] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_63),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [272]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[273] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_62),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [273]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[274] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_61),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [274]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[275] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_60),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [275]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[276] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_59),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [276]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[277] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_58),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [277]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[278] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_57),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [278]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[279] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_56),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [279]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_52),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [27]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[280] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_55),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [280]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[281] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_54),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [281]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[282] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_53),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [282]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[283] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_52),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [283]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[284] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_51),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [284]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[285] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_50),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [285]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[286] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_49),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [286]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[287] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_48),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [287]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[288] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_47),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [288]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[289] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_46),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [289]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_51),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [28]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[290] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_45),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [290]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[291] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_44),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [291]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[292] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_43),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [292]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[293] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_42),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [293]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[294] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_41),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [294]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[295] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_40),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [295]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[296] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_39),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [296]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[297] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_38),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [297]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[298] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_37),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [298]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[299] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_36),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [299]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_50),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [29]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_77),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [2]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[300] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_35),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [300]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[301] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_34),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [301]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[302] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_33),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [302]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[303] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_32),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [303]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[304] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_31),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [304]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[305] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_30),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [305]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[306] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_29),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [306]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[307] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_28),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [307]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[308] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_27),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [308]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[309] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_26),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [309]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_49),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [30]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[310] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_25),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [310]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[311] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_24),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [311]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[312] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_23),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [312]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[313] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_22),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [313]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[314] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_21),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [314]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[315] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_20),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [315]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[316] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_19),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [316]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[317] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_18),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [317]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[318] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_17),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [318]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[319] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf4_out ),
        .D(buff_rdata_n_16),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [319]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_48),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [31]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[320] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_79),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [320]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[321] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_78),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [321]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[322] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_77),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [322]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[323] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_76),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [323]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[324] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_75),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [324]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[325] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_74),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [325]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[326] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_73),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [326]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[327] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_72),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [327]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[328] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_71),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [328]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[329] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_70),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [329]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_47),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [32]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[330] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_69),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [330]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[331] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_68),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [331]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[332] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_67),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [332]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[333] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_66),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [333]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[334] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_65),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [334]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[335] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_64),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [335]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[336] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_63),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [336]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[337] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_62),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [337]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[338] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_61),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [338]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[339] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_60),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [339]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_46),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [33]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[340] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_59),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [340]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[341] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_58),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [341]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[342] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_57),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [342]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[343] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_56),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [343]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[344] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_55),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [344]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[345] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_54),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [345]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[346] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_53),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [346]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[347] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_52),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [347]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[348] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_51),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [348]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[349] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_50),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [349]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_45),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [34]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[350] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_49),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [350]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[351] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_48),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [351]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[352] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_47),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [352]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[353] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_46),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [353]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[354] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_45),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [354]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[355] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_44),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [355]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[356] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_43),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [356]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[357] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_42),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [357]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[358] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_41),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [358]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[359] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_40),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [359]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_44),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [35]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[360] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_39),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [360]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[361] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_38),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [361]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[362] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_37),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [362]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[363] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_36),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [363]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[364] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_35),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [364]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[365] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_34),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [365]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[366] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_33),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [366]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[367] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_32),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [367]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[368] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_31),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [368]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[369] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_30),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [369]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_43),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [36]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[370] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_29),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [370]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[371] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_28),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [371]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[372] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_27),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [372]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[373] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_26),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [373]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[374] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_25),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [374]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[375] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_24),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [375]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[376] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_23),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [376]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[377] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_22),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [377]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[378] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_21),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [378]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[379] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_20),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [379]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_42),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [37]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[380] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_19),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [380]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[381] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_18),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [381]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[382] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_17),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [382]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[383] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf2_out ),
        .D(buff_rdata_n_16),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [383]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[384] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_79),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [384]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[385] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_78),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [385]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[386] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_77),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [386]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[387] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_76),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [387]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[388] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_75),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [388]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[389] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_74),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [389]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_41),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [38]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[390] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_73),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [390]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[391] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_72),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [391]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[392] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_71),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [392]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[393] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_70),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [393]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[394] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_69),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [394]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[395] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_68),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [395]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[396] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_67),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [396]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[397] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_66),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [397]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[398] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_65),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [398]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[399] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_64),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [399]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_40),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [39]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_76),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [3]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[400] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_63),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [400]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[401] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_62),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [401]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[402] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_61),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [402]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[403] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_60),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [403]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[404] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_59),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [404]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[405] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_58),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [405]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[406] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_57),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [406]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[407] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_56),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [407]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[408] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_55),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [408]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[409] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_54),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [409]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_39),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [40]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[410] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_53),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [410]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[411] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_52),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [411]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[412] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_51),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [412]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[413] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_50),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [413]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[414] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_49),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [414]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[415] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_48),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [415]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[416] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_47),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [416]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[417] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_46),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [417]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[418] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_45),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [418]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[419] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_44),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [419]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_38),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [41]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[420] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_43),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [420]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[421] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_42),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [421]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[422] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_41),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [422]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[423] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_40),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [423]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[424] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_39),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [424]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[425] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_38),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [425]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[426] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_37),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [426]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[427] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_36),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [427]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[428] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_35),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [428]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[429] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_34),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [429]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_37),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [42]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[430] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_33),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [430]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[431] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_32),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [431]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[432] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_31),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [432]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[433] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_30),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [433]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[434] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_29),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [434]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[435] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_28),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [435]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[436] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_27),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [436]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[437] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_26),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [437]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[438] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_25),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [438]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[439] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_24),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [439]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_36),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [43]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[440] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_23),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [440]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[441] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_22),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [441]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[442] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_21),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [442]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[443] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_20),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [443]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[444] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_19),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [444]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[445] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_18),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [445]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[446] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_17),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [446]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[447] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf0_out ),
        .D(buff_rdata_n_16),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [447]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[448] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_79),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [448]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[449] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_78),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [449]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_35),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [44]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[450] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_77),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [450]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[451] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_76),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [451]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[452] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_75),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [452]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[453] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_74),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [453]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[454] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_73),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [454]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[455] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_72),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [455]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[456] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_71),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [456]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[457] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_70),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [457]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[458] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_69),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [458]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[459] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_68),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [459]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_34),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [45]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[460] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_67),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [460]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[461] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_66),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [461]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[462] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_65),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [462]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[463] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_64),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [463]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[464] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_63),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [464]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[465] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_62),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [465]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[466] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_61),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [466]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[467] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_60),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [467]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[468] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_59),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [468]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[469] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_58),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [469]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_33),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [46]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[470] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_57),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [470]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[471] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_56),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [471]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[472] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_55),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [472]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[473] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_54),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [473]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[474] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_53),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [474]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[475] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_52),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [475]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[476] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_51),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [476]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[477] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_50),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [477]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[478] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_49),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [478]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[479] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_48),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [479]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_32),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [47]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[480] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_47),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [480]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[481] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_46),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [481]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[482] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_45),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [482]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[483] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_44),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [483]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[484] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_43),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [484]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[485] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_42),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [485]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[486] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_41),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [486]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[487] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_40),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [487]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[488] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_39),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [488]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[489] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_38),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [489]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_31),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [48]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[490] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_37),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [490]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[491] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_36),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [491]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[492] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_35),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [492]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[493] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_34),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [493]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[494] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_33),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [494]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[495] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_32),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [495]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[496] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_31),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [496]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[497] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_30),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [497]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[498] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_29),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [498]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[499] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_28),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [499]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_30),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [49]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_75),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [4]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[500] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_27),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [500]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[501] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_26),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [501]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[502] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_25),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [502]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[503] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_24),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [503]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[504] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_23),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [504]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[505] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_22),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [505]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[506] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_21),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [506]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[507] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_20),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [507]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[508] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_19),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [508]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[509] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_18),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [509]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_29),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [50]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[510] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_17),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [510]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[511] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf ),
        .D(buff_rdata_n_16),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [511]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_28),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [51]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_27),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [52]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_26),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [53]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_25),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [54]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_24),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [55]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[56] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_23),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [56]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[57] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_22),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [57]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[58] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_21),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [58]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[59] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_20),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [59]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_74),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [5]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[60] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_19),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [60]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[61] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_18),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [61]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[62] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_17),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [62]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[63] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_16),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [63]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[64] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_79),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [64]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[65] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_78),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [65]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[66] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_77),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [66]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[67] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_76),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [67]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[68] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_75),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [68]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[69] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_74),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [69]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_73),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [6]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[70] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_73),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [70]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[71] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_72),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [71]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[72] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_71),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [72]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[73] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_70),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [73]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[74] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_69),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [74]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[75] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_68),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [75]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[76] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_67),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [76]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[77] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_66),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [77]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[78] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_65),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [78]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[79] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_64),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [79]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_72),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [7]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[80] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_63),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [80]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[81] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_62),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [81]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[82] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_61),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [82]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[83] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_60),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [83]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[84] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_59),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [84]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[85] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_58),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [85]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[86] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_57),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [86]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[87] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_56),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [87]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[88] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_55),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [88]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[89] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_54),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [89]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_71),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [8]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[90] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_53),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [90]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[91] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_52),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [91]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[92] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_51),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [92]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[93] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_50),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [93]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[94] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_49),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [94]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[95] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_48),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [95]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[96] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_47),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [96]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[97] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_46),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [97]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[98] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_45),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [98]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[99] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf10_out ),
        .D(buff_rdata_n_44),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [99]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.data_buf11_out ),
        .D(buff_rdata_n_70),
        .Q(\bus_narrow_gen.data_buf_reg[511]_0 [9]),
        .R(1'b0));
  FDRE \bus_narrow_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_14),
        .Q(\bus_narrow_gen.data_valid_reg_0 ),
        .R(SR));
  FDSE \bus_narrow_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_15),
        .Q(\bus_narrow_gen.first_pad_reg_n_2 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \bus_narrow_gen.pad_oh_reg[2]_i_1 
       (.I0(\bus_narrow_gen.first_pad_reg_n_2 ),
        .I1(\bus_narrow_gen.pad_oh_reg_reg_n_2_[1] ),
        .O(p_0_in9_in));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \bus_narrow_gen.pad_oh_reg[3]_i_1 
       (.I0(\bus_narrow_gen.first_pad_reg_n_2 ),
        .I1(\bus_narrow_gen.pad_oh_reg_reg_n_2_[2] ),
        .O(p_0_in7_in));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \bus_narrow_gen.pad_oh_reg[4]_i_1 
       (.I0(\bus_narrow_gen.first_pad_reg_n_2 ),
        .I1(\bus_narrow_gen.pad_oh_reg_reg_n_2_[3] ),
        .O(p_0_in5_in));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \bus_narrow_gen.pad_oh_reg[5]_i_1 
       (.I0(\bus_narrow_gen.first_pad_reg_n_2 ),
        .I1(\bus_narrow_gen.pad_oh_reg_reg_n_2_[4] ),
        .O(p_0_in3_in));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \bus_narrow_gen.pad_oh_reg[6]_i_1 
       (.I0(\bus_narrow_gen.first_pad_reg_n_2 ),
        .I1(\bus_narrow_gen.pad_oh_reg_reg_n_2_[5] ),
        .O(p_0_in1_in));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \bus_narrow_gen.pad_oh_reg[7]_i_2 
       (.I0(\bus_narrow_gen.first_pad_reg_n_2 ),
        .I1(\bus_narrow_gen.pad_oh_reg_reg_n_2_[6] ),
        .O(\bus_narrow_gen.pad_oh_reg[7]_i_2_n_2 ));
  FDRE \bus_narrow_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.next_pad ),
        .D(\bus_narrow_gen.first_pad_reg_n_2 ),
        .Q(\bus_narrow_gen.pad_oh_reg_reg_n_2_[1] ),
        .R(SR));
  FDRE \bus_narrow_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.next_pad ),
        .D(p_0_in9_in),
        .Q(\bus_narrow_gen.pad_oh_reg_reg_n_2_[2] ),
        .R(SR));
  FDRE \bus_narrow_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.next_pad ),
        .D(p_0_in7_in),
        .Q(\bus_narrow_gen.pad_oh_reg_reg_n_2_[3] ),
        .R(SR));
  FDRE \bus_narrow_gen.pad_oh_reg_reg[4] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.next_pad ),
        .D(p_0_in5_in),
        .Q(\bus_narrow_gen.pad_oh_reg_reg_n_2_[4] ),
        .R(SR));
  FDRE \bus_narrow_gen.pad_oh_reg_reg[5] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.next_pad ),
        .D(p_0_in3_in),
        .Q(\bus_narrow_gen.pad_oh_reg_reg_n_2_[5] ),
        .R(SR));
  FDRE \bus_narrow_gen.pad_oh_reg_reg[6] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.next_pad ),
        .D(p_0_in1_in),
        .Q(\bus_narrow_gen.pad_oh_reg_reg_n_2_[6] ),
        .R(SR));
  FDRE \bus_narrow_gen.pad_oh_reg_reg[7] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.next_pad ),
        .D(\bus_narrow_gen.pad_oh_reg[7]_i_2_n_2 ),
        .Q(\bus_narrow_gen.pad_oh_reg_reg_n_2_[7] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[71]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized0_3 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q(Q[0]),
        .S(fifo_rreq_n_5),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[57] (\dout_reg[57] ),
        .\dout_reg[64] ({rreq_len,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64}),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .tmp_valid_reg(fifo_rreq_n_65),
        .tmp_valid_reg_0(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_4,tmp_len0_carry_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[31],tmp_len0[6],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_5,1'b1}));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(1'b1),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_65),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_mem
   (pop,
    \bus_narrow_gen.split_cnt_reg[0] ,
    \dout_reg[519]_0 ,
    Q,
    \dout_reg[519]_1 ,
    \dout_reg[519]_2 ,
    \dout_reg[519]_3 ,
    \dout_reg[519]_4 ,
    \dout_reg[519]_5 ,
    \bus_narrow_gen.offset_valid ,
    \bus_narrow_gen.ready_for_data__0 ,
    \bus_narrow_gen.strb_buf ,
    WSTRB_Dummy,
    push_0,
    \mem_reg[30]_0 ,
    ap_clk,
    SR);
  output pop;
  output \bus_narrow_gen.split_cnt_reg[0] ;
  output \dout_reg[519]_0 ;
  output [30:0]Q;
  input \dout_reg[519]_1 ;
  input \dout_reg[519]_2 ;
  input \dout_reg[519]_3 ;
  input \dout_reg[519]_4 ;
  input \dout_reg[519]_5 ;
  input \bus_narrow_gen.offset_valid ;
  input \bus_narrow_gen.ready_for_data__0 ;
  input \bus_narrow_gen.strb_buf ;
  input [0:0]WSTRB_Dummy;
  input push_0;
  input [30:0]\mem_reg[30]_0 ;
  input ap_clk;
  input [0:0]SR;

  wire [30:0]Q;
  wire [0:0]SR;
  wire [0:0]WSTRB_Dummy;
  wire ap_clk;
  wire \bus_narrow_gen.offset_valid ;
  wire \bus_narrow_gen.ready_for_data__0 ;
  wire \bus_narrow_gen.split_cnt_reg[0] ;
  wire \bus_narrow_gen.strb_buf ;
  wire \dout_reg[519]_0 ;
  wire \dout_reg[519]_1 ;
  wire \dout_reg[519]_2 ;
  wire \dout_reg[519]_3 ;
  wire \dout_reg[519]_4 ;
  wire \dout_reg[519]_5 ;
  wire \dout_reg_n_2_[519] ;
  wire [30:0]mem;
  wire [30:0]\mem_reg[30]_0 ;
  wire pop;
  wire push_0;

  LUT4 #(
    .INIT(16'h8F80)) 
    \bus_narrow_gen.strb_buf[7]_i_1 
       (.I0(\bus_narrow_gen.split_cnt_reg[0] ),
        .I1(\dout_reg_n_2_[519] ),
        .I2(\bus_narrow_gen.strb_buf ),
        .I3(WSTRB_Dummy),
        .O(\dout_reg[519]_0 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[519]_i_1 
       (.I0(\bus_narrow_gen.split_cnt_reg[0] ),
        .I1(\dout_reg[519]_1 ),
        .I2(\dout_reg[519]_2 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \dout[519]_i_2 
       (.I0(\dout_reg[519]_3 ),
        .I1(\dout_reg[519]_4 ),
        .I2(\dout_reg[519]_5 ),
        .I3(\dout_reg[519]_1 ),
        .I4(\bus_narrow_gen.offset_valid ),
        .I5(\bus_narrow_gen.ready_for_data__0 ),
        .O(\bus_narrow_gen.split_cnt_reg[0] ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[519] 
       (.C(ap_clk),
        .CE(pop),
        .D(1'b1),
        .Q(\dout_reg_n_2_[519] ),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(mem[9]),
        .Q(Q[9]),
        .R(SR));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [0]),
        .Q(mem[0]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[10] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [10]),
        .Q(mem[10]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[11] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [11]),
        .Q(mem[11]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[12] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [12]),
        .Q(mem[12]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[13] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [13]),
        .Q(mem[13]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[14] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [14]),
        .Q(mem[14]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[15] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [15]),
        .Q(mem[15]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[16] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [16]),
        .Q(mem[16]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[17] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [17]),
        .Q(mem[17]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[18] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [18]),
        .Q(mem[18]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[19] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [19]),
        .Q(mem[19]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [1]),
        .Q(mem[1]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[20] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [20]),
        .Q(mem[20]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[21] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [21]),
        .Q(mem[21]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[22] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [22]),
        .Q(mem[22]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[23] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [23]),
        .Q(mem[23]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[24] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [24]),
        .Q(mem[24]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[25] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [25]),
        .Q(mem[25]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[26] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [26]),
        .Q(mem[26]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[27] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [27]),
        .Q(mem[27]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[28] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [28]),
        .Q(mem[28]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[29] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [29]),
        .Q(mem[29]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [2]),
        .Q(mem[2]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[30] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [30]),
        .Q(mem[30]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [3]),
        .Q(mem[3]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [4]),
        .Q(mem[4]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [5]),
        .Q(mem[5]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [6]),
        .Q(mem[6]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [7]),
        .Q(mem[7]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [8]),
        .Q(mem[8]),
        .R(1'b0));
  (* RAM_STYLE = "block" *) 
  (* RW_ADDR_COLLISION *) 
  FDRE \mem_reg[9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\mem_reg[30]_0 [9]),
        .Q(mem[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_mem__parameterized0
   (rnext,
    pop,
    ready_for_outstanding,
    WEBWE,
    dout,
    mem_reg_0,
    beat_valid,
    Q,
    ready_for_outstanding_reg,
    \raddr_reg_reg[0]_0 ,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[6]_0 ,
    \raddr_reg_reg[7]_0 ,
    mem_reg_1,
    mem_reg_2,
    ap_rst_n,
    ap_clk,
    SR,
    mem_reg_3,
    din);
  output [7:0]rnext;
  output pop;
  output ready_for_outstanding;
  output [0:0]WEBWE;
  output [63:0]dout;
  input mem_reg_0;
  input beat_valid;
  input [0:0]Q;
  input ready_for_outstanding_reg;
  input \raddr_reg_reg[0]_0 ;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \raddr_reg_reg[7]_0 ;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;
  input [7:0]mem_reg_3;
  input [65:0]din;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire burst_ready;
  wire [65:0]din;
  wire [63:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire [7:0]mem_reg_3;
  wire mem_reg_i_1_n_2;
  wire mem_reg_n_73;
  wire pop;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_2 ;
  wire \raddr_reg[5]_i_2_n_2 ;
  wire \raddr_reg[7]_i_3_n_2 ;
  wire \raddr_reg[7]_i_4_n_2 ;
  wire \raddr_reg[7]_i_5_n_2 ;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [7:0]rnext;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:2]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16830" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "65" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,mem_reg_3,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(din[31:0]),
        .DIBDI(din[63:32]),
        .DIPADIP({1'b1,1'b1,din[65:64]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(dout[31:0]),
        .DOBDO(dout[63:32]),
        .DOPADOP({NLW_mem_reg_DOPADOP_UNCONNECTED[3:2],burst_ready,mem_reg_n_73}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_i_1_n_2),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'hA2AAFFFF)) 
    mem_reg_i_1
       (.I0(mem_reg_0),
        .I1(beat_valid),
        .I2(Q),
        .I3(ready_for_outstanding_reg),
        .I4(ap_rst_n),
        .O(mem_reg_i_1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_1),
        .I1(mem_reg_2),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h5D5500005D55FFFF)) 
    \raddr_reg[0]_i_1 
       (.I0(mem_reg_0),
        .I1(beat_valid),
        .I2(Q),
        .I3(ready_for_outstanding_reg),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg[7]_i_3_n_2 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[1]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_2 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    \raddr_reg[2]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_2 ),
        .I2(\raddr_reg_reg[2]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[1]_0 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    \raddr_reg[3]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_2 ),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[2]_0 ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[4]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_2 ),
        .I2(\raddr_reg_reg[4]_0 ),
        .I3(\raddr_reg[4]_i_2_n_2 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[4]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[5]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_2 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg[5]_i_2_n_2 ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[6]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_2 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg[7]_i_4_n_2 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h57773000)) 
    \raddr_reg[7]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_2 ),
        .I2(\raddr_reg[7]_i_4_n_2 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .I4(\raddr_reg_reg[7]_0 ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \raddr_reg[7]_i_2 
       (.I0(ready_for_outstanding_reg),
        .I1(Q),
        .I2(beat_valid),
        .I3(mem_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'h04000000FFFFFFFF)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg[7]_i_5_n_2 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .I5(pop),
        .O(\raddr_reg[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_4 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[2]_0 ),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(\raddr_reg[7]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_5 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[5]_0 ),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .O(\raddr_reg[7]_i_5_n_2 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    ready_for_outstanding_i_1
       (.I0(burst_ready),
        .I1(beat_valid),
        .I2(Q),
        .I3(ready_for_outstanding_reg),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[2]_0 ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[64] ,
    E);
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [64:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [60:0]m_axi_gmem_ARADDR;
  output \could_multi_bursts.arlen_buf_reg[2]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [60:0]D;
  input [64:0]\data_p2_reg[64] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [60:0]D;
  wire [0:0]E;
  wire [64:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:3]araddr_tmp;
  wire [6:3]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[5]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[9]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[9]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[33]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[33]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[33]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[33]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[37]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[37]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[37]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[37]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[41]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[41]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[41]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[41]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[45]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[45]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[45]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[45]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[49]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[49]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[49]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[49]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[53]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[53]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[53]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[53]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[57]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[57]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[57]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[57]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[61]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[61]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[61]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[61]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_3_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_5 ;
  wire \could_multi_bursts.arlen_buf_reg[2]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [63:3]data1;
  wire [64:0]\data_p2_reg[64] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_2 ;
  wire \end_addr[13]_i_3_n_2 ;
  wire \end_addr[13]_i_4_n_2 ;
  wire \end_addr[13]_i_5_n_2 ;
  wire \end_addr[17]_i_2_n_2 ;
  wire \end_addr[17]_i_3_n_2 ;
  wire \end_addr[17]_i_4_n_2 ;
  wire \end_addr[17]_i_5_n_2 ;
  wire \end_addr[21]_i_2_n_2 ;
  wire \end_addr[21]_i_3_n_2 ;
  wire \end_addr[21]_i_4_n_2 ;
  wire \end_addr[21]_i_5_n_2 ;
  wire \end_addr[25]_i_2_n_2 ;
  wire \end_addr[25]_i_3_n_2 ;
  wire \end_addr[25]_i_4_n_2 ;
  wire \end_addr[25]_i_5_n_2 ;
  wire \end_addr[29]_i_2_n_2 ;
  wire \end_addr[29]_i_3_n_2 ;
  wire \end_addr[29]_i_4_n_2 ;
  wire \end_addr[29]_i_5_n_2 ;
  wire \end_addr[33]_i_2_n_2 ;
  wire \end_addr[33]_i_3_n_2 ;
  wire \end_addr[9]_i_2_n_2 ;
  wire \end_addr[9]_i_3_n_2 ;
  wire \end_addr[9]_i_4_n_2 ;
  wire \end_addr[9]_i_5_n_2 ;
  wire \end_addr_reg_n_2_[10] ;
  wire \end_addr_reg_n_2_[11] ;
  wire \end_addr_reg_n_2_[5] ;
  wire \end_addr_reg_n_2_[6] ;
  wire \end_addr_reg_n_2_[7] ;
  wire \end_addr_reg_n_2_[8] ;
  wire \end_addr_reg_n_2_[9] ;
  wire fifo_burst_n_3;
  wire fifo_burst_n_5;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_2;
  wire first_sect_carry__0_i_2__0_n_2;
  wire first_sect_carry__0_i_3__0_n_2;
  wire first_sect_carry__0_i_4__0_n_2;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__1_i_1__0_n_2;
  wire first_sect_carry__1_i_2__0_n_2;
  wire first_sect_carry__1_i_3__0_n_2;
  wire first_sect_carry__1_i_4__0_n_2;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__2_i_1__0_n_2;
  wire first_sect_carry__2_i_2__0_n_2;
  wire first_sect_carry__2_i_3__0_n_2;
  wire first_sect_carry__2_i_4__0_n_2;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__3_i_1__0_n_2;
  wire first_sect_carry__3_i_2__0_n_2;
  wire first_sect_carry__3_n_5;
  wire first_sect_carry_i_1__0_n_2;
  wire first_sect_carry_i_2__0_n_2;
  wire first_sect_carry_i_3__0_n_2;
  wire first_sect_carry_i_4__0_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire last_sect;
  wire last_sect_buf_reg_n_2;
  wire last_sect_carry__0_i_1__0_n_2;
  wire last_sect_carry__0_i_2__0_n_2;
  wire last_sect_carry__0_i_3__0_n_2;
  wire last_sect_carry__0_i_4__0_n_2;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__1_i_1__0_n_2;
  wire last_sect_carry__1_i_2__0_n_2;
  wire last_sect_carry__1_i_3__0_n_2;
  wire last_sect_carry__1_i_4__0_n_2;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__2_i_1__0_n_2;
  wire last_sect_carry__2_i_2__0_n_2;
  wire last_sect_carry__2_i_3__0_n_2;
  wire last_sect_carry__2_i_4__0_n_2;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__3_n_5;
  wire last_sect_carry_i_1__0_n_2;
  wire last_sect_carry_i_2__0_n_2;
  wire last_sect_carry_i_3__0_n_2;
  wire last_sect_carry_i_4__0_n_2;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [60:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [4:0]p_0_in__1;
  wire p_13_in;
  wire p_14_in;
  wire [6:5]p_1_in;
  wire pop;
  wire push;
  wire rreq_handling_reg_n_2;
  wire rreq_valid;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_18;
  wire rs_rreq_n_19;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:6]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[32] ;
  wire \sect_addr_buf_reg_n_2_[33] ;
  wire \sect_addr_buf_reg_n_2_[34] ;
  wire \sect_addr_buf_reg_n_2_[35] ;
  wire \sect_addr_buf_reg_n_2_[36] ;
  wire \sect_addr_buf_reg_n_2_[37] ;
  wire \sect_addr_buf_reg_n_2_[38] ;
  wire \sect_addr_buf_reg_n_2_[39] ;
  wire \sect_addr_buf_reg_n_2_[40] ;
  wire \sect_addr_buf_reg_n_2_[41] ;
  wire \sect_addr_buf_reg_n_2_[42] ;
  wire \sect_addr_buf_reg_n_2_[43] ;
  wire \sect_addr_buf_reg_n_2_[44] ;
  wire \sect_addr_buf_reg_n_2_[45] ;
  wire \sect_addr_buf_reg_n_2_[46] ;
  wire \sect_addr_buf_reg_n_2_[47] ;
  wire \sect_addr_buf_reg_n_2_[48] ;
  wire \sect_addr_buf_reg_n_2_[49] ;
  wire \sect_addr_buf_reg_n_2_[50] ;
  wire \sect_addr_buf_reg_n_2_[51] ;
  wire \sect_addr_buf_reg_n_2_[52] ;
  wire \sect_addr_buf_reg_n_2_[53] ;
  wire \sect_addr_buf_reg_n_2_[54] ;
  wire \sect_addr_buf_reg_n_2_[55] ;
  wire \sect_addr_buf_reg_n_2_[56] ;
  wire \sect_addr_buf_reg_n_2_[57] ;
  wire \sect_addr_buf_reg_n_2_[58] ;
  wire \sect_addr_buf_reg_n_2_[59] ;
  wire \sect_addr_buf_reg_n_2_[60] ;
  wire \sect_addr_buf_reg_n_2_[61] ;
  wire \sect_addr_buf_reg_n_2_[62] ;
  wire \sect_addr_buf_reg_n_2_[63] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__11_n_4;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[20] ;
  wire \sect_cnt_reg_n_2_[21] ;
  wire \sect_cnt_reg_n_2_[22] ;
  wire \sect_cnt_reg_n_2_[23] ;
  wire \sect_cnt_reg_n_2_[24] ;
  wire \sect_cnt_reg_n_2_[25] ;
  wire \sect_cnt_reg_n_2_[26] ;
  wire \sect_cnt_reg_n_2_[27] ;
  wire \sect_cnt_reg_n_2_[28] ;
  wire \sect_cnt_reg_n_2_[29] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[30] ;
  wire \sect_cnt_reg_n_2_[31] ;
  wire \sect_cnt_reg_n_2_[32] ;
  wire \sect_cnt_reg_n_2_[33] ;
  wire \sect_cnt_reg_n_2_[34] ;
  wire \sect_cnt_reg_n_2_[35] ;
  wire \sect_cnt_reg_n_2_[36] ;
  wire \sect_cnt_reg_n_2_[37] ;
  wire \sect_cnt_reg_n_2_[38] ;
  wire \sect_cnt_reg_n_2_[39] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[40] ;
  wire \sect_cnt_reg_n_2_[41] ;
  wire \sect_cnt_reg_n_2_[42] ;
  wire \sect_cnt_reg_n_2_[43] ;
  wire \sect_cnt_reg_n_2_[44] ;
  wire \sect_cnt_reg_n_2_[45] ;
  wire \sect_cnt_reg_n_2_[46] ;
  wire \sect_cnt_reg_n_2_[47] ;
  wire \sect_cnt_reg_n_2_[48] ;
  wire \sect_cnt_reg_n_2_[49] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[50] ;
  wire \sect_cnt_reg_n_2_[51] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf[2]_i_1__0_n_2 ;
  wire \sect_len_buf[3]_i_1__0_n_2 ;
  wire \sect_len_buf[4]_i_1__0_n_2 ;
  wire \sect_len_buf[5]_i_1__0_n_2 ;
  wire \sect_len_buf[6]_i_1__0_n_2 ;
  wire \sect_len_buf[7]_i_1__0_n_2 ;
  wire \sect_len_buf[8]_i_2__0_n_2 ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[6]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_56),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_7),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[10]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[10] ),
        .O(araddr_tmp[10]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[11]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[11] ),
        .O(araddr_tmp[11]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[12]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[12] ),
        .O(araddr_tmp[12]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[13]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[13] ),
        .O(araddr_tmp[13]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[14]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[14] ),
        .O(araddr_tmp[14]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[15]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[15] ),
        .O(araddr_tmp[15]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[16]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[16] ),
        .O(araddr_tmp[16]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[17]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[17] ),
        .O(araddr_tmp[17]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[18]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[18] ),
        .O(araddr_tmp[18]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[19]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[19] ),
        .O(araddr_tmp[19]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[20]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[20] ),
        .O(araddr_tmp[20]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[21]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[21] ),
        .O(araddr_tmp[21]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[22]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[22] ),
        .O(araddr_tmp[22]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[23]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[23] ),
        .O(araddr_tmp[23]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[24]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[24] ),
        .O(araddr_tmp[24]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[25]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[25] ),
        .O(araddr_tmp[25]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[26]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[26] ),
        .O(araddr_tmp[26]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[27]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[27] ),
        .O(araddr_tmp[27]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[28]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[28] ),
        .O(araddr_tmp[28]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[29]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[29] ),
        .O(araddr_tmp[29]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[30]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[30] ),
        .O(araddr_tmp[30]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[31]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[31] ),
        .O(araddr_tmp[31]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[32]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[32] ),
        .O(araddr_tmp[32]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[33]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[33] ),
        .O(araddr_tmp[33]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[34]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[34] ),
        .O(araddr_tmp[34]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[35]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[35] ),
        .O(araddr_tmp[35]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[36]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[36] ),
        .O(araddr_tmp[36]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[37]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[37] ),
        .O(araddr_tmp[37]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[38]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[38] ),
        .O(araddr_tmp[38]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[39]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[39] ),
        .O(araddr_tmp[39]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(data1[3]),
        .O(araddr_tmp[3]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[40]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[40] ),
        .O(araddr_tmp[40]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[41]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[41] ),
        .O(araddr_tmp[41]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[42]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[42] ),
        .O(araddr_tmp[42]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[43]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[43] ),
        .O(araddr_tmp[43]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[44]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[44] ),
        .O(araddr_tmp[44]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[45]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[45] ),
        .O(araddr_tmp[45]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[46]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[46] ),
        .O(araddr_tmp[46]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[47]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[47] ),
        .O(araddr_tmp[47]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[48]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[48] ),
        .O(araddr_tmp[48]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[49]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[49] ),
        .O(araddr_tmp[49]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(data1[4]),
        .O(araddr_tmp[4]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[50]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[50] ),
        .O(araddr_tmp[50]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[51]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[51] ),
        .O(araddr_tmp[51]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[52]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[52] ),
        .O(araddr_tmp[52]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[53]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[53] ),
        .O(araddr_tmp[53]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[54]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[54] ),
        .O(araddr_tmp[54]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[55]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[55] ),
        .O(araddr_tmp[55]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[56]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[56] ),
        .O(araddr_tmp[56]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[57]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[57] ),
        .O(araddr_tmp[57]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[58]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[58] ),
        .O(araddr_tmp[58]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[59]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[59] ),
        .O(araddr_tmp[59]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(data1[5]),
        .O(araddr_tmp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[5]_i_3 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[2]_0 ),
        .O(\could_multi_bursts.araddr_buf[5]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[60]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[60] ),
        .O(araddr_tmp[60]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[61]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[61] ),
        .O(araddr_tmp[61]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[62]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[62] ),
        .O(araddr_tmp[62]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[63]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[63] ),
        .O(araddr_tmp[63]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.araddr_buf[63]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[6]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[6] ),
        .O(araddr_tmp[6]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[7]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[7] ),
        .O(araddr_tmp[7]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[8]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[8] ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[9]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[9] ),
        .O(araddr_tmp[9]));
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.araddr_buf[9]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[2]_0 ),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .O(\could_multi_bursts.araddr_buf[9]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[9]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.arlen_buf_reg[2]_0 ),
        .O(\could_multi_bursts.araddr_buf[9]_i_4_n_2 ));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[9]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[13]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[13:10]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[13]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[17]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[17]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[21]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[21]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[25]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[25]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[29]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[33]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[29]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[33]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[33]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[33]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[33]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[33:30]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[37]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[33]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[37]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[37]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[37]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[37]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[37:34]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[41]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[37]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[41]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[41]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[41]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[41]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[41:38]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[45]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[41]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[45]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[45]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[45]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[45]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[45:42]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[49]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[45]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[49]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[49]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[49]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[49]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[49:46]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[53]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[49]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[53]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[53]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[53]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[53]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[53:50]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[57]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[53]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[57]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[57]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[57]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[57]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[57:54]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[5]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.araddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({m_axi_gmem_ARADDR[2:1],\could_multi_bursts.araddr_buf[5]_i_3_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[61]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[57]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[61]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[61]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[61]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[61]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[61:58]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.araddr_buf_reg[61]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:1],\could_multi_bursts.araddr_buf_reg[63]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_O_UNCONNECTED [3:2],data1[63:62]}),
        .S({1'b0,1'b0,m_axi_gmem_ARADDR[60:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[5]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[9]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[9:6]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[9]_i_3_n_2 ,\could_multi_bursts.araddr_buf[9]_i_4_n_2 }));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_13),
        .Q(\could_multi_bursts.arlen_buf_reg[2]_0 ),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_12),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_10));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_10));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_10));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_10));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_10));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_109),
        .I1(rs_rreq_n_56),
        .O(\end_addr[13]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_110),
        .I1(rs_rreq_n_56),
        .O(\end_addr[13]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_111),
        .I1(rs_rreq_n_56),
        .O(\end_addr[13]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_112),
        .I1(rs_rreq_n_56),
        .O(\end_addr[13]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_105),
        .I1(rs_rreq_n_56),
        .O(\end_addr[17]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_106),
        .I1(rs_rreq_n_56),
        .O(\end_addr[17]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_107),
        .I1(rs_rreq_n_56),
        .O(\end_addr[17]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_108),
        .I1(rs_rreq_n_56),
        .O(\end_addr[17]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_101),
        .I1(rs_rreq_n_56),
        .O(\end_addr[21]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_102),
        .I1(rs_rreq_n_56),
        .O(\end_addr[21]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_103),
        .I1(rs_rreq_n_56),
        .O(\end_addr[21]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_104),
        .I1(rs_rreq_n_56),
        .O(\end_addr[21]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_97),
        .I1(rs_rreq_n_56),
        .O(\end_addr[25]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_98),
        .I1(rs_rreq_n_56),
        .O(\end_addr[25]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_99),
        .I1(rs_rreq_n_56),
        .O(\end_addr[25]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_100),
        .I1(rs_rreq_n_56),
        .O(\end_addr[25]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_93),
        .I1(rs_rreq_n_56),
        .O(\end_addr[29]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_94),
        .I1(rs_rreq_n_56),
        .O(\end_addr[29]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_95),
        .I1(rs_rreq_n_56),
        .O(\end_addr[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_96),
        .I1(rs_rreq_n_56),
        .O(\end_addr[29]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_91),
        .I1(rs_rreq_n_56),
        .O(\end_addr[33]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_92),
        .I1(rs_rreq_n_56),
        .O(\end_addr[33]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_113),
        .I1(rs_rreq_n_56),
        .O(\end_addr[9]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_114),
        .I1(rs_rreq_n_56),
        .O(\end_addr[9]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_115),
        .I1(rs_rreq_n_56),
        .O(\end_addr[9]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_116),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_2 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_173),
        .Q(\end_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_172),
        .Q(\end_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_171),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_170),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_169),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_168),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_167),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_166),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_165),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_164),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_163),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_162),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_161),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_160),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_159),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_158),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_157),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_156),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_155),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_154),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_153),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_152),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_148),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_147),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_146),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_145),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_144),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_143),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_142),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_141),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_140),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_139),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_138),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_137),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_136),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_135),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_134),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_133),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_132),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_131),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_130),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_129),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_128),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_127),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_126),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_125),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_124),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[5]),
        .Q(\end_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_123),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_122),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_121),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_120),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_177),
        .Q(\end_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_176),
        .Q(\end_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_175),
        .Q(\end_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_174),
        .Q(\end_addr_reg_n_2_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized2_7 fifo_burst
       (.Q(Q[64]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .din(din),
        .\dout_reg[0] (last_sect_buf_reg_n_2),
        .\dout_reg[0]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_3),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .pop(pop),
        .push(push),
        .\sect_len_buf_reg[6] ({\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }),
        .\sect_len_buf_reg[6]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\sect_len_buf_reg[8] (fifo_burst_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized2_8 fifo_rctl
       (.CO(last_sect),
        .E(fifo_rctl_n_4),
        .Q(rreq_valid),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_10),
        .ap_rst_n_1(fifo_rctl_n_11),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_7),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[2] (\could_multi_bursts.arlen_buf_reg[2]_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] }),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_9),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_14_in(p_14_in),
        .rreq_handling_reg(fifo_rctl_n_8),
        .rreq_handling_reg_0(rreq_handling_reg_n_2),
        .\sect_addr_buf_reg[6] (first_sect),
        .\sect_len_buf_reg[2] (fifo_rctl_n_13),
        .\sect_len_buf_reg[3] (fifo_rctl_n_12),
        .\sect_len_buf_reg[6] (fifo_burst_n_5),
        .\sect_len_buf_reg[6]_0 (rs_rreq_n_117));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_2,first_sect_carry_i_2__0_n_2,first_sect_carry_i_3__0_n_2,first_sect_carry_i_4__0_n_2}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_2,first_sect_carry__0_i_2__0_n_2,first_sect_carry__0_i_3__0_n_2,first_sect_carry__0_i_4__0_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_2_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_2_[23] ),
        .O(first_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_2_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_2_[20] ),
        .O(first_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_2_[17] ),
        .O(first_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_2_[14] ),
        .O(first_sect_carry__0_i_4__0_n_2));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_2),
        .CO({first_sect_carry__1_n_2,first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_2,first_sect_carry__1_i_2__0_n_2,first_sect_carry__1_i_3__0_n_2,first_sect_carry__1_i_4__0_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_2_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_2_[35] ),
        .O(first_sect_carry__1_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_2_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_2_[32] ),
        .O(first_sect_carry__1_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_2_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_2_[29] ),
        .O(first_sect_carry__1_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_2_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_2_[26] ),
        .O(first_sect_carry__1_i_4__0_n_2));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_2),
        .CO({first_sect_carry__2_n_2,first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_2,first_sect_carry__2_i_2__0_n_2,first_sect_carry__2_i_3__0_n_2,first_sect_carry__2_i_4__0_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_2_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_2_[47] ),
        .O(first_sect_carry__2_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_2_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_2_[44] ),
        .O(first_sect_carry__2_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_2_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_2_[41] ),
        .O(first_sect_carry__2_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_2_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_2_[38] ),
        .O(first_sect_carry__2_i_4__0_n_2));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_2),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_2,first_sect_carry__3_i_2__0_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_2_[51] ),
        .O(first_sect_carry__3_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(\sect_cnt_reg_n_2_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_2_[50] ),
        .O(first_sect_carry__3_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_2_[11] ),
        .O(first_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_2_[8] ),
        .O(first_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_2_[5] ),
        .O(first_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_2_[2] ),
        .O(first_sect_carry_i_4__0_n_2));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_2,last_sect_carry_i_2__0_n_2,last_sect_carry_i_3__0_n_2,last_sect_carry_i_4__0_n_2}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_2,last_sect_carry__0_i_2__0_n_2,last_sect_carry__0_i_3__0_n_2,last_sect_carry__0_i_4__0_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_2_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_2_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_2_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_2_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_2_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_2_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4__0_n_2));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_2),
        .CO({last_sect_carry__1_n_2,last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_2,last_sect_carry__1_i_2__0_n_2,last_sect_carry__1_i_3__0_n_2,last_sect_carry__1_i_4__0_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_2_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_2_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_2_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_2_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_2_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_2_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_2_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_2_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4__0_n_2));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_2),
        .CO({last_sect_carry__2_n_2,last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_2,last_sect_carry__2_i_2__0_n_2,last_sect_carry__2_i_3__0_n_2,last_sect_carry__2_i_4__0_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_2_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_2_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_2_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_2_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_2_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_2_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_2_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_2_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4__0_n_2));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_2),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_118,rs_rreq_n_119}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_2_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_2_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_2_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_2_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4__0_n_2));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_8),
        .Q(rreq_handling_reg_n_2),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[64]_0 (Q),
        .\data_p2_reg[64]_0 (\data_p2_reg[64] ),
        .\dout_reg[0] (fifo_burst_n_3),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice_9 rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_rreq_n_4,rs_rreq_n_5,rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55}),
        .E(E),
        .Q(rreq_valid),
        .S({rs_rreq_n_118,rs_rreq_n_119}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.loop_cnt_reg[0] (rs_rreq_n_117),
        .\data_p1_reg[63]_0 ({rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_56,p_1_in,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116}),
        .\data_p2_reg[71]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_2 ,\end_addr[13]_i_3_n_2 ,\end_addr[13]_i_4_n_2 ,\end_addr[13]_i_5_n_2 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_2 ,\end_addr[17]_i_3_n_2 ,\end_addr[17]_i_4_n_2 ,\end_addr[17]_i_5_n_2 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_2 ,\end_addr[21]_i_3_n_2 ,\end_addr[21]_i_4_n_2 ,\end_addr[21]_i_5_n_2 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_2 ,\end_addr[25]_i_3_n_2 ,\end_addr[25]_i_4_n_2 ,\end_addr[25]_i_5_n_2 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_2 ,\end_addr[29]_i_3_n_2 ,\end_addr[29]_i_4_n_2 ,\end_addr[29]_i_5_n_2 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_2 ,\end_addr[33]_i_3_n_2 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_2 ,\end_addr[9]_i_3_n_2 ,\end_addr[9]_i_4_n_2 ,\end_addr[9]_i_5_n_2 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] ,\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_rreq(next_rreq),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[6] (\could_multi_bursts.loop_cnt_reg [1:0]),
        .\sect_len_buf_reg[6]_0 ({\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_2_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_2_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_2_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_2_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_2_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_2_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_2_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_2_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_2_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_2_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_2_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_2_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_rctl_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5}),
        .CYINIT(\sect_cnt_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_2),
        .CO({sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[47] ,\sect_cnt_reg_n_2_[46] ,\sect_cnt_reg_n_2_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_2),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_4,sect_cnt0_carry__11_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CO({sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_2_[20] ,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_2),
        .CO({sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_2_[24] ,\sect_cnt_reg_n_2_[23] ,\sect_cnt_reg_n_2_[22] ,\sect_cnt_reg_n_2_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_2),
        .CO({sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_2_[28] ,\sect_cnt_reg_n_2_[27] ,\sect_cnt_reg_n_2_[26] ,\sect_cnt_reg_n_2_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_2),
        .CO({sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_2_[32] ,\sect_cnt_reg_n_2_[31] ,\sect_cnt_reg_n_2_[30] ,\sect_cnt_reg_n_2_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_2),
        .CO({sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_2_[36] ,\sect_cnt_reg_n_2_[35] ,\sect_cnt_reg_n_2_[34] ,\sect_cnt_reg_n_2_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_2),
        .CO({sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_2_[40] ,\sect_cnt_reg_n_2_[39] ,\sect_cnt_reg_n_2_[38] ,\sect_cnt_reg_n_2_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_2),
        .CO({sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_2_[44] ,\sect_cnt_reg_n_2_[43] ,\sect_cnt_reg_n_2_[42] ,\sect_cnt_reg_n_2_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_55),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_45),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_44),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_43),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_42),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_41),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_40),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_39),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_38),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_37),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_36),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_54),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_35),
        .Q(\sect_cnt_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_34),
        .Q(\sect_cnt_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_33),
        .Q(\sect_cnt_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_32),
        .Q(\sect_cnt_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_31),
        .Q(\sect_cnt_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_30),
        .Q(\sect_cnt_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_29),
        .Q(\sect_cnt_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_28),
        .Q(\sect_cnt_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_27),
        .Q(\sect_cnt_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_26),
        .Q(\sect_cnt_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_53),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_25),
        .Q(\sect_cnt_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_24),
        .Q(\sect_cnt_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_23),
        .Q(\sect_cnt_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_52),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_51),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_5),
        .Q(\sect_cnt_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_4),
        .Q(\sect_cnt_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_50),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_49),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_48),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_47),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_4),
        .D(rs_rreq_n_46),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\end_addr_reg_n_2_[5] ),
        .I1(last_sect),
        .O(\sect_len_buf[2]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_2_[6] ),
        .I2(\end_addr_reg_n_2_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\end_addr_reg_n_2_[7] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\end_addr_reg_n_2_[8] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\end_addr_reg_n_2_[9] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\end_addr_reg_n_2_[10] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_2__0 
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\end_addr_reg_n_2_[11] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2__0_n_2 ));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_2__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_112),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_111),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_110),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_109),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_108),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_107),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_106),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_105),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_104),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_103),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_102),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_101),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_100),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_99),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_98),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_97),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_96),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_95),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_94),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_93),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_92),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_91),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_90),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_89),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_88),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_87),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_86),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_85),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_84),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_83),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_82),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_81),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_80),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_79),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_78),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_77),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_76),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_75),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_74),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_73),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_72),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_71),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_70),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_69),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_68),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_67),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_66),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_65),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_64),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_63),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_62),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_61),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_60),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_59),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_116),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_115),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_114),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_113),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    next_wreq,
    tmp_valid,
    \bus_narrow_gen.offset_full_n ,
    sect_cnt0,
    last_sect_buf_reg,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    last_sect_buf_reg_0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [84:0]\data_p1_reg[95]_0 ;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output [1:0]S;
  output [57:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input next_wreq;
  input tmp_valid;
  input \bus_narrow_gen.offset_full_n ;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [1:0]\sect_len_buf_reg[6] ;
  input [1:0]\sect_len_buf_reg[6]_0 ;
  input [3:0]last_sect_buf_reg_0;
  input [84:0]\data_p2_reg[95]_0 ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_narrow_gen.offset_full_n ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_1_n_2 ;
  wire \data_p1[30]_i_1_n_2 ;
  wire \data_p1[31]_i_1_n_2 ;
  wire \data_p1[32]_i_1_n_2 ;
  wire \data_p1[33]_i_1_n_2 ;
  wire \data_p1[34]_i_1_n_2 ;
  wire \data_p1[35]_i_1_n_2 ;
  wire \data_p1[36]_i_1_n_2 ;
  wire \data_p1[37]_i_1_n_2 ;
  wire \data_p1[38]_i_1_n_2 ;
  wire \data_p1[39]_i_1_n_2 ;
  wire \data_p1[40]_i_1_n_2 ;
  wire \data_p1[41]_i_1_n_2 ;
  wire \data_p1[42]_i_1_n_2 ;
  wire \data_p1[43]_i_1_n_2 ;
  wire \data_p1[44]_i_1_n_2 ;
  wire \data_p1[45]_i_1_n_2 ;
  wire \data_p1[46]_i_1_n_2 ;
  wire \data_p1[47]_i_1_n_2 ;
  wire \data_p1[48]_i_1_n_2 ;
  wire \data_p1[49]_i_1_n_2 ;
  wire \data_p1[50]_i_1_n_2 ;
  wire \data_p1[51]_i_1_n_2 ;
  wire \data_p1[52]_i_1_n_2 ;
  wire \data_p1[53]_i_1_n_2 ;
  wire \data_p1[54]_i_1_n_2 ;
  wire \data_p1[55]_i_1_n_2 ;
  wire \data_p1[56]_i_1_n_2 ;
  wire \data_p1[57]_i_1_n_2 ;
  wire \data_p1[58]_i_1_n_2 ;
  wire \data_p1[59]_i_1_n_2 ;
  wire \data_p1[60]_i_1_n_2 ;
  wire \data_p1[61]_i_1_n_2 ;
  wire \data_p1[62]_i_1_n_2 ;
  wire \data_p1[63]_i_1_n_2 ;
  wire \data_p1[69]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[70]_i_1_n_2 ;
  wire \data_p1[71]_i_1_n_2 ;
  wire \data_p1[72]_i_1_n_2 ;
  wire \data_p1[73]_i_1_n_2 ;
  wire \data_p1[74]_i_1_n_2 ;
  wire \data_p1[75]_i_1_n_2 ;
  wire \data_p1[76]_i_1_n_2 ;
  wire \data_p1[77]_i_1_n_2 ;
  wire \data_p1[78]_i_1_n_2 ;
  wire \data_p1[79]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[80]_i_1_n_2 ;
  wire \data_p1[81]_i_1_n_2 ;
  wire \data_p1[82]_i_1_n_2 ;
  wire \data_p1[83]_i_1_n_2 ;
  wire \data_p1[84]_i_1_n_2 ;
  wire \data_p1[85]_i_1_n_2 ;
  wire \data_p1[86]_i_1_n_2 ;
  wire \data_p1[87]_i_1_n_2 ;
  wire \data_p1[88]_i_1_n_2 ;
  wire \data_p1[89]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[90]_i_1_n_2 ;
  wire \data_p1[91]_i_1_n_2 ;
  wire \data_p1[92]_i_1_n_2 ;
  wire \data_p1[93]_i_1_n_2 ;
  wire \data_p1[94]_i_1_n_2 ;
  wire \data_p1[95]_i_2_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [57:0]\data_p1_reg[63]_0 ;
  wire [84:0]\data_p1_reg[95]_0 ;
  wire [84:0]\data_p2_reg[95]_0 ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[32] ;
  wire \data_p2_reg_n_2_[33] ;
  wire \data_p2_reg_n_2_[34] ;
  wire \data_p2_reg_n_2_[35] ;
  wire \data_p2_reg_n_2_[36] ;
  wire \data_p2_reg_n_2_[37] ;
  wire \data_p2_reg_n_2_[38] ;
  wire \data_p2_reg_n_2_[39] ;
  wire \data_p2_reg_n_2_[40] ;
  wire \data_p2_reg_n_2_[41] ;
  wire \data_p2_reg_n_2_[42] ;
  wire \data_p2_reg_n_2_[43] ;
  wire \data_p2_reg_n_2_[44] ;
  wire \data_p2_reg_n_2_[45] ;
  wire \data_p2_reg_n_2_[46] ;
  wire \data_p2_reg_n_2_[47] ;
  wire \data_p2_reg_n_2_[48] ;
  wire \data_p2_reg_n_2_[49] ;
  wire \data_p2_reg_n_2_[50] ;
  wire \data_p2_reg_n_2_[51] ;
  wire \data_p2_reg_n_2_[52] ;
  wire \data_p2_reg_n_2_[53] ;
  wire \data_p2_reg_n_2_[54] ;
  wire \data_p2_reg_n_2_[55] ;
  wire \data_p2_reg_n_2_[56] ;
  wire \data_p2_reg_n_2_[57] ;
  wire \data_p2_reg_n_2_[58] ;
  wire \data_p2_reg_n_2_[59] ;
  wire \data_p2_reg_n_2_[60] ;
  wire \data_p2_reg_n_2_[61] ;
  wire \data_p2_reg_n_2_[62] ;
  wire \data_p2_reg_n_2_[63] ;
  wire \data_p2_reg_n_2_[69] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[70] ;
  wire \data_p2_reg_n_2_[71] ;
  wire \data_p2_reg_n_2_[72] ;
  wire \data_p2_reg_n_2_[73] ;
  wire \data_p2_reg_n_2_[74] ;
  wire \data_p2_reg_n_2_[75] ;
  wire \data_p2_reg_n_2_[76] ;
  wire \data_p2_reg_n_2_[77] ;
  wire \data_p2_reg_n_2_[78] ;
  wire \data_p2_reg_n_2_[79] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[80] ;
  wire \data_p2_reg_n_2_[81] ;
  wire \data_p2_reg_n_2_[82] ;
  wire \data_p2_reg_n_2_[83] ;
  wire \data_p2_reg_n_2_[84] ;
  wire \data_p2_reg_n_2_[85] ;
  wire \data_p2_reg_n_2_[86] ;
  wire \data_p2_reg_n_2_[87] ;
  wire \data_p2_reg_n_2_[88] ;
  wire \data_p2_reg_n_2_[89] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[90] ;
  wire \data_p2_reg_n_2_[91] ;
  wire \data_p2_reg_n_2_[92] ;
  wire \data_p2_reg_n_2_[93] ;
  wire \data_p2_reg_n_2_[94] ;
  wire \data_p2_reg_n_2_[95] ;
  wire \data_p2_reg_n_2_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_2 ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire \end_addr_reg[13]_i_1_n_4 ;
  wire \end_addr_reg[13]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_2 ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire \end_addr_reg[17]_i_1_n_4 ;
  wire \end_addr_reg[17]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_2 ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire \end_addr_reg[21]_i_1_n_4 ;
  wire \end_addr_reg[21]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_2 ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire \end_addr_reg[25]_i_1_n_4 ;
  wire \end_addr_reg[25]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_2 ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire \end_addr_reg[29]_i_1_n_4 ;
  wire \end_addr_reg[29]_i_1_n_5 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_2 ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[33]_i_1_n_4 ;
  wire \end_addr_reg[33]_i_1_n_5 ;
  wire \end_addr_reg[37]_i_1_n_2 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_4 ;
  wire \end_addr_reg[37]_i_1_n_5 ;
  wire \end_addr_reg[41]_i_1_n_2 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_4 ;
  wire \end_addr_reg[41]_i_1_n_5 ;
  wire \end_addr_reg[45]_i_1_n_2 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_4 ;
  wire \end_addr_reg[45]_i_1_n_5 ;
  wire \end_addr_reg[49]_i_1_n_2 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_4 ;
  wire \end_addr_reg[49]_i_1_n_5 ;
  wire \end_addr_reg[53]_i_1_n_2 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_4 ;
  wire \end_addr_reg[53]_i_1_n_5 ;
  wire \end_addr_reg[57]_i_1_n_2 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_4 ;
  wire \end_addr_reg[57]_i_1_n_5 ;
  wire \end_addr_reg[61]_i_1_n_2 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_4 ;
  wire \end_addr_reg[61]_i_1_n_5 ;
  wire \end_addr_reg[63]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_2 ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire \end_addr_reg[9]_i_1_n_4 ;
  wire \end_addr_reg[9]_i_1_n_5 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_2;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:0]\sect_len_buf_reg[6] ;
  wire [1:0]\sect_len_buf_reg[6]_0 ;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1_n_2 ;
  wire [1:0]state__0;
  wire tmp_valid;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000C400FF0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(tmp_valid),
        .I2(\bus_narrow_gen.offset_full_n ),
        .I3(next_wreq),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0000D02FFF008080)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\bus_narrow_gen.offset_full_n ),
        .I2(tmp_valid),
        .I3(next_wreq),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[29]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[30]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_2_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[32]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_2_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[33]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_2_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[34]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_2_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[35]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_2_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[36]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_2_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[37]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_2_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[38]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_2_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[39]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_2_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[40]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_2_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[41]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_2_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[42]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_2_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[43]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_2_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[44]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_2_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[45]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_2_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[46]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_2_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[47]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_2_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[48]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_2_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[49]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_2_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[50]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_2_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[51]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_2_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[52]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_2_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[53]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_2_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[54]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_2_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[55]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_2_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[56]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_2_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[57]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_2_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[58]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_2_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[59]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_2_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[60]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_2_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[61]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_2_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[62]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_2_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[63]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_2_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[69]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_2_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[70]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_2_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[71]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_2_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[72]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg_n_2_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[73]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg_n_2_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[74]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_2_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[75]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_2_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[76]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(\data_p2_reg_n_2_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[77]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(\data_p2_reg_n_2_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[78]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_2_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[79]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_2_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[80]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(\data_p2_reg_n_2_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[81]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(\data_p2_reg_n_2_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[82]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(\data_p2_reg_n_2_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[83]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(\data_p2_reg_n_2_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[84]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(\data_p2_reg_n_2_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[85]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(\data_p2_reg_n_2_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[86]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(\data_p2_reg_n_2_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[87]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(\data_p2_reg_n_2_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[88]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(\data_p2_reg_n_2_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[89]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(\data_p2_reg_n_2_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[90]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(\data_p2_reg_n_2_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[91]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(\data_p2_reg_n_2_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[92]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(\data_p2_reg_n_2_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[93]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(\data_p2_reg_n_2_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[94]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000A020AAAAF030)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(s_ready_t_reg_0),
        .I2(tmp_valid),
        .I3(\bus_narrow_gen.offset_full_n ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_2_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[95]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_2 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_2_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_2_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_2_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_2_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_2_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_2_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_2_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_2_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_2_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_2_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_2_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_2_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_2_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_2_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_2_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_2_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_2_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_2_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_2_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_2_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_2_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_2_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_2_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_2_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_2_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_2_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_2_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_2_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_2_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_2_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_2_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_2_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_2_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_2_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_2_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_2_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_2_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_2_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_2_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_2_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_2_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_2_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_2_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_2_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_2_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_2_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_2_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_2_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_2_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_2_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_2_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_2_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_2_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_2_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_2_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_2_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_2_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_2_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_2_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_2 ),
        .CO({\end_addr_reg[13]_i_1_n_2 ,\end_addr_reg[13]_i_1_n_3 ,\end_addr_reg[13]_i_1_n_4 ,\end_addr_reg[13]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_2 ),
        .CO({\end_addr_reg[17]_i_1_n_2 ,\end_addr_reg[17]_i_1_n_3 ,\end_addr_reg[17]_i_1_n_4 ,\end_addr_reg[17]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_2 ),
        .CO({\end_addr_reg[21]_i_1_n_2 ,\end_addr_reg[21]_i_1_n_3 ,\end_addr_reg[21]_i_1_n_4 ,\end_addr_reg[21]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_2 ),
        .CO({\end_addr_reg[25]_i_1_n_2 ,\end_addr_reg[25]_i_1_n_3 ,\end_addr_reg[25]_i_1_n_4 ,\end_addr_reg[25]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_2 ),
        .CO({\end_addr_reg[29]_i_1_n_2 ,\end_addr_reg[29]_i_1_n_3 ,\end_addr_reg[29]_i_1_n_4 ,\end_addr_reg[29]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_2 ),
        .CO({\end_addr_reg[33]_i_1_n_2 ,\end_addr_reg[33]_i_1_n_3 ,\end_addr_reg[33]_i_1_n_4 ,\end_addr_reg[33]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [25:24]}),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S({\data_p1_reg[95]_0 [27:26],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_2 ),
        .CO({\end_addr_reg[37]_i_1_n_2 ,\end_addr_reg[37]_i_1_n_3 ,\end_addr_reg[37]_i_1_n_4 ,\end_addr_reg[37]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S(\data_p1_reg[95]_0 [31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_2 ),
        .CO({\end_addr_reg[41]_i_1_n_2 ,\end_addr_reg[41]_i_1_n_3 ,\end_addr_reg[41]_i_1_n_4 ,\end_addr_reg[41]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_2 ),
        .CO({\end_addr_reg[45]_i_1_n_2 ,\end_addr_reg[45]_i_1_n_3 ,\end_addr_reg[45]_i_1_n_4 ,\end_addr_reg[45]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_2 ),
        .CO({\end_addr_reg[49]_i_1_n_2 ,\end_addr_reg[49]_i_1_n_3 ,\end_addr_reg[49]_i_1_n_4 ,\end_addr_reg[49]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_2 ),
        .CO({\end_addr_reg[53]_i_1_n_2 ,\end_addr_reg[53]_i_1_n_3 ,\end_addr_reg[53]_i_1_n_4 ,\end_addr_reg[53]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_2 ),
        .CO({\end_addr_reg[57]_i_1_n_2 ,\end_addr_reg[57]_i_1_n_3 ,\end_addr_reg[57]_i_1_n_4 ,\end_addr_reg[57]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_2 ),
        .CO({\end_addr_reg[61]_i_1_n_2 ,\end_addr_reg[61]_i_1_n_3 ,\end_addr_reg[61]_i_1_n_4 ,\end_addr_reg[61]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_2 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [57:56]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [57:56]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[9]_i_1_n_2 ,\end_addr_reg[9]_i_1_n_3 ,\end_addr_reg[9]_i_1_n_4 ,\end_addr_reg[9]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAAAAFFAAAA2AFFFF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(tmp_valid),
        .I2(\bus_narrow_gen.offset_full_n ),
        .I3(next_wreq),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [6]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \sect_len_buf[8]_i_4 
       (.I0(\sect_len_buf_reg[6] [0]),
        .I1(\sect_len_buf_reg[6]_0 [0]),
        .I2(\sect_len_buf_reg[6] [1]),
        .I3(\sect_len_buf_reg[6]_0 [1]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hFF777F77A0000000)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(next_wreq),
        .I2(s_ready_t_reg_0),
        .I3(tmp_valid),
        .I4(\bus_narrow_gen.offset_full_n ),
        .I5(Q),
        .O(\state[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5FDF5555)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(s_ready_t_reg_0),
        .I2(tmp_valid),
        .I3(\bus_narrow_gen.offset_full_n ),
        .I4(state),
        .I5(next_wreq),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice_9
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    ARVALID_Dummy,
    next_rreq,
    sect_cnt0,
    last_sect_buf_reg,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    last_sect_buf_reg_0,
    \data_p2_reg[71]_0 ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [60:0]\data_p1_reg[95]_0 ;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output [1:0]S;
  output [57:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ARVALID_Dummy;
  input next_rreq;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [1:0]\sect_len_buf_reg[6] ;
  input [1:0]\sect_len_buf_reg[6]_0 ;
  input [3:0]last_sect_buf_reg_0;
  input [60:0]\data_p2_reg[71]_0 ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \data_p1[10]_i_1__1_n_2 ;
  wire \data_p1[11]_i_1__1_n_2 ;
  wire \data_p1[12]_i_1__1_n_2 ;
  wire \data_p1[13]_i_1__1_n_2 ;
  wire \data_p1[14]_i_1__1_n_2 ;
  wire \data_p1[15]_i_1__1_n_2 ;
  wire \data_p1[16]_i_1__1_n_2 ;
  wire \data_p1[17]_i_1__1_n_2 ;
  wire \data_p1[18]_i_1__1_n_2 ;
  wire \data_p1[19]_i_1__1_n_2 ;
  wire \data_p1[20]_i_1__1_n_2 ;
  wire \data_p1[21]_i_1__1_n_2 ;
  wire \data_p1[22]_i_1__1_n_2 ;
  wire \data_p1[23]_i_1__1_n_2 ;
  wire \data_p1[24]_i_1__1_n_2 ;
  wire \data_p1[25]_i_1__1_n_2 ;
  wire \data_p1[26]_i_1__1_n_2 ;
  wire \data_p1[27]_i_1__1_n_2 ;
  wire \data_p1[28]_i_1__1_n_2 ;
  wire \data_p1[29]_i_1__1_n_2 ;
  wire \data_p1[30]_i_1__1_n_2 ;
  wire \data_p1[31]_i_1__1_n_2 ;
  wire \data_p1[32]_i_1__1_n_2 ;
  wire \data_p1[33]_i_1__1_n_2 ;
  wire \data_p1[34]_i_1__1_n_2 ;
  wire \data_p1[35]_i_1__1_n_2 ;
  wire \data_p1[36]_i_1__1_n_2 ;
  wire \data_p1[37]_i_1__1_n_2 ;
  wire \data_p1[38]_i_1__1_n_2 ;
  wire \data_p1[39]_i_1__1_n_2 ;
  wire \data_p1[40]_i_1__1_n_2 ;
  wire \data_p1[41]_i_1__1_n_2 ;
  wire \data_p1[42]_i_1__1_n_2 ;
  wire \data_p1[43]_i_1__1_n_2 ;
  wire \data_p1[44]_i_1__1_n_2 ;
  wire \data_p1[45]_i_1__1_n_2 ;
  wire \data_p1[46]_i_1__1_n_2 ;
  wire \data_p1[47]_i_1__1_n_2 ;
  wire \data_p1[48]_i_1__1_n_2 ;
  wire \data_p1[49]_i_1__1_n_2 ;
  wire \data_p1[50]_i_1__1_n_2 ;
  wire \data_p1[51]_i_1__1_n_2 ;
  wire \data_p1[52]_i_1__1_n_2 ;
  wire \data_p1[53]_i_1__1_n_2 ;
  wire \data_p1[54]_i_1__1_n_2 ;
  wire \data_p1[55]_i_1__1_n_2 ;
  wire \data_p1[56]_i_1__1_n_2 ;
  wire \data_p1[57]_i_1__1_n_2 ;
  wire \data_p1[58]_i_1__1_n_2 ;
  wire \data_p1[59]_i_1__1_n_2 ;
  wire \data_p1[60]_i_1__1_n_2 ;
  wire \data_p1[61]_i_1__1_n_2 ;
  wire \data_p1[62]_i_1__1_n_2 ;
  wire \data_p1[63]_i_1__0_n_2 ;
  wire \data_p1[69]_i_1__0_n_2 ;
  wire \data_p1[6]_i_1__1_n_2 ;
  wire \data_p1[70]_i_1__0_n_2 ;
  wire \data_p1[7]_i_1__1_n_2 ;
  wire \data_p1[8]_i_1__1_n_2 ;
  wire \data_p1[95]_i_2__0_n_2 ;
  wire \data_p1[9]_i_1__1_n_2 ;
  wire [57:0]\data_p1_reg[63]_0 ;
  wire [60:0]\data_p1_reg[95]_0 ;
  wire [71:6]data_p2;
  wire [60:0]\data_p2_reg[71]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1__0_n_2 ;
  wire \end_addr_reg[13]_i_1__0_n_3 ;
  wire \end_addr_reg[13]_i_1__0_n_4 ;
  wire \end_addr_reg[13]_i_1__0_n_5 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__0_n_2 ;
  wire \end_addr_reg[17]_i_1__0_n_3 ;
  wire \end_addr_reg[17]_i_1__0_n_4 ;
  wire \end_addr_reg[17]_i_1__0_n_5 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1__0_n_2 ;
  wire \end_addr_reg[21]_i_1__0_n_3 ;
  wire \end_addr_reg[21]_i_1__0_n_4 ;
  wire \end_addr_reg[21]_i_1__0_n_5 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__0_n_2 ;
  wire \end_addr_reg[25]_i_1__0_n_3 ;
  wire \end_addr_reg[25]_i_1__0_n_4 ;
  wire \end_addr_reg[25]_i_1__0_n_5 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1__0_n_2 ;
  wire \end_addr_reg[29]_i_1__0_n_3 ;
  wire \end_addr_reg[29]_i_1__0_n_4 ;
  wire \end_addr_reg[29]_i_1__0_n_5 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__0_n_2 ;
  wire \end_addr_reg[33]_i_1__0_n_3 ;
  wire \end_addr_reg[33]_i_1__0_n_4 ;
  wire \end_addr_reg[33]_i_1__0_n_5 ;
  wire \end_addr_reg[37]_i_1__0_n_2 ;
  wire \end_addr_reg[37]_i_1__0_n_3 ;
  wire \end_addr_reg[37]_i_1__0_n_4 ;
  wire \end_addr_reg[37]_i_1__0_n_5 ;
  wire \end_addr_reg[41]_i_1__0_n_2 ;
  wire \end_addr_reg[41]_i_1__0_n_3 ;
  wire \end_addr_reg[41]_i_1__0_n_4 ;
  wire \end_addr_reg[41]_i_1__0_n_5 ;
  wire \end_addr_reg[45]_i_1__0_n_2 ;
  wire \end_addr_reg[45]_i_1__0_n_3 ;
  wire \end_addr_reg[45]_i_1__0_n_4 ;
  wire \end_addr_reg[45]_i_1__0_n_5 ;
  wire \end_addr_reg[49]_i_1__0_n_2 ;
  wire \end_addr_reg[49]_i_1__0_n_3 ;
  wire \end_addr_reg[49]_i_1__0_n_4 ;
  wire \end_addr_reg[49]_i_1__0_n_5 ;
  wire \end_addr_reg[53]_i_1__0_n_2 ;
  wire \end_addr_reg[53]_i_1__0_n_3 ;
  wire \end_addr_reg[53]_i_1__0_n_4 ;
  wire \end_addr_reg[53]_i_1__0_n_5 ;
  wire \end_addr_reg[57]_i_1__0_n_2 ;
  wire \end_addr_reg[57]_i_1__0_n_3 ;
  wire \end_addr_reg[57]_i_1__0_n_4 ;
  wire \end_addr_reg[57]_i_1__0_n_5 ;
  wire \end_addr_reg[61]_i_1__0_n_2 ;
  wire \end_addr_reg[61]_i_1__0_n_3 ;
  wire \end_addr_reg[61]_i_1__0_n_4 ;
  wire \end_addr_reg[61]_i_1__0_n_5 ;
  wire \end_addr_reg[63]_i_1__0_n_5 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__0_n_2 ;
  wire \end_addr_reg[9]_i_1__0_n_3 ;
  wire \end_addr_reg[9]_i_1__0_n_4 ;
  wire \end_addr_reg[9]_i_1__0_n_5 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_rreq;
  wire s_ready_t_i_1__1_n_2;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:0]\sect_len_buf_reg[6] ;
  wire [1:0]\sect_len_buf_reg[6]_0 ;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_2 ;
  wire \state[1]_i_1__1_n_2 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_rreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [4]),
        .O(\data_p1[10]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [5]),
        .O(\data_p1[11]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [6]),
        .O(\data_p1[12]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [7]),
        .O(\data_p1[13]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [8]),
        .O(\data_p1[14]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [9]),
        .O(\data_p1[15]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [10]),
        .O(\data_p1[16]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [11]),
        .O(\data_p1[17]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [12]),
        .O(\data_p1[18]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [13]),
        .O(\data_p1[19]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [14]),
        .O(\data_p1[20]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [15]),
        .O(\data_p1[21]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [16]),
        .O(\data_p1[22]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [17]),
        .O(\data_p1[23]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [18]),
        .O(\data_p1[24]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [19]),
        .O(\data_p1[25]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [20]),
        .O(\data_p1[26]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [21]),
        .O(\data_p1[27]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [22]),
        .O(\data_p1[28]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [23]),
        .O(\data_p1[29]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [24]),
        .O(\data_p1[30]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [25]),
        .O(\data_p1[31]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [26]),
        .O(\data_p1[32]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [27]),
        .O(\data_p1[33]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [28]),
        .O(\data_p1[34]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [29]),
        .O(\data_p1[35]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [30]),
        .O(\data_p1[36]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [31]),
        .O(\data_p1[37]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [32]),
        .O(\data_p1[38]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [33]),
        .O(\data_p1[39]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [34]),
        .O(\data_p1[40]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [35]),
        .O(\data_p1[41]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [36]),
        .O(\data_p1[42]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [37]),
        .O(\data_p1[43]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [38]),
        .O(\data_p1[44]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [39]),
        .O(\data_p1[45]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [40]),
        .O(\data_p1[46]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [41]),
        .O(\data_p1[47]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [42]),
        .O(\data_p1[48]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [43]),
        .O(\data_p1[49]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [44]),
        .O(\data_p1[50]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [45]),
        .O(\data_p1[51]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [46]),
        .O(\data_p1[52]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [47]),
        .O(\data_p1[53]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [48]),
        .O(\data_p1[54]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [49]),
        .O(\data_p1[55]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [50]),
        .O(\data_p1[56]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [51]),
        .O(\data_p1[57]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [52]),
        .O(\data_p1[58]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [53]),
        .O(\data_p1[59]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [54]),
        .O(\data_p1[60]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [55]),
        .O(\data_p1[61]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [56]),
        .O(\data_p1[62]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [57]),
        .O(\data_p1[63]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [58]),
        .O(\data_p1[69]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [0]),
        .O(\data_p1[6]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [59]),
        .O(\data_p1[70]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [1]),
        .O(\data_p1[7]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [2]),
        .O(\data_p1[8]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__0 
       (.I0(next_rreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [60]),
        .O(\data_p1[95]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [3]),
        .O(\data_p1[9]_i_1__1_n_2 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [4]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [5]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [6]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [7]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [8]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [9]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [10]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [11]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [12]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [13]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [14]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [15]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [16]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [17]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [18]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [19]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [20]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [21]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [22]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [23]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [24]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [25]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [26]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [27]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [28]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [29]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [30]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [31]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [32]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [33]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [34]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [35]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [36]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [37]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [38]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [39]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [40]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [41]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [42]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [43]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [44]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [45]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [46]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [47]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [48]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [49]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [50]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [51]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [52]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [53]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [54]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [55]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [56]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [57]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [58]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [0]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [59]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [60]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [1]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [2]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [3]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_2 ),
        .CO({\end_addr_reg[13]_i_1__0_n_2 ,\end_addr_reg[13]_i_1__0_n_3 ,\end_addr_reg[13]_i_1__0_n_4 ,\end_addr_reg[13]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[13]_i_1__0_n_2 ),
        .CO({\end_addr_reg[17]_i_1__0_n_2 ,\end_addr_reg[17]_i_1__0_n_3 ,\end_addr_reg[17]_i_1__0_n_4 ,\end_addr_reg[17]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_2 ),
        .CO({\end_addr_reg[21]_i_1__0_n_2 ,\end_addr_reg[21]_i_1__0_n_3 ,\end_addr_reg[21]_i_1__0_n_4 ,\end_addr_reg[21]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[21]_i_1__0_n_2 ),
        .CO({\end_addr_reg[25]_i_1__0_n_2 ,\end_addr_reg[25]_i_1__0_n_3 ,\end_addr_reg[25]_i_1__0_n_4 ,\end_addr_reg[25]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_2 ),
        .CO({\end_addr_reg[29]_i_1__0_n_2 ,\end_addr_reg[29]_i_1__0_n_3 ,\end_addr_reg[29]_i_1__0_n_4 ,\end_addr_reg[29]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[29]_i_1__0_n_2 ),
        .CO({\end_addr_reg[33]_i_1__0_n_2 ,\end_addr_reg[33]_i_1__0_n_3 ,\end_addr_reg[33]_i_1__0_n_4 ,\end_addr_reg[33]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [25:24]}),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S({\data_p1_reg[95]_0 [27:26],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_2 ),
        .CO({\end_addr_reg[37]_i_1__0_n_2 ,\end_addr_reg[37]_i_1__0_n_3 ,\end_addr_reg[37]_i_1__0_n_4 ,\end_addr_reg[37]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S(\data_p1_reg[95]_0 [31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[37]_i_1__0_n_2 ),
        .CO({\end_addr_reg[41]_i_1__0_n_2 ,\end_addr_reg[41]_i_1__0_n_3 ,\end_addr_reg[41]_i_1__0_n_4 ,\end_addr_reg[41]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_2 ),
        .CO({\end_addr_reg[45]_i_1__0_n_2 ,\end_addr_reg[45]_i_1__0_n_3 ,\end_addr_reg[45]_i_1__0_n_4 ,\end_addr_reg[45]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[45]_i_1__0_n_2 ),
        .CO({\end_addr_reg[49]_i_1__0_n_2 ,\end_addr_reg[49]_i_1__0_n_3 ,\end_addr_reg[49]_i_1__0_n_4 ,\end_addr_reg[49]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_2 ),
        .CO({\end_addr_reg[53]_i_1__0_n_2 ,\end_addr_reg[53]_i_1__0_n_3 ,\end_addr_reg[53]_i_1__0_n_4 ,\end_addr_reg[53]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[53]_i_1__0_n_2 ),
        .CO({\end_addr_reg[57]_i_1__0_n_2 ,\end_addr_reg[57]_i_1__0_n_3 ,\end_addr_reg[57]_i_1__0_n_4 ,\end_addr_reg[57]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_2 ),
        .CO({\end_addr_reg[61]_i_1__0_n_2 ,\end_addr_reg[61]_i_1__0_n_3 ,\end_addr_reg[61]_i_1__0_n_4 ,\end_addr_reg[61]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[61]_i_1__0_n_2 ),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [57:56]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [57:56]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_reg[9]_i_1__0_n_2 ,\end_addr_reg[9]_i_1__0_n_3 ,\end_addr_reg[9]_i_1__0_n_4 ,\end_addr_reg[9]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_2),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [6]),
        .I1(next_rreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [7]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [8]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [9]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \sect_len_buf[8]_i_4__0 
       (.I0(\sect_len_buf_reg[6] [0]),
        .I1(\sect_len_buf_reg[6]_0 [0]),
        .I2(\sect_len_buf_reg[6] [1]),
        .I3(\sect_len_buf_reg[6]_0 [1]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_rreq),
        .I3(ARVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(ARVALID_Dummy),
        .I2(state),
        .I3(next_rreq),
        .O(\state[1]_i_1__1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[2] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    Q,
    \state[0]_i_2 ,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[2] ;
  output m_axi_gmem_AWVALID;
  output [64:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input \state[0]_i_2 ;
  input [64:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [0:0]E;

  wire [64:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_2 ;
  wire \data_p1[11]_i_1__0_n_2 ;
  wire \data_p1[12]_i_1__0_n_2 ;
  wire \data_p1[13]_i_1__0_n_2 ;
  wire \data_p1[14]_i_1__0_n_2 ;
  wire \data_p1[15]_i_1__0_n_2 ;
  wire \data_p1[16]_i_1__0_n_2 ;
  wire \data_p1[17]_i_1__0_n_2 ;
  wire \data_p1[18]_i_1__0_n_2 ;
  wire \data_p1[19]_i_1__0_n_2 ;
  wire \data_p1[20]_i_1__0_n_2 ;
  wire \data_p1[21]_i_1__0_n_2 ;
  wire \data_p1[22]_i_1__0_n_2 ;
  wire \data_p1[23]_i_1__0_n_2 ;
  wire \data_p1[24]_i_1__0_n_2 ;
  wire \data_p1[25]_i_1__0_n_2 ;
  wire \data_p1[26]_i_1__0_n_2 ;
  wire \data_p1[27]_i_1__0_n_2 ;
  wire \data_p1[28]_i_1__0_n_2 ;
  wire \data_p1[29]_i_1__0_n_2 ;
  wire \data_p1[30]_i_1__0_n_2 ;
  wire \data_p1[31]_i_1__0_n_2 ;
  wire \data_p1[32]_i_1__0_n_2 ;
  wire \data_p1[33]_i_1__0_n_2 ;
  wire \data_p1[34]_i_1__0_n_2 ;
  wire \data_p1[35]_i_1__0_n_2 ;
  wire \data_p1[36]_i_1__0_n_2 ;
  wire \data_p1[37]_i_1__0_n_2 ;
  wire \data_p1[38]_i_1__0_n_2 ;
  wire \data_p1[39]_i_1__0_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[40]_i_1__0_n_2 ;
  wire \data_p1[41]_i_1__0_n_2 ;
  wire \data_p1[42]_i_1__0_n_2 ;
  wire \data_p1[43]_i_1__0_n_2 ;
  wire \data_p1[44]_i_1__0_n_2 ;
  wire \data_p1[45]_i_1__0_n_2 ;
  wire \data_p1[46]_i_1__0_n_2 ;
  wire \data_p1[47]_i_1__0_n_2 ;
  wire \data_p1[48]_i_1__0_n_2 ;
  wire \data_p1[49]_i_1__0_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[50]_i_1__0_n_2 ;
  wire \data_p1[51]_i_1__0_n_2 ;
  wire \data_p1[52]_i_1__0_n_2 ;
  wire \data_p1[53]_i_1__0_n_2 ;
  wire \data_p1[54]_i_1__0_n_2 ;
  wire \data_p1[55]_i_1__0_n_2 ;
  wire \data_p1[56]_i_1__0_n_2 ;
  wire \data_p1[57]_i_1__0_n_2 ;
  wire \data_p1[58]_i_1__0_n_2 ;
  wire \data_p1[59]_i_1__0_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[60]_i_1__0_n_2 ;
  wire \data_p1[61]_i_1__0_n_2 ;
  wire \data_p1[62]_i_1__0_n_2 ;
  wire \data_p1[63]_i_2_n_2 ;
  wire \data_p1[64]_i_1_n_2 ;
  wire \data_p1[65]_i_1_n_2 ;
  wire \data_p1[66]_i_1_n_2 ;
  wire \data_p1[67]_i_1_n_2 ;
  wire \data_p1[6]_i_1__0_n_2 ;
  wire \data_p1[7]_i_1__0_n_2 ;
  wire \data_p1[8]_i_1__0_n_2 ;
  wire \data_p1[9]_i_1__0_n_2 ;
  wire [64:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[32] ;
  wire \data_p2_reg_n_2_[33] ;
  wire \data_p2_reg_n_2_[34] ;
  wire \data_p2_reg_n_2_[35] ;
  wire \data_p2_reg_n_2_[36] ;
  wire \data_p2_reg_n_2_[37] ;
  wire \data_p2_reg_n_2_[38] ;
  wire \data_p2_reg_n_2_[39] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[40] ;
  wire \data_p2_reg_n_2_[41] ;
  wire \data_p2_reg_n_2_[42] ;
  wire \data_p2_reg_n_2_[43] ;
  wire \data_p2_reg_n_2_[44] ;
  wire \data_p2_reg_n_2_[45] ;
  wire \data_p2_reg_n_2_[46] ;
  wire \data_p2_reg_n_2_[47] ;
  wire \data_p2_reg_n_2_[48] ;
  wire \data_p2_reg_n_2_[49] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[50] ;
  wire \data_p2_reg_n_2_[51] ;
  wire \data_p2_reg_n_2_[52] ;
  wire \data_p2_reg_n_2_[53] ;
  wire \data_p2_reg_n_2_[54] ;
  wire \data_p2_reg_n_2_[55] ;
  wire \data_p2_reg_n_2_[56] ;
  wire \data_p2_reg_n_2_[57] ;
  wire \data_p2_reg_n_2_[58] ;
  wire \data_p2_reg_n_2_[59] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[60] ;
  wire \data_p2_reg_n_2_[61] ;
  wire \data_p2_reg_n_2_[62] ;
  wire \data_p2_reg_n_2_[63] ;
  wire \data_p2_reg_n_2_[64] ;
  wire \data_p2_reg_n_2_[65] ;
  wire \data_p2_reg_n_2_[66] ;
  wire \data_p2_reg_n_2_[67] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire \last_cnt_reg[2] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__6_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__6_n_2 ;
  wire \state[0]_i_2 ;
  wire \state[1]_i_1__6_n_2 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[10]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[11]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[12]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[13]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[14]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[15]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[16]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[17]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[18]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[19]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[20]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[21]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[22]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[23]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[24]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[25]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[26]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[27]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[28]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[29]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[30]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[31]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_2_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[32]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_2_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[33]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_2_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[34]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_2_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[35]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_2_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[36]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_2_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[37]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_2_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[38]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_2_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[39]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_2_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[40]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_2_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[41]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_2_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[42]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_2_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[43]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_2_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[44]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_2_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[45]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_2_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[46]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_2_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[47]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_2_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[48]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_2_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[49]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_2_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[50]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_2_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[51]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_2_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[52]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_2_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[53]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_2_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[54]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_2_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[55]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_2_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[56]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_2_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[57]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_2_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[58]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_2_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[59]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_2_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[60]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_2_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[61]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_2_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[62]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_2_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[63]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_2_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[64]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_2_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[65]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_2_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[66]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_2_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[67]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[7]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[8]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[9]_i_1__0_n_2 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_2 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_2_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_2_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_2_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_2_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_2_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_2_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_2_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_2_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_2_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_2_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_2_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_2_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_2_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_2_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_2_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_2_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_2_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_2_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_2_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_2_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_2_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_2_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_2_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_2_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_2_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_2_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_2_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_2_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_2_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_2_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_2_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_2_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_2_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_2_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_2_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_2_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__6
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__6_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_2),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_1__6_n_2 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\state[0]_i_2 ),
        .O(\last_cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__6_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_2 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    resp_ready__1,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input resp_ready__1;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_2;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1__0_n_2 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(resp_ready__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(resp_ready__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_2),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[64]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_gmem_RVALID,
    \data_p2_reg[64]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [64:0]\data_p1_reg[64]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [64:0]\data_p2_reg[64]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_2 ;
  wire \data_p1[10]_i_1__2_n_2 ;
  wire \data_p1[11]_i_1__2_n_2 ;
  wire \data_p1[12]_i_1__2_n_2 ;
  wire \data_p1[13]_i_1__2_n_2 ;
  wire \data_p1[14]_i_1__2_n_2 ;
  wire \data_p1[15]_i_1__2_n_2 ;
  wire \data_p1[16]_i_1__2_n_2 ;
  wire \data_p1[17]_i_1__2_n_2 ;
  wire \data_p1[18]_i_1__2_n_2 ;
  wire \data_p1[19]_i_1__2_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1__2_n_2 ;
  wire \data_p1[21]_i_1__2_n_2 ;
  wire \data_p1[22]_i_1__2_n_2 ;
  wire \data_p1[23]_i_1__2_n_2 ;
  wire \data_p1[24]_i_1__2_n_2 ;
  wire \data_p1[25]_i_1__2_n_2 ;
  wire \data_p1[26]_i_1__2_n_2 ;
  wire \data_p1[27]_i_1__2_n_2 ;
  wire \data_p1[28]_i_1__2_n_2 ;
  wire \data_p1[29]_i_1__2_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[30]_i_1__2_n_2 ;
  wire \data_p1[31]_i_1__2_n_2 ;
  wire \data_p1[32]_i_1__2_n_2 ;
  wire \data_p1[33]_i_1__2_n_2 ;
  wire \data_p1[34]_i_1__2_n_2 ;
  wire \data_p1[35]_i_1__2_n_2 ;
  wire \data_p1[36]_i_1__2_n_2 ;
  wire \data_p1[37]_i_1__2_n_2 ;
  wire \data_p1[38]_i_1__2_n_2 ;
  wire \data_p1[39]_i_1__2_n_2 ;
  wire \data_p1[3]_i_1__0_n_2 ;
  wire \data_p1[40]_i_1__2_n_2 ;
  wire \data_p1[41]_i_1__2_n_2 ;
  wire \data_p1[42]_i_1__2_n_2 ;
  wire \data_p1[43]_i_1__2_n_2 ;
  wire \data_p1[44]_i_1__2_n_2 ;
  wire \data_p1[45]_i_1__2_n_2 ;
  wire \data_p1[46]_i_1__2_n_2 ;
  wire \data_p1[47]_i_1__2_n_2 ;
  wire \data_p1[48]_i_1__2_n_2 ;
  wire \data_p1[49]_i_1__2_n_2 ;
  wire \data_p1[4]_i_1__0_n_2 ;
  wire \data_p1[50]_i_1__2_n_2 ;
  wire \data_p1[51]_i_1__2_n_2 ;
  wire \data_p1[52]_i_1__2_n_2 ;
  wire \data_p1[53]_i_1__2_n_2 ;
  wire \data_p1[54]_i_1__2_n_2 ;
  wire \data_p1[55]_i_1__2_n_2 ;
  wire \data_p1[56]_i_1__2_n_2 ;
  wire \data_p1[57]_i_1__2_n_2 ;
  wire \data_p1[58]_i_1__2_n_2 ;
  wire \data_p1[59]_i_1__2_n_2 ;
  wire \data_p1[5]_i_1__0_n_2 ;
  wire \data_p1[60]_i_1__2_n_2 ;
  wire \data_p1[61]_i_1__2_n_2 ;
  wire \data_p1[62]_i_1__2_n_2 ;
  wire \data_p1[63]_i_1__1_n_2 ;
  wire \data_p1[64]_i_2_n_2 ;
  wire \data_p1[6]_i_1__2_n_2 ;
  wire \data_p1[7]_i_1__2_n_2 ;
  wire \data_p1[8]_i_1__2_n_2 ;
  wire \data_p1[9]_i_1__2_n_2 ;
  wire [64:0]\data_p1_reg[64]_0 ;
  wire [64:0]\data_p2_reg[64]_0 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[32] ;
  wire \data_p2_reg_n_2_[33] ;
  wire \data_p2_reg_n_2_[34] ;
  wire \data_p2_reg_n_2_[35] ;
  wire \data_p2_reg_n_2_[36] ;
  wire \data_p2_reg_n_2_[37] ;
  wire \data_p2_reg_n_2_[38] ;
  wire \data_p2_reg_n_2_[39] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[40] ;
  wire \data_p2_reg_n_2_[41] ;
  wire \data_p2_reg_n_2_[42] ;
  wire \data_p2_reg_n_2_[43] ;
  wire \data_p2_reg_n_2_[44] ;
  wire \data_p2_reg_n_2_[45] ;
  wire \data_p2_reg_n_2_[46] ;
  wire \data_p2_reg_n_2_[47] ;
  wire \data_p2_reg_n_2_[48] ;
  wire \data_p2_reg_n_2_[49] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[50] ;
  wire \data_p2_reg_n_2_[51] ;
  wire \data_p2_reg_n_2_[52] ;
  wire \data_p2_reg_n_2_[53] ;
  wire \data_p2_reg_n_2_[54] ;
  wire \data_p2_reg_n_2_[55] ;
  wire \data_p2_reg_n_2_[56] ;
  wire \data_p2_reg_n_2_[57] ;
  wire \data_p2_reg_n_2_[58] ;
  wire \data_p2_reg_n_2_[59] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[60] ;
  wire \data_p2_reg_n_2_[61] ;
  wire \data_p2_reg_n_2_[62] ;
  wire \data_p2_reg_n_2_[63] ;
  wire \data_p2_reg_n_2_[64] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__2_n_2;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_2 ;
  wire \state[1]_i_1__2_n_2 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [0]),
        .O(\data_p1[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [1]),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [2]),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg_n_2_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [32]),
        .O(\data_p1[32]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__2 
       (.I0(\data_p2_reg_n_2_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [33]),
        .O(\data_p1[33]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__2 
       (.I0(\data_p2_reg_n_2_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [34]),
        .O(\data_p1[34]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__2 
       (.I0(\data_p2_reg_n_2_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [35]),
        .O(\data_p1[35]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__2 
       (.I0(\data_p2_reg_n_2_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [36]),
        .O(\data_p1[36]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__2 
       (.I0(\data_p2_reg_n_2_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [37]),
        .O(\data_p1[37]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__2 
       (.I0(\data_p2_reg_n_2_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [38]),
        .O(\data_p1[38]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__2 
       (.I0(\data_p2_reg_n_2_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [39]),
        .O(\data_p1[39]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__2 
       (.I0(\data_p2_reg_n_2_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [40]),
        .O(\data_p1[40]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__2 
       (.I0(\data_p2_reg_n_2_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [41]),
        .O(\data_p1[41]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__2 
       (.I0(\data_p2_reg_n_2_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [42]),
        .O(\data_p1[42]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__2 
       (.I0(\data_p2_reg_n_2_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [43]),
        .O(\data_p1[43]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__2 
       (.I0(\data_p2_reg_n_2_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [44]),
        .O(\data_p1[44]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__2 
       (.I0(\data_p2_reg_n_2_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [45]),
        .O(\data_p1[45]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__2 
       (.I0(\data_p2_reg_n_2_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [46]),
        .O(\data_p1[46]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__2 
       (.I0(\data_p2_reg_n_2_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [47]),
        .O(\data_p1[47]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__2 
       (.I0(\data_p2_reg_n_2_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [48]),
        .O(\data_p1[48]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__2 
       (.I0(\data_p2_reg_n_2_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [49]),
        .O(\data_p1[49]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__2 
       (.I0(\data_p2_reg_n_2_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [50]),
        .O(\data_p1[50]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__2 
       (.I0(\data_p2_reg_n_2_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [51]),
        .O(\data_p1[51]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__2 
       (.I0(\data_p2_reg_n_2_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [52]),
        .O(\data_p1[52]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__2 
       (.I0(\data_p2_reg_n_2_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [53]),
        .O(\data_p1[53]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__2 
       (.I0(\data_p2_reg_n_2_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [54]),
        .O(\data_p1[54]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__2 
       (.I0(\data_p2_reg_n_2_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [55]),
        .O(\data_p1[55]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__2 
       (.I0(\data_p2_reg_n_2_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [56]),
        .O(\data_p1[56]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__2 
       (.I0(\data_p2_reg_n_2_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [57]),
        .O(\data_p1[57]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__2 
       (.I0(\data_p2_reg_n_2_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [58]),
        .O(\data_p1[58]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__2 
       (.I0(\data_p2_reg_n_2_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [59]),
        .O(\data_p1[59]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__2 
       (.I0(\data_p2_reg_n_2_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [60]),
        .O(\data_p1[60]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__2 
       (.I0(\data_p2_reg_n_2_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [61]),
        .O(\data_p1[61]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__2 
       (.I0(\data_p2_reg_n_2_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [62]),
        .O(\data_p1[62]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__1 
       (.I0(\data_p2_reg_n_2_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [63]),
        .O(\data_p1[63]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[64]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_2 
       (.I0(\data_p2_reg_n_2_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [64]),
        .O(\data_p1[64]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_2 ),
        .Q(\data_p1_reg[64]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(\data_p1_reg[64]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(\data_p1_reg[64]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_2 ),
        .Q(\data_p1_reg[64]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_2 ),
        .Q(\data_p1_reg[64]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_2 ),
        .Q(\data_p1_reg[64]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_2 ),
        .Q(\data_p1_reg[64]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_2_n_2 ),
        .Q(\data_p1_reg[64]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_2 ),
        .Q(\data_p1_reg[64]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[64]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [10]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [11]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [12]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [13]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [14]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [15]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [16]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [17]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [18]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [19]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [20]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [21]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [22]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [23]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [24]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [25]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [26]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [27]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [28]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [29]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [30]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [31]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [32]),
        .Q(\data_p2_reg_n_2_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [33]),
        .Q(\data_p2_reg_n_2_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [34]),
        .Q(\data_p2_reg_n_2_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [35]),
        .Q(\data_p2_reg_n_2_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [36]),
        .Q(\data_p2_reg_n_2_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [37]),
        .Q(\data_p2_reg_n_2_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [38]),
        .Q(\data_p2_reg_n_2_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [39]),
        .Q(\data_p2_reg_n_2_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [40]),
        .Q(\data_p2_reg_n_2_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [41]),
        .Q(\data_p2_reg_n_2_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [42]),
        .Q(\data_p2_reg_n_2_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [43]),
        .Q(\data_p2_reg_n_2_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [44]),
        .Q(\data_p2_reg_n_2_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [45]),
        .Q(\data_p2_reg_n_2_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [46]),
        .Q(\data_p2_reg_n_2_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [47]),
        .Q(\data_p2_reg_n_2_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [48]),
        .Q(\data_p2_reg_n_2_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [49]),
        .Q(\data_p2_reg_n_2_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [50]),
        .Q(\data_p2_reg_n_2_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [51]),
        .Q(\data_p2_reg_n_2_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [52]),
        .Q(\data_p2_reg_n_2_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [53]),
        .Q(\data_p2_reg_n_2_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [54]),
        .Q(\data_p2_reg_n_2_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [55]),
        .Q(\data_p2_reg_n_2_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [56]),
        .Q(\data_p2_reg_n_2_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [57]),
        .Q(\data_p2_reg_n_2_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [58]),
        .Q(\data_p2_reg_n_2_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [59]),
        .Q(\data_p2_reg_n_2_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [60]),
        .Q(\data_p2_reg_n_2_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [61]),
        .Q(\data_p2_reg_n_2_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [62]),
        .Q(\data_p2_reg_n_2_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [63]),
        .Q(\data_p2_reg_n_2_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [64]),
        .Q(\data_p2_reg_n_2_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [8]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [9]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[64]_0 [64]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_2),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_2 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl
   (ap_rst_n_0,
    pop,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    push,
    S,
    \bus_narrow_gen.len_cnt_reg[22] ,
    \bus_narrow_gen.len_cnt_reg[27] ,
    empty_n_reg_0,
    ap_rst_n_1,
    ap_rst_n,
    p_1_in,
    full_n_reg,
    AWREADY_Dummy,
    full_n_reg_0,
    raddr17_in,
    dout_vld_reg,
    Q,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_0 ,
    CO,
    \bus_narrow_gen.ready_for_data__0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    wreq_valid,
    wrsp_ready,
    \bus_narrow_gen.len_cnt_reg ,
    \dout_reg[28]_0 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output push;
  output [3:0]S;
  output [3:0]\bus_narrow_gen.len_cnt_reg[22] ;
  output [1:0]\bus_narrow_gen.len_cnt_reg[27] ;
  output empty_n_reg_0;
  output ap_rst_n_1;
  input ap_rst_n;
  input p_1_in;
  input full_n_reg;
  input AWREADY_Dummy;
  input full_n_reg_0;
  input raddr17_in;
  input dout_vld_reg;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_0 ;
  input [0:0]CO;
  input \bus_narrow_gen.ready_for_data__0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input wreq_valid;
  input wrsp_ready;
  input [28:0]\bus_narrow_gen.len_cnt_reg ;
  input [26:0]\dout_reg[28]_0 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire [28:0]\bus_narrow_gen.len_cnt_reg ;
  wire [3:0]\bus_narrow_gen.len_cnt_reg[22] ;
  wire [1:0]\bus_narrow_gen.len_cnt_reg[27] ;
  wire \bus_narrow_gen.next_offset__1 ;
  wire \bus_narrow_gen.ready_for_data__0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire [26:0]\dout_reg[28]_0 ;
  wire \dout_reg_n_2_[0] ;
  wire \dout_reg_n_2_[10] ;
  wire \dout_reg_n_2_[11] ;
  wire \dout_reg_n_2_[12] ;
  wire \dout_reg_n_2_[13] ;
  wire \dout_reg_n_2_[14] ;
  wire \dout_reg_n_2_[15] ;
  wire \dout_reg_n_2_[16] ;
  wire \dout_reg_n_2_[17] ;
  wire \dout_reg_n_2_[18] ;
  wire \dout_reg_n_2_[19] ;
  wire \dout_reg_n_2_[1] ;
  wire \dout_reg_n_2_[20] ;
  wire \dout_reg_n_2_[21] ;
  wire \dout_reg_n_2_[22] ;
  wire \dout_reg_n_2_[23] ;
  wire \dout_reg_n_2_[24] ;
  wire \dout_reg_n_2_[25] ;
  wire \dout_reg_n_2_[26] ;
  wire \dout_reg_n_2_[27] ;
  wire \dout_reg_n_2_[28] ;
  wire \dout_reg_n_2_[2] ;
  wire \dout_reg_n_2_[3] ;
  wire \dout_reg_n_2_[4] ;
  wire \dout_reg_n_2_[5] ;
  wire \dout_reg_n_2_[6] ;
  wire \dout_reg_n_2_[7] ;
  wire \dout_reg_n_2_[8] ;
  wire \dout_reg_n_2_[9] ;
  wire dout_vld_reg;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire p_12_in;
  wire p_1_in;
  wire p_5_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr17_in;
  wire wreq_valid;
  wire wrsp_ready;

  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_narrow_gen.len_cnt[0]_i_1 
       (.I0(\bus_narrow_gen.next_offset__1 ),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_narrow_gen.len_cnt[0]_i_3 
       (.I0(\dout_reg[0]_0 ),
        .I1(CO),
        .I2(\bus_narrow_gen.ready_for_data__0 ),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0]_2 ),
        .I5(\dout_reg[0]_3 ),
        .O(\bus_narrow_gen.next_offset__1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_narrow_gen.next_offset1_carry__0_i_1 
       (.I0(\bus_narrow_gen.len_cnt_reg [22]),
        .I1(\dout_reg_n_2_[22] ),
        .I2(\bus_narrow_gen.len_cnt_reg [21]),
        .I3(\dout_reg_n_2_[21] ),
        .I4(\dout_reg_n_2_[23] ),
        .I5(\bus_narrow_gen.len_cnt_reg [23]),
        .O(\bus_narrow_gen.len_cnt_reg[22] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_narrow_gen.next_offset1_carry__0_i_2 
       (.I0(\bus_narrow_gen.len_cnt_reg [19]),
        .I1(\dout_reg_n_2_[19] ),
        .I2(\bus_narrow_gen.len_cnt_reg [18]),
        .I3(\dout_reg_n_2_[18] ),
        .I4(\dout_reg_n_2_[20] ),
        .I5(\bus_narrow_gen.len_cnt_reg [20]),
        .O(\bus_narrow_gen.len_cnt_reg[22] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_narrow_gen.next_offset1_carry__0_i_3 
       (.I0(\bus_narrow_gen.len_cnt_reg [16]),
        .I1(\dout_reg_n_2_[16] ),
        .I2(\bus_narrow_gen.len_cnt_reg [15]),
        .I3(\dout_reg_n_2_[15] ),
        .I4(\dout_reg_n_2_[17] ),
        .I5(\bus_narrow_gen.len_cnt_reg [17]),
        .O(\bus_narrow_gen.len_cnt_reg[22] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_narrow_gen.next_offset1_carry__0_i_4 
       (.I0(\bus_narrow_gen.len_cnt_reg [13]),
        .I1(\dout_reg_n_2_[13] ),
        .I2(\bus_narrow_gen.len_cnt_reg [12]),
        .I3(\dout_reg_n_2_[12] ),
        .I4(\dout_reg_n_2_[14] ),
        .I5(\bus_narrow_gen.len_cnt_reg [14]),
        .O(\bus_narrow_gen.len_cnt_reg[22] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \bus_narrow_gen.next_offset1_carry__1_i_1 
       (.I0(\bus_narrow_gen.len_cnt_reg [27]),
        .I1(\dout_reg_n_2_[27] ),
        .I2(\dout_reg_n_2_[28] ),
        .I3(\bus_narrow_gen.len_cnt_reg [28]),
        .O(\bus_narrow_gen.len_cnt_reg[27] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_narrow_gen.next_offset1_carry__1_i_2 
       (.I0(\bus_narrow_gen.len_cnt_reg [25]),
        .I1(\dout_reg_n_2_[25] ),
        .I2(\bus_narrow_gen.len_cnt_reg [24]),
        .I3(\dout_reg_n_2_[24] ),
        .I4(\dout_reg_n_2_[26] ),
        .I5(\bus_narrow_gen.len_cnt_reg [26]),
        .O(\bus_narrow_gen.len_cnt_reg[27] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_narrow_gen.next_offset1_carry_i_1 
       (.I0(\bus_narrow_gen.len_cnt_reg [10]),
        .I1(\dout_reg_n_2_[10] ),
        .I2(\bus_narrow_gen.len_cnt_reg [9]),
        .I3(\dout_reg_n_2_[9] ),
        .I4(\dout_reg_n_2_[11] ),
        .I5(\bus_narrow_gen.len_cnt_reg [11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_narrow_gen.next_offset1_carry_i_2 
       (.I0(\bus_narrow_gen.len_cnt_reg [7]),
        .I1(\dout_reg_n_2_[7] ),
        .I2(\bus_narrow_gen.len_cnt_reg [6]),
        .I3(\dout_reg_n_2_[6] ),
        .I4(\dout_reg_n_2_[8] ),
        .I5(\bus_narrow_gen.len_cnt_reg [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_narrow_gen.next_offset1_carry_i_3 
       (.I0(\bus_narrow_gen.len_cnt_reg [4]),
        .I1(\dout_reg_n_2_[4] ),
        .I2(\bus_narrow_gen.len_cnt_reg [3]),
        .I3(\dout_reg_n_2_[3] ),
        .I4(\dout_reg_n_2_[5] ),
        .I5(\bus_narrow_gen.len_cnt_reg [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_narrow_gen.next_offset1_carry_i_4 
       (.I0(\bus_narrow_gen.len_cnt_reg [1]),
        .I1(\dout_reg_n_2_[1] ),
        .I2(\bus_narrow_gen.len_cnt_reg [0]),
        .I3(\dout_reg_n_2_[0] ),
        .I4(\dout_reg_n_2_[2] ),
        .I5(\bus_narrow_gen.len_cnt_reg [2]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[28]_i_1 
       (.I0(CO),
        .I1(p_5_in),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg),
        .O(pop));
  LUT4 #(
    .INIT(16'h8000)) 
    \dout[28]_i_2 
       (.I0(\dout_reg[0]_3 ),
        .I1(\dout_reg[0]_2 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\bus_narrow_gen.ready_for_data__0 ),
        .O(p_5_in));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[0] ),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[10] ),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[11] ),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[12] ),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[13] ),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[14] ),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[15] ),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[16] ),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[17] ),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[18] ),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[19] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[1] ),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[20] ),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[21] ),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[22] ),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[23] ),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[24] ),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[25] ),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[26] ),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[27] ),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[28] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[3] ),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[4] ),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[5] ),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[6] ),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[7] ),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[8] ),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(\bus_narrow_gen.next_offset__1 ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF5555)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg),
        .I3(AWREADY_Dummy),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \mOutPtr[1]_i_1__0 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(AWREADY_Dummy),
        .I3(full_n_reg),
        .I4(\mOutPtr_reg[4] [1]),
        .I5(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(pop),
        .I3(push_0),
        .I4(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(pop),
        .I4(push_0),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \mOutPtr[4]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(AWREADY_Dummy),
        .I2(full_n_reg),
        .I3(pop),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    \mOutPtr[4]_i_3__0 
       (.I0(push_0),
        .I1(dout_vld_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(p_5_in),
        .I4(CO),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [0]),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(full_n_reg_0),
        .I1(AWREADY_Dummy),
        .I2(full_n_reg),
        .O(push_0));
  LUT5 #(
    .INIT(32'h8F000000)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(AWREADY_Dummy),
        .I1(full_n_reg_0),
        .I2(full_n_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [8]),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [9]),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [10]),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [11]),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [12]),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [13]),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [14]),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [15]),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [16]),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [17]),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [0]),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [18]),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [19]),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [20]),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [21]),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [22]),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [23]),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [24]),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [25]),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [26]),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [0]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [1]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [2]),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [3]),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [4]),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [5]),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [6]),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_narrow_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[28]_0 [7]),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(push_0),
        .I3(pop),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__0 
       (.I0(pop),
        .I1(push_0),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0AAAAAAAC0000000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr17_in),
        .I1(dout_vld_reg),
        .I2(full_n_reg),
        .I3(AWREADY_Dummy),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized0
   (pop,
    valid_length,
    \dout_reg[88]_0 ,
    S,
    \dout_reg[70]_0 ,
    \dout_reg[74]_0 ,
    \dout_reg[78]_0 ,
    \dout_reg[82]_0 ,
    \dout_reg[86]_0 ,
    \dout_reg[89]_0 ,
    s_ready_t_reg,
    wrsp_ready,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    wreq_valid,
    \dout_reg[0]_0 ,
    next_wreq,
    push,
    in,
    \dout_reg[95]_0 ,
    \dout_reg[95]_1 ,
    ap_clk,
    SR);
  output pop;
  output valid_length;
  output [82:0]\dout_reg[88]_0 ;
  output [2:0]S;
  output [3:0]\dout_reg[70]_0 ;
  output [3:0]\dout_reg[74]_0 ;
  output [3:0]\dout_reg[78]_0 ;
  output [3:0]\dout_reg[82]_0 ;
  output [3:0]\dout_reg[86]_0 ;
  output [2:0]\dout_reg[89]_0 ;
  output s_ready_t_reg;
  input wrsp_ready;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input wreq_valid;
  input \dout_reg[0]_0 ;
  input next_wreq;
  input push;
  input [89:0]in;
  input \dout_reg[95]_0 ;
  input \dout_reg[95]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[70]_0 ;
  wire [3:0]\dout_reg[74]_0 ;
  wire [3:0]\dout_reg[78]_0 ;
  wire [3:0]\dout_reg[82]_0 ;
  wire [3:0]\dout_reg[86]_0 ;
  wire [82:0]\dout_reg[88]_0 ;
  wire [2:0]\dout_reg[89]_0 ;
  wire \dout_reg[95]_0 ;
  wire \dout_reg[95]_1 ;
  wire [89:0]in;
  wire \mem_reg[14][0]_srl15_i_10_n_2 ;
  wire \mem_reg[14][0]_srl15_i_4_n_2 ;
  wire \mem_reg[14][0]_srl15_i_5_n_2 ;
  wire \mem_reg[14][0]_srl15_i_6_n_2 ;
  wire \mem_reg[14][0]_srl15_i_7_n_2 ;
  wire \mem_reg[14][0]_srl15_i_8_n_2 ;
  wire \mem_reg[14][0]_srl15_i_9_n_2 ;
  wire \mem_reg[3][0]_srl4_n_2 ;
  wire \mem_reg[3][10]_srl4_n_2 ;
  wire \mem_reg[3][11]_srl4_n_2 ;
  wire \mem_reg[3][12]_srl4_n_2 ;
  wire \mem_reg[3][13]_srl4_n_2 ;
  wire \mem_reg[3][14]_srl4_n_2 ;
  wire \mem_reg[3][15]_srl4_n_2 ;
  wire \mem_reg[3][16]_srl4_n_2 ;
  wire \mem_reg[3][17]_srl4_n_2 ;
  wire \mem_reg[3][18]_srl4_n_2 ;
  wire \mem_reg[3][19]_srl4_n_2 ;
  wire \mem_reg[3][1]_srl4_n_2 ;
  wire \mem_reg[3][20]_srl4_n_2 ;
  wire \mem_reg[3][21]_srl4_n_2 ;
  wire \mem_reg[3][22]_srl4_n_2 ;
  wire \mem_reg[3][23]_srl4_n_2 ;
  wire \mem_reg[3][24]_srl4_n_2 ;
  wire \mem_reg[3][25]_srl4_n_2 ;
  wire \mem_reg[3][26]_srl4_n_2 ;
  wire \mem_reg[3][27]_srl4_n_2 ;
  wire \mem_reg[3][28]_srl4_n_2 ;
  wire \mem_reg[3][29]_srl4_n_2 ;
  wire \mem_reg[3][2]_srl4_n_2 ;
  wire \mem_reg[3][30]_srl4_n_2 ;
  wire \mem_reg[3][31]_srl4_n_2 ;
  wire \mem_reg[3][32]_srl4_n_2 ;
  wire \mem_reg[3][33]_srl4_n_2 ;
  wire \mem_reg[3][34]_srl4_n_2 ;
  wire \mem_reg[3][35]_srl4_n_2 ;
  wire \mem_reg[3][36]_srl4_n_2 ;
  wire \mem_reg[3][37]_srl4_n_2 ;
  wire \mem_reg[3][38]_srl4_n_2 ;
  wire \mem_reg[3][39]_srl4_n_2 ;
  wire \mem_reg[3][3]_srl4_n_2 ;
  wire \mem_reg[3][40]_srl4_n_2 ;
  wire \mem_reg[3][41]_srl4_n_2 ;
  wire \mem_reg[3][42]_srl4_n_2 ;
  wire \mem_reg[3][43]_srl4_n_2 ;
  wire \mem_reg[3][44]_srl4_n_2 ;
  wire \mem_reg[3][45]_srl4_n_2 ;
  wire \mem_reg[3][46]_srl4_n_2 ;
  wire \mem_reg[3][47]_srl4_n_2 ;
  wire \mem_reg[3][48]_srl4_n_2 ;
  wire \mem_reg[3][49]_srl4_n_2 ;
  wire \mem_reg[3][4]_srl4_n_2 ;
  wire \mem_reg[3][50]_srl4_n_2 ;
  wire \mem_reg[3][51]_srl4_n_2 ;
  wire \mem_reg[3][52]_srl4_n_2 ;
  wire \mem_reg[3][53]_srl4_n_2 ;
  wire \mem_reg[3][54]_srl4_n_2 ;
  wire \mem_reg[3][55]_srl4_n_2 ;
  wire \mem_reg[3][56]_srl4_n_2 ;
  wire \mem_reg[3][57]_srl4_n_2 ;
  wire \mem_reg[3][5]_srl4_n_2 ;
  wire \mem_reg[3][64]_srl4_n_2 ;
  wire \mem_reg[3][65]_srl4_n_2 ;
  wire \mem_reg[3][66]_srl4_n_2 ;
  wire \mem_reg[3][67]_srl4_n_2 ;
  wire \mem_reg[3][68]_srl4_n_2 ;
  wire \mem_reg[3][69]_srl4_n_2 ;
  wire \mem_reg[3][6]_srl4_n_2 ;
  wire \mem_reg[3][70]_srl4_n_2 ;
  wire \mem_reg[3][71]_srl4_n_2 ;
  wire \mem_reg[3][72]_srl4_n_2 ;
  wire \mem_reg[3][73]_srl4_n_2 ;
  wire \mem_reg[3][74]_srl4_n_2 ;
  wire \mem_reg[3][75]_srl4_n_2 ;
  wire \mem_reg[3][76]_srl4_n_2 ;
  wire \mem_reg[3][77]_srl4_n_2 ;
  wire \mem_reg[3][78]_srl4_n_2 ;
  wire \mem_reg[3][79]_srl4_n_2 ;
  wire \mem_reg[3][7]_srl4_n_2 ;
  wire \mem_reg[3][80]_srl4_n_2 ;
  wire \mem_reg[3][81]_srl4_n_2 ;
  wire \mem_reg[3][82]_srl4_n_2 ;
  wire \mem_reg[3][83]_srl4_n_2 ;
  wire \mem_reg[3][84]_srl4_n_2 ;
  wire \mem_reg[3][85]_srl4_n_2 ;
  wire \mem_reg[3][86]_srl4_n_2 ;
  wire \mem_reg[3][87]_srl4_n_2 ;
  wire \mem_reg[3][88]_srl4_n_2 ;
  wire \mem_reg[3][89]_srl4_n_2 ;
  wire \mem_reg[3][8]_srl4_n_2 ;
  wire \mem_reg[3][90]_srl4_n_2 ;
  wire \mem_reg[3][91]_srl4_n_2 ;
  wire \mem_reg[3][92]_srl4_n_2 ;
  wire \mem_reg[3][93]_srl4_n_2 ;
  wire \mem_reg[3][94]_srl4_n_2 ;
  wire \mem_reg[3][95]_srl4_n_2 ;
  wire \mem_reg[3][9]_srl4_n_2 ;
  wire next_wreq;
  wire pop;
  wire push;
  wire s_ready_t_reg;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire valid_length;
  wire valid_length04_in;
  wire [31:25]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[95]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(tmp_valid_reg_0),
        .I3(AWREADY_Dummy),
        .I4(wreq_valid),
        .I5(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [5]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [58]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][65]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [59]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][66]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [60]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][67]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [61]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][68]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [62]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][69]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [63]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][70]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [64]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][71]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [65]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][72]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [66]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][73]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [67]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][74]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [68]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][75]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [69]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][76]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [70]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][77]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [71]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][78]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [72]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][79]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [73]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [7]),
        .R(SR));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][80]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [74]),
        .R(SR));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][81]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [75]),
        .R(SR));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][82]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [76]),
        .R(SR));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][83]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [77]),
        .R(SR));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][84]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [78]),
        .R(SR));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][85]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [79]),
        .R(SR));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][86]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [80]),
        .R(SR));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][87]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [81]),
        .R(SR));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][88]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [82]),
        .R(SR));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][89]_srl4_n_2 ),
        .Q(wreq_len[25]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [8]),
        .R(SR));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][90]_srl4_n_2 ),
        .Q(wreq_len[26]),
        .R(SR));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][91]_srl4_n_2 ),
        .Q(wreq_len[27]),
        .R(SR));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][92]_srl4_n_2 ),
        .Q(wreq_len[28]),
        .R(SR));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][93]_srl4_n_2 ),
        .Q(wreq_len[29]),
        .R(SR));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][94]_srl4_n_2 ),
        .Q(wreq_len[30]),
        .R(SR));
  FDRE \dout_reg[95] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][95]_srl4_n_2 ),
        .Q(wreq_len[31]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_2 ),
        .Q(\dout_reg[88]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_10 
       (.I0(\dout_reg[88]_0 [78]),
        .I1(\dout_reg[88]_0 [79]),
        .I2(\dout_reg[88]_0 [80]),
        .I3(\dout_reg[88]_0 [81]),
        .O(\mem_reg[14][0]_srl15_i_10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(valid_length04_in),
        .I1(wreq_len[31]),
        .O(valid_length));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_4_n_2 ),
        .I1(\mem_reg[14][0]_srl15_i_5_n_2 ),
        .I2(\dout_reg[88]_0 [64]),
        .I3(\dout_reg[88]_0 [65]),
        .I4(\dout_reg[88]_0 [66]),
        .I5(\dout_reg[88]_0 [67]),
        .O(valid_length04_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_6_n_2 ),
        .I1(\dout_reg[88]_0 [63]),
        .I2(\dout_reg[88]_0 [62]),
        .I3(\dout_reg[88]_0 [61]),
        .I4(\dout_reg[88]_0 [60]),
        .O(\mem_reg[14][0]_srl15_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\dout_reg[88]_0 [72]),
        .I1(\dout_reg[88]_0 [73]),
        .I2(\mem_reg[14][0]_srl15_i_7_n_2 ),
        .I3(\mem_reg[14][0]_srl15_i_8_n_2 ),
        .I4(\mem_reg[14][0]_srl15_i_9_n_2 ),
        .I5(\mem_reg[14][0]_srl15_i_10_n_2 ),
        .O(\mem_reg[14][0]_srl15_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_6 
       (.I0(\dout_reg[88]_0 [71]),
        .I1(\dout_reg[88]_0 [70]),
        .I2(\dout_reg[88]_0 [69]),
        .I3(\dout_reg[88]_0 [68]),
        .I4(\dout_reg[88]_0 [58]),
        .I5(\dout_reg[88]_0 [59]),
        .O(\mem_reg[14][0]_srl15_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_7 
       (.I0(\dout_reg[88]_0 [82]),
        .I1(wreq_len[25]),
        .I2(wreq_len[26]),
        .I3(wreq_len[27]),
        .O(\mem_reg[14][0]_srl15_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_8 
       (.I0(wreq_len[28]),
        .I1(wreq_len[29]),
        .I2(wreq_len[31]),
        .I3(wreq_len[30]),
        .O(\mem_reg[14][0]_srl15_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_9 
       (.I0(\dout_reg[88]_0 [74]),
        .I1(\dout_reg[88]_0 [75]),
        .I2(\dout_reg[88]_0 [76]),
        .I3(\dout_reg[88]_0 [77]),
        .O(\mem_reg[14][0]_srl15_i_9_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[3][0]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[3][10]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[3][11]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[3][12]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[3][13]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[3][14]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[3][15]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[3][16]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[3][17]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[3][18]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[3][19]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[3][1]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[3][20]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[3][21]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[3][22]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[3][23]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[3][24]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[3][25]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[3][26]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[3][27]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[3][28]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[3][29]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[3][2]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[3][30]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[3][31]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[3][32]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[3][33]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[3][34]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[3][35]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[3][36]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[3][37]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[3][38]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[3][39]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[3][3]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[3][40]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[3][41]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[3][42]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[3][43]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[3][44]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[3][45]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[3][46]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[3][47]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[3][48]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[3][49]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[3][4]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[3][50]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[3][51]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[3][52]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[3][53]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[3][54]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[3][55]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[3][56]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[3][57]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[3][5]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[3][64]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][65]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[3][65]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][66]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[3][66]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][67]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[3][67]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][68]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[3][68]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][69]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[3][69]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[3][6]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][70]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[3][70]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][71]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[3][71]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][72]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[3][72]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][73]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[3][73]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][74]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[3][74]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][75]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[3][75]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][76]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[3][76]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][77]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[3][77]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][78]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[3][78]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][79]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\mem_reg[3][79]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[3][7]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][80]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\mem_reg[3][80]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][81]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\mem_reg[3][81]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][82]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\mem_reg[3][82]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][83]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\mem_reg[3][83]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][84]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\mem_reg[3][84]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][85]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\mem_reg[3][85]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][86]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\mem_reg[3][86]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][87]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\mem_reg[3][87]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][88]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][88]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\mem_reg[3][88]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][89]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][89]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\mem_reg[3][89]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[3][8]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][90]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][90]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\mem_reg[3][90]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][91]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][91]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\mem_reg[3][91]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][92]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][92]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[86]),
        .Q(\mem_reg[3][92]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][93]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][93]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[87]),
        .Q(\mem_reg[3][93]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][94]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][94]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[88]),
        .Q(\mem_reg[3][94]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][95]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][95]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[89]),
        .Q(\mem_reg[3][95]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[95]_0 ),
        .A1(\dout_reg[95]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[3][9]_srl4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(\dout_reg[88]_0 [64]),
        .O(\dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(\dout_reg[88]_0 [63]),
        .O(\dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3
       (.I0(\dout_reg[88]_0 [62]),
        .O(\dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4
       (.I0(\dout_reg[88]_0 [61]),
        .O(\dout_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1
       (.I0(\dout_reg[88]_0 [68]),
        .O(\dout_reg[74]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2
       (.I0(\dout_reg[88]_0 [67]),
        .O(\dout_reg[74]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3
       (.I0(\dout_reg[88]_0 [66]),
        .O(\dout_reg[74]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4
       (.I0(\dout_reg[88]_0 [65]),
        .O(\dout_reg[74]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1
       (.I0(\dout_reg[88]_0 [72]),
        .O(\dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2
       (.I0(\dout_reg[88]_0 [71]),
        .O(\dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3
       (.I0(\dout_reg[88]_0 [70]),
        .O(\dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4
       (.I0(\dout_reg[88]_0 [69]),
        .O(\dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1
       (.I0(\dout_reg[88]_0 [76]),
        .O(\dout_reg[82]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_2
       (.I0(\dout_reg[88]_0 [75]),
        .O(\dout_reg[82]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_3
       (.I0(\dout_reg[88]_0 [74]),
        .O(\dout_reg[82]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_4
       (.I0(\dout_reg[88]_0 [73]),
        .O(\dout_reg[82]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_1
       (.I0(\dout_reg[88]_0 [80]),
        .O(\dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_2
       (.I0(\dout_reg[88]_0 [79]),
        .O(\dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_3
       (.I0(\dout_reg[88]_0 [78]),
        .O(\dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_4
       (.I0(\dout_reg[88]_0 [77]),
        .O(\dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_1
       (.I0(wreq_len[25]),
        .O(\dout_reg[89]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_2
       (.I0(\dout_reg[88]_0 [82]),
        .O(\dout_reg[89]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_3
       (.I0(\dout_reg[88]_0 [81]),
        .O(\dout_reg[89]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[88]_0 [60]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[88]_0 [59]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(\dout_reg[88]_0 [58]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h4C4C4C4CFF4C4C4C)) 
    tmp_valid_i_1
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(tmp_valid_reg_0),
        .I3(valid_length04_in),
        .I4(next_wreq),
        .I5(wreq_len[31]),
        .O(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized0_4
   (pop,
    S,
    \dout_reg[64]_0 ,
    tmp_valid_reg,
    full_n_reg,
    tmp_valid_reg_0,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    Q,
    \dout_reg[57]_0 ,
    \dout_reg[64]_1 ,
    \dout_reg[64]_2 ,
    ap_clk,
    SR);
  output pop;
  output [0:0]S;
  output [58:0]\dout_reg[64]_0 ;
  output tmp_valid_reg;
  output full_n_reg;
  input tmp_valid_reg_0;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]Q;
  input [57:0]\dout_reg[57]_0 ;
  input \dout_reg[64]_1 ;
  input \dout_reg[64]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [57:0]\dout_reg[57]_0 ;
  wire [58:0]\dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire full_n_reg;
  wire \mem_reg[3][0]_srl4_n_2 ;
  wire \mem_reg[3][10]_srl4_n_2 ;
  wire \mem_reg[3][11]_srl4_n_2 ;
  wire \mem_reg[3][12]_srl4_n_2 ;
  wire \mem_reg[3][13]_srl4_n_2 ;
  wire \mem_reg[3][14]_srl4_n_2 ;
  wire \mem_reg[3][15]_srl4_n_2 ;
  wire \mem_reg[3][16]_srl4_n_2 ;
  wire \mem_reg[3][17]_srl4_n_2 ;
  wire \mem_reg[3][18]_srl4_n_2 ;
  wire \mem_reg[3][19]_srl4_n_2 ;
  wire \mem_reg[3][1]_srl4_n_2 ;
  wire \mem_reg[3][20]_srl4_n_2 ;
  wire \mem_reg[3][21]_srl4_n_2 ;
  wire \mem_reg[3][22]_srl4_n_2 ;
  wire \mem_reg[3][23]_srl4_n_2 ;
  wire \mem_reg[3][24]_srl4_n_2 ;
  wire \mem_reg[3][25]_srl4_n_2 ;
  wire \mem_reg[3][26]_srl4_n_2 ;
  wire \mem_reg[3][27]_srl4_n_2 ;
  wire \mem_reg[3][28]_srl4_n_2 ;
  wire \mem_reg[3][29]_srl4_n_2 ;
  wire \mem_reg[3][2]_srl4_n_2 ;
  wire \mem_reg[3][30]_srl4_n_2 ;
  wire \mem_reg[3][31]_srl4_n_2 ;
  wire \mem_reg[3][32]_srl4_n_2 ;
  wire \mem_reg[3][33]_srl4_n_2 ;
  wire \mem_reg[3][34]_srl4_n_2 ;
  wire \mem_reg[3][35]_srl4_n_2 ;
  wire \mem_reg[3][36]_srl4_n_2 ;
  wire \mem_reg[3][37]_srl4_n_2 ;
  wire \mem_reg[3][38]_srl4_n_2 ;
  wire \mem_reg[3][39]_srl4_n_2 ;
  wire \mem_reg[3][3]_srl4_n_2 ;
  wire \mem_reg[3][40]_srl4_n_2 ;
  wire \mem_reg[3][41]_srl4_n_2 ;
  wire \mem_reg[3][42]_srl4_n_2 ;
  wire \mem_reg[3][43]_srl4_n_2 ;
  wire \mem_reg[3][44]_srl4_n_2 ;
  wire \mem_reg[3][45]_srl4_n_2 ;
  wire \mem_reg[3][46]_srl4_n_2 ;
  wire \mem_reg[3][47]_srl4_n_2 ;
  wire \mem_reg[3][48]_srl4_n_2 ;
  wire \mem_reg[3][49]_srl4_n_2 ;
  wire \mem_reg[3][4]_srl4_n_2 ;
  wire \mem_reg[3][50]_srl4_n_2 ;
  wire \mem_reg[3][51]_srl4_n_2 ;
  wire \mem_reg[3][52]_srl4_n_2 ;
  wire \mem_reg[3][53]_srl4_n_2 ;
  wire \mem_reg[3][54]_srl4_n_2 ;
  wire \mem_reg[3][55]_srl4_n_2 ;
  wire \mem_reg[3][56]_srl4_n_2 ;
  wire \mem_reg[3][57]_srl4_n_2 ;
  wire \mem_reg[3][5]_srl4_n_2 ;
  wire \mem_reg[3][64]_srl4_n_2 ;
  wire \mem_reg[3][6]_srl4_n_2 ;
  wire \mem_reg[3][7]_srl4_n_2 ;
  wire \mem_reg[3][8]_srl4_n_2 ;
  wire \mem_reg[3][9]_srl4_n_2 ;
  wire pop;
  wire rreq_valid;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[64]_i_1 
       (.I0(tmp_valid_reg_0),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [5]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [58]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_2 ),
        .Q(\dout_reg[64]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [0]),
        .Q(\mem_reg[3][0]_srl4_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[3][0]_srl4_i_1__1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(Q),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [10]),
        .Q(\mem_reg[3][10]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [11]),
        .Q(\mem_reg[3][11]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [12]),
        .Q(\mem_reg[3][12]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [13]),
        .Q(\mem_reg[3][13]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [14]),
        .Q(\mem_reg[3][14]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [15]),
        .Q(\mem_reg[3][15]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [16]),
        .Q(\mem_reg[3][16]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [17]),
        .Q(\mem_reg[3][17]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [18]),
        .Q(\mem_reg[3][18]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [19]),
        .Q(\mem_reg[3][19]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [1]),
        .Q(\mem_reg[3][1]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [20]),
        .Q(\mem_reg[3][20]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [21]),
        .Q(\mem_reg[3][21]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [22]),
        .Q(\mem_reg[3][22]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [23]),
        .Q(\mem_reg[3][23]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [24]),
        .Q(\mem_reg[3][24]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [25]),
        .Q(\mem_reg[3][25]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [26]),
        .Q(\mem_reg[3][26]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [27]),
        .Q(\mem_reg[3][27]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [28]),
        .Q(\mem_reg[3][28]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [29]),
        .Q(\mem_reg[3][29]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [2]),
        .Q(\mem_reg[3][2]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [30]),
        .Q(\mem_reg[3][30]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [31]),
        .Q(\mem_reg[3][31]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [32]),
        .Q(\mem_reg[3][32]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [33]),
        .Q(\mem_reg[3][33]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [34]),
        .Q(\mem_reg[3][34]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [35]),
        .Q(\mem_reg[3][35]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [36]),
        .Q(\mem_reg[3][36]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [37]),
        .Q(\mem_reg[3][37]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [38]),
        .Q(\mem_reg[3][38]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [39]),
        .Q(\mem_reg[3][39]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [3]),
        .Q(\mem_reg[3][3]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [40]),
        .Q(\mem_reg[3][40]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [41]),
        .Q(\mem_reg[3][41]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [42]),
        .Q(\mem_reg[3][42]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [43]),
        .Q(\mem_reg[3][43]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [44]),
        .Q(\mem_reg[3][44]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [45]),
        .Q(\mem_reg[3][45]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [46]),
        .Q(\mem_reg[3][46]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [47]),
        .Q(\mem_reg[3][47]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [48]),
        .Q(\mem_reg[3][48]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [49]),
        .Q(\mem_reg[3][49]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [4]),
        .Q(\mem_reg[3][4]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [50]),
        .Q(\mem_reg[3][50]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [51]),
        .Q(\mem_reg[3][51]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [52]),
        .Q(\mem_reg[3][52]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [53]),
        .Q(\mem_reg[3][53]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [54]),
        .Q(\mem_reg[3][54]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [55]),
        .Q(\mem_reg[3][55]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [56]),
        .Q(\mem_reg[3][56]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [57]),
        .Q(\mem_reg[3][57]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [5]),
        .Q(\mem_reg[3][5]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [6]),
        .Q(\mem_reg[3][6]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [7]),
        .Q(\mem_reg[3][7]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [8]),
        .Q(\mem_reg[3][8]_srl4_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\dout_reg[57]_0 [9]),
        .Q(\mem_reg[3][9]_srl4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(\dout_reg[64]_0 [58]),
        .O(S));
  LUT4 #(
    .INIT(16'hC0EA)) 
    tmp_valid_i_1__0
       (.I0(tmp_valid_reg_0),
        .I1(rreq_valid),
        .I2(\dout_reg[64]_0 [58]),
        .I3(ARREADY_Dummy),
        .O(tmp_valid_reg));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized1
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    E,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    push__0,
    resp_ready__1,
    empty_n_reg,
    push,
    valid_length,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    next_wreq,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    wreq_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    \dout_reg[0]_1 ,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output push__0;
  output resp_ready__1;
  output empty_n_reg;
  input push;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input next_wreq;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input wreq_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input \dout_reg[0]_1 ;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire resp_ready__1;
  wire valid_length;
  wire wreq_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_1),
        .I3(last_resp),
        .I4(\dout_reg[0]_1 ),
        .I5(dout_vld_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__2
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_1),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .I5(dout_vld_reg_0),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h88080808)) 
    empty_n_i_3
       (.I0(dout_vld_reg_0),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_1),
        .I4(last_resp),
        .O(push__0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(next_wreq),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h70FFFFFF8F000000)) 
    \mOutPtr[4]_i_1__1 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(wreq_valid),
        .I4(\mOutPtr_reg[0] ),
        .I5(pop),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000000088080808)) 
    \mOutPtr[4]_i_3__1 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .I5(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2A2AAA2AAA2AAA2A)) 
    \raddr[3]_i_3__0 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(AWREADY_Dummy),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized1_10
   (\could_multi_bursts.last_loop__8 ,
    \sect_len_buf_reg[8] ,
    din,
    Q,
    ap_clk,
    SR,
    pop,
    \dout_reg[0]_0 ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    fifo_rctl_ready,
    mem_reg,
    mem_reg_0);
  output \could_multi_bursts.last_loop__8 ;
  output \sect_len_buf_reg[8] ;
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input \dout_reg[0]_0 ;
  input [4:0]\sect_len_buf_reg[6] ;
  input [4:0]\sect_len_buf_reg[6]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input fifo_rctl_ready;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ar2r_info;
  wire \could_multi_bursts.last_loop__8 ;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire [0:0]mem_reg_0;
  wire pop;
  wire push_0;
  wire [4:0]\sect_len_buf_reg[6] ;
  wire [4:0]\sect_len_buf_reg[6]_0 ;
  wire \sect_len_buf_reg[8] ;

  LUT5 #(
    .INIT(32'h82000082)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[6] [1]),
        .I2(\sect_len_buf_reg[6]_0 [1]),
        .I3(\sect_len_buf_reg[6] [0]),
        .I4(\sect_len_buf_reg[6]_0 [0]),
        .O(\could_multi_bursts.last_loop__8 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(last_burst),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__4 
       (.I0(\dout_reg[0]_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\dout_reg[0]_2 ),
        .I3(\dout_reg[0]_3 ),
        .I4(fifo_rctl_ready),
        .O(push_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\could_multi_bursts.last_loop__8 ),
        .I1(\dout_reg[0]_0 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(mem_reg_0),
        .O(din));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_3__0 
       (.I0(\sect_len_buf_reg[6] [4]),
        .I1(\sect_len_buf_reg[6]_0 [4]),
        .I2(\sect_len_buf_reg[6] [3]),
        .I3(\sect_len_buf_reg[6]_0 [3]),
        .I4(\sect_len_buf_reg[6]_0 [2]),
        .I5(\sect_len_buf_reg[6] [2]),
        .O(\sect_len_buf_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized1_6
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    sel,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    \could_multi_bursts.last_loop__8 ,
    \dout_reg[0]_0 ,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input \could_multi_bursts.last_loop__8 ;
  input \dout_reg[0]_0 ;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_info;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0]_0 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire pop;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__9
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\could_multi_bursts.last_loop__8 ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized3
   (ap_rst_n_0,
    pop,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    in,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    empty_n_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_1,
    ap_rst_n,
    full_n_reg,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    fifo_resp_ready,
    raddr17_in__3,
    dout_vld_reg,
    Q,
    \mOutPtr_reg[4] ,
    dout_vld_reg_0,
    \dout_reg[0]_0 ,
    \dout[3]_i_2_0 ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    WLAST_Dummy_reg_1,
    sel,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output [1:0]in;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output empty_n_reg_0;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_1;
  input ap_rst_n;
  input full_n_reg;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input fifo_resp_ready;
  input raddr17_in__3;
  input dout_vld_reg;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_0;
  input \dout_reg[0]_0 ;
  input [5:0]\dout[3]_i_2_0 ;
  input [6:0]\sect_len_buf_reg[6] ;
  input [4:0]\sect_len_buf_reg[6]_0 ;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input WLAST_Dummy_reg_1;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [5:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_4_n_2 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg_n_2_[0] ;
  wire \dout_reg_n_2_[1] ;
  wire \dout_reg_n_2_[2] ;
  wire \dout_reg_n_2_[3] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire [1:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire next_burst;
  wire p_12_in;
  wire pop;
  wire raddr17_in__3;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire [6:0]\sect_len_buf_reg[6] ;
  wire [4:0]\sect_len_buf_reg[6]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_2_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_2_[1] ),
        .I5(\dout[3]_i_4_n_2 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_2_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_2_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_2 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__6
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(next_burst),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1 
       (.I0(AWREADY_Dummy_0),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(fifo_resp_ready),
        .I4(\raddr_reg[0]_0 ),
        .I5(pop),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3 
       (.I0(\raddr_reg[0] ),
        .I1(\raddr_reg[0]_0 ),
        .I2(dout_vld_reg),
        .I3(dout_vld_reg_0),
        .I4(next_burst),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\sect_len_buf_reg[6] [0]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h82000082)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[6] [3]),
        .I2(\sect_len_buf_reg[6]_0 [1]),
        .I3(\sect_len_buf_reg[6] [2]),
        .I4(\sect_len_buf_reg[6]_0 [0]),
        .O(\sect_len_buf_reg[5] ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg[6] [1]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1 
       (.I0(raddr17_in__3),
        .I1(dout_vld_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_3 
       (.I0(\sect_len_buf_reg[6] [6]),
        .I1(\sect_len_buf_reg[6]_0 [4]),
        .I2(\sect_len_buf_reg[6] [5]),
        .I3(\sect_len_buf_reg[6]_0 [3]),
        .I4(\sect_len_buf_reg[6]_0 [2]),
        .I5(\sect_len_buf_reg[6] [4]),
        .O(\sect_len_buf_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized4
   (sel,
    pop,
    push,
    SR,
    \dout_reg[67]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    \dout_reg[3]_0 ,
    \dout_reg[3]_1 ,
    ap_rst_n,
    in,
    Q,
    ap_clk);
  output sel;
  output pop;
  output push;
  output [0:0]SR;
  output [64:0]\dout_reg[67]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input \dout_reg[3]_0 ;
  input \dout_reg[3]_1 ;
  input ap_rst_n;
  input [62:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire [64:0]\dout_reg[67]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [62:0]in;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][29]_srl15_n_2 ;
  wire \mem_reg[14][30]_srl15_n_2 ;
  wire \mem_reg[14][31]_srl15_n_2 ;
  wire \mem_reg[14][32]_srl15_n_2 ;
  wire \mem_reg[14][33]_srl15_n_2 ;
  wire \mem_reg[14][34]_srl15_n_2 ;
  wire \mem_reg[14][35]_srl15_n_2 ;
  wire \mem_reg[14][36]_srl15_n_2 ;
  wire \mem_reg[14][37]_srl15_n_2 ;
  wire \mem_reg[14][38]_srl15_n_2 ;
  wire \mem_reg[14][39]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][40]_srl15_n_2 ;
  wire \mem_reg[14][41]_srl15_n_2 ;
  wire \mem_reg[14][42]_srl15_n_2 ;
  wire \mem_reg[14][43]_srl15_n_2 ;
  wire \mem_reg[14][44]_srl15_n_2 ;
  wire \mem_reg[14][45]_srl15_n_2 ;
  wire \mem_reg[14][46]_srl15_n_2 ;
  wire \mem_reg[14][47]_srl15_n_2 ;
  wire \mem_reg[14][48]_srl15_n_2 ;
  wire \mem_reg[14][49]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][50]_srl15_n_2 ;
  wire \mem_reg[14][51]_srl15_n_2 ;
  wire \mem_reg[14][52]_srl15_n_2 ;
  wire \mem_reg[14][53]_srl15_n_2 ;
  wire \mem_reg[14][54]_srl15_n_2 ;
  wire \mem_reg[14][55]_srl15_n_2 ;
  wire \mem_reg[14][56]_srl15_n_2 ;
  wire \mem_reg[14][57]_srl15_n_2 ;
  wire \mem_reg[14][58]_srl15_n_2 ;
  wire \mem_reg[14][59]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][60]_srl15_n_2 ;
  wire \mem_reg[14][61]_srl15_n_2 ;
  wire \mem_reg[14][62]_srl15_n_2 ;
  wire \mem_reg[14][63]_srl15_n_2 ;
  wire \mem_reg[14][64]_srl15_n_2 ;
  wire \mem_reg[14][65]_srl15_n_2 ;
  wire \mem_reg[14][66]_srl15_n_2 ;
  wire \mem_reg[14][67]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;
  wire sel;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(\dout_reg[3]_0 ),
        .I3(\dout_reg[3]_1 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][29]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][30]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][31]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][32]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][33]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][34]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][35]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][36]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][37]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][38]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][39]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][3]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][40]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][41]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][42]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][43]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][44]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][45]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][46]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][47]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][48]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][49]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][50]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][51]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][52]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][53]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][54]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][55]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][56]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][57]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][58]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][59]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][60]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][61]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][62]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][63]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][64]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][65]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][66]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][67]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_srl__parameterized5
   (\len_cnt_reg[7] ,
    D,
    req_en__0,
    \dout_reg[72]_0 ,
    data_en__3,
    pop,
    E,
    push,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    \last_cnt_reg[1] ,
    \last_cnt_reg[1]_0 ,
    \dout[3]_i_2 ,
    WVALID_Dummy,
    \last_cnt_reg[4] ,
    fifo_valid,
    m_axi_gmem_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    \dout_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[72]_1 ,
    ap_clk,
    \dout_reg[72]_2 );
  output \len_cnt_reg[7] ;
  output [3:0]D;
  output req_en__0;
  output [39:0]\dout_reg[72]_0 ;
  output data_en__3;
  output pop;
  output [0:0]E;
  output push;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [1:0]Q;
  input \last_cnt_reg[1] ;
  input \last_cnt_reg[1]_0 ;
  input \dout[3]_i_2 ;
  input WVALID_Dummy;
  input [4:0]\last_cnt_reg[4] ;
  input fifo_valid;
  input m_axi_gmem_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input \dout_reg[0]_0 ;
  input [32:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[72]_1 ;
  input ap_clk;
  input \dout_reg[72]_2 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire data_en__3;
  wire \dout[3]_i_2 ;
  wire \dout_reg[0]_0 ;
  wire [39:0]\dout_reg[72]_0 ;
  wire [3:0]\dout_reg[72]_1 ;
  wire \dout_reg[72]_2 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [32:0]in;
  wire \last_cnt[4]_i_4_n_2 ;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[1]_0 ;
  wire [4:0]\last_cnt_reg[4] ;
  wire \len_cnt_reg[7] ;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][29]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][30]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][64]_srl15_n_2 ;
  wire \mem_reg[14][65]_srl15_n_2 ;
  wire \mem_reg[14][66]_srl15_n_2 ;
  wire \mem_reg[14][67]_srl15_n_2 ;
  wire \mem_reg[14][68]_srl15_n_2 ;
  wire \mem_reg[14][69]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][70]_srl15_n_2 ;
  wire \mem_reg[14][71]_srl15_n_2 ;
  wire \mem_reg[14][72]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[30]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(flying_req_reg_0),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    \dout[3]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\last_cnt_reg[1] ),
        .I3(\last_cnt_reg[1]_0 ),
        .I4(\dout[3]_i_2 ),
        .I5(WVALID_Dummy),
        .O(\len_cnt_reg[7] ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [0]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [10]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [11]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [12]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [13]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [14]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [15]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [16]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [17]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [18]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [19]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [1]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [20]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [21]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [22]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [23]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [24]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [25]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [26]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [27]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [28]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [29]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [2]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [30]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [3]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [4]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [5]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [31]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [32]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [33]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [34]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][68]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [35]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][69]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [36]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [6]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][70]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [37]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][71]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [38]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][72]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [39]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [7]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [8]),
        .R(\dout_reg[72]_2 ));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [9]),
        .R(\dout_reg[72]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg_0),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(\last_cnt_reg[4] [0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[1]_0 ),
        .I3(\last_cnt_reg[1] ),
        .I4(in[32]),
        .I5(\last_cnt_reg[4] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[32]),
        .I1(push),
        .I2(p_8_in),
        .I3(\last_cnt_reg[4] [0]),
        .I4(\last_cnt_reg[4] [2]),
        .I5(\last_cnt_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(\last_cnt_reg[4] [1]),
        .I1(\last_cnt[4]_i_4_n_2 ),
        .I2(\last_cnt_reg[4] [3]),
        .I3(\last_cnt_reg[4] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[1]_0 ),
        .I2(\last_cnt_reg[1] ),
        .I3(in[32]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(\last_cnt_reg[4] [1]),
        .I1(\last_cnt[4]_i_4_n_2 ),
        .I2(\last_cnt_reg[4] [2]),
        .I3(\last_cnt_reg[4] [4]),
        .I4(\last_cnt_reg[4] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[72]_0 [39]),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(\last_cnt_reg[4] [0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[1]_0 ),
        .I3(\last_cnt_reg[1] ),
        .I4(in[32]),
        .I5(\last_cnt_reg[4] [1]),
        .O(\last_cnt[4]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(\last_cnt_reg[4] [2]),
        .I1(\last_cnt_reg[4] [1]),
        .I2(\last_cnt_reg[4] [0]),
        .I3(\last_cnt_reg[4] [3]),
        .I4(\last_cnt_reg[4] [4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\last_cnt_reg[1] ),
        .I1(\last_cnt_reg[1]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][64]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][65]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][66]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][67]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][68]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][68]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][68]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][69]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][69]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][69]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][70]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][70]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][70]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][71]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][71]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][71]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][72]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][72]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][72]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \state[0]_i_2 
       (.I0(fifo_valid),
        .I1(\dout_reg[72]_0 [39]),
        .I2(m_axi_gmem_WREADY),
        .I3(flying_req_reg),
        .I4(flying_req_reg_0),
        .I5(data_en__3),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_store
   (wrsp_type,
    \bus_narrow_gen.offset_full_n ,
    full_n_reg,
    full_n_reg_0,
    dout_vld_reg,
    ursp_ready,
    tmp_valid,
    WVALID_Dummy,
    WSTRB_Dummy,
    E,
    resp_ready__1,
    full_n_reg_1,
    full_n_reg_2,
    D,
    \tmp_len_reg[31]_0 ,
    WDATA_Dummy,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    push,
    push_0,
    \bus_narrow_gen.ready_for_data__0 ,
    Q,
    \mOutPtr_reg[0] ,
    last_resp,
    runBench_U0_m_axi_gmem_BREADY,
    need_wrsp,
    WREADY_Dummy,
    \bus_narrow_gen.data_valid_reg_0 ,
    burst_valid,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_1,
    in,
    \mem_reg[30] );
  output wrsp_type;
  output \bus_narrow_gen.offset_full_n ;
  output full_n_reg;
  output full_n_reg_0;
  output dout_vld_reg;
  output ursp_ready;
  output tmp_valid;
  output WVALID_Dummy;
  output [0:0]WSTRB_Dummy;
  output [0:0]E;
  output resp_ready__1;
  output [0:0]full_n_reg_1;
  output [0:0]full_n_reg_2;
  output [1:0]D;
  output [84:0]\tmp_len_reg[31]_0 ;
  output [30:0]WDATA_Dummy;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input push;
  input push_0;
  input \bus_narrow_gen.ready_for_data__0 ;
  input [1:0]Q;
  input [0:0]\mOutPtr_reg[0] ;
  input last_resp;
  input runBench_U0_m_axi_gmem_BREADY;
  input need_wrsp;
  input WREADY_Dummy;
  input \bus_narrow_gen.data_valid_reg_0 ;
  input burst_valid;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter1_1;
  input [89:0]in;
  input [30:0]\mem_reg[30] ;

  wire AWREADY_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [30:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire [0:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_rst_n;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_5;
  wire buff_wdata_n_8;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_narrow_gen.data_valid_reg_0 ;
  wire \bus_narrow_gen.first_split ;
  wire \bus_narrow_gen.len_cnt[0]_i_4_n_2 ;
  wire [28:0]\bus_narrow_gen.len_cnt_reg ;
  wire \bus_narrow_gen.len_cnt_reg[0]_i_2_n_2 ;
  wire \bus_narrow_gen.len_cnt_reg[0]_i_2_n_3 ;
  wire \bus_narrow_gen.len_cnt_reg[0]_i_2_n_4 ;
  wire \bus_narrow_gen.len_cnt_reg[0]_i_2_n_5 ;
  wire \bus_narrow_gen.len_cnt_reg[0]_i_2_n_6 ;
  wire \bus_narrow_gen.len_cnt_reg[0]_i_2_n_7 ;
  wire \bus_narrow_gen.len_cnt_reg[0]_i_2_n_8 ;
  wire \bus_narrow_gen.len_cnt_reg[0]_i_2_n_9 ;
  wire \bus_narrow_gen.len_cnt_reg[12]_i_1_n_2 ;
  wire \bus_narrow_gen.len_cnt_reg[12]_i_1_n_3 ;
  wire \bus_narrow_gen.len_cnt_reg[12]_i_1_n_4 ;
  wire \bus_narrow_gen.len_cnt_reg[12]_i_1_n_5 ;
  wire \bus_narrow_gen.len_cnt_reg[12]_i_1_n_6 ;
  wire \bus_narrow_gen.len_cnt_reg[12]_i_1_n_7 ;
  wire \bus_narrow_gen.len_cnt_reg[12]_i_1_n_8 ;
  wire \bus_narrow_gen.len_cnt_reg[12]_i_1_n_9 ;
  wire \bus_narrow_gen.len_cnt_reg[16]_i_1_n_2 ;
  wire \bus_narrow_gen.len_cnt_reg[16]_i_1_n_3 ;
  wire \bus_narrow_gen.len_cnt_reg[16]_i_1_n_4 ;
  wire \bus_narrow_gen.len_cnt_reg[16]_i_1_n_5 ;
  wire \bus_narrow_gen.len_cnt_reg[16]_i_1_n_6 ;
  wire \bus_narrow_gen.len_cnt_reg[16]_i_1_n_7 ;
  wire \bus_narrow_gen.len_cnt_reg[16]_i_1_n_8 ;
  wire \bus_narrow_gen.len_cnt_reg[16]_i_1_n_9 ;
  wire \bus_narrow_gen.len_cnt_reg[20]_i_1_n_2 ;
  wire \bus_narrow_gen.len_cnt_reg[20]_i_1_n_3 ;
  wire \bus_narrow_gen.len_cnt_reg[20]_i_1_n_4 ;
  wire \bus_narrow_gen.len_cnt_reg[20]_i_1_n_5 ;
  wire \bus_narrow_gen.len_cnt_reg[20]_i_1_n_6 ;
  wire \bus_narrow_gen.len_cnt_reg[20]_i_1_n_7 ;
  wire \bus_narrow_gen.len_cnt_reg[20]_i_1_n_8 ;
  wire \bus_narrow_gen.len_cnt_reg[20]_i_1_n_9 ;
  wire \bus_narrow_gen.len_cnt_reg[24]_i_1_n_2 ;
  wire \bus_narrow_gen.len_cnt_reg[24]_i_1_n_3 ;
  wire \bus_narrow_gen.len_cnt_reg[24]_i_1_n_4 ;
  wire \bus_narrow_gen.len_cnt_reg[24]_i_1_n_5 ;
  wire \bus_narrow_gen.len_cnt_reg[24]_i_1_n_6 ;
  wire \bus_narrow_gen.len_cnt_reg[24]_i_1_n_7 ;
  wire \bus_narrow_gen.len_cnt_reg[24]_i_1_n_8 ;
  wire \bus_narrow_gen.len_cnt_reg[24]_i_1_n_9 ;
  wire \bus_narrow_gen.len_cnt_reg[28]_i_1_n_9 ;
  wire \bus_narrow_gen.len_cnt_reg[4]_i_1_n_2 ;
  wire \bus_narrow_gen.len_cnt_reg[4]_i_1_n_3 ;
  wire \bus_narrow_gen.len_cnt_reg[4]_i_1_n_4 ;
  wire \bus_narrow_gen.len_cnt_reg[4]_i_1_n_5 ;
  wire \bus_narrow_gen.len_cnt_reg[4]_i_1_n_6 ;
  wire \bus_narrow_gen.len_cnt_reg[4]_i_1_n_7 ;
  wire \bus_narrow_gen.len_cnt_reg[4]_i_1_n_8 ;
  wire \bus_narrow_gen.len_cnt_reg[4]_i_1_n_9 ;
  wire \bus_narrow_gen.len_cnt_reg[8]_i_1_n_2 ;
  wire \bus_narrow_gen.len_cnt_reg[8]_i_1_n_3 ;
  wire \bus_narrow_gen.len_cnt_reg[8]_i_1_n_4 ;
  wire \bus_narrow_gen.len_cnt_reg[8]_i_1_n_5 ;
  wire \bus_narrow_gen.len_cnt_reg[8]_i_1_n_6 ;
  wire \bus_narrow_gen.len_cnt_reg[8]_i_1_n_7 ;
  wire \bus_narrow_gen.len_cnt_reg[8]_i_1_n_8 ;
  wire \bus_narrow_gen.len_cnt_reg[8]_i_1_n_9 ;
  wire \bus_narrow_gen.next_offset1 ;
  wire \bus_narrow_gen.next_offset1_carry__0_n_2 ;
  wire \bus_narrow_gen.next_offset1_carry__0_n_3 ;
  wire \bus_narrow_gen.next_offset1_carry__0_n_4 ;
  wire \bus_narrow_gen.next_offset1_carry__0_n_5 ;
  wire \bus_narrow_gen.next_offset1_carry__1_n_5 ;
  wire \bus_narrow_gen.next_offset1_carry_n_2 ;
  wire \bus_narrow_gen.next_offset1_carry_n_3 ;
  wire \bus_narrow_gen.next_offset1_carry_n_4 ;
  wire \bus_narrow_gen.next_offset1_carry_n_5 ;
  wire \bus_narrow_gen.offset_full_n ;
  wire \bus_narrow_gen.offset_valid ;
  wire \bus_narrow_gen.ready_for_data__0 ;
  wire \bus_narrow_gen.split_cnt_reg_n_2_[0] ;
  wire \bus_narrow_gen.split_cnt_reg_n_2_[1] ;
  wire \bus_narrow_gen.split_cnt_reg_n_2_[2] ;
  wire \bus_narrow_gen.strb_buf ;
  wire \bus_narrow_gen.wreq_offset_n_10 ;
  wire \bus_narrow_gen.wreq_offset_n_11 ;
  wire \bus_narrow_gen.wreq_offset_n_12 ;
  wire \bus_narrow_gen.wreq_offset_n_13 ;
  wire \bus_narrow_gen.wreq_offset_n_14 ;
  wire \bus_narrow_gen.wreq_offset_n_15 ;
  wire \bus_narrow_gen.wreq_offset_n_16 ;
  wire \bus_narrow_gen.wreq_offset_n_17 ;
  wire \bus_narrow_gen.wreq_offset_n_18 ;
  wire \bus_narrow_gen.wreq_offset_n_19 ;
  wire \bus_narrow_gen.wreq_offset_n_20 ;
  wire \bus_narrow_gen.wreq_offset_n_21 ;
  wire \bus_narrow_gen.wreq_offset_n_22 ;
  wire \bus_narrow_gen.wreq_offset_n_7 ;
  wire \bus_narrow_gen.wreq_offset_n_8 ;
  wire \bus_narrow_gen.wreq_offset_n_9 ;
  wire dout_vld_reg;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [0:0]full_n_reg_2;
  wire [89:0]in;
  wire last_resp;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [30:0]\mem_reg[30] ;
  wire need_wrsp;
  wire next_wreq;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire resp_ready__1;
  wire runBench_U0_m_axi_gmem_BREADY;
  wire [31:6]tmp_len0;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__0_n_4;
  wire tmp_len0_carry__0_n_5;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__1_n_4;
  wire tmp_len0_carry__1_n_5;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__2_n_4;
  wire tmp_len0_carry__2_n_5;
  wire tmp_len0_carry__3_n_2;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry__3_n_4;
  wire tmp_len0_carry__3_n_5;
  wire tmp_len0_carry__4_n_2;
  wire tmp_len0_carry__4_n_3;
  wire tmp_len0_carry__4_n_4;
  wire tmp_len0_carry__4_n_5;
  wire tmp_len0_carry__5_n_4;
  wire tmp_len0_carry__5_n_5;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire [84:0]\tmp_len_reg[31]_0 ;
  wire tmp_valid;
  wire ursp_ready;
  wire valid_length;
  wire wdata_valid;
  wire [24:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;
  wire [3:0]\NLW_bus_narrow_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_bus_narrow_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_bus_narrow_gen.next_offset1_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_bus_narrow_gen.next_offset1_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_bus_narrow_gen.next_offset1_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_bus_narrow_gen.next_offset1_carry__1_O_UNCONNECTED ;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_len0_carry__5_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized1 buff_wdata
       (.Q({buff_wdata_n_8,buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38}),
        .SR(SR),
        .WSTRB_Dummy(WSTRB_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_1(ap_enable_reg_pp0_iter1_1),
        .ap_rst_n(ap_rst_n),
        .\bus_narrow_gen.first_split (\bus_narrow_gen.first_split ),
        .\bus_narrow_gen.offset_valid (\bus_narrow_gen.offset_valid ),
        .\bus_narrow_gen.ready_for_data__0 (\bus_narrow_gen.ready_for_data__0 ),
        .\bus_narrow_gen.strb_buf (\bus_narrow_gen.strb_buf ),
        .\dout_reg[519] (buff_wdata_n_5),
        .\dout_reg[519]_0 (\bus_narrow_gen.split_cnt_reg_n_2_[0] ),
        .\dout_reg[519]_1 (\bus_narrow_gen.split_cnt_reg_n_2_[2] ),
        .\dout_reg[519]_2 (\bus_narrow_gen.split_cnt_reg_n_2_[1] ),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_1),
        .full_n_reg_2(full_n_reg_2),
        .\mem_reg[30] (\mem_reg[30] ),
        .push_0(push_0),
        .wdata_valid(wdata_valid));
  FDRE \bus_narrow_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_38),
        .Q(WDATA_Dummy[0]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_28),
        .Q(WDATA_Dummy[10]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_27),
        .Q(WDATA_Dummy[11]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_26),
        .Q(WDATA_Dummy[12]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_25),
        .Q(WDATA_Dummy[13]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_24),
        .Q(WDATA_Dummy[14]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_23),
        .Q(WDATA_Dummy[15]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_22),
        .Q(WDATA_Dummy[16]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_21),
        .Q(WDATA_Dummy[17]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_20),
        .Q(WDATA_Dummy[18]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_19),
        .Q(WDATA_Dummy[19]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_37),
        .Q(WDATA_Dummy[1]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_18),
        .Q(WDATA_Dummy[20]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_17),
        .Q(WDATA_Dummy[21]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_16),
        .Q(WDATA_Dummy[22]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_15),
        .Q(WDATA_Dummy[23]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[24]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[25]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[26]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[27]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[28]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[29]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_36),
        .Q(WDATA_Dummy[2]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_8),
        .Q(WDATA_Dummy[30]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_35),
        .Q(WDATA_Dummy[3]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_34),
        .Q(WDATA_Dummy[4]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_33),
        .Q(WDATA_Dummy[5]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_32),
        .Q(WDATA_Dummy[6]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_31),
        .Q(WDATA_Dummy[7]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_30),
        .Q(WDATA_Dummy[8]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(buff_wdata_n_29),
        .Q(WDATA_Dummy[9]),
        .R(\bus_narrow_gen.wreq_offset_n_18 ));
  FDRE \bus_narrow_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_narrow_gen.wreq_offset_n_17 ),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_narrow_gen.len_cnt[0]_i_4 
       (.I0(\bus_narrow_gen.len_cnt_reg [0]),
        .O(\bus_narrow_gen.len_cnt[0]_i_4_n_2 ));
  FDRE \bus_narrow_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[0]_i_2_n_9 ),
        .Q(\bus_narrow_gen.len_cnt_reg [0]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_narrow_gen.len_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\bus_narrow_gen.len_cnt_reg[0]_i_2_n_2 ,\bus_narrow_gen.len_cnt_reg[0]_i_2_n_3 ,\bus_narrow_gen.len_cnt_reg[0]_i_2_n_4 ,\bus_narrow_gen.len_cnt_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\bus_narrow_gen.len_cnt_reg[0]_i_2_n_6 ,\bus_narrow_gen.len_cnt_reg[0]_i_2_n_7 ,\bus_narrow_gen.len_cnt_reg[0]_i_2_n_8 ,\bus_narrow_gen.len_cnt_reg[0]_i_2_n_9 }),
        .S({\bus_narrow_gen.len_cnt_reg [3:1],\bus_narrow_gen.len_cnt[0]_i_4_n_2 }));
  FDRE \bus_narrow_gen.len_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[8]_i_1_n_7 ),
        .Q(\bus_narrow_gen.len_cnt_reg [10]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[8]_i_1_n_6 ),
        .Q(\bus_narrow_gen.len_cnt_reg [11]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[12]_i_1_n_9 ),
        .Q(\bus_narrow_gen.len_cnt_reg [12]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_narrow_gen.len_cnt_reg[12]_i_1 
       (.CI(\bus_narrow_gen.len_cnt_reg[8]_i_1_n_2 ),
        .CO({\bus_narrow_gen.len_cnt_reg[12]_i_1_n_2 ,\bus_narrow_gen.len_cnt_reg[12]_i_1_n_3 ,\bus_narrow_gen.len_cnt_reg[12]_i_1_n_4 ,\bus_narrow_gen.len_cnt_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_narrow_gen.len_cnt_reg[12]_i_1_n_6 ,\bus_narrow_gen.len_cnt_reg[12]_i_1_n_7 ,\bus_narrow_gen.len_cnt_reg[12]_i_1_n_8 ,\bus_narrow_gen.len_cnt_reg[12]_i_1_n_9 }),
        .S(\bus_narrow_gen.len_cnt_reg [15:12]));
  FDRE \bus_narrow_gen.len_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[12]_i_1_n_8 ),
        .Q(\bus_narrow_gen.len_cnt_reg [13]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[12]_i_1_n_7 ),
        .Q(\bus_narrow_gen.len_cnt_reg [14]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[12]_i_1_n_6 ),
        .Q(\bus_narrow_gen.len_cnt_reg [15]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[16]_i_1_n_9 ),
        .Q(\bus_narrow_gen.len_cnt_reg [16]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_narrow_gen.len_cnt_reg[16]_i_1 
       (.CI(\bus_narrow_gen.len_cnt_reg[12]_i_1_n_2 ),
        .CO({\bus_narrow_gen.len_cnt_reg[16]_i_1_n_2 ,\bus_narrow_gen.len_cnt_reg[16]_i_1_n_3 ,\bus_narrow_gen.len_cnt_reg[16]_i_1_n_4 ,\bus_narrow_gen.len_cnt_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_narrow_gen.len_cnt_reg[16]_i_1_n_6 ,\bus_narrow_gen.len_cnt_reg[16]_i_1_n_7 ,\bus_narrow_gen.len_cnt_reg[16]_i_1_n_8 ,\bus_narrow_gen.len_cnt_reg[16]_i_1_n_9 }),
        .S(\bus_narrow_gen.len_cnt_reg [19:16]));
  FDRE \bus_narrow_gen.len_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[16]_i_1_n_8 ),
        .Q(\bus_narrow_gen.len_cnt_reg [17]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[16]_i_1_n_7 ),
        .Q(\bus_narrow_gen.len_cnt_reg [18]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[16]_i_1_n_6 ),
        .Q(\bus_narrow_gen.len_cnt_reg [19]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[0]_i_2_n_8 ),
        .Q(\bus_narrow_gen.len_cnt_reg [1]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[20] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[20]_i_1_n_9 ),
        .Q(\bus_narrow_gen.len_cnt_reg [20]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_narrow_gen.len_cnt_reg[20]_i_1 
       (.CI(\bus_narrow_gen.len_cnt_reg[16]_i_1_n_2 ),
        .CO({\bus_narrow_gen.len_cnt_reg[20]_i_1_n_2 ,\bus_narrow_gen.len_cnt_reg[20]_i_1_n_3 ,\bus_narrow_gen.len_cnt_reg[20]_i_1_n_4 ,\bus_narrow_gen.len_cnt_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_narrow_gen.len_cnt_reg[20]_i_1_n_6 ,\bus_narrow_gen.len_cnt_reg[20]_i_1_n_7 ,\bus_narrow_gen.len_cnt_reg[20]_i_1_n_8 ,\bus_narrow_gen.len_cnt_reg[20]_i_1_n_9 }),
        .S(\bus_narrow_gen.len_cnt_reg [23:20]));
  FDRE \bus_narrow_gen.len_cnt_reg[21] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[20]_i_1_n_8 ),
        .Q(\bus_narrow_gen.len_cnt_reg [21]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[22] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[20]_i_1_n_7 ),
        .Q(\bus_narrow_gen.len_cnt_reg [22]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[23] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[20]_i_1_n_6 ),
        .Q(\bus_narrow_gen.len_cnt_reg [23]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[24] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[24]_i_1_n_9 ),
        .Q(\bus_narrow_gen.len_cnt_reg [24]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_narrow_gen.len_cnt_reg[24]_i_1 
       (.CI(\bus_narrow_gen.len_cnt_reg[20]_i_1_n_2 ),
        .CO({\bus_narrow_gen.len_cnt_reg[24]_i_1_n_2 ,\bus_narrow_gen.len_cnt_reg[24]_i_1_n_3 ,\bus_narrow_gen.len_cnt_reg[24]_i_1_n_4 ,\bus_narrow_gen.len_cnt_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_narrow_gen.len_cnt_reg[24]_i_1_n_6 ,\bus_narrow_gen.len_cnt_reg[24]_i_1_n_7 ,\bus_narrow_gen.len_cnt_reg[24]_i_1_n_8 ,\bus_narrow_gen.len_cnt_reg[24]_i_1_n_9 }),
        .S(\bus_narrow_gen.len_cnt_reg [27:24]));
  FDRE \bus_narrow_gen.len_cnt_reg[25] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[24]_i_1_n_8 ),
        .Q(\bus_narrow_gen.len_cnt_reg [25]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[26] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[24]_i_1_n_7 ),
        .Q(\bus_narrow_gen.len_cnt_reg [26]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[27] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[24]_i_1_n_6 ),
        .Q(\bus_narrow_gen.len_cnt_reg [27]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[28] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[28]_i_1_n_9 ),
        .Q(\bus_narrow_gen.len_cnt_reg [28]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_narrow_gen.len_cnt_reg[28]_i_1 
       (.CI(\bus_narrow_gen.len_cnt_reg[24]_i_1_n_2 ),
        .CO(\NLW_bus_narrow_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bus_narrow_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED [3:1],\bus_narrow_gen.len_cnt_reg[28]_i_1_n_9 }),
        .S({1'b0,1'b0,1'b0,\bus_narrow_gen.len_cnt_reg [28]}));
  FDRE \bus_narrow_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[0]_i_2_n_7 ),
        .Q(\bus_narrow_gen.len_cnt_reg [2]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[0]_i_2_n_6 ),
        .Q(\bus_narrow_gen.len_cnt_reg [3]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[4]_i_1_n_9 ),
        .Q(\bus_narrow_gen.len_cnt_reg [4]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_narrow_gen.len_cnt_reg[4]_i_1 
       (.CI(\bus_narrow_gen.len_cnt_reg[0]_i_2_n_2 ),
        .CO({\bus_narrow_gen.len_cnt_reg[4]_i_1_n_2 ,\bus_narrow_gen.len_cnt_reg[4]_i_1_n_3 ,\bus_narrow_gen.len_cnt_reg[4]_i_1_n_4 ,\bus_narrow_gen.len_cnt_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_narrow_gen.len_cnt_reg[4]_i_1_n_6 ,\bus_narrow_gen.len_cnt_reg[4]_i_1_n_7 ,\bus_narrow_gen.len_cnt_reg[4]_i_1_n_8 ,\bus_narrow_gen.len_cnt_reg[4]_i_1_n_9 }),
        .S(\bus_narrow_gen.len_cnt_reg [7:4]));
  FDRE \bus_narrow_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[4]_i_1_n_8 ),
        .Q(\bus_narrow_gen.len_cnt_reg [5]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[4]_i_1_n_7 ),
        .Q(\bus_narrow_gen.len_cnt_reg [6]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[4]_i_1_n_6 ),
        .Q(\bus_narrow_gen.len_cnt_reg [7]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  FDRE \bus_narrow_gen.len_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[8]_i_1_n_9 ),
        .Q(\bus_narrow_gen.len_cnt_reg [8]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_narrow_gen.len_cnt_reg[8]_i_1 
       (.CI(\bus_narrow_gen.len_cnt_reg[4]_i_1_n_2 ),
        .CO({\bus_narrow_gen.len_cnt_reg[8]_i_1_n_2 ,\bus_narrow_gen.len_cnt_reg[8]_i_1_n_3 ,\bus_narrow_gen.len_cnt_reg[8]_i_1_n_4 ,\bus_narrow_gen.len_cnt_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_narrow_gen.len_cnt_reg[8]_i_1_n_6 ,\bus_narrow_gen.len_cnt_reg[8]_i_1_n_7 ,\bus_narrow_gen.len_cnt_reg[8]_i_1_n_8 ,\bus_narrow_gen.len_cnt_reg[8]_i_1_n_9 }),
        .S(\bus_narrow_gen.len_cnt_reg [11:8]));
  FDRE \bus_narrow_gen.len_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_narrow_gen.strb_buf ),
        .D(\bus_narrow_gen.len_cnt_reg[8]_i_1_n_8 ),
        .Q(\bus_narrow_gen.len_cnt_reg [9]),
        .R(\bus_narrow_gen.wreq_offset_n_19 ));
  CARRY4 \bus_narrow_gen.next_offset1_carry 
       (.CI(1'b0),
        .CO({\bus_narrow_gen.next_offset1_carry_n_2 ,\bus_narrow_gen.next_offset1_carry_n_3 ,\bus_narrow_gen.next_offset1_carry_n_4 ,\bus_narrow_gen.next_offset1_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_narrow_gen.next_offset1_carry_O_UNCONNECTED [3:0]),
        .S({\bus_narrow_gen.wreq_offset_n_7 ,\bus_narrow_gen.wreq_offset_n_8 ,\bus_narrow_gen.wreq_offset_n_9 ,\bus_narrow_gen.wreq_offset_n_10 }));
  CARRY4 \bus_narrow_gen.next_offset1_carry__0 
       (.CI(\bus_narrow_gen.next_offset1_carry_n_2 ),
        .CO({\bus_narrow_gen.next_offset1_carry__0_n_2 ,\bus_narrow_gen.next_offset1_carry__0_n_3 ,\bus_narrow_gen.next_offset1_carry__0_n_4 ,\bus_narrow_gen.next_offset1_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_narrow_gen.next_offset1_carry__0_O_UNCONNECTED [3:0]),
        .S({\bus_narrow_gen.wreq_offset_n_11 ,\bus_narrow_gen.wreq_offset_n_12 ,\bus_narrow_gen.wreq_offset_n_13 ,\bus_narrow_gen.wreq_offset_n_14 }));
  CARRY4 \bus_narrow_gen.next_offset1_carry__1 
       (.CI(\bus_narrow_gen.next_offset1_carry__0_n_2 ),
        .CO({\NLW_bus_narrow_gen.next_offset1_carry__1_CO_UNCONNECTED [3:2],\bus_narrow_gen.next_offset1 ,\bus_narrow_gen.next_offset1_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_narrow_gen.next_offset1_carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\bus_narrow_gen.wreq_offset_n_15 ,\bus_narrow_gen.wreq_offset_n_16 }));
  FDRE \bus_narrow_gen.split_cnt_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_narrow_gen.wreq_offset_n_22 ),
        .Q(\bus_narrow_gen.split_cnt_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \bus_narrow_gen.split_cnt_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_narrow_gen.wreq_offset_n_21 ),
        .Q(\bus_narrow_gen.split_cnt_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \bus_narrow_gen.split_cnt_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_narrow_gen.wreq_offset_n_20 ),
        .Q(\bus_narrow_gen.split_cnt_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \bus_narrow_gen.strb_buf_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_5),
        .Q(WSTRB_Dummy),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo \bus_narrow_gen.wreq_offset 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(\bus_narrow_gen.next_offset1 ),
        .E(E),
        .Q(\tmp_len_reg[31]_0 [84:58]),
        .S({\bus_narrow_gen.wreq_offset_n_7 ,\bus_narrow_gen.wreq_offset_n_8 ,\bus_narrow_gen.wreq_offset_n_9 ,\bus_narrow_gen.wreq_offset_n_10 }),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_narrow_gen.wreq_offset_n_19 ),
        .ap_rst_n_1(\bus_narrow_gen.wreq_offset_n_20 ),
        .ap_rst_n_2(\bus_narrow_gen.wreq_offset_n_21 ),
        .ap_rst_n_3(\bus_narrow_gen.wreq_offset_n_22 ),
        .burst_valid(burst_valid),
        .\bus_narrow_gen.data_valid_reg (\bus_narrow_gen.data_valid_reg_0 ),
        .\bus_narrow_gen.first_split (\bus_narrow_gen.first_split ),
        .\bus_narrow_gen.len_cnt_reg (\bus_narrow_gen.len_cnt_reg ),
        .\bus_narrow_gen.len_cnt_reg[22] ({\bus_narrow_gen.wreq_offset_n_11 ,\bus_narrow_gen.wreq_offset_n_12 ,\bus_narrow_gen.wreq_offset_n_13 ,\bus_narrow_gen.wreq_offset_n_14 }),
        .\bus_narrow_gen.len_cnt_reg[27] ({\bus_narrow_gen.wreq_offset_n_15 ,\bus_narrow_gen.wreq_offset_n_16 }),
        .\bus_narrow_gen.offset_valid (\bus_narrow_gen.offset_valid ),
        .\bus_narrow_gen.ready_for_data__0 (\bus_narrow_gen.ready_for_data__0 ),
        .\bus_narrow_gen.split_cnt_reg[2] (\bus_narrow_gen.split_cnt_reg_n_2_[1] ),
        .\bus_narrow_gen.split_cnt_reg[2]_0 (\bus_narrow_gen.split_cnt_reg_n_2_[2] ),
        .\bus_narrow_gen.split_cnt_reg[2]_1 (\bus_narrow_gen.split_cnt_reg_n_2_[0] ),
        .\bus_narrow_gen.strb_buf (\bus_narrow_gen.strb_buf ),
        .dout_vld_reg_0(\bus_narrow_gen.wreq_offset_n_18 ),
        .full_n_reg_0(\bus_narrow_gen.offset_full_n ),
        .full_n_reg_1(\bus_narrow_gen.wreq_offset_n_17 ),
        .full_n_reg_2(tmp_valid),
        .push(push_1),
        .wdata_valid(wdata_valid),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .Q(Q),
        .S({fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[70] ({fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94}),
        .\dout_reg[74] ({fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}),
        .\dout_reg[78] ({fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102}),
        .\dout_reg[82] ({fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106}),
        .\dout_reg[86] ({fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110}),
        .\dout_reg[88] ({wreq_len,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87}),
        .\dout_reg[89] ({fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113}),
        .full_n_reg_0(full_n_reg),
        .in(in),
        .next_wreq(next_wreq),
        .push(push),
        .s_ready_t_reg(fifo_wreq_n_114),
        .tmp_valid_reg(tmp_valid),
        .tmp_valid_reg_0(\bus_narrow_gen.offset_full_n ),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized2 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(\mOutPtr_reg[0] ),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (\bus_narrow_gen.offset_full_n ),
        .\mOutPtr_reg[0]_1 (tmp_valid),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .push(push_1),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_83),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_82),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_81),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_80),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_87),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_86),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_85),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_84),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_2,tmp_len0_carry_n_3,tmp_len0_carry_n_4,tmp_len0_carry_n_5}),
        .CYINIT(1'b0),
        .DI({wreq_len[2:0],1'b0}),
        .O({tmp_len0[8:6],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_2),
        .CO({tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3,tmp_len0_carry__0_n_4,tmp_len0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(wreq_len[6:3]),
        .O(tmp_len0[12:9]),
        .S({fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_2),
        .CO({tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3,tmp_len0_carry__1_n_4,tmp_len0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI(wreq_len[10:7]),
        .O(tmp_len0[16:13]),
        .S({fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_2),
        .CO({tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3,tmp_len0_carry__2_n_4,tmp_len0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI(wreq_len[14:11]),
        .O(tmp_len0[20:17]),
        .S({fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_2),
        .CO({tmp_len0_carry__3_n_2,tmp_len0_carry__3_n_3,tmp_len0_carry__3_n_4,tmp_len0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI(wreq_len[18:15]),
        .O(tmp_len0[24:21]),
        .S({fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__4
       (.CI(tmp_len0_carry__3_n_2),
        .CO({tmp_len0_carry__4_n_2,tmp_len0_carry__4_n_3,tmp_len0_carry__4_n_4,tmp_len0_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI(wreq_len[22:19]),
        .O(tmp_len0[28:25]),
        .S({fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__5
       (.CI(tmp_len0_carry__4_n_2),
        .CO({NLW_tmp_len0_carry__5_CO_UNCONNECTED[3:2],tmp_len0_carry__5_n_4,tmp_len0_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len[24:23]}),
        .O({NLW_tmp_len0_carry__5_O_UNCONNECTED[3],tmp_len0[31:29]}),
        .S({1'b0,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [64]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [65]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [66]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [67]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [68]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [69]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [70]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [71]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [72]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [73]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [74]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [75]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [76]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [77]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [78]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [79]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [80]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [81]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [82]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [83]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [84]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_114),
        .Q(tmp_valid),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized3 user_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg),
        .full_n_reg_0(ursp_ready),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .push__0(push__0),
        .runBench_U0_m_axi_gmem_BREADY(runBench_U0_m_axi_gmem_BREADY),
        .wrsp_type(wrsp_type),
        .wrsp_valid(wrsp_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_throttle
   (SR,
    AWREADY_Dummy_0,
    full_n_reg,
    \len_cnt_reg[7] ,
    \bus_narrow_gen.ready_for_data__0 ,
    sel,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    ap_rst_n_0,
    full_n_reg_0,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    \last_cnt_reg[1]_0 ,
    Q,
    \data_buf_reg[30] ,
    WVALID_Dummy,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    m_axi_gmem_WREADY,
    \dout_reg[72]_0 ,
    m_axi_gmem_AWREADY,
    in,
    \dout_reg[64] );
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output full_n_reg;
  output \len_cnt_reg[7] ;
  output \bus_narrow_gen.ready_for_data__0 ;
  output sel;
  output [39:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output ap_rst_n_0;
  output full_n_reg_0;
  output m_axi_gmem_AWVALID;
  output [64:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input \last_cnt_reg[1]_0 ;
  input [1:0]Q;
  input \data_buf_reg[30] ;
  input WVALID_Dummy;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input m_axi_gmem_WREADY;
  input \dout_reg[72]_0 ;
  input m_axi_gmem_AWREADY;
  input [62:0]in;
  input [31:0]\dout_reg[64] ;

  wire AWREADY_Dummy_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_narrow_gen.ready_for_data__0 ;
  wire \data_buf_reg[30] ;
  wire data_fifo_n_5;
  wire data_fifo_n_51;
  wire data_fifo_n_55;
  wire data_fifo_n_6;
  wire data_fifo_n_7;
  wire data_fifo_n_8;
  wire [64:0]\data_p1_reg[67] ;
  wire \dout_reg[0] ;
  wire [31:0]\dout_reg[64] ;
  wire [39:0]\dout_reg[72] ;
  wire \dout_reg[72]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_2;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [62:0]in;
  wire \last_cnt[0]_i_1_n_2 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[1]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire \len_cnt_reg[7] ;
  wire load_p2;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_3;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized7 data_fifo
       (.D({data_fifo_n_5,data_fifo_n_6,data_fifo_n_7,data_fifo_n_8}),
        .E(data_fifo_n_51),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\bus_narrow_gen.ready_for_data__0 (\bus_narrow_gen.ready_for_data__0 ),
        .\data_buf_reg[30] (\data_buf_reg[30] ),
        .\dout_reg[72] (\dout_reg[72] ),
        .\dout_reg[72]_0 (SR),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_55),
        .flying_req_reg(rs_req_n_3),
        .flying_req_reg_0(flying_req_reg_n_2),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .in({\dout_reg[72]_0 ,\dout_reg[64] }),
        .\last_cnt_reg[1] (\last_cnt_reg[1]_0 ),
        .\last_cnt_reg[4] ({last_cnt_reg,last_cnt_reg__0}),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_55),
        .Q(flying_req_reg_n_2),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_2 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(\last_cnt[0]_i_1_n_2 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(data_fifo_n_8),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(data_fifo_n_7),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(data_fifo_n_6),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized6 req_fifo
       (.Q({req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\dout_reg[0] (\dout_reg[0] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70}),
        .E(load_p2),
        .Q(last_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[2] (rs_req_n_3),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .\state[0]_i_2 (flying_req_reg_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_write
   (last_resp,
    SR,
    AWREADY_Dummy,
    burst_valid,
    WREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    \bus_narrow_gen.ready_for_data__0 ,
    Q,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    WSTRB_Dummy,
    ap_rst_n,
    WVALID_Dummy,
    tmp_valid,
    \bus_narrow_gen.offset_full_n ,
    resp_ready__1,
    m_axi_gmem_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_BVALID,
    D,
    m_axi_gmem_AWREADY,
    E,
    WDATA_Dummy);
  output last_resp;
  output [0:0]SR;
  output AWREADY_Dummy;
  output burst_valid;
  output WREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output \bus_narrow_gen.ready_for_data__0 ;
  output [0:0]Q;
  output [39:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output m_axi_gmem_AWVALID;
  output [64:0]\data_p1_reg[67] ;
  input ap_clk;
  input [0:0]WSTRB_Dummy;
  input ap_rst_n;
  input WVALID_Dummy;
  input tmp_valid;
  input \bus_narrow_gen.offset_full_n ;
  input resp_ready__1;
  input m_axi_gmem_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_BVALID;
  input [84:0]D;
  input m_axi_gmem_AWREADY;
  input [0:0]E;
  input [30:0]WDATA_Dummy;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire [84:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [30:0]WDATA_Dummy;
  wire WLAST_Dummy_reg_n_2;
  wire WREADY_Dummy;
  wire [0:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:3]awaddr_tmp;
  wire [3:2]awlen_tmp;
  wire [8:3]beat_len;
  wire burst_valid;
  wire \bus_narrow_gen.offset_full_n ;
  wire \bus_narrow_gen.ready_for_data__0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_2 ;
  wire [63:3]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[5]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ;
  wire [3:2]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__8 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [63:3]data1;
  wire \data_buf_reg_n_2_[0] ;
  wire \data_buf_reg_n_2_[10] ;
  wire \data_buf_reg_n_2_[11] ;
  wire \data_buf_reg_n_2_[12] ;
  wire \data_buf_reg_n_2_[13] ;
  wire \data_buf_reg_n_2_[14] ;
  wire \data_buf_reg_n_2_[15] ;
  wire \data_buf_reg_n_2_[16] ;
  wire \data_buf_reg_n_2_[17] ;
  wire \data_buf_reg_n_2_[18] ;
  wire \data_buf_reg_n_2_[19] ;
  wire \data_buf_reg_n_2_[1] ;
  wire \data_buf_reg_n_2_[20] ;
  wire \data_buf_reg_n_2_[21] ;
  wire \data_buf_reg_n_2_[22] ;
  wire \data_buf_reg_n_2_[23] ;
  wire \data_buf_reg_n_2_[24] ;
  wire \data_buf_reg_n_2_[25] ;
  wire \data_buf_reg_n_2_[26] ;
  wire \data_buf_reg_n_2_[27] ;
  wire \data_buf_reg_n_2_[28] ;
  wire \data_buf_reg_n_2_[29] ;
  wire \data_buf_reg_n_2_[2] ;
  wire \data_buf_reg_n_2_[30] ;
  wire \data_buf_reg_n_2_[3] ;
  wire \data_buf_reg_n_2_[4] ;
  wire \data_buf_reg_n_2_[5] ;
  wire \data_buf_reg_n_2_[6] ;
  wire \data_buf_reg_n_2_[7] ;
  wire \data_buf_reg_n_2_[8] ;
  wire \data_buf_reg_n_2_[9] ;
  wire [64:0]\data_p1_reg[67] ;
  wire [39:0]\dout_reg[72] ;
  wire \end_addr[13]_i_2_n_2 ;
  wire \end_addr[13]_i_3_n_2 ;
  wire \end_addr[13]_i_4_n_2 ;
  wire \end_addr[13]_i_5_n_2 ;
  wire \end_addr[17]_i_2_n_2 ;
  wire \end_addr[17]_i_3_n_2 ;
  wire \end_addr[17]_i_4_n_2 ;
  wire \end_addr[17]_i_5_n_2 ;
  wire \end_addr[21]_i_2_n_2 ;
  wire \end_addr[21]_i_3_n_2 ;
  wire \end_addr[21]_i_4_n_2 ;
  wire \end_addr[21]_i_5_n_2 ;
  wire \end_addr[25]_i_2_n_2 ;
  wire \end_addr[25]_i_3_n_2 ;
  wire \end_addr[25]_i_4_n_2 ;
  wire \end_addr[25]_i_5_n_2 ;
  wire \end_addr[29]_i_2_n_2 ;
  wire \end_addr[29]_i_3_n_2 ;
  wire \end_addr[29]_i_4_n_2 ;
  wire \end_addr[29]_i_5_n_2 ;
  wire \end_addr[33]_i_2_n_2 ;
  wire \end_addr[33]_i_3_n_2 ;
  wire \end_addr[9]_i_2_n_2 ;
  wire \end_addr[9]_i_3_n_2 ;
  wire \end_addr[9]_i_4_n_2 ;
  wire \end_addr[9]_i_5_n_2 ;
  wire \end_addr_reg_n_2_[10] ;
  wire \end_addr_reg_n_2_[11] ;
  wire \end_addr_reg_n_2_[5] ;
  wire \end_addr_reg_n_2_[6] ;
  wire \end_addr_reg_n_2_[7] ;
  wire \end_addr_reg_n_2_[8] ;
  wire \end_addr_reg_n_2_[9] ;
  wire fifo_burst_n_12;
  wire fifo_burst_n_13;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_16;
  wire fifo_burst_n_17;
  wire fifo_burst_n_18;
  wire fifo_burst_n_6;
  wire fifo_burst_ready;
  wire fifo_resp_n_5;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_i_4_n_2;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__1_i_1_n_2;
  wire first_sect_carry__1_i_2_n_2;
  wire first_sect_carry__1_i_3_n_2;
  wire first_sect_carry__1_i_4_n_2;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__2_i_1_n_2;
  wire first_sect_carry__2_i_2_n_2;
  wire first_sect_carry__2_i_3_n_2;
  wire first_sect_carry__2_i_4_n_2;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__3_i_1_n_2;
  wire first_sect_carry__3_i_2_n_2;
  wire first_sect_carry__3_n_5;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_2;
  wire last_sect_carry__0_i_1_n_2;
  wire last_sect_carry__0_i_2_n_2;
  wire last_sect_carry__0_i_3_n_2;
  wire last_sect_carry__0_i_4_n_2;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__1_i_1_n_2;
  wire last_sect_carry__1_i_2_n_2;
  wire last_sect_carry__1_i_3_n_2;
  wire last_sect_carry__1_i_4_n_2;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__2_i_1_n_2;
  wire last_sect_carry__2_i_2_n_2;
  wire last_sect_carry__2_i_3_n_2;
  wire last_sect_carry__2_i_4_n_2;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__3_n_5;
  wire last_sect_carry_i_1_n_2;
  wire last_sect_carry_i_2_n_2;
  wire last_sect_carry_i_3_n_2;
  wire last_sect_carry_i_4_n_2;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire \len_cnt[7]_i_4_n_2 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire [4:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [11:5]p_1_in;
  wire push;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_188;
  wire rs_wreq_n_189;
  wire rs_wreq_n_19;
  wire rs_wreq_n_190;
  wire rs_wreq_n_191;
  wire rs_wreq_n_192;
  wire rs_wreq_n_193;
  wire rs_wreq_n_194;
  wire rs_wreq_n_195;
  wire rs_wreq_n_196;
  wire rs_wreq_n_197;
  wire rs_wreq_n_198;
  wire rs_wreq_n_199;
  wire rs_wreq_n_20;
  wire rs_wreq_n_200;
  wire rs_wreq_n_201;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_8;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:6]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[32] ;
  wire \sect_addr_buf_reg_n_2_[33] ;
  wire \sect_addr_buf_reg_n_2_[34] ;
  wire \sect_addr_buf_reg_n_2_[35] ;
  wire \sect_addr_buf_reg_n_2_[36] ;
  wire \sect_addr_buf_reg_n_2_[37] ;
  wire \sect_addr_buf_reg_n_2_[38] ;
  wire \sect_addr_buf_reg_n_2_[39] ;
  wire \sect_addr_buf_reg_n_2_[40] ;
  wire \sect_addr_buf_reg_n_2_[41] ;
  wire \sect_addr_buf_reg_n_2_[42] ;
  wire \sect_addr_buf_reg_n_2_[43] ;
  wire \sect_addr_buf_reg_n_2_[44] ;
  wire \sect_addr_buf_reg_n_2_[45] ;
  wire \sect_addr_buf_reg_n_2_[46] ;
  wire \sect_addr_buf_reg_n_2_[47] ;
  wire \sect_addr_buf_reg_n_2_[48] ;
  wire \sect_addr_buf_reg_n_2_[49] ;
  wire \sect_addr_buf_reg_n_2_[50] ;
  wire \sect_addr_buf_reg_n_2_[51] ;
  wire \sect_addr_buf_reg_n_2_[52] ;
  wire \sect_addr_buf_reg_n_2_[53] ;
  wire \sect_addr_buf_reg_n_2_[54] ;
  wire \sect_addr_buf_reg_n_2_[55] ;
  wire \sect_addr_buf_reg_n_2_[56] ;
  wire \sect_addr_buf_reg_n_2_[57] ;
  wire \sect_addr_buf_reg_n_2_[58] ;
  wire \sect_addr_buf_reg_n_2_[59] ;
  wire \sect_addr_buf_reg_n_2_[60] ;
  wire \sect_addr_buf_reg_n_2_[61] ;
  wire \sect_addr_buf_reg_n_2_[62] ;
  wire \sect_addr_buf_reg_n_2_[63] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__11_n_4;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[20] ;
  wire \sect_cnt_reg_n_2_[21] ;
  wire \sect_cnt_reg_n_2_[22] ;
  wire \sect_cnt_reg_n_2_[23] ;
  wire \sect_cnt_reg_n_2_[24] ;
  wire \sect_cnt_reg_n_2_[25] ;
  wire \sect_cnt_reg_n_2_[26] ;
  wire \sect_cnt_reg_n_2_[27] ;
  wire \sect_cnt_reg_n_2_[28] ;
  wire \sect_cnt_reg_n_2_[29] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[30] ;
  wire \sect_cnt_reg_n_2_[31] ;
  wire \sect_cnt_reg_n_2_[32] ;
  wire \sect_cnt_reg_n_2_[33] ;
  wire \sect_cnt_reg_n_2_[34] ;
  wire \sect_cnt_reg_n_2_[35] ;
  wire \sect_cnt_reg_n_2_[36] ;
  wire \sect_cnt_reg_n_2_[37] ;
  wire \sect_cnt_reg_n_2_[38] ;
  wire \sect_cnt_reg_n_2_[39] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[40] ;
  wire \sect_cnt_reg_n_2_[41] ;
  wire \sect_cnt_reg_n_2_[42] ;
  wire \sect_cnt_reg_n_2_[43] ;
  wire \sect_cnt_reg_n_2_[44] ;
  wire \sect_cnt_reg_n_2_[45] ;
  wire \sect_cnt_reg_n_2_[46] ;
  wire \sect_cnt_reg_n_2_[47] ;
  wire \sect_cnt_reg_n_2_[48] ;
  wire \sect_cnt_reg_n_2_[49] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[50] ;
  wire \sect_cnt_reg_n_2_[51] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [7:7]strb_buf;
  wire tmp_valid;
  wire ursp_ready;
  wire wreq_handling_reg_n_2;
  wire wreq_throttle_n_49;
  wire wreq_throttle_n_5;
  wire wreq_throttle_n_50;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(WLAST_Dummy_reg_n_2),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_12),
        .Q(WVALID_Dummy_reg_0),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[6]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[7]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[8]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[9]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[10]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[11]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_5),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_2 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[10]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[10] ),
        .O(awaddr_tmp[10]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[11]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[11] ),
        .O(awaddr_tmp[11]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[12]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[12] ),
        .O(awaddr_tmp[12]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[13]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[13] ),
        .O(awaddr_tmp[13]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[14]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[14] ),
        .O(awaddr_tmp[14]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[15]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[15] ),
        .O(awaddr_tmp[15]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[16]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[16] ),
        .O(awaddr_tmp[16]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[17]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[17] ),
        .O(awaddr_tmp[17]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[18]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[18] ),
        .O(awaddr_tmp[18]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[19]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[19] ),
        .O(awaddr_tmp[19]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[20]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[20] ),
        .O(awaddr_tmp[20]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[21]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[21] ),
        .O(awaddr_tmp[21]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[22]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[22] ),
        .O(awaddr_tmp[22]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[23]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[23] ),
        .O(awaddr_tmp[23]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[24]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[24] ),
        .O(awaddr_tmp[24]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[25]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[25] ),
        .O(awaddr_tmp[25]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[26]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[26] ),
        .O(awaddr_tmp[26]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[27]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[27] ),
        .O(awaddr_tmp[27]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[28]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[28] ),
        .O(awaddr_tmp[28]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[29]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[29] ),
        .O(awaddr_tmp[29]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[30]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[30] ),
        .O(awaddr_tmp[30]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[31]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[31] ),
        .O(awaddr_tmp[31]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[32]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[32] ),
        .O(awaddr_tmp[32]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[33]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[33] ),
        .O(awaddr_tmp[33]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[34]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[34] ),
        .O(awaddr_tmp[34]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[35]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[35] ),
        .O(awaddr_tmp[35]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[36]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[36] ),
        .O(awaddr_tmp[36]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[37]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[37] ),
        .O(awaddr_tmp[37]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[38]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[38] ),
        .O(awaddr_tmp[38]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[39]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[39] ),
        .O(awaddr_tmp[39]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(data1[3]),
        .O(awaddr_tmp[3]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[40]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[40] ),
        .O(awaddr_tmp[40]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[41]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[41] ),
        .O(awaddr_tmp[41]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[42]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[42] ),
        .O(awaddr_tmp[42]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[43]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[43] ),
        .O(awaddr_tmp[43]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[44]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[44] ),
        .O(awaddr_tmp[44]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[45]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[45] ),
        .O(awaddr_tmp[45]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[46]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[46] ),
        .O(awaddr_tmp[46]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[47]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[47] ),
        .O(awaddr_tmp[47]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[48]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[48] ),
        .O(awaddr_tmp[48]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[49]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[49] ),
        .O(awaddr_tmp[49]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(data1[4]),
        .O(awaddr_tmp[4]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[50]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[50] ),
        .O(awaddr_tmp[50]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[51]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[51] ),
        .O(awaddr_tmp[51]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[52]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[52] ),
        .O(awaddr_tmp[52]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[53]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[53] ),
        .O(awaddr_tmp[53]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[54]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[54] ),
        .O(awaddr_tmp[54]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[55]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[55] ),
        .O(awaddr_tmp[55]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[56]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[56] ),
        .O(awaddr_tmp[56]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[57]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[57] ),
        .O(awaddr_tmp[57]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[58]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[58] ),
        .O(awaddr_tmp[58]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[59]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[59] ),
        .O(awaddr_tmp[59]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(data1[5]),
        .O(awaddr_tmp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[5]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[60]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[60] ),
        .O(awaddr_tmp[60]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[61]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[61] ),
        .O(awaddr_tmp[61]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[62]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[62] ),
        .O(awaddr_tmp[62]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[63]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[63] ),
        .O(awaddr_tmp[63]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[6]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[6] ),
        .O(awaddr_tmp[6]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[7]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[7] ),
        .O(awaddr_tmp[7]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[8]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[8] ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[9]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[9] ),
        .O(awaddr_tmp[9]));
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [7]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_2 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [11:10]}),
        .O(data1[13:10]),
        .S(\could_multi_bursts.awaddr_buf [13:10]));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(\could_multi_bursts.awaddr_buf [17:14]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(\could_multi_bursts.awaddr_buf [21:18]));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(\could_multi_bursts.awaddr_buf [25:22]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(\could_multi_bursts.awaddr_buf [29:26]));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[33]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[33:30]),
        .S(\could_multi_bursts.awaddr_buf [33:30]));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[37]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[37:34]),
        .S(\could_multi_bursts.awaddr_buf [37:34]));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[41]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[41:38]),
        .S(\could_multi_bursts.awaddr_buf [41:38]));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[45]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[45:42]),
        .S(\could_multi_bursts.awaddr_buf [45:42]));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[49]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[49:46]),
        .S(\could_multi_bursts.awaddr_buf [49:46]));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[53]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[53:50]),
        .S(\could_multi_bursts.awaddr_buf [53:50]));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[57]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[57:54]),
        .S(\could_multi_bursts.awaddr_buf [57:54]));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [5:3],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf [5:4],\could_multi_bursts.awaddr_buf[5]_i_3_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[61]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[61:58]),
        .S(\could_multi_bursts.awaddr_buf [61:58]));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED [3:2],data1[63:62]}),
        .S({1'b0,1'b0,\could_multi_bursts.awaddr_buf [63:62]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [9:6]),
        .O(data1[9:6]),
        .S({\could_multi_bursts.awaddr_buf [9:8],\could_multi_bursts.awaddr_buf[9]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_2 }));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_14),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[0]),
        .Q(\data_buf_reg_n_2_[0] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[10]),
        .Q(\data_buf_reg_n_2_[10] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[11]),
        .Q(\data_buf_reg_n_2_[11] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[12]),
        .Q(\data_buf_reg_n_2_[12] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[13]),
        .Q(\data_buf_reg_n_2_[13] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[14]),
        .Q(\data_buf_reg_n_2_[14] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[15]),
        .Q(\data_buf_reg_n_2_[15] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[16]),
        .Q(\data_buf_reg_n_2_[16] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[17]),
        .Q(\data_buf_reg_n_2_[17] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[18]),
        .Q(\data_buf_reg_n_2_[18] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[19]),
        .Q(\data_buf_reg_n_2_[19] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[1]),
        .Q(\data_buf_reg_n_2_[1] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[20]),
        .Q(\data_buf_reg_n_2_[20] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[21]),
        .Q(\data_buf_reg_n_2_[21] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[22]),
        .Q(\data_buf_reg_n_2_[22] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[23]),
        .Q(\data_buf_reg_n_2_[23] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[24]),
        .Q(\data_buf_reg_n_2_[24] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[25]),
        .Q(\data_buf_reg_n_2_[25] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[26]),
        .Q(\data_buf_reg_n_2_[26] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[27]),
        .Q(\data_buf_reg_n_2_[27] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[28]),
        .Q(\data_buf_reg_n_2_[28] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[29]),
        .Q(\data_buf_reg_n_2_[29] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[2]),
        .Q(\data_buf_reg_n_2_[2] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[30]),
        .Q(\data_buf_reg_n_2_[30] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[3]),
        .Q(\data_buf_reg_n_2_[3] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[4]),
        .Q(\data_buf_reg_n_2_[4] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[5]),
        .Q(\data_buf_reg_n_2_[5] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[6]),
        .Q(\data_buf_reg_n_2_[6] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[7]),
        .Q(\data_buf_reg_n_2_[7] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[8]),
        .Q(\data_buf_reg_n_2_[8] ),
        .R(wreq_throttle_n_49));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WDATA_Dummy[9]),
        .Q(\data_buf_reg_n_2_[9] ),
        .R(wreq_throttle_n_49));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_133),
        .I1(rs_wreq_n_74),
        .O(\end_addr[13]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_134),
        .I1(rs_wreq_n_75),
        .O(\end_addr[13]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_135),
        .I1(p_1_in[11]),
        .O(\end_addr[13]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_136),
        .I1(p_1_in[10]),
        .O(\end_addr[13]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_129),
        .I1(rs_wreq_n_70),
        .O(\end_addr[17]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_130),
        .I1(rs_wreq_n_71),
        .O(\end_addr[17]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_131),
        .I1(rs_wreq_n_72),
        .O(\end_addr[17]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_132),
        .I1(rs_wreq_n_73),
        .O(\end_addr[17]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_125),
        .I1(rs_wreq_n_66),
        .O(\end_addr[21]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_126),
        .I1(rs_wreq_n_67),
        .O(\end_addr[21]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_127),
        .I1(rs_wreq_n_68),
        .O(\end_addr[21]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_128),
        .I1(rs_wreq_n_69),
        .O(\end_addr[21]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_121),
        .I1(rs_wreq_n_62),
        .O(\end_addr[25]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_122),
        .I1(rs_wreq_n_63),
        .O(\end_addr[25]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_123),
        .I1(rs_wreq_n_64),
        .O(\end_addr[25]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_124),
        .I1(rs_wreq_n_65),
        .O(\end_addr[25]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_59),
        .O(\end_addr[29]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_60),
        .O(\end_addr[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_120),
        .I1(rs_wreq_n_61),
        .O(\end_addr[29]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_56),
        .O(\end_addr[33]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_57),
        .O(\end_addr[33]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_137),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_138),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_139),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_140),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_2 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_197),
        .Q(\end_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_196),
        .Q(\end_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_195),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_194),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_193),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_192),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_191),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_190),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_189),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_188),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_187),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_186),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_185),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[5]),
        .Q(\end_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_201),
        .Q(\end_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_200),
        .Q(\end_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_199),
        .Q(\end_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_198),
        .Q(\end_addr_reg_n_2_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized5 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(last_sect),
        .E(p_18_in),
        .Q(len_cnt_reg[5:0]),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(WREADY_Dummy),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_2),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_16),
        .ap_rst_n_1(fifo_burst_n_17),
        .ap_rst_n_2(fifo_burst_n_18),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_14),
        .\dout_reg[0] (wreq_throttle_n_5),
        .dout_vld_reg_0(burst_valid),
        .dout_vld_reg_1(fifo_burst_n_12),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_2 ),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .next_wreq(next_wreq),
        .p_14_in(p_14_in),
        .\sect_addr_buf_reg[6] (first_sect),
        .\sect_len_buf_reg[6] ({\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] ,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] }),
        .\sect_len_buf_reg[6]_0 (rs_wreq_n_141),
        .\sect_len_buf_reg[6]_1 (\could_multi_bursts.loop_cnt_reg ),
        .sel(push),
        .wreq_handling_reg(fifo_burst_n_6),
        .wreq_handling_reg_0(fifo_burst_n_13),
        .wreq_handling_reg_1(wreq_handling_reg_n_2),
        .wreq_handling_reg_2(wreq_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_fifo__parameterized2_5 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_5),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_2 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0] (last_sect_buf_reg_n_2),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .resp_ready__1(resp_ready__1),
        .sel(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2,first_sect_carry__0_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_2_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_2_[23] ),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_2_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_2_[20] ),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_2_[17] ),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_2_[14] ),
        .O(first_sect_carry__0_i_4_n_2));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_2),
        .CO({first_sect_carry__1_n_2,first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_2,first_sect_carry__1_i_2_n_2,first_sect_carry__1_i_3_n_2,first_sect_carry__1_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_2_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_2_[35] ),
        .O(first_sect_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_2_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_2_[32] ),
        .O(first_sect_carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_2_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_2_[29] ),
        .O(first_sect_carry__1_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_2_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_2_[26] ),
        .O(first_sect_carry__1_i_4_n_2));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_2),
        .CO({first_sect_carry__2_n_2,first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_2,first_sect_carry__2_i_2_n_2,first_sect_carry__2_i_3_n_2,first_sect_carry__2_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_2_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_2_[47] ),
        .O(first_sect_carry__2_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_2_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_2_[44] ),
        .O(first_sect_carry__2_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_2_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_2_[41] ),
        .O(first_sect_carry__2_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_2_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_2_[38] ),
        .O(first_sect_carry__2_i_4_n_2));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_2),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_2,first_sect_carry__3_i_2_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_2_[51] ),
        .O(first_sect_carry__3_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_2_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_2_[50] ),
        .O(first_sect_carry__3_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_2_[11] ),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_2_[8] ),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_2_[5] ),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_2_[2] ),
        .O(first_sect_carry_i_4_n_2));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_2,last_sect_carry_i_2_n_2,last_sect_carry_i_3_n_2,last_sect_carry_i_4_n_2}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_2,last_sect_carry__0_i_2_n_2,last_sect_carry__0_i_3_n_2,last_sect_carry__0_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_2_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_2_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_2_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_2_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_2_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_2_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_2));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_2),
        .CO({last_sect_carry__1_n_2,last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_2,last_sect_carry__1_i_2_n_2,last_sect_carry__1_i_3_n_2,last_sect_carry__1_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_2_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_2_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_2_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_2_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_2_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_2_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_2_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_2_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_2));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_2),
        .CO({last_sect_carry__2_n_2,last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_2,last_sect_carry__2_i_2_n_2,last_sect_carry__2_i_3_n_2,last_sect_carry__2_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_2_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_2_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_2_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_2_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_2_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_2_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_2_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_2_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_2));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_2),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_142,rs_wreq_n_143}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_2_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_2_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_2_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_2_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_2 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_2 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_2 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_reg_slice rs_wreq
       (.D({rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55}),
        .E(E),
        .Q(wreq_valid),
        .S({rs_wreq_n_142,rs_wreq_n_143}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_narrow_gen.offset_full_n (\bus_narrow_gen.offset_full_n ),
        .\could_multi_bursts.loop_cnt_reg[0] (rs_wreq_n_141),
        .\data_p1_reg[63]_0 ({rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187,rs_wreq_n_188,rs_wreq_n_189,rs_wreq_n_190,rs_wreq_n_191,rs_wreq_n_192,rs_wreq_n_193,rs_wreq_n_194,rs_wreq_n_195,rs_wreq_n_196,rs_wreq_n_197,rs_wreq_n_198,rs_wreq_n_199,rs_wreq_n_200,rs_wreq_n_201}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,p_1_in,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140}),
        .\data_p2_reg[95]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_2 ,\end_addr[13]_i_3_n_2 ,\end_addr[13]_i_4_n_2 ,\end_addr[13]_i_5_n_2 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_2 ,\end_addr[17]_i_3_n_2 ,\end_addr[17]_i_4_n_2 ,\end_addr[17]_i_5_n_2 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_2 ,\end_addr[21]_i_3_n_2 ,\end_addr[21]_i_4_n_2 ,\end_addr[21]_i_5_n_2 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_2 ,\end_addr[25]_i_3_n_2 ,\end_addr[25]_i_4_n_2 ,\end_addr[25]_i_5_n_2 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_2 ,\end_addr[29]_i_3_n_2 ,\end_addr[29]_i_4_n_2 ,\end_addr[29]_i_5_n_2 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_2 ,\end_addr[33]_i_3_n_2 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_2 ,\end_addr[9]_i_3_n_2 ,\end_addr[9]_i_4_n_2 ,\end_addr[9]_i_5_n_2 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] ,\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[6] (\could_multi_bursts.loop_cnt_reg [1:0]),
        .\sect_len_buf_reg[6]_0 ({\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }),
        .tmp_valid(tmp_valid));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_burst_n_18));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_burst_n_18));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_2_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_2_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_2_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_2_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_2_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_2_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_2_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_2_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_2_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_2_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_2_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_2_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_burst_n_18));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_burst_n_18));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_burst_n_18));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_burst_n_18));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5}),
        .CYINIT(\sect_cnt_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_2),
        .CO({sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[47] ,\sect_cnt_reg_n_2_[46] ,\sect_cnt_reg_n_2_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_2),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_4,sect_cnt0_carry__11_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CO({sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_2_[20] ,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_2),
        .CO({sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_2_[24] ,\sect_cnt_reg_n_2_[23] ,\sect_cnt_reg_n_2_[22] ,\sect_cnt_reg_n_2_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_2),
        .CO({sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_2_[28] ,\sect_cnt_reg_n_2_[27] ,\sect_cnt_reg_n_2_[26] ,\sect_cnt_reg_n_2_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_2),
        .CO({sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_2_[32] ,\sect_cnt_reg_n_2_[31] ,\sect_cnt_reg_n_2_[30] ,\sect_cnt_reg_n_2_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_2),
        .CO({sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_2_[36] ,\sect_cnt_reg_n_2_[35] ,\sect_cnt_reg_n_2_[34] ,\sect_cnt_reg_n_2_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_2),
        .CO({sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_2_[40] ,\sect_cnt_reg_n_2_[39] ,\sect_cnt_reg_n_2_[38] ,\sect_cnt_reg_n_2_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_2),
        .CO({sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_2_[44] ,\sect_cnt_reg_n_2_[43] ,\sect_cnt_reg_n_2_[42] ,\sect_cnt_reg_n_2_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_4),
        .Q(\sect_cnt_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_6),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_reg_n_2_[5] ),
        .I1(last_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_2_[6] ),
        .I2(\end_addr_reg_n_2_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_2_[7] ),
        .I2(\end_addr_reg_n_2_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_2_[8] ),
        .I2(\end_addr_reg_n_2_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_2_[9] ),
        .I2(\end_addr_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_2_[10] ),
        .I2(\end_addr_reg_n_2_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_2 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_2_[11] ),
        .I2(\end_addr_reg_n_2_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_2_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in_1[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in_1[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in_1[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in_1[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in_1[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in_1[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in_1[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in_1[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in_1[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in_1[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in_1[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(p_0_in_1[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(p_0_in_1[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(p_0_in_1[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(p_0_in_1[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(p_0_in_1[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(p_0_in_1[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(p_0_in_1[17]),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(p_0_in_1[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(p_0_in_1[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(p_0_in_1[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(p_0_in_1[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(p_0_in_1[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in_1[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in_1[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[27]),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[37]),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[47]),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
  FDRE \strb_buf_reg[7] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_50),
        .D(WSTRB_Dummy),
        .Q(strb_buf),
        .R(wreq_throttle_n_49));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_13),
        .Q(wreq_handling_reg_n_2),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(len_cnt_reg[7:6]),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(wreq_throttle_n_49),
        .\bus_narrow_gen.ready_for_data__0 (\bus_narrow_gen.ready_for_data__0 ),
        .\data_buf_reg[30] (burst_valid),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\dout_reg[64] ({strb_buf,\data_buf_reg_n_2_[30] ,\data_buf_reg_n_2_[29] ,\data_buf_reg_n_2_[28] ,\data_buf_reg_n_2_[27] ,\data_buf_reg_n_2_[26] ,\data_buf_reg_n_2_[25] ,\data_buf_reg_n_2_[24] ,\data_buf_reg_n_2_[23] ,\data_buf_reg_n_2_[22] ,\data_buf_reg_n_2_[21] ,\data_buf_reg_n_2_[20] ,\data_buf_reg_n_2_[19] ,\data_buf_reg_n_2_[18] ,\data_buf_reg_n_2_[17] ,\data_buf_reg_n_2_[16] ,\data_buf_reg_n_2_[15] ,\data_buf_reg_n_2_[14] ,\data_buf_reg_n_2_[13] ,\data_buf_reg_n_2_[12] ,\data_buf_reg_n_2_[11] ,\data_buf_reg_n_2_[10] ,\data_buf_reg_n_2_[9] ,\data_buf_reg_n_2_[8] ,\data_buf_reg_n_2_[7] ,\data_buf_reg_n_2_[6] ,\data_buf_reg_n_2_[5] ,\data_buf_reg_n_2_[4] ,\data_buf_reg_n_2_[3] ,\data_buf_reg_n_2_[2] ,\data_buf_reg_n_2_[1] ,\data_buf_reg_n_2_[0] }),
        .\dout_reg[72] (\dout_reg[72] ),
        .\dout_reg[72]_0 (WLAST_Dummy_reg_n_2),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(WREADY_Dummy),
        .full_n_reg_0(wreq_throttle_n_50),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[1]_0 (WVALID_Dummy_reg_0),
        .\len_cnt_reg[7] (wreq_throttle_n_5),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_n_2 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .sel(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi
   (results_AWREADY,
    results_WREADY,
    results_BVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \dout_reg[72] ,
    m_axi_results_WVALID,
    dout_vld_reg,
    D,
    m_axi_results_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    SR,
    ap_rst_n,
    push,
    Q,
    WEBWE,
    m_axi_results_WREADY,
    m_axi_results_BVALID,
    m_axi_results_RVALID,
    m_axi_results_AWREADY,
    in,
    din);
  output results_AWREADY;
  output results_WREADY;
  output results_BVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output [72:0]\dout_reg[72] ;
  output m_axi_results_WVALID;
  output dout_vld_reg;
  output [0:0]D;
  output m_axi_results_AWVALID;
  output [64:0]\data_p1_reg[67] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input push;
  input [1:0]Q;
  input [0:0]WEBWE;
  input m_axi_results_WREADY;
  input m_axi_results_BVALID;
  input m_axi_results_RVALID;
  input m_axi_results_AWREADY;
  input [60:0]in;
  input [63:0]din;

  wire [63:3]AWADDR_Dummy;
  wire [31:3]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [1:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire [63:0]WDATA_Dummy;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire \buff_wdata/mOutPtr18_out ;
  wire \buff_wdata/pop ;
  wire bus_write_n_6;
  wire bus_write_n_84;
  wire bus_write_n_85;
  wire bus_write_n_86;
  wire bus_write_n_87;
  wire [64:0]\data_p1_reg[67] ;
  wire [63:0]din;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_reg;
  wire [60:0]in;
  wire last_resp;
  wire m_axi_results_AWREADY;
  wire m_axi_results_AWVALID;
  wire m_axi_results_BVALID;
  wire m_axi_results_RVALID;
  wire m_axi_results_WREADY;
  wire m_axi_results_WVALID;
  wire need_wrsp;
  wire push;
  wire resp_ready__1;
  wire resp_valid;
  wire results_AWREADY;
  wire results_BVALID;
  wire results_WREADY;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_13;
  wire [7:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_results_RVALID(m_axi_results_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[3],AWADDR_Dummy}),
        .E(bus_write_n_6),
        .Q(resp_valid),
        .SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_85),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[3] (\rs_wreq/load_p2 ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[72] (\dout_reg[72] ),
        .dout_vld_reg(bus_write_n_86),
        .dout_vld_reg_0(store_unit_n_13),
        .empty_n_reg(bus_write_n_84),
        .empty_n_reg_0(bus_write_n_87),
        .last_resp(last_resp),
        .mOutPtr18_out(\buff_wdata/mOutPtr18_out ),
        .m_axi_results_AWREADY(m_axi_results_AWREADY),
        .m_axi_results_AWVALID(m_axi_results_AWVALID),
        .m_axi_results_BVALID(m_axi_results_BVALID),
        .m_axi_results_WREADY(m_axi_results_WREADY),
        .m_axi_results_WVALID(m_axi_results_WVALID),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(bus_write_n_6),
        .Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(results_BVALID),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(bus_write_n_84),
        .dout_vld_reg_2(resp_valid),
        .empty_n_reg(store_unit_n_13),
        .full_n_reg(results_WREADY),
        .in(in),
        .last_resp(last_resp),
        .mOutPtr18_out(\buff_wdata/mOutPtr18_out ),
        .mem_reg(bus_write_n_87),
        .mem_reg_0(bus_write_n_86),
        .mem_reg_1(bus_write_n_85),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .push(push),
        .resp_ready__1(resp_ready__1),
        .results_AWREADY(results_AWREADY),
        .\tmp_len_reg[31]_0 ({AWLEN_Dummy[31],AWLEN_Dummy[3],AWADDR_Dummy}),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo
   (wreq_valid,
    results_AWREADY,
    push_0,
    S,
    Q,
    \dout_reg[64] ,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    in);
  output wreq_valid;
  output results_AWREADY;
  output push_0;
  output [0:0]S;
  output [61:0]Q;
  output \dout_reg[64] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input [60:0]in;

  wire AWREADY_Dummy;
  wire [61:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[64] ;
  wire dout_vld_i_1__12_n_2;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__11_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__12_n_2;
  wire full_n_i_2__11_n_2;
  wire [60:0]in;
  wire \mOutPtr[0]_i_1__11_n_2 ;
  wire \mOutPtr[1]_i_1__11_n_2 ;
  wire \mOutPtr[2]_i_1__11_n_2 ;
  wire \mOutPtr[3]_i_1__11_n_2 ;
  wire \mOutPtr[3]_i_2__2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__0_n_2 ;
  wire \raddr[1]_i_1__0_n_2 ;
  wire \raddr[2]_i_1__0_n_2 ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire results_AWREADY;
  wire tmp_valid_reg;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_2),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\raddr_reg_n_2_[0] ),
        .\dout_reg[64]_2 (\raddr_reg_n_2_[1] ),
        .in(in),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_n_2),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1__12_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_2),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(empty_n_i_2__11_n_2),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .O(empty_n_i_2__11_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__11_n_2),
        .I2(full_n_i_2__11_n_2),
        .I3(results_AWREADY),
        .I4(push),
        .I5(pop),
        .O(full_n_i_1__12_n_2));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(full_n_i_2__11_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_2),
        .Q(results_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__11 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__11_n_2 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[3]_i_1__11 
       (.I0(push),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(AWREADY_Dummy),
        .I4(wreq_valid),
        .I5(empty_n_reg_n_2),
        .O(\mOutPtr[3]_i_1__11_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_2__2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_2 ),
        .D(\mOutPtr[0]_i_1__11_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_2 ),
        .D(\mOutPtr[1]_i_1__11_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_2 ),
        .D(\mOutPtr[2]_i_1__11_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_2 ),
        .D(\mOutPtr[3]_i_2__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__0 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_2),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(\raddr_reg_n_2_[1] ),
        .I5(\raddr_reg_n_2_[0] ),
        .O(\raddr[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(empty_n_reg_n_2),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(empty_n_reg_n_2),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    full_n_reg_0,
    D,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    Q,
    pop,
    mOutPtr18_out,
    E,
    WEBWE,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output WVALID_Dummy;
  output full_n_reg_0;
  output [0:0]D;
  output empty_n_reg_0;
  output [71:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input pop;
  input mOutPtr18_out;
  input [0:0]E;
  input [0:0]WEBWE;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [63:0]din;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]din;
  wire [71:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__12_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__13_n_2;
  wire full_n_i_2__13_n_2;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__12_n_2 ;
  wire \mOutPtr[1]_i_1__14_n_2 ;
  wire \mOutPtr[2]_i_1__14_n_2 ;
  wire \mOutPtr[3]_i_1__14_n_2 ;
  wire \mOutPtr[4]_i_2__9_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire pop;
  wire [3:0]raddr;
  wire [3:0]rnext;
  wire \waddr[0]_i_1__0_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_2_[3] ,\waddr_reg_n_2_[2] ,\waddr_reg_n_2_[1] ,\waddr_reg_n_2_[0] }),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__12_n_2),
        .I1(pop),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__12
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__12_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(full_n_i_2__13_n_2),
        .I2(full_n_reg_0),
        .I3(Q),
        .I4(pop),
        .O(full_n_i_1__13_n_2));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__13
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__13_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__14 
       (.I0(pop),
        .I1(Q),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__14_n_2 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__14 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(pop),
        .I3(Q),
        .I4(full_n_reg_0),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__14_n_2 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__14 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__14_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__9 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__9_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__14_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__14_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__9_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[0] ),
        .O(\waddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[0] ),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[0] ),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[0] ),
        .O(\waddr[3]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1__0_n_2 ),
        .Q(\waddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    E,
    push__0,
    resp_ready__1,
    push,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output [0:0]E;
  output push__0;
  output resp_ready__1;
  input push;
  input [0:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__13_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_2__14_n_2;
  wire last_resp;
  wire \mOutPtr[0]_i_1__13_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire need_wrsp;
  wire pop;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1__6_n_2 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (raddr_reg),
        .dout_vld_reg(empty_n_reg_n_2),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_16),
        .full_n_reg(full_n_i_2__14_n_2),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .need_wrsp(need_wrsp),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_6),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(U_fifo_srl_n_5),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_16),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__13_n_2),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(E),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__13
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__13_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__14
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__14_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__13_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[0]_i_1__6_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1__1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized1_1
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.last_loop__8 ,
    \dout_reg[0] ,
    resp_ready__1,
    Q,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    fifo_burst_ready,
    AWREADY_Dummy_0);
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input \could_multi_bursts.last_loop__8 ;
  input \dout_reg[0] ;
  input resp_ready__1;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input fifo_burst_ready;
  input AWREADY_Dummy_0;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__19_n_2;
  wire empty_n_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__19_n_2;
  wire last_resp;
  wire \mOutPtr[0]_i_1__19_n_2 ;
  wire \mOutPtr[1]_i_1__17_n_2 ;
  wire \mOutPtr[2]_i_1__17_n_2 ;
  wire \mOutPtr[3]_i_1__17_n_2 ;
  wire \mOutPtr[4]_i_1__12_n_2 ;
  wire \mOutPtr[4]_i_2__10_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__10_n_2 ;
  wire \raddr[1]_i_1__8_n_2 ;
  wire \raddr[2]_i_1__8_n_2 ;
  wire \raddr[3]_i_1__8_n_2 ;
  wire \raddr[3]_i_2__8_n_2 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized0_2 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_2),
        .empty_n_reg(U_fifo_srl_n_5),
        .full_n_reg(full_n_i_2__19_n_2),
        .full_n_reg_0(fifo_resp_ready),
        .last_resp(last_resp),
        .pop(pop),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1__0 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(fifo_burst_ready),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__19_n_2),
        .I1(pop),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__19
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__19_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__19
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__19_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__17 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__17 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__17 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__17_n_2 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__12 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(resp_ready__1),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_2),
        .O(\mOutPtr[4]_i_1__12_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__10 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__10_n_2 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__10 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(empty_n_reg_n_2),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(resp_ready__1),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_2 ),
        .D(\mOutPtr[0]_i_1__19_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_2 ),
        .D(\mOutPtr[1]_i_1__17_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_2 ),
        .D(\mOutPtr[2]_i_1__17_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_2 ),
        .D(\mOutPtr[3]_i_1__17_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_2 ),
        .D(\mOutPtr[4]_i_2__10_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__10 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__8 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_2),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__8 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_2),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__8 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__8 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__8_n_2 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__7 
       (.I0(empty_n_reg_n_2),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(resp_ready__1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__4 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_2),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__8_n_2 ),
        .D(\raddr[0]_i_1__10_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__8_n_2 ),
        .D(\raddr[1]_i_1__8_n_2 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__8_n_2 ),
        .D(\raddr[2]_i_1__8_n_2 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__8_n_2 ),
        .D(\raddr[3]_i_2__8_n_2 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    ursp_ready,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    push__0,
    Q);
  output dout_vld_reg_0;
  output ursp_ready;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__15_n_2;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__14_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__15_n_2;
  wire full_n_i_2__12_n_2;
  wire \mOutPtr[0]_i_1__14_n_2 ;
  wire \mOutPtr[1]_i_1__15_n_2 ;
  wire \mOutPtr[2]_i_1__15_n_2 ;
  wire \mOutPtr[3]_i_1__15_n_2 ;
  wire \mOutPtr[3]_i_2__3_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire p_12_in;
  wire pop;
  wire push__0;
  wire ursp_ready;

  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__15
       (.I0(empty_n_reg_n_2),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .O(dout_vld_i_1__15_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__15_n_2),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(empty_n_i_2__14_n_2),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__14
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .O(empty_n_i_2__14_n_2));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    empty_n_i_3__1
       (.I0(Q),
        .I1(dout_vld_reg_0),
        .I2(empty_n_reg_n_2),
        .O(pop));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__14_n_2),
        .I2(full_n_i_2__12_n_2),
        .I3(ursp_ready),
        .I4(push__0),
        .I5(pop),
        .O(full_n_i_1__15_n_2));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(full_n_i_2__12_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_2),
        .Q(ursp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[0]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__15 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__15 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__15_n_2 ));
  LUT4 #(
    .INIT(16'h65AA)) 
    \mOutPtr[3]_i_1__15 
       (.I0(push__0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_n_2),
        .O(\mOutPtr[3]_i_1__15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_2__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \mOutPtr[3]_i_4__0 
       (.I0(push__0),
        .I1(empty_n_reg_n_2),
        .I2(dout_vld_reg_0),
        .I3(Q),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_2 ),
        .D(\mOutPtr[0]_i_1__14_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_2 ),
        .D(\mOutPtr[1]_i_1__15_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_2 ),
        .D(\mOutPtr[2]_i_1__15_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_2 ),
        .D(\mOutPtr[3]_i_2__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized3
   (full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__20_n_2;
  wire dout_vld_reg_n_2;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__15_n_2;
  wire empty_n_i_3__2_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__16_n_2;
  wire full_n_i_2__15_n_2;
  wire full_n_i_3__1_n_2;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__15_n_2 ;
  wire \mOutPtr[1]_i_1__16_n_2 ;
  wire \mOutPtr[2]_i_1__16_n_2 ;
  wire \mOutPtr[3]_i_1__16_n_2 ;
  wire \mOutPtr[4]_i_1__11_n_2 ;
  wire \mOutPtr[5]_i_1__0_n_2 ;
  wire \mOutPtr[5]_i_2__0_n_2 ;
  wire \mOutPtr[5]_i_3__0_n_2 ;
  wire \mOutPtr[6]_i_1__0_n_2 ;
  wire \mOutPtr[7]_i_1__0_n_2 ;
  wire \mOutPtr[8]_i_1__0_n_2 ;
  wire \mOutPtr[8]_i_2__0_n_2 ;
  wire \mOutPtr[8]_i_3__0_n_2 ;
  wire \mOutPtr[8]_i_5__0_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire \mOutPtr_reg_n_2_[5] ;
  wire \mOutPtr_reg_n_2_[6] ;
  wire \mOutPtr_reg_n_2_[7] ;
  wire \mOutPtr_reg_n_2_[8] ;

  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__20
       (.I0(empty_n_reg_n_2),
        .I1(dout_vld_reg_n_2),
        .O(dout_vld_i_1__20_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__20_n_2),
        .Q(dout_vld_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__15_n_2),
        .I1(empty_n_i_3__2_n_2),
        .I2(empty_n_reg_n_2),
        .I3(dout_vld_reg_n_2),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__15
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(empty_n_i_2__15_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__2
       (.I0(\mOutPtr_reg_n_2_[5] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[4] ),
        .I3(\mOutPtr_reg_n_2_[8] ),
        .I4(\mOutPtr_reg_n_2_[6] ),
        .O(empty_n_i_3__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hDF55FFFFDF55DF55)) 
    full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(full_n_i_2__15_n_2),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_n_2),
        .I5(empty_n_reg_n_2),
        .O(full_n_i_1__16_n_2));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__15
       (.I0(full_n_i_3__1_n_2),
        .I1(\mOutPtr_reg_n_2_[5] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[8] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__15_n_2));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_2_[6] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[7] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_2 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(empty_n_reg_n_2),
        .I3(dout_vld_reg_n_2),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__16 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__16 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__16_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__11 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_1__11_n_2 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2__0_n_2 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3__0_n_2 ),
        .I3(\mOutPtr_reg_n_2_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[5]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[5]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr[8]_i_3__0_n_2 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_5__0_n_2 ),
        .I3(\mOutPtr_reg_n_2_[6] ),
        .O(\mOutPtr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1__0 
       (.I0(\mOutPtr[8]_i_3__0_n_2 ),
        .I1(\mOutPtr_reg_n_2_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5__0_n_2 ),
        .I4(\mOutPtr_reg_n_2_[7] ),
        .O(\mOutPtr[7]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[8]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_2),
        .I3(dout_vld_reg_n_2),
        .O(\mOutPtr[8]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2__0 
       (.I0(\mOutPtr_reg_n_2_[7] ),
        .I1(\mOutPtr[8]_i_3__0_n_2 ),
        .I2(\mOutPtr_reg_n_2_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5__0_n_2 ),
        .I5(\mOutPtr_reg_n_2_[8] ),
        .O(\mOutPtr[8]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3__0 
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .I5(\mOutPtr_reg_n_2_[5] ),
        .O(\mOutPtr[8]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[8]_i_4__0 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_n_2),
        .I3(empty_n_reg_n_2),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5__0 
       (.I0(\mOutPtr_reg_n_2_[5] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[8]_i_5__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[0]_i_1__15_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[1]_i_1__16_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[2]_i_1__16_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[3]_i_1__16_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[4]_i_1__11_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[5]_i_1__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[6]_i_1__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[7]_i_1__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[8]_i_2__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[8] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized4
   (burst_valid,
    fifo_burst_ready,
    \could_multi_bursts.next_loop ,
    E,
    pop,
    wreq_handling_reg,
    next_wreq,
    p_14_in,
    in,
    \could_multi_bursts.last_loop__8 ,
    dout_vld_reg_0,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg ,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    dout_vld_reg_1,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_rst_n_3,
    SR,
    ap_clk,
    ap_rst_n,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    fifo_resp_ready,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WEBWE,
    \mOutPtr_reg[0]_2 ,
    CO,
    wreq_handling_reg_1,
    wreq_handling_reg_2,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    \sect_len_buf_reg[6]_1 ,
    WLAST_Dummy_reg_0,
    \sect_addr_buf_reg[3] ,
    sel);
  output burst_valid;
  output fifo_burst_ready;
  output \could_multi_bursts.next_loop ;
  output [0:0]E;
  output pop;
  output [0:0]wreq_handling_reg;
  output next_wreq;
  output p_14_in;
  output [3:0]in;
  output \could_multi_bursts.last_loop__8 ;
  output dout_vld_reg_0;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg ;
  output WVALID_Dummy_reg;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output [0:0]ap_rst_n_3;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input fifo_resp_ready;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input [0:0]WEBWE;
  input \mOutPtr_reg[0]_2 ;
  input [0:0]CO;
  input wreq_handling_reg_1;
  input [0:0]wreq_handling_reg_2;
  input [8:0]\sect_len_buf_reg[6] ;
  input \sect_len_buf_reg[6]_0 ;
  input [4:0]\sect_len_buf_reg[6]_1 ;
  input WLAST_Dummy_reg_0;
  input [0:0]\sect_addr_buf_reg[3] ;
  input sel;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire [0:0]WEBWE;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire [0:0]ap_rst_n_3;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1__1_n_2;
  wire empty_n_i_2__16_n_2;
  wire empty_n_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__16_n_2;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__16_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire next_wreq;
  wire p_14_in;
  wire pop;
  wire pop_0;
  wire raddr17_in__1;
  wire \raddr[0]_i_1__7_n_2 ;
  wire [3:0]raddr_reg;
  wire [0:0]\sect_addr_buf_reg[3] ;
  wire [8:0]\sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[6]_0 ;
  wire [4:0]\sect_len_buf_reg[6]_1 ;
  wire sel;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire [0:0]wreq_handling_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8}),
        .E(U_fifo_srl_n_4),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .ap_rst_n_1(ap_rst_n_1),
        .\dout[3]_i_2__0_0 (Q),
        .\dout_reg[0]_0 (burst_valid),
        .dout_vld_reg(empty_n_reg_n_2),
        .empty_n_reg(U_fifo_srl_n_5),
        .empty_n_reg_0(U_fifo_srl_n_19),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__16_n_2),
        .in(in),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .pop_0(pop_0),
        .raddr17_in__1(raddr17_in__1),
        .\raddr_reg[0] (\could_multi_bursts.next_loop ),
        .\raddr_reg[0]_0 (fifo_burst_ready),
        .\sect_len_buf_reg[5] (\could_multi_bursts.last_loop__8 ),
        .\sect_len_buf_reg[6] (\sect_len_buf_reg[6] ),
        .\sect_len_buf_reg[6]_0 (\sect_len_buf_reg[6]_1 ),
        .\sect_len_buf_reg[8] (U_fifo_srl_n_18),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1__0
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1__0 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_2));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\could_multi_bursts.last_loop__8 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_19),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__16_n_2),
        .I1(pop_0),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__16
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__16_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__16
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__16_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_2 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1__10 
       (.I0(WEBWE),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\mOutPtr[0]_i_1__16_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__0
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__0
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__7 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__8 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__1));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\raddr[0]_i_1__7_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\mOutPtr_reg[0]_2 ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(\sect_addr_buf_reg[3] ),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__1 
       (.I0(next_wreq),
        .I1(p_14_in),
        .O(wreq_handling_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[8]_i_1__1 
       (.I0(U_fifo_srl_n_18),
        .I1(\sect_len_buf_reg[6]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(wreq_handling_reg_1),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1__1 
       (.I0(p_14_in),
        .I1(CO),
        .I2(wreq_handling_reg_1),
        .I3(wreq_handling_reg_2),
        .O(next_wreq));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1__0
       (.I0(wreq_handling_reg_1),
        .I1(p_14_in),
        .I2(CO),
        .I3(wreq_handling_reg_2),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    sel,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    rs_req_ready,
    req_en__0,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output sel;
  output [64:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input rs_req_ready;
  input req_en__0;
  input [64:0]in;

  wire [64:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__17_n_2;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__17_n_2;
  wire empty_n_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__18_n_2;
  wire full_n_i_2__17_n_2;
  wire full_n_reg_0;
  wire [64:0]in;
  wire \mOutPtr[0]_i_1__17_n_2 ;
  wire \mOutPtr[1]_i_1__18_n_2 ;
  wire \mOutPtr[2]_i_1__18_n_2 ;
  wire \mOutPtr[3]_i_1__18_n_2 ;
  wire \mOutPtr[4]_i_1__13_n_2 ;
  wire \mOutPtr[4]_i_2__11_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__2;
  wire \raddr[0]_i_1__8_n_2 ;
  wire \raddr[1]_i_1__9_n_2 ;
  wire \raddr[2]_i_1__9_n_2 ;
  wire \raddr[3]_i_1__9_n_2 ;
  wire \raddr[3]_i_2__9_n_2 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[3]_0 (req_fifo_valid),
        .\dout_reg[3]_1 (empty_n_reg_n_2),
        .\dout_reg[67]_0 (Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__17
       (.I0(empty_n_reg_n_2),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__17_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__17_n_2),
        .Q(req_fifo_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__17_n_2),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__17
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__17_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__18
       (.I0(ap_rst_n),
        .I1(full_n_i_2__17_n_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__18_n_2));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__17
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__17_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__18 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__18_n_2 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__18 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__18_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__18 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__18_n_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__13 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__13_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__11 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__11_n_2 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__11 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_2),
        .I3(req_fifo_valid),
        .I4(rs_req_ready),
        .I5(req_en__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_2 ),
        .D(\mOutPtr[0]_i_1__17_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_2 ),
        .D(\mOutPtr[1]_i_1__18_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_2 ),
        .D(\mOutPtr[2]_i_1__18_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_2 ),
        .D(\mOutPtr[3]_i_1__18_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_2 ),
        .D(\mOutPtr[4]_i_2__11_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__8 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__9 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__9_n_2 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__9 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__9_n_2 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__9 
       (.I0(raddr17_in__2),
        .I1(empty_n_reg_n_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__9_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__9 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__10 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__9_n_2 ),
        .D(\raddr[0]_i_1__8_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__9_n_2 ),
        .D(\raddr[1]_i_1__9_n_2 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__9_n_2 ),
        .D(\raddr[2]_i_1__9_n_2 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__9_n_2 ),
        .D(\raddr[3]_i_2__9_n_2 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    mOutPtr18_out,
    D,
    req_en__0,
    \dout_reg[72] ,
    m_axi_results_WVALID,
    WVALID_Dummy_reg,
    empty_n_reg_0,
    empty_n_reg_1,
    dout_vld_reg_0,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    WEBWE,
    dout_vld_reg_2,
    Q,
    m_axi_results_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    in,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output [0:0]E;
  output mOutPtr18_out;
  output [3:0]D;
  output req_en__0;
  output [72:0]\dout_reg[72] ;
  output m_axi_results_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input [0:0]WEBWE;
  input dout_vld_reg_2;
  input [4:0]Q;
  input m_axi_results_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input [72:0]in;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_en__3;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_i_1__18_n_2;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__18_n_2;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_2;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__19_n_2;
  wire full_n_i_2__18_n_2;
  wire full_n_reg_0;
  wire [72:0]in;
  wire \last_cnt_reg[0] ;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__18_n_2 ;
  wire \mOutPtr[1]_i_1__19_n_2 ;
  wire \mOutPtr[2]_i_1__19_n_2 ;
  wire \mOutPtr[3]_i_1__19_n_2 ;
  wire \mOutPtr[4]_i_1__14_n_2 ;
  wire \mOutPtr[4]_i_2__12_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire m_axi_results_WREADY;
  wire m_axi_results_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__9_n_2 ;
  wire \raddr[1]_i_1__10_n_2 ;
  wire \raddr[2]_i_1__10_n_2 ;
  wire \raddr[3]_i_1__10_n_2 ;
  wire \raddr[3]_i_2__10_n_2 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_2),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[72]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_results_WREADY(m_axi_results_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__13
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__18
       (.I0(empty_n_reg_n_2),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_results_WREADY),
        .O(dout_vld_i_1__18_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__18_n_2),
        .Q(fifo_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__18_n_2),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__18
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__18_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(full_n_i_2__18_n_2),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__19_n_2));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__18
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__18_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2__0 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__19 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__19_n_2 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__19 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__19_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__19 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__19_n_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__14 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__14_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__12 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__12 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h22A22222A2A2A2A2)) 
    \mOutPtr[4]_i_3__9 
       (.I0(WEBWE),
        .I1(dout_vld_reg_2),
        .I2(WVALID_Dummy),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(burst_valid),
        .O(mOutPtr18_out));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_2 ),
        .D(\mOutPtr[0]_i_1__18_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_2 ),
        .D(\mOutPtr[1]_i_1__19_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_2 ),
        .D(\mOutPtr[2]_i_1__19_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_2 ),
        .D(\mOutPtr[3]_i_1__19_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_2 ),
        .D(\mOutPtr[4]_i_2__12_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_results_WVALID_INST_0
       (.I0(flying_req_reg_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_results_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1__0
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__9 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__9_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__10 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_2),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__10_n_2 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__10 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__10_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__10 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__10_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__10 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_2),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__9 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__5 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_2),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__10_n_2 ),
        .D(\raddr[0]_i_1__9_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__10_n_2 ),
        .D(\raddr[1]_i_1__10_n_2 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__10_n_2 ),
        .D(\raddr[2]_i_1__10_n_2 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__10_n_2 ),
        .D(\raddr[3]_i_2__10_n_2 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_load
   (RREADY_Dummy,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(RREADY_Dummy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_mem
   (rnext,
    dout,
    raddr,
    pop,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    din,
    WEBWE);
  output [3:0]rnext;
  output [71:0]dout;
  input [3:0]raddr;
  input pop;
  input ap_clk;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [3:0]Q;
  input [63:0]din;
  input [0:0]WEBWE;

  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [63:0]din;
  wire [71:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire pop;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1080" *) 
  (* RTL_RAM_NAME = "inst/results_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(din[31:0]),
        .DIBDI(din[63:32]),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(dout[31:0]),
        .DOBDO(dout[63:32]),
        .DOPADOP(dout[67:64]),
        .DOPBDOP(dout[71:68]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1__0 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_results_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_results_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_results_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_results_RVALID(m_axi_results_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    AWVALID_Dummy,
    next_wreq,
    sect_cnt0,
    last_sect_buf_reg,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    last_sect_buf_reg_0,
    \data_p2_reg[68]_0 ,
    \end_addr_reg[6] ,
    \end_addr_reg[10] ,
    \end_addr_reg[14] ,
    \end_addr_reg[18] ,
    \end_addr_reg[22] ,
    \end_addr_reg[26] ,
    \end_addr_reg[30] ,
    \end_addr_reg[34] ,
    \data_p2_reg[3]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [62:0]\data_p1_reg[95]_0 ;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output [1:0]S;
  output [60:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [1:0]\sect_len_buf_reg[6] ;
  input [1:0]\sect_len_buf_reg[6]_0 ;
  input [3:0]last_sect_buf_reg_0;
  input [62:0]\data_p2_reg[68]_0 ;
  input [3:0]\end_addr_reg[6] ;
  input [3:0]\end_addr_reg[10] ;
  input [3:0]\end_addr_reg[14] ;
  input [3:0]\end_addr_reg[18] ;
  input [3:0]\end_addr_reg[22] ;
  input [3:0]\end_addr_reg[26] ;
  input [3:0]\end_addr_reg[30] ;
  input [0:0]\end_addr_reg[34] ;
  input [0:0]\data_p2_reg[3]_0 ;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \data_p1[10]_i_1__3_n_2 ;
  wire \data_p1[11]_i_1__3_n_2 ;
  wire \data_p1[12]_i_1__3_n_2 ;
  wire \data_p1[13]_i_1__3_n_2 ;
  wire \data_p1[14]_i_1__3_n_2 ;
  wire \data_p1[15]_i_1__3_n_2 ;
  wire \data_p1[16]_i_1__3_n_2 ;
  wire \data_p1[17]_i_1__3_n_2 ;
  wire \data_p1[18]_i_1__3_n_2 ;
  wire \data_p1[19]_i_1__3_n_2 ;
  wire \data_p1[20]_i_1__3_n_2 ;
  wire \data_p1[21]_i_1__3_n_2 ;
  wire \data_p1[22]_i_1__3_n_2 ;
  wire \data_p1[23]_i_1__3_n_2 ;
  wire \data_p1[24]_i_1__3_n_2 ;
  wire \data_p1[25]_i_1__3_n_2 ;
  wire \data_p1[26]_i_1__3_n_2 ;
  wire \data_p1[27]_i_1__3_n_2 ;
  wire \data_p1[28]_i_1__3_n_2 ;
  wire \data_p1[29]_i_1__3_n_2 ;
  wire \data_p1[30]_i_1__3_n_2 ;
  wire \data_p1[31]_i_1__3_n_2 ;
  wire \data_p1[32]_i_1__3_n_2 ;
  wire \data_p1[33]_i_1__3_n_2 ;
  wire \data_p1[34]_i_1__3_n_2 ;
  wire \data_p1[35]_i_1__3_n_2 ;
  wire \data_p1[36]_i_1__3_n_2 ;
  wire \data_p1[37]_i_1__3_n_2 ;
  wire \data_p1[38]_i_1__3_n_2 ;
  wire \data_p1[39]_i_1__3_n_2 ;
  wire \data_p1[3]_i_1__1_n_2 ;
  wire \data_p1[40]_i_1__3_n_2 ;
  wire \data_p1[41]_i_1__3_n_2 ;
  wire \data_p1[42]_i_1__3_n_2 ;
  wire \data_p1[43]_i_1__3_n_2 ;
  wire \data_p1[44]_i_1__3_n_2 ;
  wire \data_p1[45]_i_1__3_n_2 ;
  wire \data_p1[46]_i_1__3_n_2 ;
  wire \data_p1[47]_i_1__3_n_2 ;
  wire \data_p1[48]_i_1__3_n_2 ;
  wire \data_p1[49]_i_1__3_n_2 ;
  wire \data_p1[4]_i_1__1_n_2 ;
  wire \data_p1[50]_i_1__3_n_2 ;
  wire \data_p1[51]_i_1__3_n_2 ;
  wire \data_p1[52]_i_1__3_n_2 ;
  wire \data_p1[53]_i_1__3_n_2 ;
  wire \data_p1[54]_i_1__3_n_2 ;
  wire \data_p1[55]_i_1__3_n_2 ;
  wire \data_p1[56]_i_1__3_n_2 ;
  wire \data_p1[57]_i_1__3_n_2 ;
  wire \data_p1[58]_i_1__3_n_2 ;
  wire \data_p1[59]_i_1__3_n_2 ;
  wire \data_p1[5]_i_1__1_n_2 ;
  wire \data_p1[60]_i_1__3_n_2 ;
  wire \data_p1[61]_i_1__3_n_2 ;
  wire \data_p1[62]_i_1__3_n_2 ;
  wire \data_p1[63]_i_1__2_n_2 ;
  wire \data_p1[67]_i_1__0_n_2 ;
  wire \data_p1[6]_i_1__3_n_2 ;
  wire \data_p1[7]_i_1__3_n_2 ;
  wire \data_p1[8]_i_1__3_n_2 ;
  wire \data_p1[95]_i_2__1_n_2 ;
  wire \data_p1[9]_i_1__3_n_2 ;
  wire [60:0]\data_p1_reg[63]_0 ;
  wire [62:0]\data_p1_reg[95]_0 ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire [62:0]\data_p2_reg[68]_0 ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[32] ;
  wire \data_p2_reg_n_2_[33] ;
  wire \data_p2_reg_n_2_[34] ;
  wire \data_p2_reg_n_2_[35] ;
  wire \data_p2_reg_n_2_[36] ;
  wire \data_p2_reg_n_2_[37] ;
  wire \data_p2_reg_n_2_[38] ;
  wire \data_p2_reg_n_2_[39] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[40] ;
  wire \data_p2_reg_n_2_[41] ;
  wire \data_p2_reg_n_2_[42] ;
  wire \data_p2_reg_n_2_[43] ;
  wire \data_p2_reg_n_2_[44] ;
  wire \data_p2_reg_n_2_[45] ;
  wire \data_p2_reg_n_2_[46] ;
  wire \data_p2_reg_n_2_[47] ;
  wire \data_p2_reg_n_2_[48] ;
  wire \data_p2_reg_n_2_[49] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[50] ;
  wire \data_p2_reg_n_2_[51] ;
  wire \data_p2_reg_n_2_[52] ;
  wire \data_p2_reg_n_2_[53] ;
  wire \data_p2_reg_n_2_[54] ;
  wire \data_p2_reg_n_2_[55] ;
  wire \data_p2_reg_n_2_[56] ;
  wire \data_p2_reg_n_2_[57] ;
  wire \data_p2_reg_n_2_[58] ;
  wire \data_p2_reg_n_2_[59] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[60] ;
  wire \data_p2_reg_n_2_[61] ;
  wire \data_p2_reg_n_2_[62] ;
  wire \data_p2_reg_n_2_[63] ;
  wire \data_p2_reg_n_2_[67] ;
  wire \data_p2_reg_n_2_[68] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire [3:0]\end_addr_reg[10] ;
  wire \end_addr_reg[10]_i_1_n_2 ;
  wire \end_addr_reg[10]_i_1_n_3 ;
  wire \end_addr_reg[10]_i_1_n_4 ;
  wire \end_addr_reg[10]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[14] ;
  wire \end_addr_reg[14]_i_1_n_2 ;
  wire \end_addr_reg[14]_i_1_n_3 ;
  wire \end_addr_reg[14]_i_1_n_4 ;
  wire \end_addr_reg[14]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[18] ;
  wire \end_addr_reg[18]_i_1_n_2 ;
  wire \end_addr_reg[18]_i_1_n_3 ;
  wire \end_addr_reg[18]_i_1_n_4 ;
  wire \end_addr_reg[18]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[22] ;
  wire \end_addr_reg[22]_i_1_n_2 ;
  wire \end_addr_reg[22]_i_1_n_3 ;
  wire \end_addr_reg[22]_i_1_n_4 ;
  wire \end_addr_reg[22]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[26] ;
  wire \end_addr_reg[26]_i_1_n_2 ;
  wire \end_addr_reg[26]_i_1_n_3 ;
  wire \end_addr_reg[26]_i_1_n_4 ;
  wire \end_addr_reg[26]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[30] ;
  wire \end_addr_reg[30]_i_1_n_2 ;
  wire \end_addr_reg[30]_i_1_n_3 ;
  wire \end_addr_reg[30]_i_1_n_4 ;
  wire \end_addr_reg[30]_i_1_n_5 ;
  wire [0:0]\end_addr_reg[34] ;
  wire \end_addr_reg[34]_i_1_n_2 ;
  wire \end_addr_reg[34]_i_1_n_3 ;
  wire \end_addr_reg[34]_i_1_n_4 ;
  wire \end_addr_reg[34]_i_1_n_5 ;
  wire \end_addr_reg[38]_i_1_n_2 ;
  wire \end_addr_reg[38]_i_1_n_3 ;
  wire \end_addr_reg[38]_i_1_n_4 ;
  wire \end_addr_reg[38]_i_1_n_5 ;
  wire \end_addr_reg[42]_i_1_n_2 ;
  wire \end_addr_reg[42]_i_1_n_3 ;
  wire \end_addr_reg[42]_i_1_n_4 ;
  wire \end_addr_reg[42]_i_1_n_5 ;
  wire \end_addr_reg[46]_i_1_n_2 ;
  wire \end_addr_reg[46]_i_1_n_3 ;
  wire \end_addr_reg[46]_i_1_n_4 ;
  wire \end_addr_reg[46]_i_1_n_5 ;
  wire \end_addr_reg[50]_i_1_n_2 ;
  wire \end_addr_reg[50]_i_1_n_3 ;
  wire \end_addr_reg[50]_i_1_n_4 ;
  wire \end_addr_reg[50]_i_1_n_5 ;
  wire \end_addr_reg[54]_i_1_n_2 ;
  wire \end_addr_reg[54]_i_1_n_3 ;
  wire \end_addr_reg[54]_i_1_n_4 ;
  wire \end_addr_reg[54]_i_1_n_5 ;
  wire \end_addr_reg[58]_i_1_n_2 ;
  wire \end_addr_reg[58]_i_1_n_3 ;
  wire \end_addr_reg[58]_i_1_n_4 ;
  wire \end_addr_reg[58]_i_1_n_5 ;
  wire \end_addr_reg[62]_i_1_n_2 ;
  wire \end_addr_reg[62]_i_1_n_3 ;
  wire \end_addr_reg[62]_i_1_n_4 ;
  wire \end_addr_reg[62]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[6] ;
  wire \end_addr_reg[6]_i_1_n_2 ;
  wire \end_addr_reg[6]_i_1_n_3 ;
  wire \end_addr_reg[6]_i_1_n_4 ;
  wire \end_addr_reg[6]_i_1_n_5 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1__3_n_2;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:0]\sect_len_buf_reg[6] ;
  wire [1:0]\sect_len_buf_reg[6]_0 ;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_2 ;
  wire \state[1]_i_1__3_n_2 ;
  wire [1:0]state__0;
  wire [3:0]\NLW_end_addr_reg[63]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(AWVALID_Dummy),
        .I1(next_wreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [7]),
        .O(\data_p1[10]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [8]),
        .O(\data_p1[11]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [9]),
        .O(\data_p1[12]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [10]),
        .O(\data_p1[13]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [11]),
        .O(\data_p1[14]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [12]),
        .O(\data_p1[15]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [13]),
        .O(\data_p1[16]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [14]),
        .O(\data_p1[17]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [15]),
        .O(\data_p1[18]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [16]),
        .O(\data_p1[19]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [17]),
        .O(\data_p1[20]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [18]),
        .O(\data_p1[21]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [19]),
        .O(\data_p1[22]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [20]),
        .O(\data_p1[23]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [21]),
        .O(\data_p1[24]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [22]),
        .O(\data_p1[25]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [23]),
        .O(\data_p1[26]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [24]),
        .O(\data_p1[27]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [25]),
        .O(\data_p1[28]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [26]),
        .O(\data_p1[29]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [27]),
        .O(\data_p1[30]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [28]),
        .O(\data_p1[31]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__3 
       (.I0(\data_p2_reg_n_2_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [29]),
        .O(\data_p1[32]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__3 
       (.I0(\data_p2_reg_n_2_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [30]),
        .O(\data_p1[33]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__3 
       (.I0(\data_p2_reg_n_2_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [31]),
        .O(\data_p1[34]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__3 
       (.I0(\data_p2_reg_n_2_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [32]),
        .O(\data_p1[35]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__3 
       (.I0(\data_p2_reg_n_2_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [33]),
        .O(\data_p1[36]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__3 
       (.I0(\data_p2_reg_n_2_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [34]),
        .O(\data_p1[37]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__3 
       (.I0(\data_p2_reg_n_2_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [35]),
        .O(\data_p1[38]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__3 
       (.I0(\data_p2_reg_n_2_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [36]),
        .O(\data_p1[39]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [0]),
        .O(\data_p1[3]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__3 
       (.I0(\data_p2_reg_n_2_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [37]),
        .O(\data_p1[40]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__3 
       (.I0(\data_p2_reg_n_2_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [38]),
        .O(\data_p1[41]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__3 
       (.I0(\data_p2_reg_n_2_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [39]),
        .O(\data_p1[42]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__3 
       (.I0(\data_p2_reg_n_2_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [40]),
        .O(\data_p1[43]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__3 
       (.I0(\data_p2_reg_n_2_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [41]),
        .O(\data_p1[44]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__3 
       (.I0(\data_p2_reg_n_2_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [42]),
        .O(\data_p1[45]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__3 
       (.I0(\data_p2_reg_n_2_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [43]),
        .O(\data_p1[46]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__3 
       (.I0(\data_p2_reg_n_2_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [44]),
        .O(\data_p1[47]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__3 
       (.I0(\data_p2_reg_n_2_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [45]),
        .O(\data_p1[48]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__3 
       (.I0(\data_p2_reg_n_2_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [46]),
        .O(\data_p1[49]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [1]),
        .O(\data_p1[4]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__3 
       (.I0(\data_p2_reg_n_2_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [47]),
        .O(\data_p1[50]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__3 
       (.I0(\data_p2_reg_n_2_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [48]),
        .O(\data_p1[51]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__3 
       (.I0(\data_p2_reg_n_2_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [49]),
        .O(\data_p1[52]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__3 
       (.I0(\data_p2_reg_n_2_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [50]),
        .O(\data_p1[53]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__3 
       (.I0(\data_p2_reg_n_2_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [51]),
        .O(\data_p1[54]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__3 
       (.I0(\data_p2_reg_n_2_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [52]),
        .O(\data_p1[55]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__3 
       (.I0(\data_p2_reg_n_2_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [53]),
        .O(\data_p1[56]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__3 
       (.I0(\data_p2_reg_n_2_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [54]),
        .O(\data_p1[57]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__3 
       (.I0(\data_p2_reg_n_2_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [55]),
        .O(\data_p1[58]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__3 
       (.I0(\data_p2_reg_n_2_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [56]),
        .O(\data_p1[59]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [2]),
        .O(\data_p1[5]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__3 
       (.I0(\data_p2_reg_n_2_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [57]),
        .O(\data_p1[60]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__3 
       (.I0(\data_p2_reg_n_2_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [58]),
        .O(\data_p1[61]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__3 
       (.I0(\data_p2_reg_n_2_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [59]),
        .O(\data_p1[62]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__2 
       (.I0(\data_p2_reg_n_2_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [60]),
        .O(\data_p1[63]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_2_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [61]),
        .O(\data_p1[67]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [3]),
        .O(\data_p1[6]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [4]),
        .O(\data_p1[7]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [5]),
        .O(\data_p1[8]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__1 
       (.I0(next_wreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__1 
       (.I0(\data_p2_reg_n_2_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [62]),
        .O(\data_p1[95]_i_2__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[68]_0 [6]),
        .O(\data_p1[9]_i_1__3_n_2 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [7]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [8]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [9]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [10]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [11]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [12]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [13]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [14]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [15]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [16]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [17]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [18]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [19]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [20]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [21]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [22]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [23]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [24]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [25]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [26]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [27]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [28]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [29]),
        .Q(\data_p2_reg_n_2_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [30]),
        .Q(\data_p2_reg_n_2_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [31]),
        .Q(\data_p2_reg_n_2_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [32]),
        .Q(\data_p2_reg_n_2_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [33]),
        .Q(\data_p2_reg_n_2_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [34]),
        .Q(\data_p2_reg_n_2_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [35]),
        .Q(\data_p2_reg_n_2_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [36]),
        .Q(\data_p2_reg_n_2_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [0]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [37]),
        .Q(\data_p2_reg_n_2_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [38]),
        .Q(\data_p2_reg_n_2_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [39]),
        .Q(\data_p2_reg_n_2_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [40]),
        .Q(\data_p2_reg_n_2_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [41]),
        .Q(\data_p2_reg_n_2_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [42]),
        .Q(\data_p2_reg_n_2_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [43]),
        .Q(\data_p2_reg_n_2_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [44]),
        .Q(\data_p2_reg_n_2_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [45]),
        .Q(\data_p2_reg_n_2_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [46]),
        .Q(\data_p2_reg_n_2_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [1]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [47]),
        .Q(\data_p2_reg_n_2_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [48]),
        .Q(\data_p2_reg_n_2_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [49]),
        .Q(\data_p2_reg_n_2_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [50]),
        .Q(\data_p2_reg_n_2_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [51]),
        .Q(\data_p2_reg_n_2_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [52]),
        .Q(\data_p2_reg_n_2_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [53]),
        .Q(\data_p2_reg_n_2_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [54]),
        .Q(\data_p2_reg_n_2_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [55]),
        .Q(\data_p2_reg_n_2_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [56]),
        .Q(\data_p2_reg_n_2_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [2]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [57]),
        .Q(\data_p2_reg_n_2_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [58]),
        .Q(\data_p2_reg_n_2_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [59]),
        .Q(\data_p2_reg_n_2_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [60]),
        .Q(\data_p2_reg_n_2_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [61]),
        .Q(\data_p2_reg_n_2_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [62]),
        .Q(\data_p2_reg_n_2_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [3]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [4]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [5]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [6]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[10]_i_1 
       (.CI(\end_addr_reg[6]_i_1_n_2 ),
        .CO({\end_addr_reg[10]_i_1_n_2 ,\end_addr_reg[10]_i_1_n_3 ,\end_addr_reg[10]_i_1_n_4 ,\end_addr_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[10] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[14]_i_1 
       (.CI(\end_addr_reg[10]_i_1_n_2 ),
        .CO({\end_addr_reg[14]_i_1_n_2 ,\end_addr_reg[14]_i_1_n_3 ,\end_addr_reg[14]_i_1_n_4 ,\end_addr_reg[14]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[14] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[18]_i_1 
       (.CI(\end_addr_reg[14]_i_1_n_2 ),
        .CO({\end_addr_reg[18]_i_1_n_2 ,\end_addr_reg[18]_i_1_n_3 ,\end_addr_reg[18]_i_1_n_4 ,\end_addr_reg[18]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[18] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[22]_i_1 
       (.CI(\end_addr_reg[18]_i_1_n_2 ),
        .CO({\end_addr_reg[22]_i_1_n_2 ,\end_addr_reg[22]_i_1_n_3 ,\end_addr_reg[22]_i_1_n_4 ,\end_addr_reg[22]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[22] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[26]_i_1 
       (.CI(\end_addr_reg[22]_i_1_n_2 ),
        .CO({\end_addr_reg[26]_i_1_n_2 ,\end_addr_reg[26]_i_1_n_3 ,\end_addr_reg[26]_i_1_n_4 ,\end_addr_reg[26]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[26] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[30]_i_1 
       (.CI(\end_addr_reg[26]_i_1_n_2 ),
        .CO({\end_addr_reg[30]_i_1_n_2 ,\end_addr_reg[30]_i_1_n_3 ,\end_addr_reg[30]_i_1_n_4 ,\end_addr_reg[30]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[30] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[34]_i_1 
       (.CI(\end_addr_reg[30]_i_1_n_2 ),
        .CO({\end_addr_reg[34]_i_1_n_2 ,\end_addr_reg[34]_i_1_n_3 ,\end_addr_reg[34]_i_1_n_4 ,\end_addr_reg[34]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\data_p1_reg[95]_0 [28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:29],\end_addr_reg[34] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[38]_i_1 
       (.CI(\end_addr_reg[34]_i_1_n_2 ),
        .CO({\end_addr_reg[38]_i_1_n_2 ,\end_addr_reg[38]_i_1_n_3 ,\end_addr_reg[38]_i_1_n_4 ,\end_addr_reg[38]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[42]_i_1 
       (.CI(\end_addr_reg[38]_i_1_n_2 ),
        .CO({\end_addr_reg[42]_i_1_n_2 ,\end_addr_reg[42]_i_1_n_3 ,\end_addr_reg[42]_i_1_n_4 ,\end_addr_reg[42]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[46]_i_1 
       (.CI(\end_addr_reg[42]_i_1_n_2 ),
        .CO({\end_addr_reg[46]_i_1_n_2 ,\end_addr_reg[46]_i_1_n_3 ,\end_addr_reg[46]_i_1_n_4 ,\end_addr_reg[46]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[50]_i_1 
       (.CI(\end_addr_reg[46]_i_1_n_2 ),
        .CO({\end_addr_reg[50]_i_1_n_2 ,\end_addr_reg[50]_i_1_n_3 ,\end_addr_reg[50]_i_1_n_4 ,\end_addr_reg[50]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[54]_i_1 
       (.CI(\end_addr_reg[50]_i_1_n_2 ),
        .CO({\end_addr_reg[54]_i_1_n_2 ,\end_addr_reg[54]_i_1_n_3 ,\end_addr_reg[54]_i_1_n_4 ,\end_addr_reg[54]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[58]_i_1 
       (.CI(\end_addr_reg[54]_i_1_n_2 ),
        .CO({\end_addr_reg[58]_i_1_n_2 ,\end_addr_reg[58]_i_1_n_3 ,\end_addr_reg[58]_i_1_n_4 ,\end_addr_reg[58]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[62]_i_1 
       (.CI(\end_addr_reg[58]_i_1_n_2 ),
        .CO({\end_addr_reg[62]_i_1_n_2 ,\end_addr_reg[62]_i_1_n_3 ,\end_addr_reg[62]_i_1_n_4 ,\end_addr_reg[62]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__1 
       (.CI(\end_addr_reg[62]_i_1_n_2 ),
        .CO(\NLW_end_addr_reg[63]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__1_O_UNCONNECTED [3:1],\data_p1_reg[63]_0 [60]}),
        .S({1'b0,1'b0,1'b0,\data_p1_reg[95]_0 [60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[6]_i_1_n_2 ,\end_addr_reg[6]_i_1_n_3 ,\end_addr_reg[6]_i_1_n_4 ,\end_addr_reg[6]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[6] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__1
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_2),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [9]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \sect_len_buf[8]_i_4__1 
       (.I0(\sect_len_buf_reg[6] [0]),
        .I1(\sect_len_buf_reg[6]_0 [0]),
        .I2(\sect_len_buf_reg[6] [1]),
        .I3(\sect_len_buf_reg[6]_0 [1]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_wreq),
        .I3(AWVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__3 
       (.I0(Q),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .O(\state[1]_i_1__3_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[2] ,
    m_axi_results_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    Q,
    \state[0]_i_2__0 ,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_results_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[2] ;
  output m_axi_results_AWVALID;
  output [64:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input \state[0]_i_2__0 ;
  input [64:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_results_AWREADY;
  input [0:0]E;

  wire [64:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__4_n_2 ;
  wire \data_p1[11]_i_1__4_n_2 ;
  wire \data_p1[12]_i_1__4_n_2 ;
  wire \data_p1[13]_i_1__4_n_2 ;
  wire \data_p1[14]_i_1__4_n_2 ;
  wire \data_p1[15]_i_1__4_n_2 ;
  wire \data_p1[16]_i_1__4_n_2 ;
  wire \data_p1[17]_i_1__4_n_2 ;
  wire \data_p1[18]_i_1__4_n_2 ;
  wire \data_p1[19]_i_1__4_n_2 ;
  wire \data_p1[20]_i_1__4_n_2 ;
  wire \data_p1[21]_i_1__4_n_2 ;
  wire \data_p1[22]_i_1__4_n_2 ;
  wire \data_p1[23]_i_1__4_n_2 ;
  wire \data_p1[24]_i_1__4_n_2 ;
  wire \data_p1[25]_i_1__4_n_2 ;
  wire \data_p1[26]_i_1__4_n_2 ;
  wire \data_p1[27]_i_1__4_n_2 ;
  wire \data_p1[28]_i_1__4_n_2 ;
  wire \data_p1[29]_i_1__4_n_2 ;
  wire \data_p1[30]_i_1__4_n_2 ;
  wire \data_p1[31]_i_1__4_n_2 ;
  wire \data_p1[32]_i_1__4_n_2 ;
  wire \data_p1[33]_i_1__4_n_2 ;
  wire \data_p1[34]_i_1__4_n_2 ;
  wire \data_p1[35]_i_1__4_n_2 ;
  wire \data_p1[36]_i_1__4_n_2 ;
  wire \data_p1[37]_i_1__4_n_2 ;
  wire \data_p1[38]_i_1__4_n_2 ;
  wire \data_p1[39]_i_1__4_n_2 ;
  wire \data_p1[3]_i_1__2_n_2 ;
  wire \data_p1[40]_i_1__4_n_2 ;
  wire \data_p1[41]_i_1__4_n_2 ;
  wire \data_p1[42]_i_1__4_n_2 ;
  wire \data_p1[43]_i_1__4_n_2 ;
  wire \data_p1[44]_i_1__4_n_2 ;
  wire \data_p1[45]_i_1__4_n_2 ;
  wire \data_p1[46]_i_1__4_n_2 ;
  wire \data_p1[47]_i_1__4_n_2 ;
  wire \data_p1[48]_i_1__4_n_2 ;
  wire \data_p1[49]_i_1__4_n_2 ;
  wire \data_p1[4]_i_1__2_n_2 ;
  wire \data_p1[50]_i_1__4_n_2 ;
  wire \data_p1[51]_i_1__4_n_2 ;
  wire \data_p1[52]_i_1__4_n_2 ;
  wire \data_p1[53]_i_1__4_n_2 ;
  wire \data_p1[54]_i_1__4_n_2 ;
  wire \data_p1[55]_i_1__4_n_2 ;
  wire \data_p1[56]_i_1__4_n_2 ;
  wire \data_p1[57]_i_1__4_n_2 ;
  wire \data_p1[58]_i_1__4_n_2 ;
  wire \data_p1[59]_i_1__4_n_2 ;
  wire \data_p1[5]_i_1__2_n_2 ;
  wire \data_p1[60]_i_1__4_n_2 ;
  wire \data_p1[61]_i_1__4_n_2 ;
  wire \data_p1[62]_i_1__4_n_2 ;
  wire \data_p1[63]_i_2__0_n_2 ;
  wire \data_p1[64]_i_1__1_n_2 ;
  wire \data_p1[65]_i_1__0_n_2 ;
  wire \data_p1[66]_i_1__0_n_2 ;
  wire \data_p1[67]_i_1__1_n_2 ;
  wire \data_p1[6]_i_1__4_n_2 ;
  wire \data_p1[7]_i_1__4_n_2 ;
  wire \data_p1[8]_i_1__4_n_2 ;
  wire \data_p1[9]_i_1__4_n_2 ;
  wire [64:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[32] ;
  wire \data_p2_reg_n_2_[33] ;
  wire \data_p2_reg_n_2_[34] ;
  wire \data_p2_reg_n_2_[35] ;
  wire \data_p2_reg_n_2_[36] ;
  wire \data_p2_reg_n_2_[37] ;
  wire \data_p2_reg_n_2_[38] ;
  wire \data_p2_reg_n_2_[39] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[40] ;
  wire \data_p2_reg_n_2_[41] ;
  wire \data_p2_reg_n_2_[42] ;
  wire \data_p2_reg_n_2_[43] ;
  wire \data_p2_reg_n_2_[44] ;
  wire \data_p2_reg_n_2_[45] ;
  wire \data_p2_reg_n_2_[46] ;
  wire \data_p2_reg_n_2_[47] ;
  wire \data_p2_reg_n_2_[48] ;
  wire \data_p2_reg_n_2_[49] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[50] ;
  wire \data_p2_reg_n_2_[51] ;
  wire \data_p2_reg_n_2_[52] ;
  wire \data_p2_reg_n_2_[53] ;
  wire \data_p2_reg_n_2_[54] ;
  wire \data_p2_reg_n_2_[55] ;
  wire \data_p2_reg_n_2_[56] ;
  wire \data_p2_reg_n_2_[57] ;
  wire \data_p2_reg_n_2_[58] ;
  wire \data_p2_reg_n_2_[59] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[60] ;
  wire \data_p2_reg_n_2_[61] ;
  wire \data_p2_reg_n_2_[62] ;
  wire \data_p2_reg_n_2_[63] ;
  wire \data_p2_reg_n_2_[64] ;
  wire \data_p2_reg_n_2_[65] ;
  wire \data_p2_reg_n_2_[66] ;
  wire \data_p2_reg_n_2_[67] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire \last_cnt_reg[2] ;
  wire load_p1;
  wire m_axi_results_AWREADY;
  wire m_axi_results_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__7_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__7_n_2 ;
  wire \state[0]_i_2__0 ;
  wire \state[1]_i_1__7_n_2 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__7 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_results_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_results_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__4 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[10]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__4 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[11]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__4 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[12]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__4 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[13]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__4 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[14]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__4 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[15]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__4 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[16]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__4 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[17]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__4 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[18]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__4 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[19]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__4 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[20]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__4 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[21]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__4 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[22]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__4 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[23]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__4 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[24]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__4 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[25]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__4 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[26]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__4 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[27]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__4 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[28]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__4 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[29]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__4 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[30]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__4 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[31]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__4 
       (.I0(\data_p2_reg_n_2_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[32]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__4 
       (.I0(\data_p2_reg_n_2_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[33]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__4 
       (.I0(\data_p2_reg_n_2_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[34]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__4 
       (.I0(\data_p2_reg_n_2_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[35]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__4 
       (.I0(\data_p2_reg_n_2_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[36]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__4 
       (.I0(\data_p2_reg_n_2_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[37]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__4 
       (.I0(\data_p2_reg_n_2_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[38]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__4 
       (.I0(\data_p2_reg_n_2_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[39]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[3]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__4 
       (.I0(\data_p2_reg_n_2_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[40]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__4 
       (.I0(\data_p2_reg_n_2_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[41]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__4 
       (.I0(\data_p2_reg_n_2_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[42]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__4 
       (.I0(\data_p2_reg_n_2_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[43]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__4 
       (.I0(\data_p2_reg_n_2_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[44]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__4 
       (.I0(\data_p2_reg_n_2_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[45]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__4 
       (.I0(\data_p2_reg_n_2_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[46]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__4 
       (.I0(\data_p2_reg_n_2_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[47]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__4 
       (.I0(\data_p2_reg_n_2_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[48]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__4 
       (.I0(\data_p2_reg_n_2_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[49]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[4]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__4 
       (.I0(\data_p2_reg_n_2_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[50]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__4 
       (.I0(\data_p2_reg_n_2_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[51]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__4 
       (.I0(\data_p2_reg_n_2_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[52]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__4 
       (.I0(\data_p2_reg_n_2_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[53]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__4 
       (.I0(\data_p2_reg_n_2_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[54]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__4 
       (.I0(\data_p2_reg_n_2_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[55]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__4 
       (.I0(\data_p2_reg_n_2_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[56]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__4 
       (.I0(\data_p2_reg_n_2_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[57]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__4 
       (.I0(\data_p2_reg_n_2_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[58]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__4 
       (.I0(\data_p2_reg_n_2_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[59]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[5]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__4 
       (.I0(\data_p2_reg_n_2_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[60]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__4 
       (.I0(\data_p2_reg_n_2_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[61]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__4 
       (.I0(\data_p2_reg_n_2_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[62]_i_1__4_n_2 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_results_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2__0 
       (.I0(\data_p2_reg_n_2_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[63]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__1 
       (.I0(\data_p2_reg_n_2_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[64]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__0 
       (.I0(\data_p2_reg_n_2_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[65]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_2_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[66]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(\data_p2_reg_n_2_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[67]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__4 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[6]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__4 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[7]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__4 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[8]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__4 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[9]_i_1__4_n_2 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_2 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_2 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_2 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__1_n_2 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_2 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_2 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_2_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_2_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_2_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_2_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_2_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_2_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_2_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_2_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_2_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_2_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_2_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_2_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_2_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_2_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_2_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_2_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_2_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_2_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_2_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_2_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_2_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_2_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_2_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_2_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_2_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_2_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_2_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_2_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_2_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_2_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_2_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_2_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_2_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_2_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_2_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_2_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__7
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_results_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__7_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__7_n_2),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__7 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_results_AWREADY),
        .I5(m_axi_results_AWVALID),
        .O(\state[0]_i_1__7_n_2 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[0]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\state[0]_i_2__0 ),
        .O(\last_cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__7 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_results_AWVALID),
        .I3(state),
        .I4(m_axi_results_AWREADY),
        .O(\state[1]_i_1__7_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__7_n_2 ),
        .Q(m_axi_results_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__7_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    resp_ready__1,
    m_axi_results_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input resp_ready__1;
  input m_axi_results_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_results_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__4_n_2;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_2 ;
  wire \state[1]_i_1__4_n_2 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(m_axi_results_BVALID),
        .I1(resp_ready__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_results_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__4
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_results_BVALID),
        .I2(resp_ready__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__4_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_2),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__4 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready__1),
        .I3(m_axi_results_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready__1),
        .I3(m_axi_results_BVALID),
        .O(\state[1]_i_1__4_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_results_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_results_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_results_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__5_n_2;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_2 ;
  wire \state[1]_i_1__5_n_2 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(m_axi_results_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_results_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__5
       (.I0(m_axi_results_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__5_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_2),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__5 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_results_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__5_n_2 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__5 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_results_RVALID),
        .O(\state[1]_i_1__5_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_2 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl
   (pop,
    push_0,
    S,
    Q,
    \dout_reg[64]_0 ,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    push,
    in,
    \dout_reg[64]_1 ,
    \dout_reg[64]_2 ,
    ap_clk,
    SR);
  output pop;
  output push_0;
  output [0:0]S;
  output [61:0]Q;
  output \dout_reg[64]_0 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input push;
  input [60:0]in;
  input \dout_reg[64]_1 ;
  input \dout_reg[64]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [61:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire [60:0]in;
  wire \mem_reg[3][0]_srl4_n_2 ;
  wire \mem_reg[3][10]_srl4_n_2 ;
  wire \mem_reg[3][11]_srl4_n_2 ;
  wire \mem_reg[3][12]_srl4_n_2 ;
  wire \mem_reg[3][13]_srl4_n_2 ;
  wire \mem_reg[3][14]_srl4_n_2 ;
  wire \mem_reg[3][15]_srl4_n_2 ;
  wire \mem_reg[3][16]_srl4_n_2 ;
  wire \mem_reg[3][17]_srl4_n_2 ;
  wire \mem_reg[3][18]_srl4_n_2 ;
  wire \mem_reg[3][19]_srl4_n_2 ;
  wire \mem_reg[3][1]_srl4_n_2 ;
  wire \mem_reg[3][20]_srl4_n_2 ;
  wire \mem_reg[3][21]_srl4_n_2 ;
  wire \mem_reg[3][22]_srl4_n_2 ;
  wire \mem_reg[3][23]_srl4_n_2 ;
  wire \mem_reg[3][24]_srl4_n_2 ;
  wire \mem_reg[3][25]_srl4_n_2 ;
  wire \mem_reg[3][26]_srl4_n_2 ;
  wire \mem_reg[3][27]_srl4_n_2 ;
  wire \mem_reg[3][28]_srl4_n_2 ;
  wire \mem_reg[3][29]_srl4_n_2 ;
  wire \mem_reg[3][2]_srl4_n_2 ;
  wire \mem_reg[3][30]_srl4_n_2 ;
  wire \mem_reg[3][31]_srl4_n_2 ;
  wire \mem_reg[3][32]_srl4_n_2 ;
  wire \mem_reg[3][33]_srl4_n_2 ;
  wire \mem_reg[3][34]_srl4_n_2 ;
  wire \mem_reg[3][35]_srl4_n_2 ;
  wire \mem_reg[3][36]_srl4_n_2 ;
  wire \mem_reg[3][37]_srl4_n_2 ;
  wire \mem_reg[3][38]_srl4_n_2 ;
  wire \mem_reg[3][39]_srl4_n_2 ;
  wire \mem_reg[3][3]_srl4_n_2 ;
  wire \mem_reg[3][40]_srl4_n_2 ;
  wire \mem_reg[3][41]_srl4_n_2 ;
  wire \mem_reg[3][42]_srl4_n_2 ;
  wire \mem_reg[3][43]_srl4_n_2 ;
  wire \mem_reg[3][44]_srl4_n_2 ;
  wire \mem_reg[3][45]_srl4_n_2 ;
  wire \mem_reg[3][46]_srl4_n_2 ;
  wire \mem_reg[3][47]_srl4_n_2 ;
  wire \mem_reg[3][48]_srl4_n_2 ;
  wire \mem_reg[3][49]_srl4_n_2 ;
  wire \mem_reg[3][4]_srl4_n_2 ;
  wire \mem_reg[3][50]_srl4_n_2 ;
  wire \mem_reg[3][51]_srl4_n_2 ;
  wire \mem_reg[3][52]_srl4_n_2 ;
  wire \mem_reg[3][53]_srl4_n_2 ;
  wire \mem_reg[3][54]_srl4_n_2 ;
  wire \mem_reg[3][55]_srl4_n_2 ;
  wire \mem_reg[3][56]_srl4_n_2 ;
  wire \mem_reg[3][57]_srl4_n_2 ;
  wire \mem_reg[3][58]_srl4_n_2 ;
  wire \mem_reg[3][59]_srl4_n_2 ;
  wire \mem_reg[3][5]_srl4_n_2 ;
  wire \mem_reg[3][60]_srl4_n_2 ;
  wire \mem_reg[3][64]_srl4_n_2 ;
  wire \mem_reg[3][6]_srl4_n_2 ;
  wire \mem_reg[3][7]_srl4_n_2 ;
  wire \mem_reg[3][8]_srl4_n_2 ;
  wire \mem_reg[3][9]_srl4_n_2 ;
  wire pop;
  wire push;
  wire push_0;
  wire tmp_valid_reg;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[64]_i_1__0 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_2 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_2 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_2 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_2 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_2 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_2 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_2 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_2 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_2 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_2 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_2 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_2 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_2 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_2 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_2 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_2 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_2 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_2 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_2 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_2 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_2 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_2 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_2 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_2 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_2 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_2 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_2 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_2 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_2 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_2 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_2 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_2 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_2 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_2 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_2 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_2 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_2 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_2 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_2 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_2 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_2 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_2 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_2 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_2 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_2 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_2 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_2 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_2 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_2 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_2 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_2 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_2 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_2 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_2 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_2 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_2 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_2 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_2 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_2 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_2 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_2 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1__5 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push_0));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[3][0]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[3][10]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[3][11]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[3][12]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[3][13]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[3][14]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[3][15]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[3][16]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[3][17]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[3][18]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[3][19]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[3][1]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[3][20]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[3][21]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[3][22]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[3][23]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[3][24]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[3][25]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[3][26]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[3][27]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[3][28]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[3][29]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[3][2]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[3][30]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[3][31]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[3][32]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[3][33]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[3][34]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[3][35]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[3][36]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[3][37]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[3][38]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[3][39]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[3][3]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[3][40]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[3][41]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[3][42]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[3][43]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[3][44]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[3][45]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[3][46]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[3][47]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[3][48]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[3][49]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[3][4]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[3][50]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[3][51]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[3][52]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[3][53]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[3][54]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[3][55]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[3][56]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[3][57]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[3][58]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[3][59]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[3][5]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[3][60]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[3][6]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[3][7]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[3][8]_srl4_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[3][9]_srl4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__1
       (.I0(Q[61]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1__1
       (.I0(Q[61]),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(\dout_reg[64]_0 ));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    s_ready_t_reg,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    push__0,
    resp_ready__1,
    empty_n_reg,
    push,
    Q,
    \dout_reg[0]_1 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    E,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    wrsp_valid,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  output [0:0]s_ready_t_reg;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output push__0;
  output resp_ready__1;
  output empty_n_reg;
  input push;
  input [0:0]Q;
  input [3:0]\dout_reg[0]_1 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input [0:0]E;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input wrsp_valid;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire resp_ready__1;
  wire [0:0]s_ready_t_reg;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__2 
       (.I0(dout_vld_reg_0),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_1),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__14
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_1),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_0),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(E),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__12 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__12 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[3]_i_3__0 
       (.I0(dout_vld_reg_0),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_1),
        .I4(last_resp),
        .O(push__0));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[4]_i_1__8 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__7 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[4]_i_3__7 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\results_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[0]_1 [0]),
        .A1(\dout_reg[0]_1 [1]),
        .A2(\dout_reg[0]_1 [2]),
        .A3(\dout_reg[0]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(Q),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__6 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(\dout_reg[0]_1 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__6 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(\dout_reg[0]_1 [0]),
        .I3(\dout_reg[0]_1 [2]),
        .I4(\dout_reg[0]_1 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__6 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(\dout_reg[0]_1 [1]),
        .I2(\dout_reg[0]_1 [3]),
        .I3(\dout_reg[0]_1 [2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__6 
       (.I0(\dout_reg[0]_1 [1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_1 [0]),
        .I4(\dout_reg[0]_1 [3]),
        .I5(\dout_reg[0]_1 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[3]_i_3__6 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__3 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2__0
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized0_2
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    sel,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    \could_multi_bursts.last_loop__8 ,
    \dout_reg[0]_0 ,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input \could_multi_bursts.last_loop__8 ;
  input \dout_reg[0]_0 ;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_info;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0]_0 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire pop;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__3 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__19
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__6 
       (.I0(\could_multi_bursts.last_loop__8 ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized2
   (ap_rst_n_0,
    pop_0,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    in,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    empty_n_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_1,
    ap_rst_n,
    full_n_reg,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    fifo_resp_ready,
    raddr17_in__1,
    dout_vld_reg,
    Q,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_0 ,
    \dout[3]_i_2__0_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    WLAST_Dummy_reg_0,
    sel,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop_0;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output [3:0]in;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output empty_n_reg_0;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_1;
  input ap_rst_n;
  input full_n_reg;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input fifo_resp_ready;
  input raddr17_in__1;
  input dout_vld_reg;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_0 ;
  input [7:0]\dout[3]_i_2__0_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input [8:0]\sect_len_buf_reg[6] ;
  input [4:0]\sect_len_buf_reg[6]_0 ;
  input WLAST_Dummy_reg_0;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [7:0]\dout[3]_i_2__0_0 ;
  wire \dout[3]_i_3__0_n_2 ;
  wire \dout[3]_i_4__0_n_2 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg_n_2_[0] ;
  wire \dout_reg_n_2_[1] ;
  wire \dout_reg_n_2_[2] ;
  wire \dout_reg_n_2_[3] ;
  wire dout_vld_reg;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire next_burst;
  wire p_12_in;
  wire pop_0;
  wire raddr17_in__1;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire [8:0]\sect_len_buf_reg[6] ;
  wire [4:0]\sect_len_buf_reg[6]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1__0
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1__0 
       (.I0(next_burst),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2__0 
       (.I0(\dout[3]_i_3__0_n_2 ),
        .I1(\dout[3]_i_2__0_0 [2]),
        .I2(\dout_reg_n_2_[2] ),
        .I3(\dout[3]_i_2__0_0 [1]),
        .I4(\dout_reg_n_2_[1] ),
        .I5(\dout[3]_i_4__0_n_2 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3__0 
       (.I0(\dout[3]_i_2__0_0 [7]),
        .I1(\dout[3]_i_2__0_0 [6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4__0 
       (.I0(\dout_reg_n_2_[3] ),
        .I1(\dout[3]_i_2__0_0 [3]),
        .I2(\dout_reg_n_2_[0] ),
        .I3(\dout[3]_i_2__0_0 [0]),
        .I4(\dout[3]_i_2__0_0 [4]),
        .I5(\dout[3]_i_2__0_0 [5]),
        .O(\dout[3]_i_4__0_n_2 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__16
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(next_burst),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1__0 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__13 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__13 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1__9 
       (.I0(AWREADY_Dummy_0),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(fifo_resp_ready),
        .I4(\raddr_reg[0]_0 ),
        .I5(pop_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__8 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__8 
       (.I0(\raddr_reg[0] ),
        .I1(\raddr_reg[0]_0 ),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_0 ),
        .I4(next_burst),
        .O(p_12_in));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__2 
       (.I0(\sect_len_buf_reg[6] [0]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h82000082)) 
    \mem_reg[14][0]_srl15_i_3__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[6] [5]),
        .I2(\sect_len_buf_reg[6]_0 [1]),
        .I3(\sect_len_buf_reg[6] [4]),
        .I4(\sect_len_buf_reg[6]_0 [0]),
        .O(\sect_len_buf_reg[5] ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[6] [1]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[1]));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\sect_len_buf_reg[6] [2]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[2]));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1__1 
       (.I0(\sect_len_buf_reg[6] [3]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__7 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__7 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__7 
       (.I0(raddr17_in__1),
        .I1(dout_vld_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__7 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_3__1 
       (.I0(\sect_len_buf_reg[6] [8]),
        .I1(\sect_len_buf_reg[6]_0 [4]),
        .I2(\sect_len_buf_reg[6] [7]),
        .I3(\sect_len_buf_reg[6]_0 [3]),
        .I4(\sect_len_buf_reg[6]_0 [2]),
        .I5(\sect_len_buf_reg[6] [6]),
        .O(\sect_len_buf_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized3
   (sel,
    pop,
    push,
    \dout_reg[67]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    \dout_reg[3]_0 ,
    \dout_reg[3]_1 ,
    in,
    Q,
    ap_clk,
    SR);
  output sel;
  output pop;
  output push;
  output [64:0]\dout_reg[67]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input \dout_reg[3]_0 ;
  input \dout_reg[3]_1 ;
  input [64:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire [64:0]\dout_reg[67]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [64:0]in;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][29]_srl15_n_2 ;
  wire \mem_reg[14][30]_srl15_n_2 ;
  wire \mem_reg[14][31]_srl15_n_2 ;
  wire \mem_reg[14][32]_srl15_n_2 ;
  wire \mem_reg[14][33]_srl15_n_2 ;
  wire \mem_reg[14][34]_srl15_n_2 ;
  wire \mem_reg[14][35]_srl15_n_2 ;
  wire \mem_reg[14][36]_srl15_n_2 ;
  wire \mem_reg[14][37]_srl15_n_2 ;
  wire \mem_reg[14][38]_srl15_n_2 ;
  wire \mem_reg[14][39]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][40]_srl15_n_2 ;
  wire \mem_reg[14][41]_srl15_n_2 ;
  wire \mem_reg[14][42]_srl15_n_2 ;
  wire \mem_reg[14][43]_srl15_n_2 ;
  wire \mem_reg[14][44]_srl15_n_2 ;
  wire \mem_reg[14][45]_srl15_n_2 ;
  wire \mem_reg[14][46]_srl15_n_2 ;
  wire \mem_reg[14][47]_srl15_n_2 ;
  wire \mem_reg[14][48]_srl15_n_2 ;
  wire \mem_reg[14][49]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][50]_srl15_n_2 ;
  wire \mem_reg[14][51]_srl15_n_2 ;
  wire \mem_reg[14][52]_srl15_n_2 ;
  wire \mem_reg[14][53]_srl15_n_2 ;
  wire \mem_reg[14][54]_srl15_n_2 ;
  wire \mem_reg[14][55]_srl15_n_2 ;
  wire \mem_reg[14][56]_srl15_n_2 ;
  wire \mem_reg[14][57]_srl15_n_2 ;
  wire \mem_reg[14][58]_srl15_n_2 ;
  wire \mem_reg[14][59]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][60]_srl15_n_2 ;
  wire \mem_reg[14][61]_srl15_n_2 ;
  wire \mem_reg[14][62]_srl15_n_2 ;
  wire \mem_reg[14][63]_srl15_n_2 ;
  wire \mem_reg[14][64]_srl15_n_2 ;
  wire \mem_reg[14][65]_srl15_n_2 ;
  wire \mem_reg[14][66]_srl15_n_2 ;
  wire \mem_reg[14][67]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;
  wire sel;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1__0 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(\dout_reg[3]_0 ),
        .I3(\dout_reg[3]_1 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__7 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(sel));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][29]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][30]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][31]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][32]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][33]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][34]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][35]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][36]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][37]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][38]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][39]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][3]_srl15_i_1__2 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][40]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][41]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][42]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][43]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][44]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][45]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][46]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][47]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][48]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][49]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][50]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][51]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][52]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][53]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][54]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][55]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][56]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][57]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][58]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][59]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][60]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][61]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][62]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][63]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][64]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][65]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][66]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][67]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
endmodule

(* ORIG_REF_NAME = "ddrBenchmark_results_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_srl__parameterized4
   (D,
    req_en__0,
    \dout_reg[72]_0 ,
    data_en__3,
    pop,
    WVALID_Dummy_reg,
    push,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    fifo_valid,
    m_axi_results_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[72]_1 ,
    ap_clk,
    SR);
  output [3:0]D;
  output req_en__0;
  output [72:0]\dout_reg[72]_0 ;
  output data_en__3;
  output pop;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input fifo_valid;
  input m_axi_results_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [72:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[72]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [72:0]\dout_reg[72]_0 ;
  wire [3:0]\dout_reg[72]_1 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [72:0]in;
  wire \last_cnt[4]_i_4__0_n_2 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_results_WREADY;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][29]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][30]_srl15_n_2 ;
  wire \mem_reg[14][31]_srl15_n_2 ;
  wire \mem_reg[14][32]_srl15_n_2 ;
  wire \mem_reg[14][33]_srl15_n_2 ;
  wire \mem_reg[14][34]_srl15_n_2 ;
  wire \mem_reg[14][35]_srl15_n_2 ;
  wire \mem_reg[14][36]_srl15_n_2 ;
  wire \mem_reg[14][37]_srl15_n_2 ;
  wire \mem_reg[14][38]_srl15_n_2 ;
  wire \mem_reg[14][39]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][40]_srl15_n_2 ;
  wire \mem_reg[14][41]_srl15_n_2 ;
  wire \mem_reg[14][42]_srl15_n_2 ;
  wire \mem_reg[14][43]_srl15_n_2 ;
  wire \mem_reg[14][44]_srl15_n_2 ;
  wire \mem_reg[14][45]_srl15_n_2 ;
  wire \mem_reg[14][46]_srl15_n_2 ;
  wire \mem_reg[14][47]_srl15_n_2 ;
  wire \mem_reg[14][48]_srl15_n_2 ;
  wire \mem_reg[14][49]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][50]_srl15_n_2 ;
  wire \mem_reg[14][51]_srl15_n_2 ;
  wire \mem_reg[14][52]_srl15_n_2 ;
  wire \mem_reg[14][53]_srl15_n_2 ;
  wire \mem_reg[14][54]_srl15_n_2 ;
  wire \mem_reg[14][55]_srl15_n_2 ;
  wire \mem_reg[14][56]_srl15_n_2 ;
  wire \mem_reg[14][57]_srl15_n_2 ;
  wire \mem_reg[14][58]_srl15_n_2 ;
  wire \mem_reg[14][59]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][60]_srl15_n_2 ;
  wire \mem_reg[14][61]_srl15_n_2 ;
  wire \mem_reg[14][62]_srl15_n_2 ;
  wire \mem_reg[14][63]_srl15_n_2 ;
  wire \mem_reg[14][64]_srl15_n_2 ;
  wire \mem_reg[14][65]_srl15_n_2 ;
  wire \mem_reg[14][66]_srl15_n_2 ;
  wire \mem_reg[14][67]_srl15_n_2 ;
  wire \mem_reg[14][68]_srl15_n_2 ;
  wire \mem_reg[14][69]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][70]_srl15_n_2 ;
  wire \mem_reg[14][71]_srl15_n_2 ;
  wire \mem_reg[14][72]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1__0 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[63]_i_1 
       (.I0(m_axi_results_WREADY),
        .I1(flying_req_reg_0),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [63]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [64]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [65]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [66]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [67]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][68]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [68]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][69]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [69]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][70]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [70]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][71]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [71]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][72]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [72]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1__0
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg_0),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1__0 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[72]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1__0 
       (.I0(in[72]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1__0 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4__0_n_2 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1__0 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[72]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2__0 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4__0_n_2 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3__0 
       (.I0(fifo_valid),
        .I1(\dout_reg[72]_0 [72]),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_results_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4__0 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[72]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_results_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__8 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][37]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][38]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][39]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][40]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][41]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][42]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][43]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][44]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][45]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][46]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][47]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][48]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][49]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][50]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][51]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][52]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][53]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][54]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][55]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][56]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][57]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][58]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][59]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][60]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][61]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][62]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][63]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][64]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][65]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[14][66]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[14][67]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][68]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][68]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[14][68]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][69]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][69]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[14][69]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][70]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][70]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[14][70]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][71]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][71]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[14][71]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][72]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][72]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[14][72]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\results_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \state[0]_i_2__0 
       (.I0(fifo_valid),
        .I1(\dout_reg[72]_0 [72]),
        .I2(m_axi_results_WREADY),
        .I3(flying_req_reg),
        .I4(flying_req_reg_0),
        .I5(data_en__3),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_store
   (wrsp_type,
    results_AWREADY,
    WVALID_Dummy,
    full_n_reg,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    tmp_valid_reg_0,
    resp_ready__1,
    dout_vld_reg_0,
    D,
    empty_n_reg,
    \tmp_len_reg[31]_0 ,
    dout,
    ap_clk,
    SR,
    dout_vld_reg_1,
    ap_rst_n,
    push,
    Q,
    pop,
    AWREADY_Dummy,
    mOutPtr18_out,
    dout_vld_reg_2,
    last_resp,
    need_wrsp,
    in,
    E,
    WEBWE,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output wrsp_type;
  output results_AWREADY;
  output WVALID_Dummy;
  output full_n_reg;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output [0:0]tmp_valid_reg_0;
  output resp_ready__1;
  output dout_vld_reg_0;
  output [0:0]D;
  output empty_n_reg;
  output [62:0]\tmp_len_reg[31]_0 ;
  output [71:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_rst_n;
  input push;
  input [1:0]Q;
  input pop;
  input AWREADY_Dummy;
  input mOutPtr18_out;
  input [0:0]dout_vld_reg_2;
  input last_resp;
  input need_wrsp;
  input [60:0]in;
  input [0:0]E;
  input [0:0]WEBWE;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [63:0]din;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]din;
  wire [71:0]dout;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire empty_n_reg;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire full_n_reg;
  wire [60:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire need_wrsp;
  wire next_wreq;
  wire pop;
  wire push;
  wire push_0;
  wire push__0;
  wire resp_ready__1;
  wire results_AWREADY;
  wire [31:3]tmp_len0;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire [62:0]\tmp_len_reg[31]_0 ;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire [0:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized0 buff_wdata
       (.D(D),
        .E(E),
        .Q(Q[0]),
        .SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .pop(pop));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[68]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q({wreq_len,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67}),
        .S(fifo_wreq_n_5),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[64] (fifo_wreq_n_68),
        .in(in),
        .push(push),
        .push_0(push_0),
        .results_AWREADY(results_AWREADY),
        .tmp_valid_reg(AWVALID_Dummy),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(next_wreq),
        .Q(wreq_len),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_2),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .push(push_0),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_7),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_4,tmp_len0_carry_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[31],tmp_len0[3],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_wreq_n_5,1'b1}));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_68),
        .Q(AWVALID_Dummy),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized2 user_resp
       (.Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_throttle
   (AWREADY_Dummy_0,
    WREADY_Dummy,
    E,
    mOutPtr18_out,
    sel,
    \dout_reg[72] ,
    m_axi_results_WVALID,
    empty_n_reg,
    empty_n_reg_0,
    m_axi_results_AWVALID,
    \data_p1_reg[67] ,
    SR,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    WEBWE,
    dout_vld_reg,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    m_axi_results_WREADY,
    \dout_reg[72]_0 ,
    m_axi_results_AWREADY,
    in,
    dout);
  output AWREADY_Dummy_0;
  output WREADY_Dummy;
  output [0:0]E;
  output mOutPtr18_out;
  output sel;
  output [72:0]\dout_reg[72] ;
  output m_axi_results_WVALID;
  output empty_n_reg;
  output empty_n_reg_0;
  output m_axi_results_AWVALID;
  output [64:0]\data_p1_reg[67] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input [0:0]WEBWE;
  input dout_vld_reg;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input m_axi_results_WREADY;
  input \dout_reg[72]_0 ;
  input m_axi_results_AWREADY;
  input [64:0]in;
  input [71:0]dout;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_fifo_n_5;
  wire data_fifo_n_6;
  wire data_fifo_n_7;
  wire data_fifo_n_8;
  wire data_fifo_n_84;
  wire data_fifo_n_88;
  wire [64:0]\data_p1_reg[67] ;
  wire [71:0]dout;
  wire \dout_reg[0] ;
  wire [72:0]\dout_reg[72] ;
  wire \dout_reg[72]_0 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_2;
  wire [64:0]in;
  wire \last_cnt[0]_i_1__0_n_2 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[1] ;
  wire m_axi_results_AWREADY;
  wire m_axi_results_AWVALID;
  wire m_axi_results_WREADY;
  wire m_axi_results_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_5;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_3;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_5,data_fifo_n_6,data_fifo_n_7,data_fifo_n_8}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_84),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\dout_reg[72] (\dout_reg[72] ),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_88),
        .dout_vld_reg_2(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(rs_req_n_3),
        .flying_req_reg_0(flying_req_reg_n_2),
        .full_n_reg_0(WREADY_Dummy),
        .in({\dout_reg[72]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_results_WREADY(m_axi_results_WREADY),
        .m_axi_results_WVALID(m_axi_results_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_88),
        .Q(flying_req_reg_n_2),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1__0 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1__0_n_2 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(\last_cnt[0]_i_1__0_n_2 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(data_fifo_n_8),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(data_fifo_n_7),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(data_fifo_n_6),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (\dout_reg[0] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69}),
        .E(load_p2),
        .Q(last_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[2] (rs_req_n_3),
        .m_axi_results_AWREADY(m_axi_results_AWREADY),
        .m_axi_results_AWVALID(m_axi_results_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .\state[0]_i_2__0 (flying_req_reg_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_write
   (last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    E,
    mOutPtr18_out,
    pop,
    Q,
    \dout_reg[72] ,
    m_axi_results_WVALID,
    empty_n_reg,
    ap_rst_n_0,
    dout_vld_reg,
    empty_n_reg_0,
    m_axi_results_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    SR,
    ap_rst_n,
    WVALID_Dummy,
    WEBWE,
    dout_vld_reg_0,
    AWVALID_Dummy,
    resp_ready__1,
    m_axi_results_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_results_BVALID,
    D,
    m_axi_results_AWREADY,
    dout,
    \data_p2_reg[3] );
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output [0:0]E;
  output mOutPtr18_out;
  output pop;
  output [0:0]Q;
  output [72:0]\dout_reg[72] ;
  output m_axi_results_WVALID;
  output empty_n_reg;
  output ap_rst_n_0;
  output dout_vld_reg;
  output empty_n_reg_0;
  output m_axi_results_AWVALID;
  output [64:0]\data_p1_reg[67] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input WVALID_Dummy;
  input [0:0]WEBWE;
  input dout_vld_reg_0;
  input AWVALID_Dummy;
  input resp_ready__1;
  input m_axi_results_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_results_BVALID;
  input [62:0]D;
  input m_axi_results_AWREADY;
  input [71:0]dout;
  input [0:0]\data_p2_reg[3] ;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [62:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WLAST_Dummy_reg_n_2;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_2;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [63:3]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [6:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_2 ;
  wire [63:3]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[5]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2__0_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2__0_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2__0_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2__0_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2__0_n_5 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__8 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [63:3]data1;
  wire [64:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[3] ;
  wire [71:0]dout;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \end_addr[10]_i_2_n_2 ;
  wire \end_addr[10]_i_3_n_2 ;
  wire \end_addr[10]_i_4_n_2 ;
  wire \end_addr[10]_i_5_n_2 ;
  wire \end_addr[14]_i_2_n_2 ;
  wire \end_addr[14]_i_3_n_2 ;
  wire \end_addr[14]_i_4_n_2 ;
  wire \end_addr[14]_i_5_n_2 ;
  wire \end_addr[18]_i_2_n_2 ;
  wire \end_addr[18]_i_3_n_2 ;
  wire \end_addr[18]_i_4_n_2 ;
  wire \end_addr[18]_i_5_n_2 ;
  wire \end_addr[22]_i_2_n_2 ;
  wire \end_addr[22]_i_3_n_2 ;
  wire \end_addr[22]_i_4_n_2 ;
  wire \end_addr[22]_i_5_n_2 ;
  wire \end_addr[26]_i_2_n_2 ;
  wire \end_addr[26]_i_3_n_2 ;
  wire \end_addr[26]_i_4_n_2 ;
  wire \end_addr[26]_i_5_n_2 ;
  wire \end_addr[30]_i_2_n_2 ;
  wire \end_addr[30]_i_3_n_2 ;
  wire \end_addr[30]_i_4_n_2 ;
  wire \end_addr[30]_i_5_n_2 ;
  wire \end_addr[34]_i_2_n_2 ;
  wire \end_addr[6]_i_2_n_2 ;
  wire \end_addr[6]_i_3_n_2 ;
  wire \end_addr[6]_i_4_n_2 ;
  wire \end_addr[6]_i_5_n_2 ;
  wire \end_addr_reg_n_2_[10] ;
  wire \end_addr_reg_n_2_[11] ;
  wire \end_addr_reg_n_2_[3] ;
  wire \end_addr_reg_n_2_[4] ;
  wire \end_addr_reg_n_2_[5] ;
  wire \end_addr_reg_n_2_[6] ;
  wire \end_addr_reg_n_2_[7] ;
  wire \end_addr_reg_n_2_[8] ;
  wire \end_addr_reg_n_2_[9] ;
  wire fifo_burst_n_15;
  wire fifo_burst_n_16;
  wire fifo_burst_n_17;
  wire fifo_burst_n_18;
  wire fifo_burst_n_21;
  wire fifo_burst_n_22;
  wire fifo_burst_n_23;
  wire fifo_burst_n_7;
  wire fifo_burst_ready;
  wire fifo_resp_n_5;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_2;
  wire first_sect_carry__0_i_2__1_n_2;
  wire first_sect_carry__0_i_3__1_n_2;
  wire first_sect_carry__0_i_4__1_n_2;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__1_i_1__1_n_2;
  wire first_sect_carry__1_i_2__1_n_2;
  wire first_sect_carry__1_i_3__1_n_2;
  wire first_sect_carry__1_i_4__1_n_2;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__2_i_1__1_n_2;
  wire first_sect_carry__2_i_2__1_n_2;
  wire first_sect_carry__2_i_3__1_n_2;
  wire first_sect_carry__2_i_4__1_n_2;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__3_i_1__1_n_2;
  wire first_sect_carry__3_i_2__1_n_2;
  wire first_sect_carry__3_n_5;
  wire first_sect_carry_i_1__1_n_2;
  wire first_sect_carry_i_2__1_n_2;
  wire first_sect_carry_i_3__1_n_2;
  wire first_sect_carry_i_4__1_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_2;
  wire last_sect_carry__0_i_1__1_n_2;
  wire last_sect_carry__0_i_2__1_n_2;
  wire last_sect_carry__0_i_3__1_n_2;
  wire last_sect_carry__0_i_4__1_n_2;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__1_i_1__1_n_2;
  wire last_sect_carry__1_i_2__1_n_2;
  wire last_sect_carry__1_i_3__1_n_2;
  wire last_sect_carry__1_i_4__1_n_2;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__2_i_1__1_n_2;
  wire last_sect_carry__2_i_2__1_n_2;
  wire last_sect_carry__2_i_3__1_n_2;
  wire last_sect_carry__2_i_4__1_n_2;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__3_n_5;
  wire last_sect_carry_i_1__1_n_2;
  wire last_sect_carry_i_2__1_n_2;
  wire last_sect_carry_i_3__1_n_2;
  wire last_sect_carry_i_4__1_n_2;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire \len_cnt[7]_i_4__0_n_2 ;
  wire [7:0]len_cnt_reg;
  wire mOutPtr18_out;
  wire m_axi_results_AWREADY;
  wire m_axi_results_AWVALID;
  wire m_axi_results_BVALID;
  wire m_axi_results_WREADY;
  wire m_axi_results_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire [4:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [3:3]p_1_in;
  wire pop;
  wire push;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_19;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:3]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[32] ;
  wire \sect_addr_buf_reg_n_2_[33] ;
  wire \sect_addr_buf_reg_n_2_[34] ;
  wire \sect_addr_buf_reg_n_2_[35] ;
  wire \sect_addr_buf_reg_n_2_[36] ;
  wire \sect_addr_buf_reg_n_2_[37] ;
  wire \sect_addr_buf_reg_n_2_[38] ;
  wire \sect_addr_buf_reg_n_2_[39] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[40] ;
  wire \sect_addr_buf_reg_n_2_[41] ;
  wire \sect_addr_buf_reg_n_2_[42] ;
  wire \sect_addr_buf_reg_n_2_[43] ;
  wire \sect_addr_buf_reg_n_2_[44] ;
  wire \sect_addr_buf_reg_n_2_[45] ;
  wire \sect_addr_buf_reg_n_2_[46] ;
  wire \sect_addr_buf_reg_n_2_[47] ;
  wire \sect_addr_buf_reg_n_2_[48] ;
  wire \sect_addr_buf_reg_n_2_[49] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[50] ;
  wire \sect_addr_buf_reg_n_2_[51] ;
  wire \sect_addr_buf_reg_n_2_[52] ;
  wire \sect_addr_buf_reg_n_2_[53] ;
  wire \sect_addr_buf_reg_n_2_[54] ;
  wire \sect_addr_buf_reg_n_2_[55] ;
  wire \sect_addr_buf_reg_n_2_[56] ;
  wire \sect_addr_buf_reg_n_2_[57] ;
  wire \sect_addr_buf_reg_n_2_[58] ;
  wire \sect_addr_buf_reg_n_2_[59] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[60] ;
  wire \sect_addr_buf_reg_n_2_[61] ;
  wire \sect_addr_buf_reg_n_2_[62] ;
  wire \sect_addr_buf_reg_n_2_[63] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__11_n_4;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[20] ;
  wire \sect_cnt_reg_n_2_[21] ;
  wire \sect_cnt_reg_n_2_[22] ;
  wire \sect_cnt_reg_n_2_[23] ;
  wire \sect_cnt_reg_n_2_[24] ;
  wire \sect_cnt_reg_n_2_[25] ;
  wire \sect_cnt_reg_n_2_[26] ;
  wire \sect_cnt_reg_n_2_[27] ;
  wire \sect_cnt_reg_n_2_[28] ;
  wire \sect_cnt_reg_n_2_[29] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[30] ;
  wire \sect_cnt_reg_n_2_[31] ;
  wire \sect_cnt_reg_n_2_[32] ;
  wire \sect_cnt_reg_n_2_[33] ;
  wire \sect_cnt_reg_n_2_[34] ;
  wire \sect_cnt_reg_n_2_[35] ;
  wire \sect_cnt_reg_n_2_[36] ;
  wire \sect_cnt_reg_n_2_[37] ;
  wire \sect_cnt_reg_n_2_[38] ;
  wire \sect_cnt_reg_n_2_[39] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[40] ;
  wire \sect_cnt_reg_n_2_[41] ;
  wire \sect_cnt_reg_n_2_[42] ;
  wire \sect_cnt_reg_n_2_[43] ;
  wire \sect_cnt_reg_n_2_[44] ;
  wire \sect_cnt_reg_n_2_[45] ;
  wire \sect_cnt_reg_n_2_[46] ;
  wire \sect_cnt_reg_n_2_[47] ;
  wire \sect_cnt_reg_n_2_[48] ;
  wire \sect_cnt_reg_n_2_[49] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[50] ;
  wire \sect_cnt_reg_n_2_[51] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1__1_n_2 ;
  wire \sect_len_buf[3]_i_1__1_n_2 ;
  wire \sect_len_buf[4]_i_1__1_n_2 ;
  wire \sect_len_buf[5]_i_1__1_n_2 ;
  wire \sect_len_buf[6]_i_1__1_n_2 ;
  wire \sect_len_buf[7]_i_1__1_n_2 ;
  wire \sect_len_buf[8]_i_2__1_n_2 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_2;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2__0_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2__0_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_18),
        .Q(WLAST_Dummy_reg_n_2),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(WVALID_Dummy_reg_n_2),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_56),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_5),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_2 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[10]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[10]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[10] ),
        .O(awaddr_tmp[10]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[11]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[11]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[11] ),
        .O(awaddr_tmp[11]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[12]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[12]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[12] ),
        .O(awaddr_tmp[12]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[13]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[13]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[13] ),
        .O(awaddr_tmp[13]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[14]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[14]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[14] ),
        .O(awaddr_tmp[14]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[15]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[15]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[15] ),
        .O(awaddr_tmp[15]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[16]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[16]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[16] ),
        .O(awaddr_tmp[16]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[17]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[17]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[17] ),
        .O(awaddr_tmp[17]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[18]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[18]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[18] ),
        .O(awaddr_tmp[18]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[19]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[19]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[19] ),
        .O(awaddr_tmp[19]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[20]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[20]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[20] ),
        .O(awaddr_tmp[20]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[21]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[21]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[21] ),
        .O(awaddr_tmp[21]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[22]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[22]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[22] ),
        .O(awaddr_tmp[22]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[23]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[23]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[23] ),
        .O(awaddr_tmp[23]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[24]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[24]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[24] ),
        .O(awaddr_tmp[24]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[25]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[25]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[25] ),
        .O(awaddr_tmp[25]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[26]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[26]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[26] ),
        .O(awaddr_tmp[26]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[27]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[27]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[27] ),
        .O(awaddr_tmp[27]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[28]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[28]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[28] ),
        .O(awaddr_tmp[28]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[29]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[29]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[29] ),
        .O(awaddr_tmp[29]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[30]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[30]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[30] ),
        .O(awaddr_tmp[30]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[31]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[31]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[31] ),
        .O(awaddr_tmp[31]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[32]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[32]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[32] ),
        .O(awaddr_tmp[32]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[33]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[33]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[33] ),
        .O(awaddr_tmp[33]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[34]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[34]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[34] ),
        .O(awaddr_tmp[34]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[35]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[35]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[35] ),
        .O(awaddr_tmp[35]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[36]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[36]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[36] ),
        .O(awaddr_tmp[36]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[37]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[37]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[37] ),
        .O(awaddr_tmp[37]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[38]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[38]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[38] ),
        .O(awaddr_tmp[38]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[39]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[39]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[39] ),
        .O(awaddr_tmp[39]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[3]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[3] ),
        .O(awaddr_tmp[3]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[40]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[40]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[40] ),
        .O(awaddr_tmp[40]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[41]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[41]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[41] ),
        .O(awaddr_tmp[41]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[42]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[42]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[42] ),
        .O(awaddr_tmp[42]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[43]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[43]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[43] ),
        .O(awaddr_tmp[43]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[44]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[44]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[44] ),
        .O(awaddr_tmp[44]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[45]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[45]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[45] ),
        .O(awaddr_tmp[45]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[46]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[46]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[46] ),
        .O(awaddr_tmp[46]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[47]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[47]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[47] ),
        .O(awaddr_tmp[47]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[48]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[48]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[48] ),
        .O(awaddr_tmp[48]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[49]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[49]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[49] ),
        .O(awaddr_tmp[49]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[4]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[4] ),
        .O(awaddr_tmp[4]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[50]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[50]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[50] ),
        .O(awaddr_tmp[50]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[51]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[51]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[51] ),
        .O(awaddr_tmp[51]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[52]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[52]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[52] ),
        .O(awaddr_tmp[52]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[53]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[53]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[53] ),
        .O(awaddr_tmp[53]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[54]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[54]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[54] ),
        .O(awaddr_tmp[54]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[55]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[55]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[55] ),
        .O(awaddr_tmp[55]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[56]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[56]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[56] ),
        .O(awaddr_tmp[56]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[57]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[57]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[57] ),
        .O(awaddr_tmp[57]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[58]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[58]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[58] ),
        .O(awaddr_tmp[58]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[59]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[59]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[59] ),
        .O(awaddr_tmp[59]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[5]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[5]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[5] ),
        .O(awaddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[5]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[5]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[5]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[60]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[60]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[60] ),
        .O(awaddr_tmp[60]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[61]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[61]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[61] ),
        .O(awaddr_tmp[61]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[62]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[62]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[62] ),
        .O(awaddr_tmp[62]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[63]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[63]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[63] ),
        .O(awaddr_tmp[63]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awaddr_buf[63]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[6]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[6]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[6] ),
        .O(awaddr_tmp[6]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[7]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[7]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[7] ),
        .O(awaddr_tmp[7]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[8]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[8]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[8] ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[9]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3__0_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[9] ),
        .O(awaddr_tmp[9]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[9]_i_3__0 
       (.I0(\could_multi_bursts.awaddr_buf [7]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3__0_n_2 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_4__0 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4__0_n_2 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[13]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[13]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [11:10]}),
        .O(data1[13:10]),
        .S(\could_multi_bursts.awaddr_buf [13:10]));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[17]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[13]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(\could_multi_bursts.awaddr_buf [17:14]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[21]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[21]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(\could_multi_bursts.awaddr_buf [21:18]));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[25]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[21]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(\could_multi_bursts.awaddr_buf [25:22]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[29]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[29]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(\could_multi_bursts.awaddr_buf [29:26]));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[33]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[29]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[33]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[33:30]),
        .S(\could_multi_bursts.awaddr_buf [33:30]));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[37]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[33]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[37]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[37:34]),
        .S(\could_multi_bursts.awaddr_buf [37:34]));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[41]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[37]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[41]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[41:38]),
        .S(\could_multi_bursts.awaddr_buf [41:38]));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[45]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[41]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[45]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[45:42]),
        .S(\could_multi_bursts.awaddr_buf [45:42]));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[49]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[45]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[49]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[49:46]),
        .S(\could_multi_bursts.awaddr_buf [49:46]));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[53]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[49]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[53]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[53:50]),
        .S(\could_multi_bursts.awaddr_buf [53:50]));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[57]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[53]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[57]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[57:54]),
        .S(\could_multi_bursts.awaddr_buf [57:54]));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[5]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[5]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [5:3],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[5]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[5]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[5]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[61]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[57]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[61]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[61:58]),
        .S(\could_multi_bursts.awaddr_buf [61:58]));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[61]_i_2__0_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2__0_CO_UNCONNECTED [3:1],\could_multi_bursts.awaddr_buf_reg[63]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2__0_O_UNCONNECTED [3:2],data1[63:62]}),
        .S({1'b0,1'b0,\could_multi_bursts.awaddr_buf [63:62]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[9]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[5]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2__0_n_2 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2__0_n_3 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2__0_n_4 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [9:6]),
        .O(data1[9:6]),
        .S({\could_multi_bursts.awaddr_buf [9:8],\could_multi_bursts.awaddr_buf[9]_i_3__0_n_2 ,\could_multi_bursts.awaddr_buf[9]_i_4__0_n_2 }));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_22));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_22));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_22));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_22));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_22));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_17),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_2 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_56),
        .O(\end_addr[10]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_3 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_56),
        .O(\end_addr[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_4 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_56),
        .O(\end_addr[10]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_5 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_56),
        .O(\end_addr[10]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[14]_i_2 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_56),
        .O(\end_addr[14]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[14]_i_3 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_56),
        .O(\end_addr[14]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[14]_i_4 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_56),
        .O(\end_addr[14]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[14]_i_5 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_56),
        .O(\end_addr[14]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_2 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_56),
        .O(\end_addr[18]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_3 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_56),
        .O(\end_addr[18]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_4 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_56),
        .O(\end_addr[18]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_5 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_56),
        .O(\end_addr[18]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[22]_i_2 
       (.I0(rs_wreq_n_99),
        .I1(rs_wreq_n_56),
        .O(\end_addr[22]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[22]_i_3 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_56),
        .O(\end_addr[22]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[22]_i_4 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_56),
        .O(\end_addr[22]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[22]_i_5 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_56),
        .O(\end_addr[22]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_2 
       (.I0(rs_wreq_n_95),
        .I1(rs_wreq_n_56),
        .O(\end_addr[26]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_3 
       (.I0(rs_wreq_n_96),
        .I1(rs_wreq_n_56),
        .O(\end_addr[26]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_4 
       (.I0(rs_wreq_n_97),
        .I1(rs_wreq_n_56),
        .O(\end_addr[26]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_5 
       (.I0(rs_wreq_n_98),
        .I1(rs_wreq_n_56),
        .O(\end_addr[26]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[30]_i_2 
       (.I0(rs_wreq_n_91),
        .I1(rs_wreq_n_56),
        .O(\end_addr[30]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[30]_i_3 
       (.I0(rs_wreq_n_92),
        .I1(rs_wreq_n_56),
        .O(\end_addr[30]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[30]_i_4 
       (.I0(rs_wreq_n_93),
        .I1(rs_wreq_n_56),
        .O(\end_addr[30]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[30]_i_5 
       (.I0(rs_wreq_n_94),
        .I1(rs_wreq_n_56),
        .O(\end_addr[30]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_2 
       (.I0(rs_wreq_n_90),
        .I1(rs_wreq_n_56),
        .O(\end_addr[34]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[6]_i_2 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_56),
        .O(\end_addr[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[6]_i_3 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_56),
        .O(\end_addr[6]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[6]_i_4 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_56),
        .O(\end_addr[6]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[6]_i_5 
       (.I0(rs_wreq_n_118),
        .I1(p_1_in),
        .O(\end_addr[6]_i_5_n_2 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(\end_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(\end_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(\end_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(\end_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(\end_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(\end_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(\end_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(\end_addr_reg_n_2_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(last_sect),
        .E(E),
        .Q(len_cnt_reg),
        .SR(SR),
        .WEBWE(WEBWE),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_2),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_2),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_18),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_21),
        .ap_rst_n_2(fifo_burst_n_22),
        .ap_rst_n_3(fifo_burst_n_23),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_17),
        .dout_vld_reg_0(fifo_burst_n_15),
        .dout_vld_reg_1(dout_vld_reg),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_2 ),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\mOutPtr_reg[0]_2 (dout_vld_reg_0),
        .next_wreq(next_wreq),
        .p_14_in(p_14_in),
        .pop(pop),
        .\sect_addr_buf_reg[3] (first_sect),
        .\sect_len_buf_reg[6] ({\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] ,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\sect_len_buf_reg[6]_0 (rs_wreq_n_119),
        .\sect_len_buf_reg[6]_1 (\could_multi_bursts.loop_cnt_reg ),
        .sel(push),
        .wreq_handling_reg(fifo_burst_n_7),
        .wreq_handling_reg_0(fifo_burst_n_16),
        .wreq_handling_reg_1(wreq_handling_reg_n_2),
        .wreq_handling_reg_2(wreq_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_fifo__parameterized1_1 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_5),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_2 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0] (last_sect_buf_reg_n_2),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .resp_ready__1(resp_ready__1),
        .sel(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__1_n_2,first_sect_carry_i_2__1_n_2,first_sect_carry_i_3__1_n_2,first_sect_carry_i_4__1_n_2}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__1_n_2,first_sect_carry__0_i_2__1_n_2,first_sect_carry__0_i_3__1_n_2,first_sect_carry__0_i_4__1_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg_n_2_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_2_[23] ),
        .O(first_sect_carry__0_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg_n_2_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_2_[20] ),
        .O(first_sect_carry__0_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_2_[17] ),
        .O(first_sect_carry__0_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__1
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_2_[14] ),
        .O(first_sect_carry__0_i_4__1_n_2));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_2),
        .CO({first_sect_carry__1_n_2,first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__1_n_2,first_sect_carry__1_i_2__1_n_2,first_sect_carry__1_i_3__1_n_2,first_sect_carry__1_i_4__1_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__1
       (.I0(\sect_cnt_reg_n_2_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_2_[35] ),
        .O(first_sect_carry__1_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__1
       (.I0(\sect_cnt_reg_n_2_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_2_[32] ),
        .O(first_sect_carry__1_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__1
       (.I0(\sect_cnt_reg_n_2_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_2_[29] ),
        .O(first_sect_carry__1_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__1
       (.I0(\sect_cnt_reg_n_2_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_2_[26] ),
        .O(first_sect_carry__1_i_4__1_n_2));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_2),
        .CO({first_sect_carry__2_n_2,first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__1_n_2,first_sect_carry__2_i_2__1_n_2,first_sect_carry__2_i_3__1_n_2,first_sect_carry__2_i_4__1_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__1
       (.I0(\sect_cnt_reg_n_2_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_2_[47] ),
        .O(first_sect_carry__2_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__1
       (.I0(\sect_cnt_reg_n_2_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_2_[44] ),
        .O(first_sect_carry__2_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__1
       (.I0(\sect_cnt_reg_n_2_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_2_[41] ),
        .O(first_sect_carry__2_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__1
       (.I0(\sect_cnt_reg_n_2_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_2_[38] ),
        .O(first_sect_carry__2_i_4__1_n_2));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_2),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__1_n_2,first_sect_carry__3_i_2__1_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_2_[51] ),
        .O(first_sect_carry__3_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__1
       (.I0(\sect_cnt_reg_n_2_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_2_[50] ),
        .O(first_sect_carry__3_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_2_[11] ),
        .O(first_sect_carry_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_2_[8] ),
        .O(first_sect_carry_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_2_[5] ),
        .O(first_sect_carry_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_2_[2] ),
        .O(first_sect_carry_i_4__1_n_2));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__1_n_2,last_sect_carry_i_2__1_n_2,last_sect_carry_i_3__1_n_2,last_sect_carry_i_4__1_n_2}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__1_n_2,last_sect_carry__0_i_2__1_n_2,last_sect_carry__0_i_3__1_n_2,last_sect_carry__0_i_4__1_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg_n_2_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_2_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg_n_2_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_2_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_2_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__1
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_2_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4__1_n_2));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_2),
        .CO({last_sect_carry__1_n_2,last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__1_n_2,last_sect_carry__1_i_2__1_n_2,last_sect_carry__1_i_3__1_n_2,last_sect_carry__1_i_4__1_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__1
       (.I0(\sect_cnt_reg_n_2_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_2_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__1
       (.I0(\sect_cnt_reg_n_2_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_2_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__1
       (.I0(\sect_cnt_reg_n_2_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_2_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__1
       (.I0(\sect_cnt_reg_n_2_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_2_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4__1_n_2));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_2),
        .CO({last_sect_carry__2_n_2,last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__1_n_2,last_sect_carry__2_i_2__1_n_2,last_sect_carry__2_i_3__1_n_2,last_sect_carry__2_i_4__1_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__1
       (.I0(\sect_cnt_reg_n_2_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_2_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__1
       (.I0(\sect_cnt_reg_n_2_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_2_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__1
       (.I0(\sect_cnt_reg_n_2_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_2_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__1
       (.I0(\sect_cnt_reg_n_2_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_2_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4__1_n_2));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_2),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_120,rs_wreq_n_121}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_2_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_2_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_2_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_2_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1__0 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1__0 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1__0 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1__0 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1__0 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1__0 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1__0 
       (.I0(\len_cnt[7]_i_4__0_n_2 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3__0 
       (.I0(\len_cnt[7]_i_4__0_n_2 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4__0 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4__0_n_2 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_21));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_results_BVALID(m_axi_results_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55}),
        .Q(wreq_valid),
        .S({rs_wreq_n_120,rs_wreq_n_121}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.loop_cnt_reg[0] (rs_wreq_n_119),
        .\data_p1_reg[63]_0 ({rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_56,p_1_in,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118}),
        .\data_p2_reg[3]_0 (\data_p2_reg[3] ),
        .\data_p2_reg[68]_0 (D),
        .\end_addr_reg[10] ({\end_addr[10]_i_2_n_2 ,\end_addr[10]_i_3_n_2 ,\end_addr[10]_i_4_n_2 ,\end_addr[10]_i_5_n_2 }),
        .\end_addr_reg[14] ({\end_addr[14]_i_2_n_2 ,\end_addr[14]_i_3_n_2 ,\end_addr[14]_i_4_n_2 ,\end_addr[14]_i_5_n_2 }),
        .\end_addr_reg[18] ({\end_addr[18]_i_2_n_2 ,\end_addr[18]_i_3_n_2 ,\end_addr[18]_i_4_n_2 ,\end_addr[18]_i_5_n_2 }),
        .\end_addr_reg[22] ({\end_addr[22]_i_2_n_2 ,\end_addr[22]_i_3_n_2 ,\end_addr[22]_i_4_n_2 ,\end_addr[22]_i_5_n_2 }),
        .\end_addr_reg[26] ({\end_addr[26]_i_2_n_2 ,\end_addr[26]_i_3_n_2 ,\end_addr[26]_i_4_n_2 ,\end_addr[26]_i_5_n_2 }),
        .\end_addr_reg[30] ({\end_addr[30]_i_2_n_2 ,\end_addr[30]_i_3_n_2 ,\end_addr[30]_i_4_n_2 ,\end_addr[30]_i_5_n_2 }),
        .\end_addr_reg[34] (\end_addr[34]_i_2_n_2 ),
        .\end_addr_reg[6] ({\end_addr[6]_i_2_n_2 ,\end_addr[6]_i_3_n_2 ,\end_addr[6]_i_4_n_2 ,\end_addr[6]_i_5_n_2 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] ,\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[6] (\could_multi_bursts.loop_cnt_reg [1:0]),
        .\sect_len_buf_reg[6]_0 ({\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__1 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_burst_n_23));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_burst_n_23));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_burst_n_23));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_burst_n_23));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_2_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_2_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_2_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_2_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_2_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_2_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_2_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_2_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_burst_n_23));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_2_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_2_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_2_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_2_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_burst_n_23));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_burst_n_23));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_burst_n_23));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_burst_n_23));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5}),
        .CYINIT(\sect_cnt_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_2),
        .CO({sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[47] ,\sect_cnt_reg_n_2_[46] ,\sect_cnt_reg_n_2_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_2),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_4,sect_cnt0_carry__11_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CO({sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_2_[20] ,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_2),
        .CO({sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_2_[24] ,\sect_cnt_reg_n_2_[23] ,\sect_cnt_reg_n_2_[22] ,\sect_cnt_reg_n_2_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_2),
        .CO({sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_2_[28] ,\sect_cnt_reg_n_2_[27] ,\sect_cnt_reg_n_2_[26] ,\sect_cnt_reg_n_2_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_2),
        .CO({sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_2_[32] ,\sect_cnt_reg_n_2_[31] ,\sect_cnt_reg_n_2_[30] ,\sect_cnt_reg_n_2_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_2),
        .CO({sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_2_[36] ,\sect_cnt_reg_n_2_[35] ,\sect_cnt_reg_n_2_[34] ,\sect_cnt_reg_n_2_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_2),
        .CO({sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_2_[40] ,\sect_cnt_reg_n_2_[39] ,\sect_cnt_reg_n_2_[38] ,\sect_cnt_reg_n_2_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_2),
        .CO({sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_2_[44] ,\sect_cnt_reg_n_2_[43] ,\sect_cnt_reg_n_2_[42] ,\sect_cnt_reg_n_2_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_4),
        .Q(\sect_cnt_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_7),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_2_[3] ),
        .I2(\end_addr_reg_n_2_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\end_addr_reg_n_2_[4] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\end_addr_reg_n_2_[5] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\end_addr_reg_n_2_[6] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1__1 
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\end_addr_reg_n_2_[7] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1__1 
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\end_addr_reg_n_2_[8] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1__1 
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\end_addr_reg_n_2_[9] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1__1 
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\end_addr_reg_n_2_[10] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_2__1 
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\end_addr_reg_n_2_[11] ),
        .I2(beat_len[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2__1_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_2__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[17]),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_82),
        .Q(p_0_in_1[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_81),
        .Q(p_0_in_1[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_80),
        .Q(p_0_in_1[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_79),
        .Q(p_0_in_1[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_78),
        .Q(p_0_in_1[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_77),
        .Q(p_0_in_1[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_76),
        .Q(p_0_in_1[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_75),
        .Q(p_0_in_1[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_74),
        .Q(p_0_in_1[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_73),
        .Q(p_0_in_1[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_72),
        .Q(p_0_in_1[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_71),
        .Q(p_0_in_1[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_70),
        .Q(p_0_in_1[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_69),
        .Q(p_0_in_1[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_68),
        .Q(p_0_in_1[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_67),
        .Q(p_0_in_1[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_66),
        .Q(p_0_in_1[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_65),
        .Q(p_0_in_1[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_64),
        .Q(p_0_in_1[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_63),
        .Q(p_0_in_1[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_62),
        .Q(p_0_in_1[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_61),
        .Q(p_0_in_1[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_60),
        .Q(p_0_in_1[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_59),
        .Q(p_0_in_1[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_58),
        .Q(p_0_in_1[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_16),
        .Q(wreq_handling_reg_n_2),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_results_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .SR(SR),
        .WEBWE(WEBWE),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout(dout),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\dout_reg[72] (\dout_reg[72] ),
        .\dout_reg[72]_0 (WLAST_Dummy_reg_n_2),
        .dout_vld_reg(dout_vld_reg_0),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_2),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_n_2 ),
        .m_axi_results_AWREADY(m_axi_results_AWREADY),
        .m_axi_results_AWVALID(m_axi_results_AWVALID),
        .m_axi_results_WREADY(m_axi_results_WREADY),
        .m_axi_results_WVALID(m_axi_results_WVALID),
        .sel(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_runBench
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_0,
    icmp_ln17_reg_255,
    push,
    Q,
    push_1,
    ap_sync_done,
    in,
    \i_1_reg_120_reg[30] ,
    S,
    \gmem_addr_read_reg_265_reg[29]_0 ,
    runBench_U0_m_axi_gmem_BREADY,
    \int_rw_reg[0] ,
    \SRL_SIG_reg[0]_0_sp_1 ,
    \trunc_ln_reg_250_reg[57]_0 ,
    SR,
    ap_clk,
    \icmp_ln17_reg_255_reg[0]_0 ,
    gmem_AWREADY,
    gmem_WREADY,
    ap_rst_n,
    D,
    E,
    \i_1_reg_120_reg[0] ,
    gmem_ARREADY,
    CO,
    counterCmd_full_n,
    gmem_BVALID,
    runBench_U0_rw,
    \dout_reg[95] ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_start,
    \reg_150_reg[57]_0 ,
    gmem_RVALID,
    \icmp_ln1069_reg_270_reg[0]_i_134_0 ,
    ap_done_reg_reg_0,
    ap_done_reg,
    \SRL_SIG_reg[0] ,
    \gmem_addr_read_reg_265_reg[511]_0 ,
    \trunc_ln_reg_250_reg[57]_1 );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter1_0;
  output icmp_ln17_reg_255;
  output push;
  output [5:0]Q;
  output push_1;
  output ap_sync_done;
  output [89:0]in;
  output [30:0]\i_1_reg_120_reg[30] ;
  output [1:0]S;
  output [29:0]\gmem_addr_read_reg_265_reg[29]_0 ;
  output runBench_U0_m_axi_gmem_BREADY;
  output \int_rw_reg[0] ;
  output \SRL_SIG_reg[0]_0_sp_1 ;
  output [57:0]\trunc_ln_reg_250_reg[57]_0 ;
  input [0:0]SR;
  input ap_clk;
  input \icmp_ln17_reg_255_reg[0]_0 ;
  input gmem_AWREADY;
  input gmem_WREADY;
  input ap_rst_n;
  input [3:0]D;
  input [0:0]E;
  input [0:0]\i_1_reg_120_reg[0] ;
  input gmem_ARREADY;
  input [0:0]CO;
  input counterCmd_full_n;
  input gmem_BVALID;
  input runBench_U0_rw;
  input [31:0]\dout_reg[95] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_start;
  input [57:0]\reg_150_reg[57]_0 ;
  input gmem_RVALID;
  input [0:0]\icmp_ln1069_reg_270_reg[0]_i_134_0 ;
  input ap_done_reg_reg_0;
  input ap_done_reg;
  input [0:0]\SRL_SIG_reg[0] ;
  input [511:0]\gmem_addr_read_reg_265_reg[511]_0 ;
  input [57:0]\trunc_ln_reg_250_reg[57]_1 ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]\SRL_SIG_reg[0] ;
  wire \SRL_SIG_reg[0]_0_sn_1 ;
  wire \ap_CS_fsm[17]_i_2_n_2 ;
  wire \ap_CS_fsm[17]_i_3_n_2 ;
  wire \ap_CS_fsm[18]_i_2_n_2 ;
  wire \ap_CS_fsm[18]_i_3_n_2 ;
  wire \ap_CS_fsm[19]_i_2_n_2 ;
  wire \ap_CS_fsm[19]_i_3_n_2 ;
  wire \ap_CS_fsm[1]_i_2_n_2 ;
  wire \ap_CS_fsm[1]_i_3_n_2 ;
  wire \ap_CS_fsm[1]_i_4_n_2 ;
  wire \ap_CS_fsm[1]_i_5_n_2 ;
  wire \ap_CS_fsm[1]_i_6_n_2 ;
  wire \ap_CS_fsm[26]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_2_[13] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[16] ;
  wire \ap_CS_fsm_reg_n_2_[22] ;
  wire \ap_CS_fsm_reg_n_2_[23] ;
  wire \ap_CS_fsm_reg_n_2_[24] ;
  wire \ap_CS_fsm_reg_n_2_[25] ;
  wire \ap_CS_fsm_reg_n_2_[2] ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state27;
  wire [26:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_i_1_n_2;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_done;
  wire counterCmd_full_n;
  wire [31:0]\dout_reg[95] ;
  wire dout_vld_i_3_n_2;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire [511:30]gmem_addr_read_reg_265;
  wire [29:0]\gmem_addr_read_reg_265_reg[29]_0 ;
  wire [511:0]\gmem_addr_read_reg_265_reg[511]_0 ;
  wire grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg;
  wire [30:0]grp_runBench_Pipeline_dataWrite1_fu_119_m_axi_gmem_WDATA;
  wire grp_runBench_Pipeline_dataWrite1_fu_119_n_6;
  wire grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg;
  wire grp_runBench_Pipeline_dataWrite_fu_127_n_36;
  wire [0:0]\i_1_reg_120_reg[0] ;
  wire [30:0]\i_1_reg_120_reg[30] ;
  wire icmp_ln1069_reg_270;
  wire \icmp_ln1069_reg_270[0]_i_101_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_102_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_103_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_104_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_106_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_107_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_108_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_109_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_10_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_111_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_112_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_113_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_114_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_116_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_117_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_118_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_119_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_121_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_122_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_123_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_124_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_126_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_127_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_128_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_129_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_12_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_130_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_131_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_132_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_133_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_135_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_136_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_137_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_138_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_13_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_140_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_141_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_142_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_143_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_145_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_146_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_147_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_148_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_14_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_150_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_151_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_152_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_153_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_155_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_156_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_157_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_158_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_160_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_161_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_162_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_163_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_165_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_166_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_167_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_168_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_16_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_170_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_171_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_172_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_173_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_175_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_176_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_177_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_178_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_17_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_185_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_186_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_187_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_188_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_18_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_190_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_191_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_192_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_193_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_19_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_1_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_200_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_201_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_202_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_203_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_204_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_205_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_206_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_207_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_212_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_213_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_214_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_215_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_21_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_22_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_23_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_24_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_26_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_27_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_28_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_29_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_31_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_32_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_33_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_34_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_36_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_37_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_38_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_39_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_41_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_42_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_43_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_44_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_46_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_47_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_48_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_49_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_51_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_52_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_53_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_54_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_56_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_57_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_58_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_59_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_61_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_62_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_63_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_64_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_66_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_67_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_68_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_69_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_71_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_72_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_73_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_74_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_76_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_77_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_78_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_79_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_7_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_81_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_82_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_83_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_84_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_86_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_87_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_88_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_89_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_8_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_91_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_92_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_93_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_94_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_96_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_97_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_98_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_99_n_2 ;
  wire \icmp_ln1069_reg_270[0]_i_9_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_100_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_100_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_100_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_100_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_105_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_105_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_105_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_105_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_110_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_110_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_110_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_110_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_115_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_115_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_115_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_115_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_11_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_11_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_11_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_11_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_120_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_120_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_120_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_120_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_125_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_125_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_125_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_125_n_5 ;
  wire [0:0]\icmp_ln1069_reg_270_reg[0]_i_134_0 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_134_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_134_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_134_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_134_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_139_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_139_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_139_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_139_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_144_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_144_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_144_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_144_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_149_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_149_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_149_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_149_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_154_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_154_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_154_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_154_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_159_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_159_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_159_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_159_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_15_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_15_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_15_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_15_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_169_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_169_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_169_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_169_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_174_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_174_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_174_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_174_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_184_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_184_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_184_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_184_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_189_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_189_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_189_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_189_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_199_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_199_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_199_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_199_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_20_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_20_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_20_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_20_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_25_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_25_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_25_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_25_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_2_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_2_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_2_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_2_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_30_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_30_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_30_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_30_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_35_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_35_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_35_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_35_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_3_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_3_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_3_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_40_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_40_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_40_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_40_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_45_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_45_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_45_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_45_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_4_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_4_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_4_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_4_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_50_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_50_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_50_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_50_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_55_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_55_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_55_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_55_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_5_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_5_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_5_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_5_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_60_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_60_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_60_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_60_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_65_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_65_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_65_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_65_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_6_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_6_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_6_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_6_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_70_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_70_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_70_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_70_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_75_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_75_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_75_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_75_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_80_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_80_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_80_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_80_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_85_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_85_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_85_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_85_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_90_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_90_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_90_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_90_n_5 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_95_n_2 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_95_n_3 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_95_n_4 ;
  wire \icmp_ln1069_reg_270_reg[0]_i_95_n_5 ;
  wire icmp_ln17_1_reg_274;
  wire \icmp_ln17_1_reg_274[0]_i_1_n_2 ;
  wire icmp_ln17_reg_255;
  wire \icmp_ln17_reg_255_reg[0]_0 ;
  wire [89:0]in;
  wire \int_rw_reg[0] ;
  wire \mem[30]_i_3_n_2 ;
  wire push;
  wire push_1;
  wire [57:0]reg_150;
  wire reg_1500;
  wire [57:0]\reg_150_reg[57]_0 ;
  wire [0:0]runBench_U0_counterCmd1_din;
  wire runBench_U0_m_axi_gmem_BREADY;
  wire runBench_U0_rw;
  wire [30:0]trunc_ln17_2_reg_278;
  wire [30:0]trunc_ln17_reg_293;
  wire \trunc_ln_reg_250[57]_i_1_n_2 ;
  wire [57:0]\trunc_ln_reg_250_reg[57]_0 ;
  wire [57:0]\trunc_ln_reg_250_reg[57]_1 ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_100_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_105_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_110_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_115_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_120_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_125_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_134_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_139_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_144_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_149_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_154_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_159_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_169_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_174_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_184_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_189_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_199_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_25_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln1069_reg_270_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_35_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_50_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_60_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_65_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_70_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_75_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_80_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_85_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_90_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1069_reg_270_reg[0]_i_95_O_UNCONNECTED ;

  assign \SRL_SIG_reg[0]_0_sp_1  = \SRL_SIG_reg[0]_0_sn_1 ;
  LUT3 #(
    .INIT(8'hE2)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(runBench_U0_counterCmd1_din),
        .I1(\int_rw_reg[0] ),
        .I2(\SRL_SIG_reg[0] ),
        .O(\SRL_SIG_reg[0]_0_sn_1 ));
  LUT6 #(
    .INIT(64'hFF2F222200000000)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(Q[4]),
        .I1(runBench_U0_rw),
        .I2(icmp_ln17_reg_255),
        .I3(gmem_BVALID),
        .I4(ap_CS_fsm_state27),
        .I5(counterCmd_full_n),
        .O(runBench_U0_counterCmd1_din));
  LUT5 #(
    .INIT(32'hAAEEF0C0)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[19]_i_3_n_2 ),
        .I1(runBench_U0_rw),
        .I2(Q[4]),
        .I3(counterCmd_full_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h80808F80)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\ap_CS_fsm[17]_i_3_n_2 ),
        .I1(CO),
        .I2(ap_CS_fsm_state10),
        .I3(Q[3]),
        .I4(gmem_AWREADY),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'h00F8FFF8FFF8FFF8)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm[17]_i_2_n_2 ),
        .I2(\ap_CS_fsm_reg_n_2_[16] ),
        .I3(ap_CS_fsm_state10),
        .I4(\ap_CS_fsm[17]_i_3_n_2 ),
        .I5(CO),
        .O(ap_NS_fsm[17]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(gmem_BVALID),
        .I1(icmp_ln1069_reg_270),
        .I2(icmp_ln17_1_reg_274),
        .I3(counterCmd_full_n),
        .O(\ap_CS_fsm[17]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[17]_i_3 
       (.I0(\icmp_ln1069_reg_270_reg[0]_i_5_n_2 ),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_4_n_2 ),
        .I2(\icmp_ln1069_reg_270_reg[0]_i_3_n_3 ),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_2_n_2 ),
        .O(\ap_CS_fsm[17]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0202FF02)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[4]),
        .I1(counterCmd_full_n),
        .I2(runBench_U0_rw),
        .I3(ap_CS_fsm_state27),
        .I4(\ap_CS_fsm[18]_i_2_n_2 ),
        .I5(\ap_CS_fsm[18]_i_3_n_2 ),
        .O(ap_NS_fsm[18]));
  LUT3 #(
    .INIT(8'h2F)) 
    \ap_CS_fsm[18]_i_2 
       (.I0(icmp_ln17_reg_255),
        .I1(gmem_BVALID),
        .I2(counterCmd_full_n),
        .O(\ap_CS_fsm[18]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h88888808)) 
    \ap_CS_fsm[18]_i_3 
       (.I0(ap_CS_fsm_state18),
        .I1(counterCmd_full_n),
        .I2(icmp_ln17_1_reg_274),
        .I3(icmp_ln1069_reg_270),
        .I4(gmem_BVALID),
        .O(\ap_CS_fsm[18]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(\ap_CS_fsm[19]_i_2_n_2 ),
        .I1(\ap_CS_fsm[19]_i_3_n_2 ),
        .I2(counterCmd_full_n),
        .I3(CO),
        .I4(runBench_U0_rw),
        .I5(Q[0]),
        .O(ap_NS_fsm[19]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[19]_i_2 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(gmem_AWREADY),
        .O(\ap_CS_fsm[19]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[19]_i_3 
       (.I0(ap_done_reg_0),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_start),
        .O(\ap_CS_fsm[19]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[19]_i_3_n_2 ),
        .I1(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .I2(\ap_CS_fsm[1]_i_2_n_2 ),
        .I3(\ap_CS_fsm[1]_i_3_n_2 ),
        .I4(\ap_CS_fsm[1]_i_4_n_2 ),
        .I5(\ap_CS_fsm[1]_i_5_n_2 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h0000002A)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_6_n_2 ),
        .I1(Q[1]),
        .I2(gmem_ARREADY),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg_n_2_[2] ),
        .O(\ap_CS_fsm[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_2_[5] ),
        .I1(\ap_CS_fsm_reg_n_2_[6] ),
        .I2(\ap_CS_fsm_reg_n_2_[3] ),
        .I3(\ap_CS_fsm_reg_n_2_[4] ),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg_n_2_[7] ),
        .O(\ap_CS_fsm[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_2_[14] ),
        .I1(\ap_CS_fsm_reg_n_2_[15] ),
        .I2(ap_CS_fsm_state10),
        .I3(\ap_CS_fsm_reg_n_2_[13] ),
        .I4(ap_CS_fsm_state18),
        .I5(\ap_CS_fsm_reg_n_2_[16] ),
        .O(\ap_CS_fsm[1]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_2_[23] ),
        .I1(\ap_CS_fsm_reg_n_2_[24] ),
        .I2(Q[4]),
        .I3(\ap_CS_fsm_reg_n_2_[22] ),
        .I4(ap_CS_fsm_state27),
        .I5(\ap_CS_fsm_reg_n_2_[25] ),
        .O(\ap_CS_fsm[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[1]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFBBAAAA)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(\ap_CS_fsm[26]_i_2_n_2 ),
        .I1(counterCmd_full_n),
        .I2(gmem_BVALID),
        .I3(icmp_ln17_reg_255),
        .I4(ap_CS_fsm_state27),
        .I5(\ap_CS_fsm_reg_n_2_[25] ),
        .O(ap_NS_fsm[26]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ap_CS_fsm[26]_i_2 
       (.I0(Q[0]),
        .I1(runBench_U0_rw),
        .I2(counterCmd_full_n),
        .I3(CO),
        .I4(\ap_CS_fsm[19]_i_3_n_2 ),
        .O(\ap_CS_fsm[26]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(gmem_RVALID),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg_n_2_[7] ),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(Q[3]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(\ap_CS_fsm_reg_n_2_[13] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[13] ),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[15] ),
        .Q(\ap_CS_fsm_reg_n_2_[16] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(Q[4]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(Q[5]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_CS_fsm_state21),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(\ap_CS_fsm_reg_n_2_[22] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[22] ),
        .Q(\ap_CS_fsm_reg_n_2_[23] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[23] ),
        .Q(\ap_CS_fsm_reg_n_2_[24] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[24] ),
        .Q(\ap_CS_fsm_reg_n_2_[25] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\ap_CS_fsm_reg_n_2_[2] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[2] ),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT6 #(
    .INIT(64'h4444444040404040)) 
    ap_done_reg_i_1
       (.I0(ap_sync_done),
        .I1(ap_rst_n),
        .I2(ap_done_reg_0),
        .I3(counterCmd_full_n),
        .I4(runBench_U0_rw),
        .I5(Q[4]),
        .O(ap_done_reg_i_1_n_2));
  LUT6 #(
    .INIT(64'hDDDDDDD0D0D0D0D0)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg_reg_0),
        .I1(ap_done_reg),
        .I2(ap_done_reg_0),
        .I3(counterCmd_full_n),
        .I4(runBench_U0_rw),
        .I5(Q[4]),
        .O(ap_sync_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_2),
        .Q(ap_done_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000800088888000)) 
    dout_vld_i_2
       (.I0(counterCmd_full_n),
        .I1(gmem_BVALID),
        .I2(icmp_ln17_reg_255),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state18),
        .I5(dout_vld_i_3_n_2),
        .O(runBench_U0_m_axi_gmem_BREADY));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'hB)) 
    dout_vld_i_3
       (.I0(icmp_ln1069_reg_270),
        .I1(icmp_ln17_1_reg_274),
        .O(dout_vld_i_3_n_2));
  FDRE \gmem_addr_read_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [0]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[100] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [100]),
        .Q(gmem_addr_read_reg_265[100]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[101] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [101]),
        .Q(gmem_addr_read_reg_265[101]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[102] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [102]),
        .Q(gmem_addr_read_reg_265[102]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[103] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [103]),
        .Q(gmem_addr_read_reg_265[103]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[104] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [104]),
        .Q(gmem_addr_read_reg_265[104]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[105] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [105]),
        .Q(gmem_addr_read_reg_265[105]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[106] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [106]),
        .Q(gmem_addr_read_reg_265[106]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[107] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [107]),
        .Q(gmem_addr_read_reg_265[107]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[108] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [108]),
        .Q(gmem_addr_read_reg_265[108]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[109] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [109]),
        .Q(gmem_addr_read_reg_265[109]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [10]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[110] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [110]),
        .Q(gmem_addr_read_reg_265[110]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[111] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [111]),
        .Q(gmem_addr_read_reg_265[111]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[112] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [112]),
        .Q(gmem_addr_read_reg_265[112]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[113] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [113]),
        .Q(gmem_addr_read_reg_265[113]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[114] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [114]),
        .Q(gmem_addr_read_reg_265[114]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[115] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [115]),
        .Q(gmem_addr_read_reg_265[115]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[116] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [116]),
        .Q(gmem_addr_read_reg_265[116]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[117] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [117]),
        .Q(gmem_addr_read_reg_265[117]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[118] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [118]),
        .Q(gmem_addr_read_reg_265[118]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[119] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [119]),
        .Q(gmem_addr_read_reg_265[119]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [11]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[120] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [120]),
        .Q(gmem_addr_read_reg_265[120]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[121] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [121]),
        .Q(gmem_addr_read_reg_265[121]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[122] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [122]),
        .Q(gmem_addr_read_reg_265[122]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[123] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [123]),
        .Q(gmem_addr_read_reg_265[123]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[124] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [124]),
        .Q(gmem_addr_read_reg_265[124]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[125] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [125]),
        .Q(gmem_addr_read_reg_265[125]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[126] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [126]),
        .Q(gmem_addr_read_reg_265[126]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[127] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [127]),
        .Q(gmem_addr_read_reg_265[127]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[128] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [128]),
        .Q(gmem_addr_read_reg_265[128]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[129] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [129]),
        .Q(gmem_addr_read_reg_265[129]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [12]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[130] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [130]),
        .Q(gmem_addr_read_reg_265[130]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[131] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [131]),
        .Q(gmem_addr_read_reg_265[131]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[132] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [132]),
        .Q(gmem_addr_read_reg_265[132]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[133] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [133]),
        .Q(gmem_addr_read_reg_265[133]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[134] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [134]),
        .Q(gmem_addr_read_reg_265[134]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[135] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [135]),
        .Q(gmem_addr_read_reg_265[135]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[136] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [136]),
        .Q(gmem_addr_read_reg_265[136]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[137] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [137]),
        .Q(gmem_addr_read_reg_265[137]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[138] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [138]),
        .Q(gmem_addr_read_reg_265[138]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[139] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [139]),
        .Q(gmem_addr_read_reg_265[139]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [13]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[140] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [140]),
        .Q(gmem_addr_read_reg_265[140]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[141] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [141]),
        .Q(gmem_addr_read_reg_265[141]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[142] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [142]),
        .Q(gmem_addr_read_reg_265[142]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[143] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [143]),
        .Q(gmem_addr_read_reg_265[143]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[144] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [144]),
        .Q(gmem_addr_read_reg_265[144]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[145] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [145]),
        .Q(gmem_addr_read_reg_265[145]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[146] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [146]),
        .Q(gmem_addr_read_reg_265[146]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[147] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [147]),
        .Q(gmem_addr_read_reg_265[147]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[148] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [148]),
        .Q(gmem_addr_read_reg_265[148]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[149] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [149]),
        .Q(gmem_addr_read_reg_265[149]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [14]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[150] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [150]),
        .Q(gmem_addr_read_reg_265[150]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[151] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [151]),
        .Q(gmem_addr_read_reg_265[151]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[152] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [152]),
        .Q(gmem_addr_read_reg_265[152]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[153] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [153]),
        .Q(gmem_addr_read_reg_265[153]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[154] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [154]),
        .Q(gmem_addr_read_reg_265[154]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[155] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [155]),
        .Q(gmem_addr_read_reg_265[155]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[156] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [156]),
        .Q(gmem_addr_read_reg_265[156]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[157] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [157]),
        .Q(gmem_addr_read_reg_265[157]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[158] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [158]),
        .Q(gmem_addr_read_reg_265[158]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[159] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [159]),
        .Q(gmem_addr_read_reg_265[159]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [15]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[160] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [160]),
        .Q(gmem_addr_read_reg_265[160]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[161] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [161]),
        .Q(gmem_addr_read_reg_265[161]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[162] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [162]),
        .Q(gmem_addr_read_reg_265[162]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[163] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [163]),
        .Q(gmem_addr_read_reg_265[163]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[164] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [164]),
        .Q(gmem_addr_read_reg_265[164]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[165] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [165]),
        .Q(gmem_addr_read_reg_265[165]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[166] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [166]),
        .Q(gmem_addr_read_reg_265[166]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[167] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [167]),
        .Q(gmem_addr_read_reg_265[167]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[168] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [168]),
        .Q(gmem_addr_read_reg_265[168]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[169] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [169]),
        .Q(gmem_addr_read_reg_265[169]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [16]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[170] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [170]),
        .Q(gmem_addr_read_reg_265[170]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[171] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [171]),
        .Q(gmem_addr_read_reg_265[171]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[172] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [172]),
        .Q(gmem_addr_read_reg_265[172]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[173] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [173]),
        .Q(gmem_addr_read_reg_265[173]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[174] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [174]),
        .Q(gmem_addr_read_reg_265[174]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[175] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [175]),
        .Q(gmem_addr_read_reg_265[175]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[176] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [176]),
        .Q(gmem_addr_read_reg_265[176]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[177] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [177]),
        .Q(gmem_addr_read_reg_265[177]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[178] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [178]),
        .Q(gmem_addr_read_reg_265[178]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[179] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [179]),
        .Q(gmem_addr_read_reg_265[179]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [17]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[180] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [180]),
        .Q(gmem_addr_read_reg_265[180]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[181] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [181]),
        .Q(gmem_addr_read_reg_265[181]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[182] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [182]),
        .Q(gmem_addr_read_reg_265[182]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[183] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [183]),
        .Q(gmem_addr_read_reg_265[183]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[184] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [184]),
        .Q(gmem_addr_read_reg_265[184]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[185] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [185]),
        .Q(gmem_addr_read_reg_265[185]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[186] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [186]),
        .Q(gmem_addr_read_reg_265[186]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[187] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [187]),
        .Q(gmem_addr_read_reg_265[187]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[188] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [188]),
        .Q(gmem_addr_read_reg_265[188]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[189] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [189]),
        .Q(gmem_addr_read_reg_265[189]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [18]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[190] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [190]),
        .Q(gmem_addr_read_reg_265[190]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[191] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [191]),
        .Q(gmem_addr_read_reg_265[191]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[192] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [192]),
        .Q(gmem_addr_read_reg_265[192]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[193] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [193]),
        .Q(gmem_addr_read_reg_265[193]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[194] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [194]),
        .Q(gmem_addr_read_reg_265[194]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[195] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [195]),
        .Q(gmem_addr_read_reg_265[195]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[196] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [196]),
        .Q(gmem_addr_read_reg_265[196]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[197] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [197]),
        .Q(gmem_addr_read_reg_265[197]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[198] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [198]),
        .Q(gmem_addr_read_reg_265[198]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[199] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [199]),
        .Q(gmem_addr_read_reg_265[199]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [19]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [1]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[200] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [200]),
        .Q(gmem_addr_read_reg_265[200]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[201] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [201]),
        .Q(gmem_addr_read_reg_265[201]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[202] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [202]),
        .Q(gmem_addr_read_reg_265[202]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[203] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [203]),
        .Q(gmem_addr_read_reg_265[203]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[204] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [204]),
        .Q(gmem_addr_read_reg_265[204]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[205] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [205]),
        .Q(gmem_addr_read_reg_265[205]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[206] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [206]),
        .Q(gmem_addr_read_reg_265[206]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[207] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [207]),
        .Q(gmem_addr_read_reg_265[207]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[208] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [208]),
        .Q(gmem_addr_read_reg_265[208]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[209] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [209]),
        .Q(gmem_addr_read_reg_265[209]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [20]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[210] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [210]),
        .Q(gmem_addr_read_reg_265[210]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[211] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [211]),
        .Q(gmem_addr_read_reg_265[211]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[212] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [212]),
        .Q(gmem_addr_read_reg_265[212]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[213] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [213]),
        .Q(gmem_addr_read_reg_265[213]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[214] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [214]),
        .Q(gmem_addr_read_reg_265[214]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[215] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [215]),
        .Q(gmem_addr_read_reg_265[215]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[216] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [216]),
        .Q(gmem_addr_read_reg_265[216]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[217] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [217]),
        .Q(gmem_addr_read_reg_265[217]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[218] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [218]),
        .Q(gmem_addr_read_reg_265[218]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[219] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [219]),
        .Q(gmem_addr_read_reg_265[219]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [21]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[220] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [220]),
        .Q(gmem_addr_read_reg_265[220]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[221] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [221]),
        .Q(gmem_addr_read_reg_265[221]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[222] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [222]),
        .Q(gmem_addr_read_reg_265[222]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[223] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [223]),
        .Q(gmem_addr_read_reg_265[223]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[224] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [224]),
        .Q(gmem_addr_read_reg_265[224]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[225] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [225]),
        .Q(gmem_addr_read_reg_265[225]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[226] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [226]),
        .Q(gmem_addr_read_reg_265[226]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[227] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [227]),
        .Q(gmem_addr_read_reg_265[227]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[228] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [228]),
        .Q(gmem_addr_read_reg_265[228]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[229] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [229]),
        .Q(gmem_addr_read_reg_265[229]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [22]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[230] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [230]),
        .Q(gmem_addr_read_reg_265[230]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[231] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [231]),
        .Q(gmem_addr_read_reg_265[231]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[232] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [232]),
        .Q(gmem_addr_read_reg_265[232]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[233] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [233]),
        .Q(gmem_addr_read_reg_265[233]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[234] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [234]),
        .Q(gmem_addr_read_reg_265[234]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[235] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [235]),
        .Q(gmem_addr_read_reg_265[235]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[236] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [236]),
        .Q(gmem_addr_read_reg_265[236]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[237] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [237]),
        .Q(gmem_addr_read_reg_265[237]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[238] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [238]),
        .Q(gmem_addr_read_reg_265[238]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[239] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [239]),
        .Q(gmem_addr_read_reg_265[239]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [23]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[240] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [240]),
        .Q(gmem_addr_read_reg_265[240]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[241] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [241]),
        .Q(gmem_addr_read_reg_265[241]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[242] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [242]),
        .Q(gmem_addr_read_reg_265[242]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[243] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [243]),
        .Q(gmem_addr_read_reg_265[243]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[244] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [244]),
        .Q(gmem_addr_read_reg_265[244]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[245] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [245]),
        .Q(gmem_addr_read_reg_265[245]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[246] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [246]),
        .Q(gmem_addr_read_reg_265[246]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[247] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [247]),
        .Q(gmem_addr_read_reg_265[247]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[248] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [248]),
        .Q(gmem_addr_read_reg_265[248]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[249] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [249]),
        .Q(gmem_addr_read_reg_265[249]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [24]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[250] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [250]),
        .Q(gmem_addr_read_reg_265[250]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[251] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [251]),
        .Q(gmem_addr_read_reg_265[251]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[252] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [252]),
        .Q(gmem_addr_read_reg_265[252]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[253] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [253]),
        .Q(gmem_addr_read_reg_265[253]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[254] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [254]),
        .Q(gmem_addr_read_reg_265[254]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[255] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [255]),
        .Q(gmem_addr_read_reg_265[255]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[256] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [256]),
        .Q(gmem_addr_read_reg_265[256]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[257] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [257]),
        .Q(gmem_addr_read_reg_265[257]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[258] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [258]),
        .Q(gmem_addr_read_reg_265[258]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[259] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [259]),
        .Q(gmem_addr_read_reg_265[259]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [25]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[260] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [260]),
        .Q(gmem_addr_read_reg_265[260]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[261] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [261]),
        .Q(gmem_addr_read_reg_265[261]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[262] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [262]),
        .Q(gmem_addr_read_reg_265[262]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[263] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [263]),
        .Q(gmem_addr_read_reg_265[263]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[264] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [264]),
        .Q(gmem_addr_read_reg_265[264]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[265] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [265]),
        .Q(gmem_addr_read_reg_265[265]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[266] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [266]),
        .Q(gmem_addr_read_reg_265[266]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[267] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [267]),
        .Q(gmem_addr_read_reg_265[267]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[268] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [268]),
        .Q(gmem_addr_read_reg_265[268]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[269] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [269]),
        .Q(gmem_addr_read_reg_265[269]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [26]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[270] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [270]),
        .Q(gmem_addr_read_reg_265[270]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[271] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [271]),
        .Q(gmem_addr_read_reg_265[271]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[272] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [272]),
        .Q(gmem_addr_read_reg_265[272]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[273] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [273]),
        .Q(gmem_addr_read_reg_265[273]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[274] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [274]),
        .Q(gmem_addr_read_reg_265[274]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[275] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [275]),
        .Q(gmem_addr_read_reg_265[275]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[276] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [276]),
        .Q(gmem_addr_read_reg_265[276]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[277] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [277]),
        .Q(gmem_addr_read_reg_265[277]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[278] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [278]),
        .Q(gmem_addr_read_reg_265[278]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[279] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [279]),
        .Q(gmem_addr_read_reg_265[279]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [27]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[280] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [280]),
        .Q(gmem_addr_read_reg_265[280]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[281] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [281]),
        .Q(gmem_addr_read_reg_265[281]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[282] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [282]),
        .Q(gmem_addr_read_reg_265[282]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[283] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [283]),
        .Q(gmem_addr_read_reg_265[283]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[284] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [284]),
        .Q(gmem_addr_read_reg_265[284]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[285] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [285]),
        .Q(gmem_addr_read_reg_265[285]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[286] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [286]),
        .Q(gmem_addr_read_reg_265[286]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[287] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [287]),
        .Q(gmem_addr_read_reg_265[287]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[288] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [288]),
        .Q(gmem_addr_read_reg_265[288]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[289] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [289]),
        .Q(gmem_addr_read_reg_265[289]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [28]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[290] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [290]),
        .Q(gmem_addr_read_reg_265[290]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[291] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [291]),
        .Q(gmem_addr_read_reg_265[291]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[292] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [292]),
        .Q(gmem_addr_read_reg_265[292]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[293] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [293]),
        .Q(gmem_addr_read_reg_265[293]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[294] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [294]),
        .Q(gmem_addr_read_reg_265[294]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[295] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [295]),
        .Q(gmem_addr_read_reg_265[295]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[296] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [296]),
        .Q(gmem_addr_read_reg_265[296]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[297] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [297]),
        .Q(gmem_addr_read_reg_265[297]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[298] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [298]),
        .Q(gmem_addr_read_reg_265[298]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[299] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [299]),
        .Q(gmem_addr_read_reg_265[299]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [29]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [2]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[300] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [300]),
        .Q(gmem_addr_read_reg_265[300]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[301] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [301]),
        .Q(gmem_addr_read_reg_265[301]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[302] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [302]),
        .Q(gmem_addr_read_reg_265[302]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[303] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [303]),
        .Q(gmem_addr_read_reg_265[303]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[304] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [304]),
        .Q(gmem_addr_read_reg_265[304]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[305] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [305]),
        .Q(gmem_addr_read_reg_265[305]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[306] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [306]),
        .Q(gmem_addr_read_reg_265[306]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[307] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [307]),
        .Q(gmem_addr_read_reg_265[307]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[308] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [308]),
        .Q(gmem_addr_read_reg_265[308]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[309] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [309]),
        .Q(gmem_addr_read_reg_265[309]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [30]),
        .Q(gmem_addr_read_reg_265[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[310] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [310]),
        .Q(gmem_addr_read_reg_265[310]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[311] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [311]),
        .Q(gmem_addr_read_reg_265[311]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[312] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [312]),
        .Q(gmem_addr_read_reg_265[312]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[313] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [313]),
        .Q(gmem_addr_read_reg_265[313]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[314] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [314]),
        .Q(gmem_addr_read_reg_265[314]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[315] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [315]),
        .Q(gmem_addr_read_reg_265[315]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[316] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [316]),
        .Q(gmem_addr_read_reg_265[316]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[317] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [317]),
        .Q(gmem_addr_read_reg_265[317]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[318] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [318]),
        .Q(gmem_addr_read_reg_265[318]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[319] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [319]),
        .Q(gmem_addr_read_reg_265[319]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [31]),
        .Q(gmem_addr_read_reg_265[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[320] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [320]),
        .Q(gmem_addr_read_reg_265[320]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[321] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [321]),
        .Q(gmem_addr_read_reg_265[321]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[322] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [322]),
        .Q(gmem_addr_read_reg_265[322]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[323] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [323]),
        .Q(gmem_addr_read_reg_265[323]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[324] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [324]),
        .Q(gmem_addr_read_reg_265[324]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[325] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [325]),
        .Q(gmem_addr_read_reg_265[325]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[326] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [326]),
        .Q(gmem_addr_read_reg_265[326]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[327] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [327]),
        .Q(gmem_addr_read_reg_265[327]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[328] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [328]),
        .Q(gmem_addr_read_reg_265[328]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[329] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [329]),
        .Q(gmem_addr_read_reg_265[329]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[32] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [32]),
        .Q(gmem_addr_read_reg_265[32]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[330] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [330]),
        .Q(gmem_addr_read_reg_265[330]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[331] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [331]),
        .Q(gmem_addr_read_reg_265[331]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[332] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [332]),
        .Q(gmem_addr_read_reg_265[332]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[333] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [333]),
        .Q(gmem_addr_read_reg_265[333]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[334] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [334]),
        .Q(gmem_addr_read_reg_265[334]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[335] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [335]),
        .Q(gmem_addr_read_reg_265[335]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[336] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [336]),
        .Q(gmem_addr_read_reg_265[336]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[337] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [337]),
        .Q(gmem_addr_read_reg_265[337]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[338] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [338]),
        .Q(gmem_addr_read_reg_265[338]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[339] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [339]),
        .Q(gmem_addr_read_reg_265[339]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[33] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [33]),
        .Q(gmem_addr_read_reg_265[33]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[340] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [340]),
        .Q(gmem_addr_read_reg_265[340]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[341] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [341]),
        .Q(gmem_addr_read_reg_265[341]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[342] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [342]),
        .Q(gmem_addr_read_reg_265[342]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[343] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [343]),
        .Q(gmem_addr_read_reg_265[343]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[344] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [344]),
        .Q(gmem_addr_read_reg_265[344]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[345] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [345]),
        .Q(gmem_addr_read_reg_265[345]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[346] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [346]),
        .Q(gmem_addr_read_reg_265[346]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[347] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [347]),
        .Q(gmem_addr_read_reg_265[347]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[348] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [348]),
        .Q(gmem_addr_read_reg_265[348]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[349] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [349]),
        .Q(gmem_addr_read_reg_265[349]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[34] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [34]),
        .Q(gmem_addr_read_reg_265[34]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[350] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [350]),
        .Q(gmem_addr_read_reg_265[350]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[351] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [351]),
        .Q(gmem_addr_read_reg_265[351]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[352] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [352]),
        .Q(gmem_addr_read_reg_265[352]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[353] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [353]),
        .Q(gmem_addr_read_reg_265[353]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[354] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [354]),
        .Q(gmem_addr_read_reg_265[354]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[355] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [355]),
        .Q(gmem_addr_read_reg_265[355]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[356] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [356]),
        .Q(gmem_addr_read_reg_265[356]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[357] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [357]),
        .Q(gmem_addr_read_reg_265[357]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[358] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [358]),
        .Q(gmem_addr_read_reg_265[358]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[359] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [359]),
        .Q(gmem_addr_read_reg_265[359]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[35] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [35]),
        .Q(gmem_addr_read_reg_265[35]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[360] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [360]),
        .Q(gmem_addr_read_reg_265[360]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[361] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [361]),
        .Q(gmem_addr_read_reg_265[361]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[362] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [362]),
        .Q(gmem_addr_read_reg_265[362]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[363] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [363]),
        .Q(gmem_addr_read_reg_265[363]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[364] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [364]),
        .Q(gmem_addr_read_reg_265[364]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[365] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [365]),
        .Q(gmem_addr_read_reg_265[365]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[366] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [366]),
        .Q(gmem_addr_read_reg_265[366]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[367] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [367]),
        .Q(gmem_addr_read_reg_265[367]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[368] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [368]),
        .Q(gmem_addr_read_reg_265[368]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[369] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [369]),
        .Q(gmem_addr_read_reg_265[369]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[36] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [36]),
        .Q(gmem_addr_read_reg_265[36]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[370] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [370]),
        .Q(gmem_addr_read_reg_265[370]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[371] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [371]),
        .Q(gmem_addr_read_reg_265[371]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[372] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [372]),
        .Q(gmem_addr_read_reg_265[372]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[373] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [373]),
        .Q(gmem_addr_read_reg_265[373]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[374] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [374]),
        .Q(gmem_addr_read_reg_265[374]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[375] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [375]),
        .Q(gmem_addr_read_reg_265[375]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[376] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [376]),
        .Q(gmem_addr_read_reg_265[376]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[377] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [377]),
        .Q(gmem_addr_read_reg_265[377]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[378] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [378]),
        .Q(gmem_addr_read_reg_265[378]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[379] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [379]),
        .Q(gmem_addr_read_reg_265[379]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[37] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [37]),
        .Q(gmem_addr_read_reg_265[37]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[380] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [380]),
        .Q(gmem_addr_read_reg_265[380]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[381] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [381]),
        .Q(gmem_addr_read_reg_265[381]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[382] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [382]),
        .Q(gmem_addr_read_reg_265[382]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[383] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [383]),
        .Q(gmem_addr_read_reg_265[383]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[384] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [384]),
        .Q(gmem_addr_read_reg_265[384]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[385] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [385]),
        .Q(gmem_addr_read_reg_265[385]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[386] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [386]),
        .Q(gmem_addr_read_reg_265[386]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[387] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [387]),
        .Q(gmem_addr_read_reg_265[387]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[388] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [388]),
        .Q(gmem_addr_read_reg_265[388]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[389] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [389]),
        .Q(gmem_addr_read_reg_265[389]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[38] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [38]),
        .Q(gmem_addr_read_reg_265[38]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[390] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [390]),
        .Q(gmem_addr_read_reg_265[390]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[391] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [391]),
        .Q(gmem_addr_read_reg_265[391]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[392] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [392]),
        .Q(gmem_addr_read_reg_265[392]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[393] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [393]),
        .Q(gmem_addr_read_reg_265[393]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[394] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [394]),
        .Q(gmem_addr_read_reg_265[394]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[395] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [395]),
        .Q(gmem_addr_read_reg_265[395]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[396] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [396]),
        .Q(gmem_addr_read_reg_265[396]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[397] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [397]),
        .Q(gmem_addr_read_reg_265[397]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[398] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [398]),
        .Q(gmem_addr_read_reg_265[398]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[399] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [399]),
        .Q(gmem_addr_read_reg_265[399]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[39] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [39]),
        .Q(gmem_addr_read_reg_265[39]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [3]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[400] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [400]),
        .Q(gmem_addr_read_reg_265[400]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[401] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [401]),
        .Q(gmem_addr_read_reg_265[401]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[402] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [402]),
        .Q(gmem_addr_read_reg_265[402]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[403] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [403]),
        .Q(gmem_addr_read_reg_265[403]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[404] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [404]),
        .Q(gmem_addr_read_reg_265[404]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[405] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [405]),
        .Q(gmem_addr_read_reg_265[405]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[406] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [406]),
        .Q(gmem_addr_read_reg_265[406]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[407] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [407]),
        .Q(gmem_addr_read_reg_265[407]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[408] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [408]),
        .Q(gmem_addr_read_reg_265[408]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[409] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [409]),
        .Q(gmem_addr_read_reg_265[409]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[40] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [40]),
        .Q(gmem_addr_read_reg_265[40]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[410] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [410]),
        .Q(gmem_addr_read_reg_265[410]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[411] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [411]),
        .Q(gmem_addr_read_reg_265[411]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[412] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [412]),
        .Q(gmem_addr_read_reg_265[412]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[413] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [413]),
        .Q(gmem_addr_read_reg_265[413]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[414] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [414]),
        .Q(gmem_addr_read_reg_265[414]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[415] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [415]),
        .Q(gmem_addr_read_reg_265[415]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[416] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [416]),
        .Q(gmem_addr_read_reg_265[416]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[417] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [417]),
        .Q(gmem_addr_read_reg_265[417]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[418] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [418]),
        .Q(gmem_addr_read_reg_265[418]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[419] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [419]),
        .Q(gmem_addr_read_reg_265[419]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[41] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [41]),
        .Q(gmem_addr_read_reg_265[41]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[420] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [420]),
        .Q(gmem_addr_read_reg_265[420]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[421] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [421]),
        .Q(gmem_addr_read_reg_265[421]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[422] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [422]),
        .Q(gmem_addr_read_reg_265[422]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[423] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [423]),
        .Q(gmem_addr_read_reg_265[423]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[424] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [424]),
        .Q(gmem_addr_read_reg_265[424]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[425] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [425]),
        .Q(gmem_addr_read_reg_265[425]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[426] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [426]),
        .Q(gmem_addr_read_reg_265[426]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[427] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [427]),
        .Q(gmem_addr_read_reg_265[427]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[428] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [428]),
        .Q(gmem_addr_read_reg_265[428]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[429] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [429]),
        .Q(gmem_addr_read_reg_265[429]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[42] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [42]),
        .Q(gmem_addr_read_reg_265[42]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[430] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [430]),
        .Q(gmem_addr_read_reg_265[430]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[431] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [431]),
        .Q(gmem_addr_read_reg_265[431]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[432] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [432]),
        .Q(gmem_addr_read_reg_265[432]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[433] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [433]),
        .Q(gmem_addr_read_reg_265[433]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[434] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [434]),
        .Q(gmem_addr_read_reg_265[434]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[435] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [435]),
        .Q(gmem_addr_read_reg_265[435]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[436] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [436]),
        .Q(gmem_addr_read_reg_265[436]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[437] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [437]),
        .Q(gmem_addr_read_reg_265[437]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[438] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [438]),
        .Q(gmem_addr_read_reg_265[438]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[439] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [439]),
        .Q(gmem_addr_read_reg_265[439]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[43] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [43]),
        .Q(gmem_addr_read_reg_265[43]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[440] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [440]),
        .Q(gmem_addr_read_reg_265[440]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[441] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [441]),
        .Q(gmem_addr_read_reg_265[441]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[442] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [442]),
        .Q(gmem_addr_read_reg_265[442]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[443] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [443]),
        .Q(gmem_addr_read_reg_265[443]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[444] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [444]),
        .Q(gmem_addr_read_reg_265[444]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[445] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [445]),
        .Q(gmem_addr_read_reg_265[445]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[446] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [446]),
        .Q(gmem_addr_read_reg_265[446]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[447] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [447]),
        .Q(gmem_addr_read_reg_265[447]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[448] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [448]),
        .Q(gmem_addr_read_reg_265[448]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[449] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [449]),
        .Q(gmem_addr_read_reg_265[449]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[44] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [44]),
        .Q(gmem_addr_read_reg_265[44]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[450] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [450]),
        .Q(gmem_addr_read_reg_265[450]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[451] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [451]),
        .Q(gmem_addr_read_reg_265[451]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[452] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [452]),
        .Q(gmem_addr_read_reg_265[452]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[453] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [453]),
        .Q(gmem_addr_read_reg_265[453]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[454] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [454]),
        .Q(gmem_addr_read_reg_265[454]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[455] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [455]),
        .Q(gmem_addr_read_reg_265[455]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[456] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [456]),
        .Q(gmem_addr_read_reg_265[456]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[457] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [457]),
        .Q(gmem_addr_read_reg_265[457]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[458] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [458]),
        .Q(gmem_addr_read_reg_265[458]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[459] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [459]),
        .Q(gmem_addr_read_reg_265[459]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[45] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [45]),
        .Q(gmem_addr_read_reg_265[45]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[460] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [460]),
        .Q(gmem_addr_read_reg_265[460]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[461] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [461]),
        .Q(gmem_addr_read_reg_265[461]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[462] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [462]),
        .Q(gmem_addr_read_reg_265[462]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[463] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [463]),
        .Q(gmem_addr_read_reg_265[463]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[464] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [464]),
        .Q(gmem_addr_read_reg_265[464]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[465] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [465]),
        .Q(gmem_addr_read_reg_265[465]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[466] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [466]),
        .Q(gmem_addr_read_reg_265[466]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[467] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [467]),
        .Q(gmem_addr_read_reg_265[467]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[468] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [468]),
        .Q(gmem_addr_read_reg_265[468]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[469] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [469]),
        .Q(gmem_addr_read_reg_265[469]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[46] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [46]),
        .Q(gmem_addr_read_reg_265[46]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[470] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [470]),
        .Q(gmem_addr_read_reg_265[470]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[471] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [471]),
        .Q(gmem_addr_read_reg_265[471]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[472] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [472]),
        .Q(gmem_addr_read_reg_265[472]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[473] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [473]),
        .Q(gmem_addr_read_reg_265[473]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[474] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [474]),
        .Q(gmem_addr_read_reg_265[474]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[475] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [475]),
        .Q(gmem_addr_read_reg_265[475]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[476] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [476]),
        .Q(gmem_addr_read_reg_265[476]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[477] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [477]),
        .Q(gmem_addr_read_reg_265[477]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[478] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [478]),
        .Q(gmem_addr_read_reg_265[478]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[479] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [479]),
        .Q(gmem_addr_read_reg_265[479]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[47] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [47]),
        .Q(gmem_addr_read_reg_265[47]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[480] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [480]),
        .Q(gmem_addr_read_reg_265[480]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[481] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [481]),
        .Q(gmem_addr_read_reg_265[481]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[482] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [482]),
        .Q(gmem_addr_read_reg_265[482]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[483] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [483]),
        .Q(gmem_addr_read_reg_265[483]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[484] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [484]),
        .Q(gmem_addr_read_reg_265[484]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[485] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [485]),
        .Q(gmem_addr_read_reg_265[485]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[486] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [486]),
        .Q(gmem_addr_read_reg_265[486]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[487] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [487]),
        .Q(gmem_addr_read_reg_265[487]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[488] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [488]),
        .Q(gmem_addr_read_reg_265[488]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[489] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [489]),
        .Q(gmem_addr_read_reg_265[489]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[48] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [48]),
        .Q(gmem_addr_read_reg_265[48]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[490] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [490]),
        .Q(gmem_addr_read_reg_265[490]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[491] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [491]),
        .Q(gmem_addr_read_reg_265[491]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[492] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [492]),
        .Q(gmem_addr_read_reg_265[492]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[493] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [493]),
        .Q(gmem_addr_read_reg_265[493]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[494] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [494]),
        .Q(gmem_addr_read_reg_265[494]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[495] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [495]),
        .Q(gmem_addr_read_reg_265[495]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[496] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [496]),
        .Q(gmem_addr_read_reg_265[496]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[497] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [497]),
        .Q(gmem_addr_read_reg_265[497]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[498] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [498]),
        .Q(gmem_addr_read_reg_265[498]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[499] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [499]),
        .Q(gmem_addr_read_reg_265[499]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[49] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [49]),
        .Q(gmem_addr_read_reg_265[49]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [4]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[500] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [500]),
        .Q(gmem_addr_read_reg_265[500]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[501] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [501]),
        .Q(gmem_addr_read_reg_265[501]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[502] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [502]),
        .Q(gmem_addr_read_reg_265[502]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[503] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [503]),
        .Q(gmem_addr_read_reg_265[503]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[504] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [504]),
        .Q(gmem_addr_read_reg_265[504]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[505] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [505]),
        .Q(gmem_addr_read_reg_265[505]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[506] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [506]),
        .Q(gmem_addr_read_reg_265[506]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[507] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [507]),
        .Q(gmem_addr_read_reg_265[507]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[508] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [508]),
        .Q(gmem_addr_read_reg_265[508]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[509] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [509]),
        .Q(gmem_addr_read_reg_265[509]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[50] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [50]),
        .Q(gmem_addr_read_reg_265[50]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[510] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [510]),
        .Q(gmem_addr_read_reg_265[510]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[511] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [511]),
        .Q(gmem_addr_read_reg_265[511]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[51] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [51]),
        .Q(gmem_addr_read_reg_265[51]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[52] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [52]),
        .Q(gmem_addr_read_reg_265[52]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[53] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [53]),
        .Q(gmem_addr_read_reg_265[53]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[54] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [54]),
        .Q(gmem_addr_read_reg_265[54]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[55] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [55]),
        .Q(gmem_addr_read_reg_265[55]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[56] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [56]),
        .Q(gmem_addr_read_reg_265[56]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[57] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [57]),
        .Q(gmem_addr_read_reg_265[57]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[58] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [58]),
        .Q(gmem_addr_read_reg_265[58]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[59] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [59]),
        .Q(gmem_addr_read_reg_265[59]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [5]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[60] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [60]),
        .Q(gmem_addr_read_reg_265[60]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[61] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [61]),
        .Q(gmem_addr_read_reg_265[61]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[62] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [62]),
        .Q(gmem_addr_read_reg_265[62]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[63] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [63]),
        .Q(gmem_addr_read_reg_265[63]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[64] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [64]),
        .Q(gmem_addr_read_reg_265[64]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[65] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [65]),
        .Q(gmem_addr_read_reg_265[65]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[66] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [66]),
        .Q(gmem_addr_read_reg_265[66]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[67] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [67]),
        .Q(gmem_addr_read_reg_265[67]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[68] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [68]),
        .Q(gmem_addr_read_reg_265[68]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[69] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [69]),
        .Q(gmem_addr_read_reg_265[69]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [6]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[70] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [70]),
        .Q(gmem_addr_read_reg_265[70]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[71] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [71]),
        .Q(gmem_addr_read_reg_265[71]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[72] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [72]),
        .Q(gmem_addr_read_reg_265[72]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[73] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [73]),
        .Q(gmem_addr_read_reg_265[73]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[74] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [74]),
        .Q(gmem_addr_read_reg_265[74]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[75] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [75]),
        .Q(gmem_addr_read_reg_265[75]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[76] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [76]),
        .Q(gmem_addr_read_reg_265[76]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[77] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [77]),
        .Q(gmem_addr_read_reg_265[77]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[78] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [78]),
        .Q(gmem_addr_read_reg_265[78]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[79] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [79]),
        .Q(gmem_addr_read_reg_265[79]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [7]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[80] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [80]),
        .Q(gmem_addr_read_reg_265[80]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[81] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [81]),
        .Q(gmem_addr_read_reg_265[81]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[82] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [82]),
        .Q(gmem_addr_read_reg_265[82]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[83] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [83]),
        .Q(gmem_addr_read_reg_265[83]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[84] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [84]),
        .Q(gmem_addr_read_reg_265[84]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[85] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [85]),
        .Q(gmem_addr_read_reg_265[85]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[86] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [86]),
        .Q(gmem_addr_read_reg_265[86]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[87] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [87]),
        .Q(gmem_addr_read_reg_265[87]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[88] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [88]),
        .Q(gmem_addr_read_reg_265[88]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[89] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [89]),
        .Q(gmem_addr_read_reg_265[89]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [8]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[90] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [90]),
        .Q(gmem_addr_read_reg_265[90]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[91] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [91]),
        .Q(gmem_addr_read_reg_265[91]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[92] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [92]),
        .Q(gmem_addr_read_reg_265[92]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[93] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [93]),
        .Q(gmem_addr_read_reg_265[93]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[94] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [94]),
        .Q(gmem_addr_read_reg_265[94]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[95] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [95]),
        .Q(gmem_addr_read_reg_265[95]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[96] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [96]),
        .Q(gmem_addr_read_reg_265[96]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[97] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [97]),
        .Q(gmem_addr_read_reg_265[97]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[98] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [98]),
        .Q(gmem_addr_read_reg_265[98]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[99] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [99]),
        .Q(gmem_addr_read_reg_265[99]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\gmem_addr_read_reg_265_reg[511]_0 [9]),
        .Q(\gmem_addr_read_reg_265_reg[29]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_runBench_Pipeline_dataWrite1 grp_runBench_Pipeline_dataWrite1_fu_119
       (.D(ap_NS_fsm[13:12]),
        .E(E),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12}),
        .SR(SR),
        .\ap_CS_fsm_reg[11] (grp_runBench_Pipeline_dataWrite1_fu_119_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .gmem_WREADY(gmem_WREADY),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .\i_reg_120_reg[30]_0 (grp_runBench_Pipeline_dataWrite1_fu_119_m_axi_gmem_WDATA),
        .icmp_ln17_fu_92_p2_carry__1_0(trunc_ln17_2_reg_278),
        .\mem_reg[0] (\mem[30]_i_3_n_2 ),
        .\mem_reg[0]_0 (ap_enable_reg_pp0_iter1_0),
        .push_1(push_1));
  FDRE #(
    .INIT(1'b0)) 
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_runBench_Pipeline_dataWrite1_fu_119_n_6),
        .Q(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_runBench_Pipeline_dataWrite grp_runBench_Pipeline_dataWrite_fu_127
       (.D(ap_NS_fsm[22:21]),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21}),
        .SR(SR),
        .\ap_CS_fsm_reg[20] (grp_runBench_Pipeline_dataWrite_fu_127_n_36),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n(ap_rst_n),
        .gmem_WREADY(gmem_WREADY),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .\i_1_reg_120_reg[0]_0 (\i_1_reg_120_reg[0] ),
        .\i_1_reg_120_reg[30]_0 (\i_1_reg_120_reg[30] ),
        .icmp_ln17_fu_92_p2_carry__1_0(trunc_ln17_reg_293),
        .\mem_reg[30] (grp_runBench_Pipeline_dataWrite1_fu_119_m_axi_gmem_WDATA));
  FDRE #(
    .INIT(1'b0)) 
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_runBench_Pipeline_dataWrite_fu_127_n_36),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \icmp_ln1069_reg_270[0]_i_1 
       (.I0(\icmp_ln1069_reg_270_reg[0]_i_2_n_2 ),
        .I1(\icmp_ln1069_reg_270_reg[0]_i_3_n_3 ),
        .I2(\icmp_ln1069_reg_270_reg[0]_i_4_n_2 ),
        .I3(\icmp_ln1069_reg_270_reg[0]_i_5_n_2 ),
        .I4(ap_CS_fsm_state10),
        .I5(icmp_ln1069_reg_270),
        .O(\icmp_ln1069_reg_270[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_10 
       (.I0(gmem_addr_read_reg_265[422]),
        .I1(gmem_addr_read_reg_265[421]),
        .I2(gmem_addr_read_reg_265[420]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_101 
       (.I0(gmem_addr_read_reg_265[239]),
        .I1(gmem_addr_read_reg_265[238]),
        .I2(gmem_addr_read_reg_265[237]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_101_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_102 
       (.I0(gmem_addr_read_reg_265[236]),
        .I1(gmem_addr_read_reg_265[235]),
        .I2(gmem_addr_read_reg_265[234]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_102_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_103 
       (.I0(gmem_addr_read_reg_265[233]),
        .I1(gmem_addr_read_reg_265[232]),
        .I2(gmem_addr_read_reg_265[231]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_103_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_104 
       (.I0(gmem_addr_read_reg_265[230]),
        .I1(gmem_addr_read_reg_265[229]),
        .I2(gmem_addr_read_reg_265[228]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_104_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_106 
       (.I0(gmem_addr_read_reg_265[371]),
        .I1(gmem_addr_read_reg_265[370]),
        .I2(gmem_addr_read_reg_265[369]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_106_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_107 
       (.I0(gmem_addr_read_reg_265[368]),
        .I1(gmem_addr_read_reg_265[367]),
        .I2(gmem_addr_read_reg_265[366]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_107_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_108 
       (.I0(gmem_addr_read_reg_265[365]),
        .I1(gmem_addr_read_reg_265[364]),
        .I2(gmem_addr_read_reg_265[363]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_108_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_109 
       (.I0(gmem_addr_read_reg_265[362]),
        .I1(gmem_addr_read_reg_265[361]),
        .I2(gmem_addr_read_reg_265[360]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_109_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_111 
       (.I0(gmem_addr_read_reg_265[455]),
        .I1(gmem_addr_read_reg_265[454]),
        .I2(gmem_addr_read_reg_265[453]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_111_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_112 
       (.I0(gmem_addr_read_reg_265[452]),
        .I1(gmem_addr_read_reg_265[451]),
        .I2(gmem_addr_read_reg_265[450]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_112_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_113 
       (.I0(gmem_addr_read_reg_265[449]),
        .I1(gmem_addr_read_reg_265[448]),
        .I2(gmem_addr_read_reg_265[447]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_113_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_114 
       (.I0(gmem_addr_read_reg_265[446]),
        .I1(gmem_addr_read_reg_265[445]),
        .I2(gmem_addr_read_reg_265[444]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_114_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_116 
       (.I0(gmem_addr_read_reg_265[83]),
        .I1(gmem_addr_read_reg_265[82]),
        .I2(gmem_addr_read_reg_265[81]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_116_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_117 
       (.I0(gmem_addr_read_reg_265[80]),
        .I1(gmem_addr_read_reg_265[79]),
        .I2(gmem_addr_read_reg_265[78]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_117_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_118 
       (.I0(gmem_addr_read_reg_265[77]),
        .I1(gmem_addr_read_reg_265[76]),
        .I2(gmem_addr_read_reg_265[75]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_118_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_119 
       (.I0(gmem_addr_read_reg_265[74]),
        .I1(gmem_addr_read_reg_265[73]),
        .I2(gmem_addr_read_reg_265[72]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_119_n_2 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln1069_reg_270[0]_i_12 
       (.I0(gmem_addr_read_reg_265[511]),
        .I1(gmem_addr_read_reg_265[510]),
        .I2(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_121 
       (.I0(gmem_addr_read_reg_265[227]),
        .I1(gmem_addr_read_reg_265[226]),
        .I2(gmem_addr_read_reg_265[225]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_121_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_122 
       (.I0(gmem_addr_read_reg_265[224]),
        .I1(gmem_addr_read_reg_265[223]),
        .I2(gmem_addr_read_reg_265[222]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_122_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_123 
       (.I0(gmem_addr_read_reg_265[221]),
        .I1(gmem_addr_read_reg_265[220]),
        .I2(gmem_addr_read_reg_265[219]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_123_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_124 
       (.I0(gmem_addr_read_reg_265[218]),
        .I1(gmem_addr_read_reg_265[217]),
        .I2(gmem_addr_read_reg_265[216]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_124_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_126 
       (.I0(gmem_addr_read_reg_265[359]),
        .I1(gmem_addr_read_reg_265[358]),
        .I2(gmem_addr_read_reg_265[357]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_126_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_127 
       (.I0(gmem_addr_read_reg_265[356]),
        .I1(gmem_addr_read_reg_265[355]),
        .I2(gmem_addr_read_reg_265[354]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_127_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_128 
       (.I0(gmem_addr_read_reg_265[353]),
        .I1(gmem_addr_read_reg_265[352]),
        .I2(gmem_addr_read_reg_265[351]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_128_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_129 
       (.I0(gmem_addr_read_reg_265[350]),
        .I1(gmem_addr_read_reg_265[349]),
        .I2(gmem_addr_read_reg_265[348]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_129_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_13 
       (.I0(gmem_addr_read_reg_265[509]),
        .I1(gmem_addr_read_reg_265[508]),
        .I2(gmem_addr_read_reg_265[507]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_130 
       (.I0(gmem_addr_read_reg_265[443]),
        .I1(gmem_addr_read_reg_265[442]),
        .I2(gmem_addr_read_reg_265[441]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_130_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_131 
       (.I0(gmem_addr_read_reg_265[440]),
        .I1(gmem_addr_read_reg_265[439]),
        .I2(gmem_addr_read_reg_265[438]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_131_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_132 
       (.I0(gmem_addr_read_reg_265[437]),
        .I1(gmem_addr_read_reg_265[436]),
        .I2(gmem_addr_read_reg_265[435]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_132_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_133 
       (.I0(gmem_addr_read_reg_265[434]),
        .I1(gmem_addr_read_reg_265[433]),
        .I2(gmem_addr_read_reg_265[432]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_133_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_135 
       (.I0(gmem_addr_read_reg_265[71]),
        .I1(gmem_addr_read_reg_265[70]),
        .I2(gmem_addr_read_reg_265[69]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_135_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_136 
       (.I0(gmem_addr_read_reg_265[68]),
        .I1(gmem_addr_read_reg_265[67]),
        .I2(gmem_addr_read_reg_265[66]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_136_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_137 
       (.I0(gmem_addr_read_reg_265[65]),
        .I1(gmem_addr_read_reg_265[64]),
        .I2(gmem_addr_read_reg_265[63]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_137_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_138 
       (.I0(gmem_addr_read_reg_265[62]),
        .I1(gmem_addr_read_reg_265[61]),
        .I2(gmem_addr_read_reg_265[60]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_138_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_14 
       (.I0(gmem_addr_read_reg_265[506]),
        .I1(gmem_addr_read_reg_265[505]),
        .I2(gmem_addr_read_reg_265[504]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_140 
       (.I0(gmem_addr_read_reg_265[215]),
        .I1(gmem_addr_read_reg_265[214]),
        .I2(gmem_addr_read_reg_265[213]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_140_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_141 
       (.I0(gmem_addr_read_reg_265[212]),
        .I1(gmem_addr_read_reg_265[211]),
        .I2(gmem_addr_read_reg_265[210]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_141_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_142 
       (.I0(gmem_addr_read_reg_265[209]),
        .I1(gmem_addr_read_reg_265[208]),
        .I2(gmem_addr_read_reg_265[207]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_142_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_143 
       (.I0(gmem_addr_read_reg_265[206]),
        .I1(gmem_addr_read_reg_265[205]),
        .I2(gmem_addr_read_reg_265[204]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_143_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_145 
       (.I0(gmem_addr_read_reg_265[347]),
        .I1(gmem_addr_read_reg_265[346]),
        .I2(gmem_addr_read_reg_265[345]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_145_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_146 
       (.I0(gmem_addr_read_reg_265[344]),
        .I1(gmem_addr_read_reg_265[343]),
        .I2(gmem_addr_read_reg_265[342]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_146_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_147 
       (.I0(gmem_addr_read_reg_265[341]),
        .I1(gmem_addr_read_reg_265[340]),
        .I2(gmem_addr_read_reg_265[339]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_147_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_148 
       (.I0(gmem_addr_read_reg_265[338]),
        .I1(gmem_addr_read_reg_265[337]),
        .I2(gmem_addr_read_reg_265[336]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_148_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_150 
       (.I0(gmem_addr_read_reg_265[59]),
        .I1(gmem_addr_read_reg_265[58]),
        .I2(gmem_addr_read_reg_265[57]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_150_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_151 
       (.I0(gmem_addr_read_reg_265[56]),
        .I1(gmem_addr_read_reg_265[55]),
        .I2(gmem_addr_read_reg_265[54]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_151_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_152 
       (.I0(gmem_addr_read_reg_265[53]),
        .I1(gmem_addr_read_reg_265[52]),
        .I2(gmem_addr_read_reg_265[51]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_152_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_153 
       (.I0(gmem_addr_read_reg_265[50]),
        .I1(gmem_addr_read_reg_265[49]),
        .I2(gmem_addr_read_reg_265[48]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_153_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_155 
       (.I0(gmem_addr_read_reg_265[203]),
        .I1(gmem_addr_read_reg_265[202]),
        .I2(gmem_addr_read_reg_265[201]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_155_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_156 
       (.I0(gmem_addr_read_reg_265[200]),
        .I1(gmem_addr_read_reg_265[199]),
        .I2(gmem_addr_read_reg_265[198]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_156_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_157 
       (.I0(gmem_addr_read_reg_265[197]),
        .I1(gmem_addr_read_reg_265[196]),
        .I2(gmem_addr_read_reg_265[195]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_157_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_158 
       (.I0(gmem_addr_read_reg_265[194]),
        .I1(gmem_addr_read_reg_265[193]),
        .I2(gmem_addr_read_reg_265[192]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_158_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_16 
       (.I0(gmem_addr_read_reg_265[143]),
        .I1(gmem_addr_read_reg_265[142]),
        .I2(gmem_addr_read_reg_265[141]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_160 
       (.I0(gmem_addr_read_reg_265[335]),
        .I1(gmem_addr_read_reg_265[334]),
        .I2(gmem_addr_read_reg_265[333]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_160_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_161 
       (.I0(gmem_addr_read_reg_265[332]),
        .I1(gmem_addr_read_reg_265[331]),
        .I2(gmem_addr_read_reg_265[330]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_161_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_162 
       (.I0(gmem_addr_read_reg_265[329]),
        .I1(gmem_addr_read_reg_265[328]),
        .I2(gmem_addr_read_reg_265[327]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_162_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_163 
       (.I0(gmem_addr_read_reg_265[326]),
        .I1(gmem_addr_read_reg_265[325]),
        .I2(gmem_addr_read_reg_265[324]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_163_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_165 
       (.I0(gmem_addr_read_reg_265[47]),
        .I1(gmem_addr_read_reg_265[46]),
        .I2(gmem_addr_read_reg_265[45]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_165_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_166 
       (.I0(gmem_addr_read_reg_265[44]),
        .I1(gmem_addr_read_reg_265[43]),
        .I2(gmem_addr_read_reg_265[42]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_166_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_167 
       (.I0(gmem_addr_read_reg_265[41]),
        .I1(gmem_addr_read_reg_265[40]),
        .I2(gmem_addr_read_reg_265[39]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_167_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_168 
       (.I0(gmem_addr_read_reg_265[38]),
        .I1(gmem_addr_read_reg_265[37]),
        .I2(gmem_addr_read_reg_265[36]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_168_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_17 
       (.I0(gmem_addr_read_reg_265[140]),
        .I1(gmem_addr_read_reg_265[139]),
        .I2(gmem_addr_read_reg_265[138]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_170 
       (.I0(gmem_addr_read_reg_265[191]),
        .I1(gmem_addr_read_reg_265[190]),
        .I2(gmem_addr_read_reg_265[189]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_170_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_171 
       (.I0(gmem_addr_read_reg_265[188]),
        .I1(gmem_addr_read_reg_265[187]),
        .I2(gmem_addr_read_reg_265[186]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_171_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_172 
       (.I0(gmem_addr_read_reg_265[185]),
        .I1(gmem_addr_read_reg_265[184]),
        .I2(gmem_addr_read_reg_265[183]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_172_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_173 
       (.I0(gmem_addr_read_reg_265[182]),
        .I1(gmem_addr_read_reg_265[181]),
        .I2(gmem_addr_read_reg_265[180]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_173_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_175 
       (.I0(gmem_addr_read_reg_265[323]),
        .I1(gmem_addr_read_reg_265[322]),
        .I2(gmem_addr_read_reg_265[321]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_175_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_176 
       (.I0(gmem_addr_read_reg_265[320]),
        .I1(gmem_addr_read_reg_265[319]),
        .I2(gmem_addr_read_reg_265[318]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_176_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_177 
       (.I0(gmem_addr_read_reg_265[317]),
        .I1(gmem_addr_read_reg_265[316]),
        .I2(gmem_addr_read_reg_265[315]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_177_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_178 
       (.I0(gmem_addr_read_reg_265[314]),
        .I1(gmem_addr_read_reg_265[313]),
        .I2(gmem_addr_read_reg_265[312]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_178_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_18 
       (.I0(gmem_addr_read_reg_265[137]),
        .I1(gmem_addr_read_reg_265[136]),
        .I2(gmem_addr_read_reg_265[135]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_180 
       (.I0(gmem_addr_read_reg_265[35]),
        .I1(gmem_addr_read_reg_265[34]),
        .I2(gmem_addr_read_reg_265[33]),
        .I3(\dout_reg[95] [31]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h81000081)) 
    \icmp_ln1069_reg_270[0]_i_181 
       (.I0(\dout_reg[95] [31]),
        .I1(gmem_addr_read_reg_265[32]),
        .I2(gmem_addr_read_reg_265[31]),
        .I3(gmem_addr_read_reg_265[30]),
        .I4(\dout_reg[95] [30]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_185 
       (.I0(gmem_addr_read_reg_265[179]),
        .I1(gmem_addr_read_reg_265[178]),
        .I2(gmem_addr_read_reg_265[177]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_185_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_186 
       (.I0(gmem_addr_read_reg_265[176]),
        .I1(gmem_addr_read_reg_265[175]),
        .I2(gmem_addr_read_reg_265[174]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_186_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_187 
       (.I0(gmem_addr_read_reg_265[173]),
        .I1(gmem_addr_read_reg_265[172]),
        .I2(gmem_addr_read_reg_265[171]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_187_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_188 
       (.I0(gmem_addr_read_reg_265[170]),
        .I1(gmem_addr_read_reg_265[169]),
        .I2(gmem_addr_read_reg_265[168]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_188_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_19 
       (.I0(gmem_addr_read_reg_265[134]),
        .I1(gmem_addr_read_reg_265[133]),
        .I2(gmem_addr_read_reg_265[132]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_19_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_190 
       (.I0(gmem_addr_read_reg_265[311]),
        .I1(gmem_addr_read_reg_265[310]),
        .I2(gmem_addr_read_reg_265[309]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_190_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_191 
       (.I0(gmem_addr_read_reg_265[308]),
        .I1(gmem_addr_read_reg_265[307]),
        .I2(gmem_addr_read_reg_265[306]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_191_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_192 
       (.I0(gmem_addr_read_reg_265[305]),
        .I1(gmem_addr_read_reg_265[304]),
        .I2(gmem_addr_read_reg_265[303]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_192_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_193 
       (.I0(gmem_addr_read_reg_265[302]),
        .I1(gmem_addr_read_reg_265[301]),
        .I2(gmem_addr_read_reg_265[300]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_193_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_200 
       (.I0(gmem_addr_read_reg_265[167]),
        .I1(gmem_addr_read_reg_265[166]),
        .I2(gmem_addr_read_reg_265[165]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_200_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_201 
       (.I0(gmem_addr_read_reg_265[164]),
        .I1(gmem_addr_read_reg_265[163]),
        .I2(gmem_addr_read_reg_265[162]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_201_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_202 
       (.I0(gmem_addr_read_reg_265[161]),
        .I1(gmem_addr_read_reg_265[160]),
        .I2(gmem_addr_read_reg_265[159]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_202_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_203 
       (.I0(gmem_addr_read_reg_265[158]),
        .I1(gmem_addr_read_reg_265[157]),
        .I2(gmem_addr_read_reg_265[156]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_203_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_204 
       (.I0(gmem_addr_read_reg_265[299]),
        .I1(gmem_addr_read_reg_265[298]),
        .I2(gmem_addr_read_reg_265[297]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_204_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_205 
       (.I0(gmem_addr_read_reg_265[296]),
        .I1(gmem_addr_read_reg_265[295]),
        .I2(gmem_addr_read_reg_265[294]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_205_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_206 
       (.I0(gmem_addr_read_reg_265[293]),
        .I1(gmem_addr_read_reg_265[292]),
        .I2(gmem_addr_read_reg_265[291]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_206_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_207 
       (.I0(gmem_addr_read_reg_265[290]),
        .I1(gmem_addr_read_reg_265[289]),
        .I2(gmem_addr_read_reg_265[288]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_207_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_21 
       (.I0(gmem_addr_read_reg_265[287]),
        .I1(gmem_addr_read_reg_265[286]),
        .I2(gmem_addr_read_reg_265[285]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_21_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_212 
       (.I0(gmem_addr_read_reg_265[155]),
        .I1(gmem_addr_read_reg_265[154]),
        .I2(gmem_addr_read_reg_265[153]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_212_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_213 
       (.I0(gmem_addr_read_reg_265[152]),
        .I1(gmem_addr_read_reg_265[151]),
        .I2(gmem_addr_read_reg_265[150]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_213_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_214 
       (.I0(gmem_addr_read_reg_265[149]),
        .I1(gmem_addr_read_reg_265[148]),
        .I2(gmem_addr_read_reg_265[147]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_214_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_215 
       (.I0(gmem_addr_read_reg_265[146]),
        .I1(gmem_addr_read_reg_265[145]),
        .I2(gmem_addr_read_reg_265[144]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_215_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_22 
       (.I0(gmem_addr_read_reg_265[284]),
        .I1(gmem_addr_read_reg_265[283]),
        .I2(gmem_addr_read_reg_265[282]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_23 
       (.I0(gmem_addr_read_reg_265[281]),
        .I1(gmem_addr_read_reg_265[280]),
        .I2(gmem_addr_read_reg_265[279]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_23_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_24 
       (.I0(gmem_addr_read_reg_265[278]),
        .I1(gmem_addr_read_reg_265[277]),
        .I2(gmem_addr_read_reg_265[276]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_24_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_26 
       (.I0(gmem_addr_read_reg_265[419]),
        .I1(gmem_addr_read_reg_265[418]),
        .I2(gmem_addr_read_reg_265[417]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_26_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_27 
       (.I0(gmem_addr_read_reg_265[416]),
        .I1(gmem_addr_read_reg_265[415]),
        .I2(gmem_addr_read_reg_265[414]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_27_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_28 
       (.I0(gmem_addr_read_reg_265[413]),
        .I1(gmem_addr_read_reg_265[412]),
        .I2(gmem_addr_read_reg_265[411]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_28_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_29 
       (.I0(gmem_addr_read_reg_265[410]),
        .I1(gmem_addr_read_reg_265[409]),
        .I2(gmem_addr_read_reg_265[408]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_29_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_31 
       (.I0(gmem_addr_read_reg_265[503]),
        .I1(gmem_addr_read_reg_265[502]),
        .I2(gmem_addr_read_reg_265[501]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_31_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_32 
       (.I0(gmem_addr_read_reg_265[500]),
        .I1(gmem_addr_read_reg_265[499]),
        .I2(gmem_addr_read_reg_265[498]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_32_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_33 
       (.I0(gmem_addr_read_reg_265[497]),
        .I1(gmem_addr_read_reg_265[496]),
        .I2(gmem_addr_read_reg_265[495]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_33_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_34 
       (.I0(gmem_addr_read_reg_265[494]),
        .I1(gmem_addr_read_reg_265[493]),
        .I2(gmem_addr_read_reg_265[492]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_34_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_36 
       (.I0(gmem_addr_read_reg_265[131]),
        .I1(gmem_addr_read_reg_265[130]),
        .I2(gmem_addr_read_reg_265[129]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_36_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_37 
       (.I0(gmem_addr_read_reg_265[128]),
        .I1(gmem_addr_read_reg_265[127]),
        .I2(gmem_addr_read_reg_265[126]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_37_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_38 
       (.I0(gmem_addr_read_reg_265[125]),
        .I1(gmem_addr_read_reg_265[124]),
        .I2(gmem_addr_read_reg_265[123]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_38_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_39 
       (.I0(gmem_addr_read_reg_265[122]),
        .I1(gmem_addr_read_reg_265[121]),
        .I2(gmem_addr_read_reg_265[120]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_39_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_41 
       (.I0(gmem_addr_read_reg_265[275]),
        .I1(gmem_addr_read_reg_265[274]),
        .I2(gmem_addr_read_reg_265[273]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_41_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_42 
       (.I0(gmem_addr_read_reg_265[272]),
        .I1(gmem_addr_read_reg_265[271]),
        .I2(gmem_addr_read_reg_265[270]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_42_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_43 
       (.I0(gmem_addr_read_reg_265[269]),
        .I1(gmem_addr_read_reg_265[268]),
        .I2(gmem_addr_read_reg_265[267]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_43_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_44 
       (.I0(gmem_addr_read_reg_265[266]),
        .I1(gmem_addr_read_reg_265[265]),
        .I2(gmem_addr_read_reg_265[264]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_44_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_46 
       (.I0(gmem_addr_read_reg_265[407]),
        .I1(gmem_addr_read_reg_265[406]),
        .I2(gmem_addr_read_reg_265[405]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_46_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_47 
       (.I0(gmem_addr_read_reg_265[404]),
        .I1(gmem_addr_read_reg_265[403]),
        .I2(gmem_addr_read_reg_265[402]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_47_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_48 
       (.I0(gmem_addr_read_reg_265[401]),
        .I1(gmem_addr_read_reg_265[400]),
        .I2(gmem_addr_read_reg_265[399]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_48_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_49 
       (.I0(gmem_addr_read_reg_265[398]),
        .I1(gmem_addr_read_reg_265[397]),
        .I2(gmem_addr_read_reg_265[396]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_49_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_51 
       (.I0(gmem_addr_read_reg_265[491]),
        .I1(gmem_addr_read_reg_265[490]),
        .I2(gmem_addr_read_reg_265[489]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_51_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_52 
       (.I0(gmem_addr_read_reg_265[488]),
        .I1(gmem_addr_read_reg_265[487]),
        .I2(gmem_addr_read_reg_265[486]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_52_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_53 
       (.I0(gmem_addr_read_reg_265[485]),
        .I1(gmem_addr_read_reg_265[484]),
        .I2(gmem_addr_read_reg_265[483]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_53_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_54 
       (.I0(gmem_addr_read_reg_265[482]),
        .I1(gmem_addr_read_reg_265[481]),
        .I2(gmem_addr_read_reg_265[480]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_54_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_56 
       (.I0(gmem_addr_read_reg_265[119]),
        .I1(gmem_addr_read_reg_265[118]),
        .I2(gmem_addr_read_reg_265[117]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_56_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_57 
       (.I0(gmem_addr_read_reg_265[116]),
        .I1(gmem_addr_read_reg_265[115]),
        .I2(gmem_addr_read_reg_265[114]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_57_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_58 
       (.I0(gmem_addr_read_reg_265[113]),
        .I1(gmem_addr_read_reg_265[112]),
        .I2(gmem_addr_read_reg_265[111]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_58_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_59 
       (.I0(gmem_addr_read_reg_265[110]),
        .I1(gmem_addr_read_reg_265[109]),
        .I2(gmem_addr_read_reg_265[108]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_59_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_61 
       (.I0(gmem_addr_read_reg_265[263]),
        .I1(gmem_addr_read_reg_265[262]),
        .I2(gmem_addr_read_reg_265[261]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_61_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_62 
       (.I0(gmem_addr_read_reg_265[260]),
        .I1(gmem_addr_read_reg_265[259]),
        .I2(gmem_addr_read_reg_265[258]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_62_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_63 
       (.I0(gmem_addr_read_reg_265[257]),
        .I1(gmem_addr_read_reg_265[256]),
        .I2(gmem_addr_read_reg_265[255]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_63_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_64 
       (.I0(gmem_addr_read_reg_265[254]),
        .I1(gmem_addr_read_reg_265[253]),
        .I2(gmem_addr_read_reg_265[252]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_64_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_66 
       (.I0(gmem_addr_read_reg_265[395]),
        .I1(gmem_addr_read_reg_265[394]),
        .I2(gmem_addr_read_reg_265[393]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_66_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_67 
       (.I0(gmem_addr_read_reg_265[392]),
        .I1(gmem_addr_read_reg_265[391]),
        .I2(gmem_addr_read_reg_265[390]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_67_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_68 
       (.I0(gmem_addr_read_reg_265[389]),
        .I1(gmem_addr_read_reg_265[388]),
        .I2(gmem_addr_read_reg_265[387]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_68_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_69 
       (.I0(gmem_addr_read_reg_265[386]),
        .I1(gmem_addr_read_reg_265[385]),
        .I2(gmem_addr_read_reg_265[384]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_69_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_7 
       (.I0(gmem_addr_read_reg_265[431]),
        .I1(gmem_addr_read_reg_265[430]),
        .I2(gmem_addr_read_reg_265[429]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_71 
       (.I0(gmem_addr_read_reg_265[479]),
        .I1(gmem_addr_read_reg_265[478]),
        .I2(gmem_addr_read_reg_265[477]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_71_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_72 
       (.I0(gmem_addr_read_reg_265[476]),
        .I1(gmem_addr_read_reg_265[475]),
        .I2(gmem_addr_read_reg_265[474]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_72_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_73 
       (.I0(gmem_addr_read_reg_265[473]),
        .I1(gmem_addr_read_reg_265[472]),
        .I2(gmem_addr_read_reg_265[471]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_73_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_74 
       (.I0(gmem_addr_read_reg_265[470]),
        .I1(gmem_addr_read_reg_265[469]),
        .I2(gmem_addr_read_reg_265[468]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_74_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_76 
       (.I0(gmem_addr_read_reg_265[107]),
        .I1(gmem_addr_read_reg_265[106]),
        .I2(gmem_addr_read_reg_265[105]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_76_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_77 
       (.I0(gmem_addr_read_reg_265[104]),
        .I1(gmem_addr_read_reg_265[103]),
        .I2(gmem_addr_read_reg_265[102]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_77_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_78 
       (.I0(gmem_addr_read_reg_265[101]),
        .I1(gmem_addr_read_reg_265[100]),
        .I2(gmem_addr_read_reg_265[99]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_78_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_79 
       (.I0(gmem_addr_read_reg_265[98]),
        .I1(gmem_addr_read_reg_265[97]),
        .I2(gmem_addr_read_reg_265[96]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_79_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_8 
       (.I0(gmem_addr_read_reg_265[428]),
        .I1(gmem_addr_read_reg_265[427]),
        .I2(gmem_addr_read_reg_265[426]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_81 
       (.I0(gmem_addr_read_reg_265[251]),
        .I1(gmem_addr_read_reg_265[250]),
        .I2(gmem_addr_read_reg_265[249]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_81_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_82 
       (.I0(gmem_addr_read_reg_265[248]),
        .I1(gmem_addr_read_reg_265[247]),
        .I2(gmem_addr_read_reg_265[246]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_82_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_83 
       (.I0(gmem_addr_read_reg_265[245]),
        .I1(gmem_addr_read_reg_265[244]),
        .I2(gmem_addr_read_reg_265[243]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_83_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_84 
       (.I0(gmem_addr_read_reg_265[242]),
        .I1(gmem_addr_read_reg_265[241]),
        .I2(gmem_addr_read_reg_265[240]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_84_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_86 
       (.I0(gmem_addr_read_reg_265[383]),
        .I1(gmem_addr_read_reg_265[382]),
        .I2(gmem_addr_read_reg_265[381]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_86_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_87 
       (.I0(gmem_addr_read_reg_265[380]),
        .I1(gmem_addr_read_reg_265[379]),
        .I2(gmem_addr_read_reg_265[378]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_87_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_88 
       (.I0(gmem_addr_read_reg_265[377]),
        .I1(gmem_addr_read_reg_265[376]),
        .I2(gmem_addr_read_reg_265[375]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_88_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_89 
       (.I0(gmem_addr_read_reg_265[374]),
        .I1(gmem_addr_read_reg_265[373]),
        .I2(gmem_addr_read_reg_265[372]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_89_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_9 
       (.I0(gmem_addr_read_reg_265[425]),
        .I1(gmem_addr_read_reg_265[424]),
        .I2(gmem_addr_read_reg_265[423]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_91 
       (.I0(gmem_addr_read_reg_265[467]),
        .I1(gmem_addr_read_reg_265[466]),
        .I2(gmem_addr_read_reg_265[465]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_91_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_92 
       (.I0(gmem_addr_read_reg_265[464]),
        .I1(gmem_addr_read_reg_265[463]),
        .I2(gmem_addr_read_reg_265[462]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_92_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_93 
       (.I0(gmem_addr_read_reg_265[461]),
        .I1(gmem_addr_read_reg_265[460]),
        .I2(gmem_addr_read_reg_265[459]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_93_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_94 
       (.I0(gmem_addr_read_reg_265[458]),
        .I1(gmem_addr_read_reg_265[457]),
        .I2(gmem_addr_read_reg_265[456]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_94_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_96 
       (.I0(gmem_addr_read_reg_265[95]),
        .I1(gmem_addr_read_reg_265[94]),
        .I2(gmem_addr_read_reg_265[93]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_96_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_97 
       (.I0(gmem_addr_read_reg_265[92]),
        .I1(gmem_addr_read_reg_265[91]),
        .I2(gmem_addr_read_reg_265[90]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_97_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_98 
       (.I0(gmem_addr_read_reg_265[89]),
        .I1(gmem_addr_read_reg_265[88]),
        .I2(gmem_addr_read_reg_265[87]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_98_n_2 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \icmp_ln1069_reg_270[0]_i_99 
       (.I0(gmem_addr_read_reg_265[86]),
        .I1(gmem_addr_read_reg_265[85]),
        .I2(gmem_addr_read_reg_265[84]),
        .I3(\dout_reg[95] [31]),
        .O(\icmp_ln1069_reg_270[0]_i_99_n_2 ));
  FDRE \icmp_ln1069_reg_270_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1069_reg_270[0]_i_1_n_2 ),
        .Q(icmp_ln1069_reg_270),
        .R(1'b0));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_100 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_120_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_100_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_100_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_100_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_100_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_100_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_121_n_2 ,\icmp_ln1069_reg_270[0]_i_122_n_2 ,\icmp_ln1069_reg_270[0]_i_123_n_2 ,\icmp_ln1069_reg_270[0]_i_124_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_105 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_125_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_105_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_105_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_105_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_105_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_105_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_126_n_2 ,\icmp_ln1069_reg_270[0]_i_127_n_2 ,\icmp_ln1069_reg_270[0]_i_128_n_2 ,\icmp_ln1069_reg_270[0]_i_129_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_11 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_30_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_11_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_11_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_11_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_31_n_2 ,\icmp_ln1069_reg_270[0]_i_32_n_2 ,\icmp_ln1069_reg_270[0]_i_33_n_2 ,\icmp_ln1069_reg_270[0]_i_34_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_110 
       (.CI(1'b0),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_110_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_110_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_110_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_110_n_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_110_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_130_n_2 ,\icmp_ln1069_reg_270[0]_i_131_n_2 ,\icmp_ln1069_reg_270[0]_i_132_n_2 ,\icmp_ln1069_reg_270[0]_i_133_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_115 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_134_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_115_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_115_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_115_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_115_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_115_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_135_n_2 ,\icmp_ln1069_reg_270[0]_i_136_n_2 ,\icmp_ln1069_reg_270[0]_i_137_n_2 ,\icmp_ln1069_reg_270[0]_i_138_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_120 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_139_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_120_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_120_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_120_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_120_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_120_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_140_n_2 ,\icmp_ln1069_reg_270[0]_i_141_n_2 ,\icmp_ln1069_reg_270[0]_i_142_n_2 ,\icmp_ln1069_reg_270[0]_i_143_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_125 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_144_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_125_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_125_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_125_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_125_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_125_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_145_n_2 ,\icmp_ln1069_reg_270[0]_i_146_n_2 ,\icmp_ln1069_reg_270[0]_i_147_n_2 ,\icmp_ln1069_reg_270[0]_i_148_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_134 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_149_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_134_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_134_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_134_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_134_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_134_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_150_n_2 ,\icmp_ln1069_reg_270[0]_i_151_n_2 ,\icmp_ln1069_reg_270[0]_i_152_n_2 ,\icmp_ln1069_reg_270[0]_i_153_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_139 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_154_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_139_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_139_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_139_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_139_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_139_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_155_n_2 ,\icmp_ln1069_reg_270[0]_i_156_n_2 ,\icmp_ln1069_reg_270[0]_i_157_n_2 ,\icmp_ln1069_reg_270[0]_i_158_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_144 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_159_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_144_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_144_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_144_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_144_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_144_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_160_n_2 ,\icmp_ln1069_reg_270[0]_i_161_n_2 ,\icmp_ln1069_reg_270[0]_i_162_n_2 ,\icmp_ln1069_reg_270[0]_i_163_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_149 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_134_0 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_149_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_149_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_149_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_149_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_149_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_165_n_2 ,\icmp_ln1069_reg_270[0]_i_166_n_2 ,\icmp_ln1069_reg_270[0]_i_167_n_2 ,\icmp_ln1069_reg_270[0]_i_168_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_15 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_35_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_15_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_15_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_15_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_15_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_36_n_2 ,\icmp_ln1069_reg_270[0]_i_37_n_2 ,\icmp_ln1069_reg_270[0]_i_38_n_2 ,\icmp_ln1069_reg_270[0]_i_39_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_154 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_169_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_154_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_154_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_154_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_154_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_154_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_170_n_2 ,\icmp_ln1069_reg_270[0]_i_171_n_2 ,\icmp_ln1069_reg_270[0]_i_172_n_2 ,\icmp_ln1069_reg_270[0]_i_173_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_159 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_174_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_159_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_159_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_159_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_159_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_159_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_175_n_2 ,\icmp_ln1069_reg_270[0]_i_176_n_2 ,\icmp_ln1069_reg_270[0]_i_177_n_2 ,\icmp_ln1069_reg_270[0]_i_178_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_169 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_184_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_169_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_169_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_169_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_169_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_169_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_185_n_2 ,\icmp_ln1069_reg_270[0]_i_186_n_2 ,\icmp_ln1069_reg_270[0]_i_187_n_2 ,\icmp_ln1069_reg_270[0]_i_188_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_174 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_189_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_174_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_174_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_174_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_174_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_174_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_190_n_2 ,\icmp_ln1069_reg_270[0]_i_191_n_2 ,\icmp_ln1069_reg_270[0]_i_192_n_2 ,\icmp_ln1069_reg_270[0]_i_193_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_184 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_199_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_184_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_184_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_184_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_184_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_184_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_200_n_2 ,\icmp_ln1069_reg_270[0]_i_201_n_2 ,\icmp_ln1069_reg_270[0]_i_202_n_2 ,\icmp_ln1069_reg_270[0]_i_203_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_189 
       (.CI(1'b0),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_189_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_189_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_189_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_189_n_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_189_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_204_n_2 ,\icmp_ln1069_reg_270[0]_i_205_n_2 ,\icmp_ln1069_reg_270[0]_i_206_n_2 ,\icmp_ln1069_reg_270[0]_i_207_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_199 
       (.CI(1'b0),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_199_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_199_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_199_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_199_n_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_199_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_212_n_2 ,\icmp_ln1069_reg_270[0]_i_213_n_2 ,\icmp_ln1069_reg_270[0]_i_214_n_2 ,\icmp_ln1069_reg_270[0]_i_215_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_2 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_6_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_2_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_2_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_2_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_7_n_2 ,\icmp_ln1069_reg_270[0]_i_8_n_2 ,\icmp_ln1069_reg_270[0]_i_9_n_2 ,\icmp_ln1069_reg_270[0]_i_10_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_20 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_40_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_20_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_20_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_20_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_20_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_41_n_2 ,\icmp_ln1069_reg_270[0]_i_42_n_2 ,\icmp_ln1069_reg_270[0]_i_43_n_2 ,\icmp_ln1069_reg_270[0]_i_44_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_25 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_45_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_25_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_25_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_25_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_25_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_46_n_2 ,\icmp_ln1069_reg_270[0]_i_47_n_2 ,\icmp_ln1069_reg_270[0]_i_48_n_2 ,\icmp_ln1069_reg_270[0]_i_49_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_3 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_11_n_2 ),
        .CO({\NLW_icmp_ln1069_reg_270_reg[0]_i_3_CO_UNCONNECTED [3],\icmp_ln1069_reg_270_reg[0]_i_3_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_3_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln1069_reg_270[0]_i_12_n_2 ,\icmp_ln1069_reg_270[0]_i_13_n_2 ,\icmp_ln1069_reg_270[0]_i_14_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_30 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_50_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_30_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_30_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_30_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_30_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_51_n_2 ,\icmp_ln1069_reg_270[0]_i_52_n_2 ,\icmp_ln1069_reg_270[0]_i_53_n_2 ,\icmp_ln1069_reg_270[0]_i_54_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_35 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_55_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_35_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_35_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_35_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_35_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_35_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_56_n_2 ,\icmp_ln1069_reg_270[0]_i_57_n_2 ,\icmp_ln1069_reg_270[0]_i_58_n_2 ,\icmp_ln1069_reg_270[0]_i_59_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_4 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_15_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_4_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_4_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_4_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_16_n_2 ,\icmp_ln1069_reg_270[0]_i_17_n_2 ,\icmp_ln1069_reg_270[0]_i_18_n_2 ,\icmp_ln1069_reg_270[0]_i_19_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_40 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_60_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_40_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_40_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_40_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_40_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_40_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_61_n_2 ,\icmp_ln1069_reg_270[0]_i_62_n_2 ,\icmp_ln1069_reg_270[0]_i_63_n_2 ,\icmp_ln1069_reg_270[0]_i_64_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_45 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_65_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_45_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_45_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_45_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_45_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_45_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_66_n_2 ,\icmp_ln1069_reg_270[0]_i_67_n_2 ,\icmp_ln1069_reg_270[0]_i_68_n_2 ,\icmp_ln1069_reg_270[0]_i_69_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_5 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_20_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_5_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_5_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_5_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_21_n_2 ,\icmp_ln1069_reg_270[0]_i_22_n_2 ,\icmp_ln1069_reg_270[0]_i_23_n_2 ,\icmp_ln1069_reg_270[0]_i_24_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_50 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_70_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_50_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_50_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_50_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_50_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_50_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_71_n_2 ,\icmp_ln1069_reg_270[0]_i_72_n_2 ,\icmp_ln1069_reg_270[0]_i_73_n_2 ,\icmp_ln1069_reg_270[0]_i_74_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_55 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_75_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_55_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_55_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_55_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_55_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_55_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_76_n_2 ,\icmp_ln1069_reg_270[0]_i_77_n_2 ,\icmp_ln1069_reg_270[0]_i_78_n_2 ,\icmp_ln1069_reg_270[0]_i_79_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_6 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_25_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_6_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_6_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_6_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_6_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_26_n_2 ,\icmp_ln1069_reg_270[0]_i_27_n_2 ,\icmp_ln1069_reg_270[0]_i_28_n_2 ,\icmp_ln1069_reg_270[0]_i_29_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_60 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_80_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_60_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_60_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_60_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_60_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_60_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_81_n_2 ,\icmp_ln1069_reg_270[0]_i_82_n_2 ,\icmp_ln1069_reg_270[0]_i_83_n_2 ,\icmp_ln1069_reg_270[0]_i_84_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_65 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_85_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_65_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_65_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_65_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_65_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_65_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_86_n_2 ,\icmp_ln1069_reg_270[0]_i_87_n_2 ,\icmp_ln1069_reg_270[0]_i_88_n_2 ,\icmp_ln1069_reg_270[0]_i_89_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_70 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_90_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_70_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_70_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_70_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_70_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_70_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_91_n_2 ,\icmp_ln1069_reg_270[0]_i_92_n_2 ,\icmp_ln1069_reg_270[0]_i_93_n_2 ,\icmp_ln1069_reg_270[0]_i_94_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_75 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_95_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_75_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_75_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_75_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_75_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_75_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_96_n_2 ,\icmp_ln1069_reg_270[0]_i_97_n_2 ,\icmp_ln1069_reg_270[0]_i_98_n_2 ,\icmp_ln1069_reg_270[0]_i_99_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_80 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_100_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_80_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_80_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_80_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_80_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_80_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_101_n_2 ,\icmp_ln1069_reg_270[0]_i_102_n_2 ,\icmp_ln1069_reg_270[0]_i_103_n_2 ,\icmp_ln1069_reg_270[0]_i_104_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_85 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_105_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_85_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_85_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_85_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_85_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_85_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_106_n_2 ,\icmp_ln1069_reg_270[0]_i_107_n_2 ,\icmp_ln1069_reg_270[0]_i_108_n_2 ,\icmp_ln1069_reg_270[0]_i_109_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_90 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_110_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_90_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_90_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_90_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_90_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_90_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_111_n_2 ,\icmp_ln1069_reg_270[0]_i_112_n_2 ,\icmp_ln1069_reg_270[0]_i_113_n_2 ,\icmp_ln1069_reg_270[0]_i_114_n_2 }));
  CARRY4 \icmp_ln1069_reg_270_reg[0]_i_95 
       (.CI(\icmp_ln1069_reg_270_reg[0]_i_115_n_2 ),
        .CO({\icmp_ln1069_reg_270_reg[0]_i_95_n_2 ,\icmp_ln1069_reg_270_reg[0]_i_95_n_3 ,\icmp_ln1069_reg_270_reg[0]_i_95_n_4 ,\icmp_ln1069_reg_270_reg[0]_i_95_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1069_reg_270_reg[0]_i_95_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1069_reg_270[0]_i_116_n_2 ,\icmp_ln1069_reg_270[0]_i_117_n_2 ,\icmp_ln1069_reg_270[0]_i_118_n_2 ,\icmp_ln1069_reg_270[0]_i_119_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln17_1_reg_274[0]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm[17]_i_3_n_2 ),
        .I2(ap_CS_fsm_state10),
        .I3(icmp_ln17_1_reg_274),
        .O(\icmp_ln17_1_reg_274[0]_i_1_n_2 ));
  FDRE \icmp_ln17_1_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln17_1_reg_274[0]_i_1_n_2 ),
        .Q(icmp_ln17_1_reg_274),
        .R(1'b0));
  FDRE \icmp_ln17_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln17_reg_255_reg[0]_0 ),
        .Q(icmp_ln17_reg_255),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00004555FFFFFFFF)) 
    \mOutPtr[1]_i_3 
       (.I0(\ap_CS_fsm[18]_i_3_n_2 ),
        .I1(\ap_CS_fsm[19]_i_3_n_2 ),
        .I2(runBench_U0_rw),
        .I3(Q[0]),
        .I4(runBench_U0_counterCmd1_din),
        .I5(counterCmd_full_n),
        .O(\int_rw_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem[30]_i_3 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .O(\mem[30]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(push));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(\reg_150_reg[57]_0 [0]),
        .I1(reg_150[0]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][10]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [10]),
        .I1(reg_150[10]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][11]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [11]),
        .I1(reg_150[11]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][12]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [12]),
        .I1(reg_150[12]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][13]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [13]),
        .I1(reg_150[13]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][14]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [14]),
        .I1(reg_150[14]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][15]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [15]),
        .I1(reg_150[15]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][16]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [16]),
        .I1(reg_150[16]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][17]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [17]),
        .I1(reg_150[17]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][18]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [18]),
        .I1(reg_150[18]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][19]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [19]),
        .I1(reg_150[19]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][1]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [1]),
        .I1(reg_150[1]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][20]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [20]),
        .I1(reg_150[20]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][21]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [21]),
        .I1(reg_150[21]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][22]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [22]),
        .I1(reg_150[22]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][23]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [23]),
        .I1(reg_150[23]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][24]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [24]),
        .I1(reg_150[24]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][25]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [25]),
        .I1(reg_150[25]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][26]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [26]),
        .I1(reg_150[26]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][27]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [27]),
        .I1(reg_150[27]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][28]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [28]),
        .I1(reg_150[28]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][29]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [29]),
        .I1(reg_150[29]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][2]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [2]),
        .I1(reg_150[2]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][30]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [30]),
        .I1(reg_150[30]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][31]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [31]),
        .I1(reg_150[31]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][32]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [32]),
        .I1(reg_150[32]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[32]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][33]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [33]),
        .I1(reg_150[33]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[33]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][34]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [34]),
        .I1(reg_150[34]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[34]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][35]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [35]),
        .I1(reg_150[35]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[35]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][36]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [36]),
        .I1(reg_150[36]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[36]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][37]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [37]),
        .I1(reg_150[37]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[37]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][38]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [38]),
        .I1(reg_150[38]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[38]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][39]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [39]),
        .I1(reg_150[39]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[39]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][3]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [3]),
        .I1(reg_150[3]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][40]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [40]),
        .I1(reg_150[40]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[40]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][41]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [41]),
        .I1(reg_150[41]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[41]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][42]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [42]),
        .I1(reg_150[42]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[42]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][43]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [43]),
        .I1(reg_150[43]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[43]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][44]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [44]),
        .I1(reg_150[44]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[44]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][45]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [45]),
        .I1(reg_150[45]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[45]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][46]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [46]),
        .I1(reg_150[46]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[46]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][47]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [47]),
        .I1(reg_150[47]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[47]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][48]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [48]),
        .I1(reg_150[48]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[48]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][49]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [49]),
        .I1(reg_150[49]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[49]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][4]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [4]),
        .I1(reg_150[4]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][50]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [50]),
        .I1(reg_150[50]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[50]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][51]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [51]),
        .I1(reg_150[51]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[51]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][52]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [52]),
        .I1(reg_150[52]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[52]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][53]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [53]),
        .I1(reg_150[53]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[53]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][54]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [54]),
        .I1(reg_150[54]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[54]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][55]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [55]),
        .I1(reg_150[55]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[55]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][56]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [56]),
        .I1(reg_150[56]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][57]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [57]),
        .I1(reg_150[57]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[57]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][5]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [5]),
        .I1(reg_150[5]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][64]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [0]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][65]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [1]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][66]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [2]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][67]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [3]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][68]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [4]),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][69]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [5]),
        .O(in[63]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][6]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [6]),
        .I1(reg_150[6]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][70]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [6]),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][71]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [7]),
        .O(in[65]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][72]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [8]),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][73]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [9]),
        .O(in[67]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][74]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [10]),
        .O(in[68]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][75]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [11]),
        .O(in[69]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][76]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [12]),
        .O(in[70]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][77]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [13]),
        .O(in[71]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][78]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [14]),
        .O(in[72]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][79]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [15]),
        .O(in[73]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][7]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [7]),
        .I1(reg_150[7]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][80]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [16]),
        .O(in[74]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][81]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [17]),
        .O(in[75]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][82]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [18]),
        .O(in[76]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][83]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [19]),
        .O(in[77]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][84]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [20]),
        .O(in[78]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][85]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [21]),
        .O(in[79]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][86]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [22]),
        .O(in[80]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][87]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [23]),
        .O(in[81]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][88]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [24]),
        .O(in[82]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][89]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [25]),
        .O(in[83]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][8]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [8]),
        .I1(reg_150[8]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][90]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [26]),
        .O(in[84]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][91]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [27]),
        .O(in[85]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][92]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [28]),
        .O(in[86]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][93]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [29]),
        .O(in[87]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][94]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [30]),
        .O(in[88]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mem_reg[3][95]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\dout_reg[95] [31]),
        .O(in[89]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[3][9]_srl4_i_1 
       (.I0(\reg_150_reg[57]_0 [9]),
        .I1(reg_150[9]),
        .I2(Q[3]),
        .I3(gmem_AWREADY),
        .I4(Q[5]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \reg_150[57]_i_1 
       (.I0(\ap_CS_fsm[17]_i_3_n_2 ),
        .I1(CO),
        .I2(ap_CS_fsm_state10),
        .I3(Q[5]),
        .O(reg_1500));
  FDRE \reg_150_reg[0] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [0]),
        .Q(reg_150[0]),
        .R(1'b0));
  FDRE \reg_150_reg[10] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [10]),
        .Q(reg_150[10]),
        .R(1'b0));
  FDRE \reg_150_reg[11] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [11]),
        .Q(reg_150[11]),
        .R(1'b0));
  FDRE \reg_150_reg[12] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [12]),
        .Q(reg_150[12]),
        .R(1'b0));
  FDRE \reg_150_reg[13] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [13]),
        .Q(reg_150[13]),
        .R(1'b0));
  FDRE \reg_150_reg[14] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [14]),
        .Q(reg_150[14]),
        .R(1'b0));
  FDRE \reg_150_reg[15] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [15]),
        .Q(reg_150[15]),
        .R(1'b0));
  FDRE \reg_150_reg[16] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [16]),
        .Q(reg_150[16]),
        .R(1'b0));
  FDRE \reg_150_reg[17] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [17]),
        .Q(reg_150[17]),
        .R(1'b0));
  FDRE \reg_150_reg[18] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [18]),
        .Q(reg_150[18]),
        .R(1'b0));
  FDRE \reg_150_reg[19] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [19]),
        .Q(reg_150[19]),
        .R(1'b0));
  FDRE \reg_150_reg[1] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [1]),
        .Q(reg_150[1]),
        .R(1'b0));
  FDRE \reg_150_reg[20] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [20]),
        .Q(reg_150[20]),
        .R(1'b0));
  FDRE \reg_150_reg[21] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [21]),
        .Q(reg_150[21]),
        .R(1'b0));
  FDRE \reg_150_reg[22] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [22]),
        .Q(reg_150[22]),
        .R(1'b0));
  FDRE \reg_150_reg[23] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [23]),
        .Q(reg_150[23]),
        .R(1'b0));
  FDRE \reg_150_reg[24] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [24]),
        .Q(reg_150[24]),
        .R(1'b0));
  FDRE \reg_150_reg[25] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [25]),
        .Q(reg_150[25]),
        .R(1'b0));
  FDRE \reg_150_reg[26] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [26]),
        .Q(reg_150[26]),
        .R(1'b0));
  FDRE \reg_150_reg[27] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [27]),
        .Q(reg_150[27]),
        .R(1'b0));
  FDRE \reg_150_reg[28] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [28]),
        .Q(reg_150[28]),
        .R(1'b0));
  FDRE \reg_150_reg[29] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [29]),
        .Q(reg_150[29]),
        .R(1'b0));
  FDRE \reg_150_reg[2] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [2]),
        .Q(reg_150[2]),
        .R(1'b0));
  FDRE \reg_150_reg[30] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [30]),
        .Q(reg_150[30]),
        .R(1'b0));
  FDRE \reg_150_reg[31] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [31]),
        .Q(reg_150[31]),
        .R(1'b0));
  FDRE \reg_150_reg[32] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [32]),
        .Q(reg_150[32]),
        .R(1'b0));
  FDRE \reg_150_reg[33] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [33]),
        .Q(reg_150[33]),
        .R(1'b0));
  FDRE \reg_150_reg[34] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [34]),
        .Q(reg_150[34]),
        .R(1'b0));
  FDRE \reg_150_reg[35] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [35]),
        .Q(reg_150[35]),
        .R(1'b0));
  FDRE \reg_150_reg[36] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [36]),
        .Q(reg_150[36]),
        .R(1'b0));
  FDRE \reg_150_reg[37] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [37]),
        .Q(reg_150[37]),
        .R(1'b0));
  FDRE \reg_150_reg[38] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [38]),
        .Q(reg_150[38]),
        .R(1'b0));
  FDRE \reg_150_reg[39] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [39]),
        .Q(reg_150[39]),
        .R(1'b0));
  FDRE \reg_150_reg[3] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [3]),
        .Q(reg_150[3]),
        .R(1'b0));
  FDRE \reg_150_reg[40] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [40]),
        .Q(reg_150[40]),
        .R(1'b0));
  FDRE \reg_150_reg[41] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [41]),
        .Q(reg_150[41]),
        .R(1'b0));
  FDRE \reg_150_reg[42] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [42]),
        .Q(reg_150[42]),
        .R(1'b0));
  FDRE \reg_150_reg[43] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [43]),
        .Q(reg_150[43]),
        .R(1'b0));
  FDRE \reg_150_reg[44] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [44]),
        .Q(reg_150[44]),
        .R(1'b0));
  FDRE \reg_150_reg[45] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [45]),
        .Q(reg_150[45]),
        .R(1'b0));
  FDRE \reg_150_reg[46] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [46]),
        .Q(reg_150[46]),
        .R(1'b0));
  FDRE \reg_150_reg[47] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [47]),
        .Q(reg_150[47]),
        .R(1'b0));
  FDRE \reg_150_reg[48] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [48]),
        .Q(reg_150[48]),
        .R(1'b0));
  FDRE \reg_150_reg[49] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [49]),
        .Q(reg_150[49]),
        .R(1'b0));
  FDRE \reg_150_reg[4] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [4]),
        .Q(reg_150[4]),
        .R(1'b0));
  FDRE \reg_150_reg[50] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [50]),
        .Q(reg_150[50]),
        .R(1'b0));
  FDRE \reg_150_reg[51] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [51]),
        .Q(reg_150[51]),
        .R(1'b0));
  FDRE \reg_150_reg[52] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [52]),
        .Q(reg_150[52]),
        .R(1'b0));
  FDRE \reg_150_reg[53] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [53]),
        .Q(reg_150[53]),
        .R(1'b0));
  FDRE \reg_150_reg[54] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [54]),
        .Q(reg_150[54]),
        .R(1'b0));
  FDRE \reg_150_reg[55] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [55]),
        .Q(reg_150[55]),
        .R(1'b0));
  FDRE \reg_150_reg[56] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [56]),
        .Q(reg_150[56]),
        .R(1'b0));
  FDRE \reg_150_reg[57] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [57]),
        .Q(reg_150[57]),
        .R(1'b0));
  FDRE \reg_150_reg[5] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [5]),
        .Q(reg_150[5]),
        .R(1'b0));
  FDRE \reg_150_reg[6] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [6]),
        .Q(reg_150[6]),
        .R(1'b0));
  FDRE \reg_150_reg[7] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [7]),
        .Q(reg_150[7]),
        .R(1'b0));
  FDRE \reg_150_reg[8] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [8]),
        .Q(reg_150[8]),
        .R(1'b0));
  FDRE \reg_150_reg[9] 
       (.C(ap_clk),
        .CE(reg_1500),
        .D(\reg_150_reg[57]_0 [9]),
        .Q(reg_150[9]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [0]),
        .Q(trunc_ln17_2_reg_278[0]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [10]),
        .Q(trunc_ln17_2_reg_278[10]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [11]),
        .Q(trunc_ln17_2_reg_278[11]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [12]),
        .Q(trunc_ln17_2_reg_278[12]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[13] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [13]),
        .Q(trunc_ln17_2_reg_278[13]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[14] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [14]),
        .Q(trunc_ln17_2_reg_278[14]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[15] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [15]),
        .Q(trunc_ln17_2_reg_278[15]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[16] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [16]),
        .Q(trunc_ln17_2_reg_278[16]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[17] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [17]),
        .Q(trunc_ln17_2_reg_278[17]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[18] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [18]),
        .Q(trunc_ln17_2_reg_278[18]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[19] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [19]),
        .Q(trunc_ln17_2_reg_278[19]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [1]),
        .Q(trunc_ln17_2_reg_278[1]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[20] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [20]),
        .Q(trunc_ln17_2_reg_278[20]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[21] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [21]),
        .Q(trunc_ln17_2_reg_278[21]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[22] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [22]),
        .Q(trunc_ln17_2_reg_278[22]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[23] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [23]),
        .Q(trunc_ln17_2_reg_278[23]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[24] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [24]),
        .Q(trunc_ln17_2_reg_278[24]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[25] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [25]),
        .Q(trunc_ln17_2_reg_278[25]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[26] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [26]),
        .Q(trunc_ln17_2_reg_278[26]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[27] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [27]),
        .Q(trunc_ln17_2_reg_278[27]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[28] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [28]),
        .Q(trunc_ln17_2_reg_278[28]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[29] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [29]),
        .Q(trunc_ln17_2_reg_278[29]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [2]),
        .Q(trunc_ln17_2_reg_278[2]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[30] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [30]),
        .Q(trunc_ln17_2_reg_278[30]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [3]),
        .Q(trunc_ln17_2_reg_278[3]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [4]),
        .Q(trunc_ln17_2_reg_278[4]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [5]),
        .Q(trunc_ln17_2_reg_278[5]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [6]),
        .Q(trunc_ln17_2_reg_278[6]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [7]),
        .Q(trunc_ln17_2_reg_278[7]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [8]),
        .Q(trunc_ln17_2_reg_278[8]),
        .R(1'b0));
  FDRE \trunc_ln17_2_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\dout_reg[95] [9]),
        .Q(trunc_ln17_2_reg_278[9]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [0]),
        .Q(trunc_ln17_reg_293[0]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [10]),
        .Q(trunc_ln17_reg_293[10]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [11]),
        .Q(trunc_ln17_reg_293[11]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [12]),
        .Q(trunc_ln17_reg_293[12]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [13]),
        .Q(trunc_ln17_reg_293[13]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [14]),
        .Q(trunc_ln17_reg_293[14]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [15]),
        .Q(trunc_ln17_reg_293[15]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [16]),
        .Q(trunc_ln17_reg_293[16]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [17]),
        .Q(trunc_ln17_reg_293[17]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [18]),
        .Q(trunc_ln17_reg_293[18]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [19]),
        .Q(trunc_ln17_reg_293[19]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [1]),
        .Q(trunc_ln17_reg_293[1]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [20]),
        .Q(trunc_ln17_reg_293[20]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [21]),
        .Q(trunc_ln17_reg_293[21]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [22]),
        .Q(trunc_ln17_reg_293[22]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [23]),
        .Q(trunc_ln17_reg_293[23]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [24]),
        .Q(trunc_ln17_reg_293[24]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [25]),
        .Q(trunc_ln17_reg_293[25]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [26]),
        .Q(trunc_ln17_reg_293[26]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [27]),
        .Q(trunc_ln17_reg_293[27]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [28]),
        .Q(trunc_ln17_reg_293[28]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [29]),
        .Q(trunc_ln17_reg_293[29]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [2]),
        .Q(trunc_ln17_reg_293[2]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [30]),
        .Q(trunc_ln17_reg_293[30]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [3]),
        .Q(trunc_ln17_reg_293[3]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [4]),
        .Q(trunc_ln17_reg_293[4]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [5]),
        .Q(trunc_ln17_reg_293[5]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [6]),
        .Q(trunc_ln17_reg_293[6]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [7]),
        .Q(trunc_ln17_reg_293[7]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [8]),
        .Q(trunc_ln17_reg_293[8]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_293_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dout_reg[95] [9]),
        .Q(trunc_ln17_reg_293[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln_reg_250[57]_i_1 
       (.I0(Q[0]),
        .I1(runBench_U0_rw),
        .O(\trunc_ln_reg_250[57]_i_1_n_2 ));
  FDRE \trunc_ln_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [0]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [10]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [11]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [12]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [13]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [14]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [15]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [16]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [17]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[18] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [18]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[19] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [19]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [1]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[20] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [20]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[21] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [21]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[22] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [22]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[23] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [23]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[24] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [24]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[25] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [25]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[26] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [26]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[27] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [27]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[28] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [28]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[29] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [29]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [2]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[30] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [30]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[31] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [31]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[32] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [32]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[33] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [33]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[34] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [34]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[35] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [35]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[36] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [36]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[37] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [37]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[38] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [38]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [38]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[39] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [39]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [3]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[40] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [40]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[41] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [41]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[42] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [42]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[43] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [43]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[44] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [44]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[45] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [45]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[46] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [46]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [46]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[47] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [47]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[48] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [48]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[49] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [49]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [4]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[50] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [50]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [50]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[51] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [51]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[52] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [52]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[53] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [53]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[54] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [54]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [54]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[55] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [55]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[56] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [56]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[57] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [57]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [5]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [6]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [7]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [8]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_250_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_250[57]_i_1_n_2 ),
        .D(\trunc_ln_reg_250_reg[57]_1 [9]),
        .Q(\trunc_ln_reg_250_reg[57]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_runBench_Pipeline_dataWrite
   (ap_enable_reg_pp0_iter1_reg_0,
    D,
    \i_1_reg_120_reg[30]_0 ,
    \ap_CS_fsm_reg[20] ,
    SR,
    ap_clk,
    ap_rst_n,
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg,
    gmem_WREADY,
    Q,
    \i_1_reg_120_reg[0]_0 ,
    icmp_ln17_fu_92_p2_carry__1_0,
    \mem_reg[30] );
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output [30:0]\i_1_reg_120_reg[30]_0 ;
  output \ap_CS_fsm_reg[20] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg;
  input gmem_WREADY;
  input [1:0]Q;
  input [0:0]\i_1_reg_120_reg[0]_0 ;
  input [30:0]icmp_ln17_fu_92_p2_carry__1_0;
  input [30:0]\mem_reg[30] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [30:0]add_ln17_fu_98_p2;
  wire add_ln17_fu_98_p2_carry__0_n_2;
  wire add_ln17_fu_98_p2_carry__0_n_3;
  wire add_ln17_fu_98_p2_carry__0_n_4;
  wire add_ln17_fu_98_p2_carry__0_n_5;
  wire add_ln17_fu_98_p2_carry__1_n_2;
  wire add_ln17_fu_98_p2_carry__1_n_3;
  wire add_ln17_fu_98_p2_carry__1_n_4;
  wire add_ln17_fu_98_p2_carry__1_n_5;
  wire add_ln17_fu_98_p2_carry__2_n_2;
  wire add_ln17_fu_98_p2_carry__2_n_3;
  wire add_ln17_fu_98_p2_carry__2_n_4;
  wire add_ln17_fu_98_p2_carry__2_n_5;
  wire add_ln17_fu_98_p2_carry__3_n_2;
  wire add_ln17_fu_98_p2_carry__3_n_3;
  wire add_ln17_fu_98_p2_carry__3_n_4;
  wire add_ln17_fu_98_p2_carry__3_n_5;
  wire add_ln17_fu_98_p2_carry__4_n_2;
  wire add_ln17_fu_98_p2_carry__4_n_3;
  wire add_ln17_fu_98_p2_carry__4_n_4;
  wire add_ln17_fu_98_p2_carry__4_n_5;
  wire add_ln17_fu_98_p2_carry__5_n_2;
  wire add_ln17_fu_98_p2_carry__5_n_3;
  wire add_ln17_fu_98_p2_carry__5_n_4;
  wire add_ln17_fu_98_p2_carry__5_n_5;
  wire add_ln17_fu_98_p2_carry__6_n_5;
  wire add_ln17_fu_98_p2_carry_n_2;
  wire add_ln17_fu_98_p2_carry_n_3;
  wire add_ln17_fu_98_p2_carry_n_4;
  wire add_ln17_fu_98_p2_carry_n_5;
  wire \ap_CS_fsm_reg[20] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire [30:0]ap_sig_allocacmp_i_1;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem_WREADY;
  wire grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg;
  wire [30:0]grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA;
  wire [0:0]\i_1_reg_120_reg[0]_0 ;
  wire [30:0]\i_1_reg_120_reg[30]_0 ;
  wire i_fu_50;
  wire \i_fu_50_reg_n_2_[0] ;
  wire \i_fu_50_reg_n_2_[10] ;
  wire \i_fu_50_reg_n_2_[11] ;
  wire \i_fu_50_reg_n_2_[12] ;
  wire \i_fu_50_reg_n_2_[13] ;
  wire \i_fu_50_reg_n_2_[14] ;
  wire \i_fu_50_reg_n_2_[15] ;
  wire \i_fu_50_reg_n_2_[16] ;
  wire \i_fu_50_reg_n_2_[17] ;
  wire \i_fu_50_reg_n_2_[18] ;
  wire \i_fu_50_reg_n_2_[19] ;
  wire \i_fu_50_reg_n_2_[1] ;
  wire \i_fu_50_reg_n_2_[20] ;
  wire \i_fu_50_reg_n_2_[21] ;
  wire \i_fu_50_reg_n_2_[22] ;
  wire \i_fu_50_reg_n_2_[23] ;
  wire \i_fu_50_reg_n_2_[24] ;
  wire \i_fu_50_reg_n_2_[25] ;
  wire \i_fu_50_reg_n_2_[26] ;
  wire \i_fu_50_reg_n_2_[27] ;
  wire \i_fu_50_reg_n_2_[28] ;
  wire \i_fu_50_reg_n_2_[29] ;
  wire \i_fu_50_reg_n_2_[2] ;
  wire \i_fu_50_reg_n_2_[30] ;
  wire \i_fu_50_reg_n_2_[3] ;
  wire \i_fu_50_reg_n_2_[4] ;
  wire \i_fu_50_reg_n_2_[5] ;
  wire \i_fu_50_reg_n_2_[6] ;
  wire \i_fu_50_reg_n_2_[7] ;
  wire \i_fu_50_reg_n_2_[8] ;
  wire \i_fu_50_reg_n_2_[9] ;
  wire icmp_ln17_fu_92_p2;
  wire icmp_ln17_fu_92_p2_carry__0_n_2;
  wire icmp_ln17_fu_92_p2_carry__0_n_3;
  wire icmp_ln17_fu_92_p2_carry__0_n_4;
  wire icmp_ln17_fu_92_p2_carry__0_n_5;
  wire [30:0]icmp_ln17_fu_92_p2_carry__1_0;
  wire icmp_ln17_fu_92_p2_carry__1_n_4;
  wire icmp_ln17_fu_92_p2_carry__1_n_5;
  wire icmp_ln17_fu_92_p2_carry_n_2;
  wire icmp_ln17_fu_92_p2_carry_n_3;
  wire icmp_ln17_fu_92_p2_carry_n_4;
  wire icmp_ln17_fu_92_p2_carry_n_5;
  wire [30:0]\mem_reg[30] ;
  wire [3:1]NLW_add_ln17_fu_98_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln17_fu_98_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln17_fu_92_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln17_fu_92_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln17_fu_92_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln17_fu_92_p2_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry
       (.CI(1'b0),
        .CO({add_ln17_fu_98_p2_carry_n_2,add_ln17_fu_98_p2_carry_n_3,add_ln17_fu_98_p2_carry_n_4,add_ln17_fu_98_p2_carry_n_5}),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__0
       (.CI(add_ln17_fu_98_p2_carry_n_2),
        .CO({add_ln17_fu_98_p2_carry__0_n_2,add_ln17_fu_98_p2_carry__0_n_3,add_ln17_fu_98_p2_carry__0_n_4,add_ln17_fu_98_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__1
       (.CI(add_ln17_fu_98_p2_carry__0_n_2),
        .CO({add_ln17_fu_98_p2_carry__1_n_2,add_ln17_fu_98_p2_carry__1_n_3,add_ln17_fu_98_p2_carry__1_n_4,add_ln17_fu_98_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[12:9]),
        .S({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__2
       (.CI(add_ln17_fu_98_p2_carry__1_n_2),
        .CO({add_ln17_fu_98_p2_carry__2_n_2,add_ln17_fu_98_p2_carry__2_n_3,add_ln17_fu_98_p2_carry__2_n_4,add_ln17_fu_98_p2_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[16:13]),
        .S({flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__3
       (.CI(add_ln17_fu_98_p2_carry__2_n_2),
        .CO({add_ln17_fu_98_p2_carry__3_n_2,add_ln17_fu_98_p2_carry__3_n_3,add_ln17_fu_98_p2_carry__3_n_4,add_ln17_fu_98_p2_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[20:17]),
        .S({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__4
       (.CI(add_ln17_fu_98_p2_carry__3_n_2),
        .CO({add_ln17_fu_98_p2_carry__4_n_2,add_ln17_fu_98_p2_carry__4_n_3,add_ln17_fu_98_p2_carry__4_n_4,add_ln17_fu_98_p2_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[24:21]),
        .S({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__5
       (.CI(add_ln17_fu_98_p2_carry__4_n_2),
        .CO({add_ln17_fu_98_p2_carry__5_n_2,add_ln17_fu_98_p2_carry__5_n_3,add_ln17_fu_98_p2_carry__5_n_4,add_ln17_fu_98_p2_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[28:25]),
        .S({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__6
       (.CI(add_ln17_fu_98_p2_carry__5_n_2),
        .CO({NLW_add_ln17_fu_98_p2_carry__6_CO_UNCONNECTED[3:1],add_ln17_fu_98_p2_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln17_fu_98_p2_carry__6_O_UNCONNECTED[3:2],add_ln17_fu_98_p2[30:29]}),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln17_fu_92_p2),
        .D(D),
        .E(i_fu_50),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}),
        .SR(SR),
        .\ap_CS_fsm_reg[21] (\i_1_reg_120_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_2),
        .full_n_reg(flow_control_loop_pipe_sequential_init_U_n_79),
        .gmem_WREADY(gmem_WREADY),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg(ap_sig_allocacmp_i_1),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_2({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60}),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_3({flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_4({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_5({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_6({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}),
        .grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_reg_7({flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .\i_1_reg_120_reg[30] ({\i_fu_50_reg_n_2_[30] ,\i_fu_50_reg_n_2_[29] ,\i_fu_50_reg_n_2_[28] ,\i_fu_50_reg_n_2_[27] ,\i_fu_50_reg_n_2_[26] ,\i_fu_50_reg_n_2_[25] ,\i_fu_50_reg_n_2_[24] ,\i_fu_50_reg_n_2_[23] ,\i_fu_50_reg_n_2_[22] ,\i_fu_50_reg_n_2_[21] ,\i_fu_50_reg_n_2_[20] ,\i_fu_50_reg_n_2_[19] ,\i_fu_50_reg_n_2_[18] ,\i_fu_50_reg_n_2_[17] ,\i_fu_50_reg_n_2_[16] ,\i_fu_50_reg_n_2_[15] ,\i_fu_50_reg_n_2_[14] ,\i_fu_50_reg_n_2_[13] ,\i_fu_50_reg_n_2_[12] ,\i_fu_50_reg_n_2_[11] ,\i_fu_50_reg_n_2_[10] ,\i_fu_50_reg_n_2_[9] ,\i_fu_50_reg_n_2_[8] ,\i_fu_50_reg_n_2_[7] ,\i_fu_50_reg_n_2_[6] ,\i_fu_50_reg_n_2_[5] ,\i_fu_50_reg_n_2_[4] ,\i_fu_50_reg_n_2_[3] ,\i_fu_50_reg_n_2_[2] ,\i_fu_50_reg_n_2_[1] ,\i_fu_50_reg_n_2_[0] }),
        .\i_fu_50_reg[0] (add_ln17_fu_98_p2[0]),
        .icmp_ln17_fu_92_p2_carry__1(icmp_ln17_fu_92_p2_carry__1_0),
        .\trunc_ln17_reg_293_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .\trunc_ln17_reg_293_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}));
  LUT5 #(
    .INIT(32'hAAEAEEEE)) 
    grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_runBench_Pipeline_dataWrite_fu_127_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(gmem_WREADY),
        .I4(icmp_ln17_fu_92_p2),
        .O(\ap_CS_fsm_reg[20] ));
  FDRE \i_1_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[0]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[10] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[10]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[11] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[11]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[12] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[12]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[13] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[13]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[14] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[14]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[15] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[15]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[15]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[16] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[16]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[17] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[17]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[18] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[18]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[19] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[19]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[19]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[1]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[20] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[20]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[21] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[21]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[22] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[22]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[23] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[23]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[23]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[24] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[24]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[25] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[25]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[26] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[26]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[27] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[27]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[27]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[28] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[28]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[29] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[29]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[2]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[30] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[30]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[3]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[4]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[5] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[5]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[6] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[6]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[7] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[7]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[7]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[8] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[8]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[9] 
       (.C(ap_clk),
        .CE(\i_1_reg_120_reg[0]_0 ),
        .D(ap_sig_allocacmp_i_1[9]),
        .Q(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[9]),
        .R(1'b0));
  FDRE \i_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[0]),
        .Q(\i_fu_50_reg_n_2_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[10]),
        .Q(\i_fu_50_reg_n_2_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[11]),
        .Q(\i_fu_50_reg_n_2_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[12]),
        .Q(\i_fu_50_reg_n_2_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[13]),
        .Q(\i_fu_50_reg_n_2_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[14]),
        .Q(\i_fu_50_reg_n_2_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[15]),
        .Q(\i_fu_50_reg_n_2_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[16]),
        .Q(\i_fu_50_reg_n_2_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[17]),
        .Q(\i_fu_50_reg_n_2_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[18]),
        .Q(\i_fu_50_reg_n_2_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[19]),
        .Q(\i_fu_50_reg_n_2_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[1]),
        .Q(\i_fu_50_reg_n_2_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[20]),
        .Q(\i_fu_50_reg_n_2_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[21]),
        .Q(\i_fu_50_reg_n_2_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[22]),
        .Q(\i_fu_50_reg_n_2_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[23]),
        .Q(\i_fu_50_reg_n_2_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[24]),
        .Q(\i_fu_50_reg_n_2_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[25]),
        .Q(\i_fu_50_reg_n_2_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[26]),
        .Q(\i_fu_50_reg_n_2_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[27]),
        .Q(\i_fu_50_reg_n_2_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[28]),
        .Q(\i_fu_50_reg_n_2_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[29]),
        .Q(\i_fu_50_reg_n_2_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[2]),
        .Q(\i_fu_50_reg_n_2_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[30]),
        .Q(\i_fu_50_reg_n_2_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[3]),
        .Q(\i_fu_50_reg_n_2_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[4]),
        .Q(\i_fu_50_reg_n_2_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[5]),
        .Q(\i_fu_50_reg_n_2_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[6]),
        .Q(\i_fu_50_reg_n_2_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[7]),
        .Q(\i_fu_50_reg_n_2_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[8]),
        .Q(\i_fu_50_reg_n_2_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_50),
        .D(add_ln17_fu_98_p2[9]),
        .Q(\i_fu_50_reg_n_2_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  CARRY4 icmp_ln17_fu_92_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln17_fu_92_p2_carry_n_2,icmp_ln17_fu_92_p2_carry_n_3,icmp_ln17_fu_92_p2_carry_n_4,icmp_ln17_fu_92_p2_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln17_fu_92_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}));
  CARRY4 icmp_ln17_fu_92_p2_carry__0
       (.CI(icmp_ln17_fu_92_p2_carry_n_2),
        .CO({icmp_ln17_fu_92_p2_carry__0_n_2,icmp_ln17_fu_92_p2_carry__0_n_3,icmp_ln17_fu_92_p2_carry__0_n_4,icmp_ln17_fu_92_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln17_fu_92_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}));
  CARRY4 icmp_ln17_fu_92_p2_carry__1
       (.CI(icmp_ln17_fu_92_p2_carry__0_n_2),
        .CO({NLW_icmp_ln17_fu_92_p2_carry__1_CO_UNCONNECTED[3],icmp_ln17_fu_92_p2,icmp_ln17_fu_92_p2_carry__1_n_4,icmp_ln17_fu_92_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln17_fu_92_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[0]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [0]),
        .O(\i_1_reg_120_reg[30]_0 [0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[10]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [10]),
        .O(\i_1_reg_120_reg[30]_0 [10]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[11]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [11]),
        .O(\i_1_reg_120_reg[30]_0 [11]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[12]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [12]),
        .O(\i_1_reg_120_reg[30]_0 [12]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[13]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [13]),
        .O(\i_1_reg_120_reg[30]_0 [13]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[14]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [14]),
        .O(\i_1_reg_120_reg[30]_0 [14]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[15]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[15]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [15]),
        .O(\i_1_reg_120_reg[30]_0 [15]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[16]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[16]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [16]),
        .O(\i_1_reg_120_reg[30]_0 [16]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[17]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[17]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [17]),
        .O(\i_1_reg_120_reg[30]_0 [17]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[18]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[18]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [18]),
        .O(\i_1_reg_120_reg[30]_0 [18]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[19]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[19]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [19]),
        .O(\i_1_reg_120_reg[30]_0 [19]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[1]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [1]),
        .O(\i_1_reg_120_reg[30]_0 [1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[20]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[20]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [20]),
        .O(\i_1_reg_120_reg[30]_0 [20]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[21]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[21]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [21]),
        .O(\i_1_reg_120_reg[30]_0 [21]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[22]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[22]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [22]),
        .O(\i_1_reg_120_reg[30]_0 [22]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[23]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[23]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [23]),
        .O(\i_1_reg_120_reg[30]_0 [23]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[24]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[24]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [24]),
        .O(\i_1_reg_120_reg[30]_0 [24]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[25]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[25]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [25]),
        .O(\i_1_reg_120_reg[30]_0 [25]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[26]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[26]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [26]),
        .O(\i_1_reg_120_reg[30]_0 [26]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[27]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[27]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [27]),
        .O(\i_1_reg_120_reg[30]_0 [27]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[28]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[28]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [28]),
        .O(\i_1_reg_120_reg[30]_0 [28]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[29]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[29]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [29]),
        .O(\i_1_reg_120_reg[30]_0 [29]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[2]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [2]),
        .O(\i_1_reg_120_reg[30]_0 [2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[30]_i_2 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[30]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [30]),
        .O(\i_1_reg_120_reg[30]_0 [30]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[3]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [3]),
        .O(\i_1_reg_120_reg[30]_0 [3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[4]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [4]),
        .O(\i_1_reg_120_reg[30]_0 [4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[5]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [5]),
        .O(\i_1_reg_120_reg[30]_0 [5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[6]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [6]),
        .O(\i_1_reg_120_reg[30]_0 [6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[7]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [7]),
        .O(\i_1_reg_120_reg[30]_0 [7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[8]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [8]),
        .O(\i_1_reg_120_reg[30]_0 [8]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem[9]_i_1 
       (.I0(grp_runBench_Pipeline_dataWrite_fu_127_m_axi_gmem_WDATA[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_reg[30] [9]),
        .O(\i_1_reg_120_reg[30]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_runBench_Pipeline_dataWrite1
   (ap_enable_reg_pp0_iter1_reg_0,
    push_1,
    D,
    \ap_CS_fsm_reg[11] ,
    \i_reg_120_reg[30]_0 ,
    SR,
    ap_clk,
    Q,
    gmem_WREADY,
    \mem_reg[0] ,
    \mem_reg[0]_0 ,
    ap_rst_n,
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg,
    E,
    icmp_ln17_fu_92_p2_carry__1_0);
  output ap_enable_reg_pp0_iter1_reg_0;
  output push_1;
  output [1:0]D;
  output \ap_CS_fsm_reg[11] ;
  output [30:0]\i_reg_120_reg[30]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input gmem_WREADY;
  input \mem_reg[0] ;
  input \mem_reg[0]_0 ;
  input ap_rst_n;
  input grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg;
  input [0:0]E;
  input [30:0]icmp_ln17_fu_92_p2_carry__1_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [30:0]add_ln17_fu_98_p2;
  wire add_ln17_fu_98_p2_carry__0_n_2;
  wire add_ln17_fu_98_p2_carry__0_n_3;
  wire add_ln17_fu_98_p2_carry__0_n_4;
  wire add_ln17_fu_98_p2_carry__0_n_5;
  wire add_ln17_fu_98_p2_carry__1_n_2;
  wire add_ln17_fu_98_p2_carry__1_n_3;
  wire add_ln17_fu_98_p2_carry__1_n_4;
  wire add_ln17_fu_98_p2_carry__1_n_5;
  wire add_ln17_fu_98_p2_carry__2_n_2;
  wire add_ln17_fu_98_p2_carry__2_n_3;
  wire add_ln17_fu_98_p2_carry__2_n_4;
  wire add_ln17_fu_98_p2_carry__2_n_5;
  wire add_ln17_fu_98_p2_carry__3_n_2;
  wire add_ln17_fu_98_p2_carry__3_n_3;
  wire add_ln17_fu_98_p2_carry__3_n_4;
  wire add_ln17_fu_98_p2_carry__3_n_5;
  wire add_ln17_fu_98_p2_carry__4_n_2;
  wire add_ln17_fu_98_p2_carry__4_n_3;
  wire add_ln17_fu_98_p2_carry__4_n_4;
  wire add_ln17_fu_98_p2_carry__4_n_5;
  wire add_ln17_fu_98_p2_carry__5_n_2;
  wire add_ln17_fu_98_p2_carry__5_n_3;
  wire add_ln17_fu_98_p2_carry__5_n_4;
  wire add_ln17_fu_98_p2_carry__5_n_5;
  wire add_ln17_fu_98_p2_carry__6_n_5;
  wire add_ln17_fu_98_p2_carry_n_2;
  wire add_ln17_fu_98_p2_carry_n_3;
  wire add_ln17_fu_98_p2_carry_n_4;
  wire add_ln17_fu_98_p2_carry_n_5;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire [30:0]ap_sig_allocacmp_i;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem_WREADY;
  wire grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg;
  wire i_1_fu_50;
  wire \i_1_fu_50_reg_n_2_[0] ;
  wire \i_1_fu_50_reg_n_2_[10] ;
  wire \i_1_fu_50_reg_n_2_[11] ;
  wire \i_1_fu_50_reg_n_2_[12] ;
  wire \i_1_fu_50_reg_n_2_[13] ;
  wire \i_1_fu_50_reg_n_2_[14] ;
  wire \i_1_fu_50_reg_n_2_[15] ;
  wire \i_1_fu_50_reg_n_2_[16] ;
  wire \i_1_fu_50_reg_n_2_[17] ;
  wire \i_1_fu_50_reg_n_2_[18] ;
  wire \i_1_fu_50_reg_n_2_[19] ;
  wire \i_1_fu_50_reg_n_2_[1] ;
  wire \i_1_fu_50_reg_n_2_[20] ;
  wire \i_1_fu_50_reg_n_2_[21] ;
  wire \i_1_fu_50_reg_n_2_[22] ;
  wire \i_1_fu_50_reg_n_2_[23] ;
  wire \i_1_fu_50_reg_n_2_[24] ;
  wire \i_1_fu_50_reg_n_2_[25] ;
  wire \i_1_fu_50_reg_n_2_[26] ;
  wire \i_1_fu_50_reg_n_2_[27] ;
  wire \i_1_fu_50_reg_n_2_[28] ;
  wire \i_1_fu_50_reg_n_2_[29] ;
  wire \i_1_fu_50_reg_n_2_[2] ;
  wire \i_1_fu_50_reg_n_2_[30] ;
  wire \i_1_fu_50_reg_n_2_[3] ;
  wire \i_1_fu_50_reg_n_2_[4] ;
  wire \i_1_fu_50_reg_n_2_[5] ;
  wire \i_1_fu_50_reg_n_2_[6] ;
  wire \i_1_fu_50_reg_n_2_[7] ;
  wire \i_1_fu_50_reg_n_2_[8] ;
  wire \i_1_fu_50_reg_n_2_[9] ;
  wire [30:0]\i_reg_120_reg[30]_0 ;
  wire icmp_ln17_fu_92_p2;
  wire icmp_ln17_fu_92_p2_carry__0_n_2;
  wire icmp_ln17_fu_92_p2_carry__0_n_3;
  wire icmp_ln17_fu_92_p2_carry__0_n_4;
  wire icmp_ln17_fu_92_p2_carry__0_n_5;
  wire [30:0]icmp_ln17_fu_92_p2_carry__1_0;
  wire icmp_ln17_fu_92_p2_carry__1_n_4;
  wire icmp_ln17_fu_92_p2_carry__1_n_5;
  wire icmp_ln17_fu_92_p2_carry_n_2;
  wire icmp_ln17_fu_92_p2_carry_n_3;
  wire icmp_ln17_fu_92_p2_carry_n_4;
  wire icmp_ln17_fu_92_p2_carry_n_5;
  wire \mem_reg[0] ;
  wire \mem_reg[0]_0 ;
  wire push_1;
  wire [3:1]NLW_add_ln17_fu_98_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln17_fu_98_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln17_fu_92_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln17_fu_92_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln17_fu_92_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln17_fu_92_p2_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry
       (.CI(1'b0),
        .CO({add_ln17_fu_98_p2_carry_n_2,add_ln17_fu_98_p2_carry_n_3,add_ln17_fu_98_p2_carry_n_4,add_ln17_fu_98_p2_carry_n_5}),
        .CYINIT(ap_sig_allocacmp_i[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__0
       (.CI(add_ln17_fu_98_p2_carry_n_2),
        .CO({add_ln17_fu_98_p2_carry__0_n_2,add_ln17_fu_98_p2_carry__0_n_3,add_ln17_fu_98_p2_carry__0_n_4,add_ln17_fu_98_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__1
       (.CI(add_ln17_fu_98_p2_carry__0_n_2),
        .CO({add_ln17_fu_98_p2_carry__1_n_2,add_ln17_fu_98_p2_carry__1_n_3,add_ln17_fu_98_p2_carry__1_n_4,add_ln17_fu_98_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[12:9]),
        .S({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__2
       (.CI(add_ln17_fu_98_p2_carry__1_n_2),
        .CO({add_ln17_fu_98_p2_carry__2_n_2,add_ln17_fu_98_p2_carry__2_n_3,add_ln17_fu_98_p2_carry__2_n_4,add_ln17_fu_98_p2_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[16:13]),
        .S({flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__3
       (.CI(add_ln17_fu_98_p2_carry__2_n_2),
        .CO({add_ln17_fu_98_p2_carry__3_n_2,add_ln17_fu_98_p2_carry__3_n_3,add_ln17_fu_98_p2_carry__3_n_4,add_ln17_fu_98_p2_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[20:17]),
        .S({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__4
       (.CI(add_ln17_fu_98_p2_carry__3_n_2),
        .CO({add_ln17_fu_98_p2_carry__4_n_2,add_ln17_fu_98_p2_carry__4_n_3,add_ln17_fu_98_p2_carry__4_n_4,add_ln17_fu_98_p2_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[24:21]),
        .S({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__5
       (.CI(add_ln17_fu_98_p2_carry__4_n_2),
        .CO({add_ln17_fu_98_p2_carry__5_n_2,add_ln17_fu_98_p2_carry__5_n_3,add_ln17_fu_98_p2_carry__5_n_4,add_ln17_fu_98_p2_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_fu_98_p2[28:25]),
        .S({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln17_fu_98_p2_carry__6
       (.CI(add_ln17_fu_98_p2_carry__5_n_2),
        .CO({NLW_add_ln17_fu_98_p2_carry__6_CO_UNCONNECTED[3:1],add_ln17_fu_98_p2_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln17_fu_98_p2_carry__6_O_UNCONNECTED[3:2],add_ln17_fu_98_p2[30:29]}),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_flow_control_loop_pipe_sequential_init_0 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln17_fu_92_p2),
        .D(D),
        .E(E),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_2),
        .full_n_reg(flow_control_loop_pipe_sequential_init_U_n_79),
        .gmem_WREADY(gmem_WREADY),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg(i_1_fu_50),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_0(ap_sig_allocacmp_i),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_2({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_3({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60}),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_4({flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_5({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_6({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_7({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}),
        .grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_reg_8({flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .\i_1_fu_50_reg[0] (add_ln17_fu_98_p2[0]),
        .\i_reg_120_reg[30] ({\i_1_fu_50_reg_n_2_[30] ,\i_1_fu_50_reg_n_2_[29] ,\i_1_fu_50_reg_n_2_[28] ,\i_1_fu_50_reg_n_2_[27] ,\i_1_fu_50_reg_n_2_[26] ,\i_1_fu_50_reg_n_2_[25] ,\i_1_fu_50_reg_n_2_[24] ,\i_1_fu_50_reg_n_2_[23] ,\i_1_fu_50_reg_n_2_[22] ,\i_1_fu_50_reg_n_2_[21] ,\i_1_fu_50_reg_n_2_[20] ,\i_1_fu_50_reg_n_2_[19] ,\i_1_fu_50_reg_n_2_[18] ,\i_1_fu_50_reg_n_2_[17] ,\i_1_fu_50_reg_n_2_[16] ,\i_1_fu_50_reg_n_2_[15] ,\i_1_fu_50_reg_n_2_[14] ,\i_1_fu_50_reg_n_2_[13] ,\i_1_fu_50_reg_n_2_[12] ,\i_1_fu_50_reg_n_2_[11] ,\i_1_fu_50_reg_n_2_[10] ,\i_1_fu_50_reg_n_2_[9] ,\i_1_fu_50_reg_n_2_[8] ,\i_1_fu_50_reg_n_2_[7] ,\i_1_fu_50_reg_n_2_[6] ,\i_1_fu_50_reg_n_2_[5] ,\i_1_fu_50_reg_n_2_[4] ,\i_1_fu_50_reg_n_2_[3] ,\i_1_fu_50_reg_n_2_[2] ,\i_1_fu_50_reg_n_2_[1] ,\i_1_fu_50_reg_n_2_[0] }),
        .icmp_ln17_fu_92_p2_carry__1(icmp_ln17_fu_92_p2_carry__1_0),
        .\trunc_ln17_2_reg_278_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .\trunc_ln17_2_reg_278_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}));
  LUT5 #(
    .INIT(32'hAAEAEEEE)) 
    grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_runBench_Pipeline_dataWrite1_fu_119_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(gmem_WREADY),
        .I4(icmp_ln17_fu_92_p2),
        .O(\ap_CS_fsm_reg[11] ));
  FDRE \i_1_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[0]),
        .Q(\i_1_fu_50_reg_n_2_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[10]),
        .Q(\i_1_fu_50_reg_n_2_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[11] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[11]),
        .Q(\i_1_fu_50_reg_n_2_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[12] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[12]),
        .Q(\i_1_fu_50_reg_n_2_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[13] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[13]),
        .Q(\i_1_fu_50_reg_n_2_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[14] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[14]),
        .Q(\i_1_fu_50_reg_n_2_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[15] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[15]),
        .Q(\i_1_fu_50_reg_n_2_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[16] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[16]),
        .Q(\i_1_fu_50_reg_n_2_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[17] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[17]),
        .Q(\i_1_fu_50_reg_n_2_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[18] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[18]),
        .Q(\i_1_fu_50_reg_n_2_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[19] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[19]),
        .Q(\i_1_fu_50_reg_n_2_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[1]),
        .Q(\i_1_fu_50_reg_n_2_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[20] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[20]),
        .Q(\i_1_fu_50_reg_n_2_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[21] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[21]),
        .Q(\i_1_fu_50_reg_n_2_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[22] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[22]),
        .Q(\i_1_fu_50_reg_n_2_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[23] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[23]),
        .Q(\i_1_fu_50_reg_n_2_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[24] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[24]),
        .Q(\i_1_fu_50_reg_n_2_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[25] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[25]),
        .Q(\i_1_fu_50_reg_n_2_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[26] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[26]),
        .Q(\i_1_fu_50_reg_n_2_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[27] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[27]),
        .Q(\i_1_fu_50_reg_n_2_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[28] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[28]),
        .Q(\i_1_fu_50_reg_n_2_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[29] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[29]),
        .Q(\i_1_fu_50_reg_n_2_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[2]),
        .Q(\i_1_fu_50_reg_n_2_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[30] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[30]),
        .Q(\i_1_fu_50_reg_n_2_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[3]),
        .Q(\i_1_fu_50_reg_n_2_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[4]),
        .Q(\i_1_fu_50_reg_n_2_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[5]),
        .Q(\i_1_fu_50_reg_n_2_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[6]),
        .Q(\i_1_fu_50_reg_n_2_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[7]),
        .Q(\i_1_fu_50_reg_n_2_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[8]),
        .Q(\i_1_fu_50_reg_n_2_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_1_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(i_1_fu_50),
        .D(add_ln17_fu_98_p2[9]),
        .Q(\i_1_fu_50_reg_n_2_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_79));
  FDRE \i_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[0]),
        .Q(\i_reg_120_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \i_reg_120_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[10]),
        .Q(\i_reg_120_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \i_reg_120_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[11]),
        .Q(\i_reg_120_reg[30]_0 [11]),
        .R(1'b0));
  FDRE \i_reg_120_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[12]),
        .Q(\i_reg_120_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \i_reg_120_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[13]),
        .Q(\i_reg_120_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \i_reg_120_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[14]),
        .Q(\i_reg_120_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \i_reg_120_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[15]),
        .Q(\i_reg_120_reg[30]_0 [15]),
        .R(1'b0));
  FDRE \i_reg_120_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[16]),
        .Q(\i_reg_120_reg[30]_0 [16]),
        .R(1'b0));
  FDRE \i_reg_120_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[17]),
        .Q(\i_reg_120_reg[30]_0 [17]),
        .R(1'b0));
  FDRE \i_reg_120_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[18]),
        .Q(\i_reg_120_reg[30]_0 [18]),
        .R(1'b0));
  FDRE \i_reg_120_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[19]),
        .Q(\i_reg_120_reg[30]_0 [19]),
        .R(1'b0));
  FDRE \i_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[1]),
        .Q(\i_reg_120_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \i_reg_120_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[20]),
        .Q(\i_reg_120_reg[30]_0 [20]),
        .R(1'b0));
  FDRE \i_reg_120_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[21]),
        .Q(\i_reg_120_reg[30]_0 [21]),
        .R(1'b0));
  FDRE \i_reg_120_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[22]),
        .Q(\i_reg_120_reg[30]_0 [22]),
        .R(1'b0));
  FDRE \i_reg_120_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[23]),
        .Q(\i_reg_120_reg[30]_0 [23]),
        .R(1'b0));
  FDRE \i_reg_120_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[24]),
        .Q(\i_reg_120_reg[30]_0 [24]),
        .R(1'b0));
  FDRE \i_reg_120_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[25]),
        .Q(\i_reg_120_reg[30]_0 [25]),
        .R(1'b0));
  FDRE \i_reg_120_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[26]),
        .Q(\i_reg_120_reg[30]_0 [26]),
        .R(1'b0));
  FDRE \i_reg_120_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[27]),
        .Q(\i_reg_120_reg[30]_0 [27]),
        .R(1'b0));
  FDRE \i_reg_120_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[28]),
        .Q(\i_reg_120_reg[30]_0 [28]),
        .R(1'b0));
  FDRE \i_reg_120_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[29]),
        .Q(\i_reg_120_reg[30]_0 [29]),
        .R(1'b0));
  FDRE \i_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[2]),
        .Q(\i_reg_120_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \i_reg_120_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[30]),
        .Q(\i_reg_120_reg[30]_0 [30]),
        .R(1'b0));
  FDRE \i_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[3]),
        .Q(\i_reg_120_reg[30]_0 [3]),
        .R(1'b0));
  FDRE \i_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[4]),
        .Q(\i_reg_120_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \i_reg_120_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[5]),
        .Q(\i_reg_120_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \i_reg_120_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[6]),
        .Q(\i_reg_120_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \i_reg_120_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[7]),
        .Q(\i_reg_120_reg[30]_0 [7]),
        .R(1'b0));
  FDRE \i_reg_120_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[8]),
        .Q(\i_reg_120_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \i_reg_120_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i[9]),
        .Q(\i_reg_120_reg[30]_0 [9]),
        .R(1'b0));
  CARRY4 icmp_ln17_fu_92_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln17_fu_92_p2_carry_n_2,icmp_ln17_fu_92_p2_carry_n_3,icmp_ln17_fu_92_p2_carry_n_4,icmp_ln17_fu_92_p2_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln17_fu_92_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}));
  CARRY4 icmp_ln17_fu_92_p2_carry__0
       (.CI(icmp_ln17_fu_92_p2_carry_n_2),
        .CO({icmp_ln17_fu_92_p2_carry__0_n_2,icmp_ln17_fu_92_p2_carry__0_n_3,icmp_ln17_fu_92_p2_carry__0_n_4,icmp_ln17_fu_92_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln17_fu_92_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}));
  CARRY4 icmp_ln17_fu_92_p2_carry__1
       (.CI(icmp_ln17_fu_92_p2_carry__0_n_2),
        .CO({NLW_icmp_ln17_fu_92_p2_carry__1_CO_UNCONNECTED[3],icmp_ln17_fu_92_p2,icmp_ln17_fu_92_p2_carry__1_n_4,icmp_ln17_fu_92_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln17_fu_92_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}));
  LUT6 #(
    .INIT(64'hF0F0E0000000E000)) 
    \mem[30]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\mem_reg[0] ),
        .I5(\mem_reg[0]_0 ),
        .O(push_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark_start_for_countCycles_U0
   (start_for_countCycles_U0_full_n,
    countCycles_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    results_BVALID,
    Q,
    ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready,
    \mOutPtr_reg[0]_1 ,
    SR);
  output start_for_countCycles_U0_full_n;
  output countCycles_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input results_BVALID;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire countCycles_U0_ap_start;
  wire internal_empty_n_i_1__1_n_2;
  wire internal_full_n_i_1__1_n_2;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[1]_i_2_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire results_BVALID;
  wire start_for_countCycles_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0A8A0A8A0A800A8)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(mOutPtr0__4),
        .I2(countCycles_U0_ap_start),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_2),
        .Q(countCycles_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDD5DDDD)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(start_for_countCycles_U0_full_n),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(mOutPtr0__4),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_2
       (.I0(countCycles_U0_ap_start),
        .I1(results_BVALID),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(start_for_countCycles_U0_full_n),
        .O(mOutPtr0__4));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    internal_full_n_i_3
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_once_reg),
        .I2(start_for_countCycles_U0_full_n),
        .I3(countCycles_U0_ap_start),
        .I4(results_BVALID),
        .I5(Q),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_2),
        .Q(start_for_countCycles_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDD2DDDDD22D22222)) 
    \mOutPtr[0]_i_1 
       (.I0(countCycles_U0_ap_start),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_once_reg),
        .I4(start_for_countCycles_U0_full_n),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr[1]_i_2_n_2 ),
        .I2(Q),
        .I3(results_BVALID),
        .I4(countCycles_U0_ap_start),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mOutPtr[1]_i_2 
       (.I0(start_for_countCycles_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(\mOutPtr[1]_i_2_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(SR));
endmodule

(* CHECK_LICENSE_TYPE = "pynq_ddrbench_ddrBenchmark_0_0,ddrBenchmark,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "ddrBenchmark,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_results_AWADDR,
    m_axi_results_AWLEN,
    m_axi_results_AWSIZE,
    m_axi_results_AWBURST,
    m_axi_results_AWLOCK,
    m_axi_results_AWREGION,
    m_axi_results_AWCACHE,
    m_axi_results_AWPROT,
    m_axi_results_AWQOS,
    m_axi_results_AWVALID,
    m_axi_results_AWREADY,
    m_axi_results_WDATA,
    m_axi_results_WSTRB,
    m_axi_results_WLAST,
    m_axi_results_WVALID,
    m_axi_results_WREADY,
    m_axi_results_BRESP,
    m_axi_results_BVALID,
    m_axi_results_BREADY,
    m_axi_results_ARADDR,
    m_axi_results_ARLEN,
    m_axi_results_ARSIZE,
    m_axi_results_ARBURST,
    m_axi_results_ARLOCK,
    m_axi_results_ARREGION,
    m_axi_results_ARCACHE,
    m_axi_results_ARPROT,
    m_axi_results_ARQOS,
    m_axi_results_ARVALID,
    m_axi_results_ARREADY,
    m_axi_results_RDATA,
    m_axi_results_RRESP,
    m_axi_results_RLAST,
    m_axi_results_RVALID,
    m_axi_results_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN pynq_ddrbench_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:m_axi_results, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN pynq_ddrbench_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [63:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [7:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [63:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 64, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN pynq_ddrbench_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWADDR" *) output [63:0]m_axi_results_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWLEN" *) output [7:0]m_axi_results_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWSIZE" *) output [2:0]m_axi_results_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWBURST" *) output [1:0]m_axi_results_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWLOCK" *) output [1:0]m_axi_results_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWREGION" *) output [3:0]m_axi_results_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWCACHE" *) output [3:0]m_axi_results_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWPROT" *) output [2:0]m_axi_results_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWQOS" *) output [3:0]m_axi_results_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWVALID" *) output m_axi_results_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results AWREADY" *) input m_axi_results_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results WDATA" *) output [63:0]m_axi_results_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results WSTRB" *) output [7:0]m_axi_results_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results WLAST" *) output m_axi_results_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results WVALID" *) output m_axi_results_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results WREADY" *) input m_axi_results_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results BRESP" *) input [1:0]m_axi_results_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results BVALID" *) input m_axi_results_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results BREADY" *) output m_axi_results_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARADDR" *) output [63:0]m_axi_results_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARLEN" *) output [7:0]m_axi_results_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARSIZE" *) output [2:0]m_axi_results_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARBURST" *) output [1:0]m_axi_results_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARLOCK" *) output [1:0]m_axi_results_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARREGION" *) output [3:0]m_axi_results_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARCACHE" *) output [3:0]m_axi_results_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARPROT" *) output [2:0]m_axi_results_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARQOS" *) output [3:0]m_axi_results_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARVALID" *) output m_axi_results_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results ARREADY" *) input m_axi_results_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results RDATA" *) input [63:0]m_axi_results_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results RRESP" *) input [1:0]m_axi_results_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results RLAST" *) input m_axi_results_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results RVALID" *) input m_axi_results_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_results RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_results, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 64, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN pynq_ddrbench_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_results_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:3]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [63:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [30:0]\^m_axi_gmem_WDATA ;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:3]\^m_axi_results_AWADDR ;
  wire [3:0]\^m_axi_results_AWLEN ;
  wire m_axi_results_AWREADY;
  wire m_axi_results_AWVALID;
  wire m_axi_results_BREADY;
  wire m_axi_results_BVALID;
  wire m_axi_results_RREADY;
  wire m_axi_results_RVALID;
  wire [63:0]m_axi_results_WDATA;
  wire m_axi_results_WLAST;
  wire m_axi_results_WREADY;
  wire [7:0]m_axi_results_WSTRB;
  wire m_axi_results_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_results_ARVALID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [63:31]NLW_inst_m_axi_gmem_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [63:8]NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_results_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_results_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_results_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_results_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_results_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_results_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_results_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_results_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_results_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_results_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_results_ARUSER_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_results_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_results_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_results_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_results_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_results_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_results_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_results_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_results_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_results_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_results_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_results_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_results_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_results_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:3] = \^m_axi_gmem_ARADDR [63:3];
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const1> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const1> ;
  assign m_axi_gmem_WDATA[63] = \<const0> ;
  assign m_axi_gmem_WDATA[62] = \<const0> ;
  assign m_axi_gmem_WDATA[61] = \<const0> ;
  assign m_axi_gmem_WDATA[60] = \<const0> ;
  assign m_axi_gmem_WDATA[59] = \<const0> ;
  assign m_axi_gmem_WDATA[58] = \<const0> ;
  assign m_axi_gmem_WDATA[57] = \<const0> ;
  assign m_axi_gmem_WDATA[56] = \<const0> ;
  assign m_axi_gmem_WDATA[55] = \<const0> ;
  assign m_axi_gmem_WDATA[54] = \<const0> ;
  assign m_axi_gmem_WDATA[53] = \<const0> ;
  assign m_axi_gmem_WDATA[52] = \<const0> ;
  assign m_axi_gmem_WDATA[51] = \<const0> ;
  assign m_axi_gmem_WDATA[50] = \<const0> ;
  assign m_axi_gmem_WDATA[49] = \<const0> ;
  assign m_axi_gmem_WDATA[48] = \<const0> ;
  assign m_axi_gmem_WDATA[47] = \<const0> ;
  assign m_axi_gmem_WDATA[46] = \<const0> ;
  assign m_axi_gmem_WDATA[45] = \<const0> ;
  assign m_axi_gmem_WDATA[44] = \<const0> ;
  assign m_axi_gmem_WDATA[43] = \<const0> ;
  assign m_axi_gmem_WDATA[42] = \<const0> ;
  assign m_axi_gmem_WDATA[41] = \<const0> ;
  assign m_axi_gmem_WDATA[40] = \<const0> ;
  assign m_axi_gmem_WDATA[39] = \<const0> ;
  assign m_axi_gmem_WDATA[38] = \<const0> ;
  assign m_axi_gmem_WDATA[37] = \<const0> ;
  assign m_axi_gmem_WDATA[36] = \<const0> ;
  assign m_axi_gmem_WDATA[35] = \<const0> ;
  assign m_axi_gmem_WDATA[34] = \<const0> ;
  assign m_axi_gmem_WDATA[33] = \<const0> ;
  assign m_axi_gmem_WDATA[32] = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30:0] = \^m_axi_gmem_WDATA [30:0];
  assign m_axi_results_ARADDR[63] = \<const0> ;
  assign m_axi_results_ARADDR[62] = \<const0> ;
  assign m_axi_results_ARADDR[61] = \<const0> ;
  assign m_axi_results_ARADDR[60] = \<const0> ;
  assign m_axi_results_ARADDR[59] = \<const0> ;
  assign m_axi_results_ARADDR[58] = \<const0> ;
  assign m_axi_results_ARADDR[57] = \<const0> ;
  assign m_axi_results_ARADDR[56] = \<const0> ;
  assign m_axi_results_ARADDR[55] = \<const0> ;
  assign m_axi_results_ARADDR[54] = \<const0> ;
  assign m_axi_results_ARADDR[53] = \<const0> ;
  assign m_axi_results_ARADDR[52] = \<const0> ;
  assign m_axi_results_ARADDR[51] = \<const0> ;
  assign m_axi_results_ARADDR[50] = \<const0> ;
  assign m_axi_results_ARADDR[49] = \<const0> ;
  assign m_axi_results_ARADDR[48] = \<const0> ;
  assign m_axi_results_ARADDR[47] = \<const0> ;
  assign m_axi_results_ARADDR[46] = \<const0> ;
  assign m_axi_results_ARADDR[45] = \<const0> ;
  assign m_axi_results_ARADDR[44] = \<const0> ;
  assign m_axi_results_ARADDR[43] = \<const0> ;
  assign m_axi_results_ARADDR[42] = \<const0> ;
  assign m_axi_results_ARADDR[41] = \<const0> ;
  assign m_axi_results_ARADDR[40] = \<const0> ;
  assign m_axi_results_ARADDR[39] = \<const0> ;
  assign m_axi_results_ARADDR[38] = \<const0> ;
  assign m_axi_results_ARADDR[37] = \<const0> ;
  assign m_axi_results_ARADDR[36] = \<const0> ;
  assign m_axi_results_ARADDR[35] = \<const0> ;
  assign m_axi_results_ARADDR[34] = \<const0> ;
  assign m_axi_results_ARADDR[33] = \<const0> ;
  assign m_axi_results_ARADDR[32] = \<const0> ;
  assign m_axi_results_ARADDR[31] = \<const0> ;
  assign m_axi_results_ARADDR[30] = \<const0> ;
  assign m_axi_results_ARADDR[29] = \<const0> ;
  assign m_axi_results_ARADDR[28] = \<const0> ;
  assign m_axi_results_ARADDR[27] = \<const0> ;
  assign m_axi_results_ARADDR[26] = \<const0> ;
  assign m_axi_results_ARADDR[25] = \<const0> ;
  assign m_axi_results_ARADDR[24] = \<const0> ;
  assign m_axi_results_ARADDR[23] = \<const0> ;
  assign m_axi_results_ARADDR[22] = \<const0> ;
  assign m_axi_results_ARADDR[21] = \<const0> ;
  assign m_axi_results_ARADDR[20] = \<const0> ;
  assign m_axi_results_ARADDR[19] = \<const0> ;
  assign m_axi_results_ARADDR[18] = \<const0> ;
  assign m_axi_results_ARADDR[17] = \<const0> ;
  assign m_axi_results_ARADDR[16] = \<const0> ;
  assign m_axi_results_ARADDR[15] = \<const0> ;
  assign m_axi_results_ARADDR[14] = \<const0> ;
  assign m_axi_results_ARADDR[13] = \<const0> ;
  assign m_axi_results_ARADDR[12] = \<const0> ;
  assign m_axi_results_ARADDR[11] = \<const0> ;
  assign m_axi_results_ARADDR[10] = \<const0> ;
  assign m_axi_results_ARADDR[9] = \<const0> ;
  assign m_axi_results_ARADDR[8] = \<const0> ;
  assign m_axi_results_ARADDR[7] = \<const0> ;
  assign m_axi_results_ARADDR[6] = \<const0> ;
  assign m_axi_results_ARADDR[5] = \<const0> ;
  assign m_axi_results_ARADDR[4] = \<const0> ;
  assign m_axi_results_ARADDR[3] = \<const0> ;
  assign m_axi_results_ARADDR[2] = \<const0> ;
  assign m_axi_results_ARADDR[1] = \<const0> ;
  assign m_axi_results_ARADDR[0] = \<const0> ;
  assign m_axi_results_ARBURST[1] = \<const0> ;
  assign m_axi_results_ARBURST[0] = \<const1> ;
  assign m_axi_results_ARCACHE[3] = \<const0> ;
  assign m_axi_results_ARCACHE[2] = \<const0> ;
  assign m_axi_results_ARCACHE[1] = \<const1> ;
  assign m_axi_results_ARCACHE[0] = \<const1> ;
  assign m_axi_results_ARLEN[7] = \<const0> ;
  assign m_axi_results_ARLEN[6] = \<const0> ;
  assign m_axi_results_ARLEN[5] = \<const0> ;
  assign m_axi_results_ARLEN[4] = \<const0> ;
  assign m_axi_results_ARLEN[3] = \<const0> ;
  assign m_axi_results_ARLEN[2] = \<const0> ;
  assign m_axi_results_ARLEN[1] = \<const0> ;
  assign m_axi_results_ARLEN[0] = \<const0> ;
  assign m_axi_results_ARLOCK[1] = \<const0> ;
  assign m_axi_results_ARLOCK[0] = \<const0> ;
  assign m_axi_results_ARPROT[2] = \<const0> ;
  assign m_axi_results_ARPROT[1] = \<const0> ;
  assign m_axi_results_ARPROT[0] = \<const0> ;
  assign m_axi_results_ARQOS[3] = \<const0> ;
  assign m_axi_results_ARQOS[2] = \<const0> ;
  assign m_axi_results_ARQOS[1] = \<const0> ;
  assign m_axi_results_ARQOS[0] = \<const0> ;
  assign m_axi_results_ARREGION[3] = \<const0> ;
  assign m_axi_results_ARREGION[2] = \<const0> ;
  assign m_axi_results_ARREGION[1] = \<const0> ;
  assign m_axi_results_ARREGION[0] = \<const0> ;
  assign m_axi_results_ARSIZE[2] = \<const0> ;
  assign m_axi_results_ARSIZE[1] = \<const1> ;
  assign m_axi_results_ARSIZE[0] = \<const1> ;
  assign m_axi_results_ARVALID = \<const0> ;
  assign m_axi_results_AWADDR[63:3] = \^m_axi_results_AWADDR [63:3];
  assign m_axi_results_AWADDR[2] = \<const0> ;
  assign m_axi_results_AWADDR[1] = \<const0> ;
  assign m_axi_results_AWADDR[0] = \<const0> ;
  assign m_axi_results_AWBURST[1] = \<const0> ;
  assign m_axi_results_AWBURST[0] = \<const1> ;
  assign m_axi_results_AWCACHE[3] = \<const0> ;
  assign m_axi_results_AWCACHE[2] = \<const0> ;
  assign m_axi_results_AWCACHE[1] = \<const1> ;
  assign m_axi_results_AWCACHE[0] = \<const1> ;
  assign m_axi_results_AWLEN[7] = \<const0> ;
  assign m_axi_results_AWLEN[6] = \<const0> ;
  assign m_axi_results_AWLEN[5] = \<const0> ;
  assign m_axi_results_AWLEN[4] = \<const0> ;
  assign m_axi_results_AWLEN[3:0] = \^m_axi_results_AWLEN [3:0];
  assign m_axi_results_AWLOCK[1] = \<const0> ;
  assign m_axi_results_AWLOCK[0] = \<const0> ;
  assign m_axi_results_AWPROT[2] = \<const0> ;
  assign m_axi_results_AWPROT[1] = \<const0> ;
  assign m_axi_results_AWPROT[0] = \<const0> ;
  assign m_axi_results_AWQOS[3] = \<const0> ;
  assign m_axi_results_AWQOS[2] = \<const0> ;
  assign m_axi_results_AWQOS[1] = \<const0> ;
  assign m_axi_results_AWQOS[0] = \<const0> ;
  assign m_axi_results_AWREGION[3] = \<const0> ;
  assign m_axi_results_AWREGION[2] = \<const0> ;
  assign m_axi_results_AWREGION[1] = \<const0> ;
  assign m_axi_results_AWREGION[0] = \<const0> ;
  assign m_axi_results_AWSIZE[2] = \<const0> ;
  assign m_axi_results_AWSIZE[1] = \<const1> ;
  assign m_axi_results_AWSIZE[0] = \<const1> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_RESULTS_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_RESULTS_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_RESULTS_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_RESULTS_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_RESULTS_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_RESULTS_DATA_WIDTH = "64" *) 
  (* C_M_AXI_RESULTS_ID_WIDTH = "1" *) 
  (* C_M_AXI_RESULTS_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_RESULTS_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_RESULTS_USER_VALUE = "0" *) 
  (* C_M_AXI_RESULTS_WSTRB_WIDTH = "8" *) 
  (* C_M_AXI_RESULTS_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ddrBenchmark inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[2:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[2:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA({NLW_inst_m_axi_gmem_WDATA_UNCONNECTED[63:31],\^m_axi_gmem_WDATA }),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB({NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED[63:8],m_axi_gmem_WSTRB}),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .m_axi_results_ARADDR(NLW_inst_m_axi_results_ARADDR_UNCONNECTED[63:0]),
        .m_axi_results_ARBURST(NLW_inst_m_axi_results_ARBURST_UNCONNECTED[1:0]),
        .m_axi_results_ARCACHE(NLW_inst_m_axi_results_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_results_ARID(NLW_inst_m_axi_results_ARID_UNCONNECTED[0]),
        .m_axi_results_ARLEN(NLW_inst_m_axi_results_ARLEN_UNCONNECTED[7:0]),
        .m_axi_results_ARLOCK(NLW_inst_m_axi_results_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_results_ARPROT(NLW_inst_m_axi_results_ARPROT_UNCONNECTED[2:0]),
        .m_axi_results_ARQOS(NLW_inst_m_axi_results_ARQOS_UNCONNECTED[3:0]),
        .m_axi_results_ARREADY(1'b0),
        .m_axi_results_ARREGION(NLW_inst_m_axi_results_ARREGION_UNCONNECTED[3:0]),
        .m_axi_results_ARSIZE(NLW_inst_m_axi_results_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_results_ARUSER(NLW_inst_m_axi_results_ARUSER_UNCONNECTED[0]),
        .m_axi_results_ARVALID(NLW_inst_m_axi_results_ARVALID_UNCONNECTED),
        .m_axi_results_AWADDR({\^m_axi_results_AWADDR ,NLW_inst_m_axi_results_AWADDR_UNCONNECTED[2:0]}),
        .m_axi_results_AWBURST(NLW_inst_m_axi_results_AWBURST_UNCONNECTED[1:0]),
        .m_axi_results_AWCACHE(NLW_inst_m_axi_results_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_results_AWID(NLW_inst_m_axi_results_AWID_UNCONNECTED[0]),
        .m_axi_results_AWLEN({NLW_inst_m_axi_results_AWLEN_UNCONNECTED[7:4],\^m_axi_results_AWLEN }),
        .m_axi_results_AWLOCK(NLW_inst_m_axi_results_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_results_AWPROT(NLW_inst_m_axi_results_AWPROT_UNCONNECTED[2:0]),
        .m_axi_results_AWQOS(NLW_inst_m_axi_results_AWQOS_UNCONNECTED[3:0]),
        .m_axi_results_AWREADY(m_axi_results_AWREADY),
        .m_axi_results_AWREGION(NLW_inst_m_axi_results_AWREGION_UNCONNECTED[3:0]),
        .m_axi_results_AWSIZE(NLW_inst_m_axi_results_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_results_AWUSER(NLW_inst_m_axi_results_AWUSER_UNCONNECTED[0]),
        .m_axi_results_AWVALID(m_axi_results_AWVALID),
        .m_axi_results_BID(1'b0),
        .m_axi_results_BREADY(m_axi_results_BREADY),
        .m_axi_results_BRESP({1'b0,1'b0}),
        .m_axi_results_BUSER(1'b0),
        .m_axi_results_BVALID(m_axi_results_BVALID),
        .m_axi_results_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_results_RID(1'b0),
        .m_axi_results_RLAST(1'b0),
        .m_axi_results_RREADY(m_axi_results_RREADY),
        .m_axi_results_RRESP({1'b0,1'b0}),
        .m_axi_results_RUSER(1'b0),
        .m_axi_results_RVALID(m_axi_results_RVALID),
        .m_axi_results_WDATA(m_axi_results_WDATA),
        .m_axi_results_WID(NLW_inst_m_axi_results_WID_UNCONNECTED[0]),
        .m_axi_results_WLAST(m_axi_results_WLAST),
        .m_axi_results_WREADY(m_axi_results_WREADY),
        .m_axi_results_WSTRB(m_axi_results_WSTRB),
        .m_axi_results_WUSER(NLW_inst_m_axi_results_WUSER_UNCONNECTED[0]),
        .m_axi_results_WVALID(m_axi_results_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
