Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 11 17:19:21 2025
| Host         : DESKTOP-MVBP66S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.228        0.000                      0                  140        0.239        0.000                      0                  140        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.228        0.000                      0                  140        0.239        0.000                      0                  140        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 3.175ns (42.877%)  route 4.230ns (57.123%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.901    12.729    save[31]_i_1_n_0
    SLICE_X83Y100        FDCE                                         r  save_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595    15.017    clk_i_IBUF_BUFG
    SLICE_X83Y100        FDCE                                         r  save_reg[22]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X83Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.957    save_reg[22]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 3.175ns (42.877%)  route 4.230ns (57.123%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.901    12.729    save[31]_i_1_n_0
    SLICE_X83Y100        FDCE                                         r  save_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595    15.017    clk_i_IBUF_BUFG
    SLICE_X83Y100        FDCE                                         r  save_reg[24]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X83Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.957    save_reg[24]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 3.175ns (42.877%)  route 4.230ns (57.123%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.901    12.729    save[31]_i_1_n_0
    SLICE_X83Y100        FDCE                                         r  save_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595    15.017    clk_i_IBUF_BUFG
    SLICE_X83Y100        FDCE                                         r  save_reg[25]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X83Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.957    save_reg[25]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 3.175ns (44.001%)  route 4.041ns (55.999%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.712    12.539    save[31]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  save_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595    15.017    clk_i_IBUF_BUFG
    SLICE_X82Y100        FDCE                                         r  save_reg[21]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.957    save_reg[21]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 3.175ns (44.125%)  route 4.020ns (55.875%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.692    12.519    save[31]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  save_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595    15.017    clk_i_IBUF_BUFG
    SLICE_X85Y100        FDCE                                         r  save_reg[27]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.957    save_reg[27]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 3.175ns (44.125%)  route 4.020ns (55.875%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.692    12.519    save[31]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  save_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595    15.017    clk_i_IBUF_BUFG
    SLICE_X85Y100        FDCE                                         r  save_reg[29]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.957    save_reg[29]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 3.175ns (44.125%)  route 4.020ns (55.875%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.692    12.519    save[31]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  save_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595    15.017    clk_i_IBUF_BUFG
    SLICE_X85Y100        FDCE                                         r  save_reg[30]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.957    save_reg[30]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 3.175ns (44.125%)  route 4.020ns (55.875%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.692    12.519    save[31]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  save_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595    15.017    clk_i_IBUF_BUFG
    SLICE_X85Y100        FDCE                                         r  save_reg[31]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.957    save_reg[31]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 3.175ns (44.224%)  route 4.004ns (55.776%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.675    12.503    save[31]_i_1_n_0
    SLICE_X83Y99         FDCE                                         r  save_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.611    15.034    clk_i_IBUF_BUFG
    SLICE_X83Y99         FDCE                                         r  save_reg[18]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X83Y99         FDCE (Setup_fdce_C_CE)      -0.205    15.052    save_reg[18]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 3.175ns (44.585%)  route 3.946ns (55.415%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    clk_i_IBUF_BUFG
    SLICE_X78Y95         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  count_reg[8]/Q
                         net (fo=3, routed)           0.633     6.435    count_reg_n_0_[8]
    SLICE_X79Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     7.134 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    count_reg[8]_i_2_n_0
    SLICE_X79Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    count_reg[12]_i_2_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    count_reg[16]_i_2_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    count_reg[20]_i_2_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    count_reg[24]_i_2_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 f  count_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.729     8.653    data0[26]
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.303     8.956 r  count[31]_i_25/O
                         net (fo=1, routed)           0.000     8.956    count[31]_i_25_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.489 r  count_reg[31]_i_5/CO[3]
                         net (fo=39, routed)          1.212    10.701    count1
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.825 f  save[31]_i_6/O
                         net (fo=7, routed)           0.328    11.153    save[31]_i_6_n_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.277 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427    11.704    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.828 r  save[31]_i_1/O
                         net (fo=32, routed)          0.617    12.445    save[31]_i_1_n_0
    SLICE_X83Y95         FDPE                                         r  save_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.610    15.033    clk_i_IBUF_BUFG
    SLICE_X83Y95         FDPE                                         r  save_reg[0]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X83Y95         FDPE (Setup_fdpe_C_CE)      -0.205    15.051    save_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  2.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.660%)  route 0.161ns (46.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.606     1.525    clk_i_IBUF_BUFG
    SLICE_X83Y95         FDPE                                         r  save_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.666 f  save_reg[0]/Q
                         net (fo=52, routed)          0.161     1.827    save_reg_n_0_[0]
    SLICE_X85Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  save[4]_i_1/O
                         net (fo=1, routed)           0.000     1.872    save[4]_i_1_n_0
    SLICE_X85Y95         FDCE                                         r  save_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.878     2.043    clk_i_IBUF_BUFG
    SLICE_X85Y95         FDCE                                         r  save_reg[4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X85Y95         FDCE (Hold_fdce_C_D)         0.092     1.633    save_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.950%)  route 0.179ns (49.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.606     1.525    clk_i_IBUF_BUFG
    SLICE_X83Y94         FDPE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.666 r  out_reg[0]/Q
                         net (fo=40, routed)          0.179     1.845    out_reg_n_0_[0]
    SLICE_X83Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.890 r  save[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    save[2]_i_1_n_0
    SLICE_X83Y95         FDCE                                         r  save_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.878     2.043    clk_i_IBUF_BUFG
    SLICE_X83Y95         FDCE                                         r  save_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X83Y95         FDCE (Hold_fdce_C_D)         0.092     1.633    save_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.606     1.525    clk_i_IBUF_BUFG
    SLICE_X83Y94         FDPE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.666 r  out_reg[0]/Q
                         net (fo=40, routed)          0.168     1.835    out_reg_n_0_[0]
    SLICE_X83Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.880 r  out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    out[0]_i_1_n_0
    SLICE_X83Y94         FDPE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.878     2.043    clk_i_IBUF_BUFG
    SLICE_X83Y94         FDPE                                         r  out_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y94         FDPE (Hold_fdpe_C_D)         0.091     1.616    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.607     1.526    clk_i_IBUF_BUFG
    SLICE_X87Y95         FDPE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.667 r  out_reg[2]/Q
                         net (fo=2, routed)           0.168     1.836    out_reg_n_0_[2]
    SLICE_X87Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.881 r  out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    out[2]_i_1_n_0
    SLICE_X87Y95         FDPE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X87Y95         FDPE                                         r  out_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y95         FDPE (Hold_fdpe_C_D)         0.091     1.617    out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.607     1.526    clk_i_IBUF_BUFG
    SLICE_X87Y94         FDPE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.667 r  out_reg[3]/Q
                         net (fo=2, routed)           0.168     1.836    out_reg_n_0_[3]
    SLICE_X87Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.881 r  out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    out[3]_i_1_n_0
    SLICE_X87Y94         FDPE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X87Y94         FDPE                                         r  out_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y94         FDPE (Hold_fdpe_C_D)         0.091     1.617    out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.607     1.526    clk_i_IBUF_BUFG
    SLICE_X88Y95         FDPE                                         r  out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDPE (Prop_fdpe_C_Q)         0.164     1.690 r  out_reg[5]/Q
                         net (fo=2, routed)           0.175     1.866    out_reg_n_0_[5]
    SLICE_X88Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.911 r  out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.911    out[5]_i_1_n_0
    SLICE_X88Y95         FDPE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X88Y95         FDPE                                         r  out_reg[5]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y95         FDPE (Hold_fdpe_C_D)         0.120     1.646    out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TXD_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.346%)  route 0.172ns (42.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.607     1.526    clk_i_IBUF_BUFG
    SLICE_X87Y94         FDPE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.667 r  out_reg[1]/Q
                         net (fo=2, routed)           0.121     1.788    out_reg_n_0_[1]
    SLICE_X87Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.833 r  TXD_o_i_7/O
                         net (fo=1, routed)           0.051     1.884    TXD_o_i_7_n_0
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.929 r  TXD_o_i_2/O
                         net (fo=1, routed)           0.000     1.929    TXD_o_i_2_n_0
    SLICE_X87Y96         FDRE                                         r  TXD_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  TXD_o_reg/C
                         clock pessimism             -0.501     1.542    
    SLICE_X87Y96         FDRE (Hold_fdre_C_D)         0.091     1.633    TXD_o_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.606     1.525    clk_i_IBUF_BUFG
    SLICE_X83Y95         FDPE                                         r  save_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.666 f  save_reg[0]/Q
                         net (fo=52, routed)          0.204     1.870    save_reg_n_0_[0]
    SLICE_X83Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.915 r  save[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    save[0]_i_1_n_0
    SLICE_X83Y95         FDPE                                         r  save_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.878     2.043    clk_i_IBUF_BUFG
    SLICE_X83Y95         FDPE                                         r  save_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y95         FDPE (Hold_fdpe_C_D)         0.091     1.616    save_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 save_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            save_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.493ns (73.666%)  route 0.176ns (26.334%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.607     1.526    clk_i_IBUF_BUFG
    SLICE_X85Y99         FDCE                                         r  save_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  save_reg[20]/Q
                         net (fo=3, routed)           0.076     1.744    save_reg_n_0_[20]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.898 r  save_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.898    save_reg[20]_i_2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.988 r  save_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.099     2.088    save_reg[24]_i_2_n_6
    SLICE_X83Y100        LUT6 (Prop_lut6_I5_O)        0.108     2.196 r  save[22]_i_1/O
                         net (fo=1, routed)           0.000     2.196    save[22]_i_1_n_0
    SLICE_X83Y100        FDCE                                         r  save_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    clk_i_IBUF_BUFG
    SLICE_X83Y100        FDCE                                         r  save_reg[22]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X83Y100        FDCE (Hold_fdce_C_D)         0.091     1.883    save_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 out_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.643%)  route 0.222ns (54.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.607     1.526    clk_i_IBUF_BUFG
    SLICE_X86Y96         FDPE                                         r  out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.667 r  out_reg[8]/Q
                         net (fo=2, routed)           0.222     1.889    out_reg_n_0_[8]
    SLICE_X86Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.934 r  out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.934    out[8]_i_1_n_0
    SLICE_X86Y96         FDPE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X86Y96         FDPE                                         r  out_reg[8]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y96         FDPE (Hold_fdpe_C_D)         0.091     1.617    out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y96    TXD_o_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X82Y94    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y96    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y96    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y96    count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y97    count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y97    count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y97    count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y97    count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y96    TXD_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y96    TXD_o_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X82Y94    count_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X82Y94    count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y96    TXD_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y96    TXD_o_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X82Y94    count_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X82Y94    count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y96    count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TXD_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TXD_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.589ns  (logic 4.011ns (60.881%)  route 2.577ns (39.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.732     5.335    clk_i_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  TXD_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  TXD_o_reg/Q
                         net (fo=1, routed)           2.577     8.368    TXD_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.923 r  TXD_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.923    TXD_o
    D4                                                                r  TXD_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TXD_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TXD_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.397ns (66.351%)  route 0.708ns (33.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.607     1.526    clk_i_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  TXD_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  TXD_o_reg/Q
                         net (fo=1, routed)           0.708     2.376    TXD_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.632 r  TXD_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.632    TXD_o
    D4                                                                r  TXD_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            save_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.865ns  (logic 1.725ns (21.928%)  route 6.140ns (78.072%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          4.812     6.289    rst_i_IBUF
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427     6.840    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  save[31]_i_1/O
                         net (fo=32, routed)          0.901     7.865    save[31]_i_1_n_0
    SLICE_X83Y100        FDCE                                         r  save_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595     5.017    clk_i_IBUF_BUFG
    SLICE_X83Y100        FDCE                                         r  save_reg[22]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            save_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.865ns  (logic 1.725ns (21.928%)  route 6.140ns (78.072%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          4.812     6.289    rst_i_IBUF
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427     6.840    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  save[31]_i_1/O
                         net (fo=32, routed)          0.901     7.865    save[31]_i_1_n_0
    SLICE_X83Y100        FDCE                                         r  save_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595     5.017    clk_i_IBUF_BUFG
    SLICE_X83Y100        FDCE                                         r  save_reg[24]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            save_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.865ns  (logic 1.725ns (21.928%)  route 6.140ns (78.072%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          4.812     6.289    rst_i_IBUF
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427     6.840    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  save[31]_i_1/O
                         net (fo=32, routed)          0.901     7.865    save[31]_i_1_n_0
    SLICE_X83Y100        FDCE                                         r  save_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595     5.017    clk_i_IBUF_BUFG
    SLICE_X83Y100        FDCE                                         r  save_reg[25]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            TXD_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 1.601ns (20.771%)  route 6.105ns (79.229%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          5.582     7.059    rst_i_IBUF
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.183 r  TXD_o_i_1/O
                         net (fo=1, routed)           0.523     7.706    TXD_o2_out
    SLICE_X87Y96         FDRE                                         r  TXD_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.612     5.035    clk_i_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  TXD_o_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.690ns  (logic 1.725ns (22.426%)  route 5.966ns (77.574%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          5.572     7.048    rst_i_IBUF
    SLICE_X84Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.172 r  out[0]_i_3/O
                         net (fo=1, routed)           0.394     7.566    out[0]_i_3_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.690 r  out[0]_i_1/O
                         net (fo=1, routed)           0.000     7.690    out[0]_i_1_n_0
    SLICE_X83Y94         FDPE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.610     5.033    clk_i_IBUF_BUFG
    SLICE_X83Y94         FDPE                                         r  out_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            save_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.675ns  (logic 1.725ns (22.469%)  route 5.951ns (77.531%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          4.812     6.289    rst_i_IBUF
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427     6.840    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  save[31]_i_1/O
                         net (fo=32, routed)          0.712     7.675    save[31]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  save_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595     5.017    clk_i_IBUF_BUFG
    SLICE_X82Y100        FDCE                                         r  save_reg[21]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            save_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.655ns  (logic 1.725ns (22.529%)  route 5.930ns (77.471%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          4.812     6.289    rst_i_IBUF
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427     6.840    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  save[31]_i_1/O
                         net (fo=32, routed)          0.692     7.655    save[31]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  save_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595     5.017    clk_i_IBUF_BUFG
    SLICE_X85Y100        FDCE                                         r  save_reg[27]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            save_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.655ns  (logic 1.725ns (22.529%)  route 5.930ns (77.471%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          4.812     6.289    rst_i_IBUF
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427     6.840    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  save[31]_i_1/O
                         net (fo=32, routed)          0.692     7.655    save[31]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  save_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595     5.017    clk_i_IBUF_BUFG
    SLICE_X85Y100        FDCE                                         r  save_reg[29]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            save_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.655ns  (logic 1.725ns (22.529%)  route 5.930ns (77.471%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          4.812     6.289    rst_i_IBUF
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427     6.840    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  save[31]_i_1/O
                         net (fo=32, routed)          0.692     7.655    save[31]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  save_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595     5.017    clk_i_IBUF_BUFG
    SLICE_X85Y100        FDCE                                         r  save_reg[30]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            save_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.655ns  (logic 1.725ns (22.529%)  route 5.930ns (77.471%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=80, routed)          4.812     6.289    rst_i_IBUF
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  save[31]_i_3/O
                         net (fo=8, routed)           0.427     6.840    save[31]_i_3_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  save[31]_i_1/O
                         net (fo=32, routed)          0.692     7.655    save[31]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  save_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.595     5.017    clk_i_IBUF_BUFG
    SLICE_X85Y100        FDCE                                         r  save_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.302ns (20.277%)  route 1.189ns (79.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.189     1.447    RXD_i_IBUF
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.492 r  out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.492    out[0]_i_1_n_0
    SLICE_X83Y94         FDPE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.878     2.043    clk_i_IBUF_BUFG
    SLICE_X83Y94         FDPE                                         r  out_reg[0]/C

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.302ns (19.638%)  route 1.238ns (80.362%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.238     1.495    RXD_i_IBUF
    SLICE_X87Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.540 r  out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.540    out[2]_i_1_n_0
    SLICE_X87Y95         FDPE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X87Y95         FDPE                                         r  out_reg[2]/C

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.302ns (19.469%)  route 1.251ns (80.531%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.251     1.508    RXD_i_IBUF
    SLICE_X88Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.553 r  out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.553    out[5]_i_1_n_0
    SLICE_X88Y95         FDPE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X88Y95         FDPE                                         r  out_reg[5]/C

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.302ns (19.403%)  route 1.256ns (80.597%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.256     1.514    RXD_i_IBUF
    SLICE_X86Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.559 r  out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.559    out[8]_i_1_n_0
    SLICE_X86Y96         FDPE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X86Y96         FDPE                                         r  out_reg[8]/C

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.302ns (19.063%)  route 1.284ns (80.937%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.284     1.542    RXD_i_IBUF
    SLICE_X87Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.587 r  out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.587    out[7]_i_1_n_0
    SLICE_X87Y95         FDPE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X87Y95         FDPE                                         r  out_reg[7]/C

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.302ns (18.497%)  route 1.333ns (81.503%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.333     1.590    RXD_i_IBUF
    SLICE_X87Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.635 r  out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.635    out[6]_i_1_n_0
    SLICE_X87Y95         FDPE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X87Y95         FDPE                                         r  out_reg[6]/C

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.302ns (18.371%)  route 1.344ns (81.629%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.344     1.601    RXD_i_IBUF
    SLICE_X86Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.646 r  out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.646    out[4]_i_1_n_0
    SLICE_X86Y94         FDPE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X86Y94         FDPE                                         r  out_reg[4]/C

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.302ns (17.822%)  route 1.395ns (82.178%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.395     1.652    RXD_i_IBUF
    SLICE_X87Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.697 r  out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.697    out[1]_i_1_n_0
    SLICE_X87Y94         FDPE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X87Y94         FDPE                                         r  out_reg[1]/C

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.302ns (17.811%)  route 1.396ns (82.189%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.396     1.653    RXD_i_IBUF
    SLICE_X87Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.698 r  out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.698    out[3]_i_1_n_0
    SLICE_X87Y94         FDPE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X87Y94         FDPE                                         r  out_reg[3]/C

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            out_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.347ns (18.871%)  route 1.494ns (81.129%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=10, routed)          1.303     1.560    RXD_i_IBUF
    SLICE_X86Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.605 r  out[9]_i_2/O
                         net (fo=1, routed)           0.191     1.796    out[9]_i_2_n_0
    SLICE_X86Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.841    out[9]_i_1_n_0
    SLICE_X86Y96         FDPE                                         r  out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.879     2.044    clk_i_IBUF_BUFG
    SLICE_X86Y96         FDPE                                         r  out_reg[9]/C





