<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › powerdomains44xx_data.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>powerdomains44xx_data.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP4 Power domains framework</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2011 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2009-2011 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Abhijit Pagare (abhijitpagare@ti.com)</span>
<span class="cm"> * Benoit Cousson (b-cousson@ti.com)</span>
<span class="cm"> * Paul Walmsley (paul@pwsan.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This file is automatically generated from the OMAP hardware databases.</span>
<span class="cm"> * We respectfully ask that any modifications to this file be coordinated</span>
<span class="cm"> * with the public linux-omap@vger.kernel.org mailing list and the</span>
<span class="cm"> * authors above to ensure that the autogeneration scripts are kept</span>
<span class="cm"> * up-to-date with the file contents.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &quot;powerdomain.h&quot;</span>

<span class="cp">#include &quot;prcm-common.h&quot;</span>
<span class="cp">#include &quot;prcm44xx.h&quot;</span>
<span class="cp">#include &quot;prm-regbits-44xx.h&quot;</span>
<span class="cp">#include &quot;prm44xx.h&quot;</span>
<span class="cp">#include &quot;prcm_mpu44xx.h&quot;</span>

<span class="cm">/* core_44xx_pwrdm: CORE power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">core_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_CORE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* core_nret_bank */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>	<span class="cm">/* core_ocmram */</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>	<span class="cm">/* core_other_bank */</span>
		<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* ducati_l2ram */</span>
		<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* ducati_unicache */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* core_nret_bank */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* core_ocmram */</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* core_other_bank */</span>
		<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* ducati_l2ram */</span>
		<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* ducati_unicache */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* gfx_44xx_pwrdm: 3D accelerator power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">gfx_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;gfx_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_GFX_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* gfx_mem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* gfx_mem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* abe_44xx_pwrdm: Audio back end power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">abe_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;abe_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;iva&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_ABE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>	<span class="cm">/* aessmem */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* periphmem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* aessmem */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* periphmem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* dss_44xx_pwrdm: Display subsystem power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">dss_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;dss_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_DSS_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* dss_mem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* dss_mem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* tesla_44xx_pwrdm: Tesla processor power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">tesla_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;tesla_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;iva&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_TESLA_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>	<span class="cm">/* tesla_edma */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* tesla_l1 */</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* tesla_l2 */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* tesla_edma */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* tesla_l1 */</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* tesla_l2 */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* wkup_44xx_pwrdm: Wake-up power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">wkup_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;wkup_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;wakeup&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_WKUP_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* wkup_bank */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* wkup_bank */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* cpu0_44xx_pwrdm: MPU0 processor and Neon coprocessor power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">cpu0_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;cpu0_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mpu&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_CPU0_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* cpu0_l1 */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* cpu0_l1 */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* cpu1_44xx_pwrdm: MPU1 processor and Neon coprocessor power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">cpu1_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;cpu1_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mpu&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_CPU1_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* cpu1_l1 */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* cpu1_l1 */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* emu_44xx_pwrdm: Emulation power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">emu_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;emu_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;wakeup&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_EMU_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* emu_bank */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* emu_bank */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* mpu_44xx_pwrdm: Modena processor and the Neon coprocessor power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">mpu_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;mpu_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mpu&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_MPU_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* mpu_l1 */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* mpu_l2 */</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>	<span class="cm">/* mpu_ram */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* mpu_l1 */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* mpu_l2 */</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* mpu_ram */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* ivahd_44xx_pwrdm: IVA-HD power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">ivahd_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;ivahd_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;iva&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_IVAHD_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* hwa_mem */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* sl2_mem */</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* tcm1_mem */</span>
		<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	<span class="cm">/* tcm2_mem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* hwa_mem */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* sl2_mem */</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* tcm1_mem */</span>
		<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* tcm2_mem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* cam_44xx_pwrdm: Camera subsystem power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">cam_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;cam_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_CAM_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* cam_mem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* cam_mem */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* l3init_44xx_pwrdm: L3 initators pheripherals power domain  */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">l3init_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l3init_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_L3INIT_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* l3init_bank1 */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* l3init_bank1 */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* l4per_44xx_pwrdm: Target peripherals power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">l4per_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l4per_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_L4PER_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF</span><span class="p">,</span>	<span class="cm">/* nonretained_bank */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>	<span class="cm">/* retained_bank */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* nonretained_bank */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>	<span class="cm">/* retained_bank */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * always_on_core_44xx_pwrdm: Always ON logic that sits in VDD_CORE voltage</span>
<span class="cm"> * domain</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">always_on_core_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;always_on_core_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_ALWAYS_ON_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* cefuse_44xx_pwrdm: Customer efuse controller power domain */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">cefuse_44xx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;cefuse_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_CEFUSE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_LOWPOWERSTATECHANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The following power domains are not under SW control</span>
<span class="cm"> *</span>
<span class="cm"> * always_on_iva</span>
<span class="cm"> * always_on_mpu</span>
<span class="cm"> * stdefuse</span>
<span class="cm"> */</span>

<span class="cm">/* As powerdomains are added or removed above, this list must also be changed */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">powerdomains_omap44xx</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">core_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gfx_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">abe_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dss_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tesla_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">wkup_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cpu0_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cpu1_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">emu_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mpu_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ivahd_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l3init_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l4per_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">always_on_core_44xx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cefuse_44xx_pwrdm</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap44xx_powerdomains_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pwrdm_register_platform_funcs</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap4_pwrdm_operations</span><span class="p">);</span>
	<span class="n">pwrdm_register_pwrdms</span><span class="p">(</span><span class="n">powerdomains_omap44xx</span><span class="p">);</span>
	<span class="n">pwrdm_complete_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
