{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649701762262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649701762262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 21:29:22 2022 " "Processing started: Mon Apr 11 21:29:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649701762262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701762262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c map " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701762262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649701762503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649701762503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "map.sv(23) " "Verilog HDL information at map.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649701769976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map.sv 1 1 " "Found 1 design units, including 1 entities, in source file map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map " "Found entity 1: map" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649701769978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701769978 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench_game.sv(44) " "Verilog HDL warning at testbench_game.sv(44): extended using \"x\" or \"z\"" {  } { { "testbench_game.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/testbench_game.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649701769978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench_game.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/testbench_game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649701769978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701769978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "map " "Elaborating entity \"map\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649701770009 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pobeda map.sv(23) " "Inferred latch for \"pobeda\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770011 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "the_end map.sv(23) " "Inferred latch for \"the_end\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770011 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sword map.sv(23) " "Inferred latch for \"sword\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770011 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Loose map.sv(23) " "Inferred latch for \"nextstate.Loose\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770011 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Victory map.sv(23) " "Inferred latch for \"nextstate.Victory\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770011 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.necropolis map.sv(23) " "Inferred latch for \"nextstate.necropolis\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770011 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Dragon map.sv(23) " "Inferred latch for \"nextstate.Dragon\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770011 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.the_sword_cache map.sv(23) " "Inferred latch for \"nextstate.the_sword_cache\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770011 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.river map.sv(23) " "Inferred latch for \"nextstate.river\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770012 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.tunnel map.sv(23) " "Inferred latch for \"nextstate.tunnel\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770012 "|map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.cave map.sv(23) " "Inferred latch for \"nextstate.cave\" at map.sv(23)" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770012 "|map"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pobeda " "Latch pobeda has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Loose " "Ports D and ENA on the latch are fed by the same signal state.Loose" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649701770403 ""}  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649701770403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sword " "Latch sword has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Victory " "Ports D and ENA on the latch are fed by the same signal state.Victory" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649701770403 ""}  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649701770403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.Dragon_200 " "Latch nextstate.Dragon_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649701770403 ""}  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649701770403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.the_sword_cache_213 " "Latch nextstate.the_sword_cache_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA D " "Ports D and ENA on the latch are fed by the same signal D" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649701770403 ""}  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649701770403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.river_226 " "Latch nextstate.river_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA D " "Ports D and ENA on the latch are fed by the same signal D" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649701770403 ""}  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649701770403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.tunnel_239 " "Latch nextstate.tunnel_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649701770403 ""}  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649701770403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.cave_252 " "Latch nextstate.cave_252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649701770403 ""}  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649701770403 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIE VCC " "Pin \"DIE\" is stuck at VCC" {  } { { "map.sv" "" { Text "/home/de1ukc/Programming/GitReps/AVL/lab02/tasktwo/map.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649701770412 "|map|DIE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649701770412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649701770483 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649701770658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649701770743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649701770743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649701770768 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649701770768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649701770768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649701770768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649701770776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 21:29:30 2022 " "Processing ended: Mon Apr 11 21:29:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649701770776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649701770776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649701770776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649701770776 ""}
