[general]
arch = llvm
mode = 64
syntax = llvm
total_cores = 2

[perf_model/core]
core_model = llvm
type = interval
logical_cpus = 2

[perf_model/cache]
levels = 2

[perf_model/l1_icache]
perfect = false
cache_size = 64
associativity = 4
address_hash = mask
replacement_policy = lru
data_access_time = 4
tags_access_time = 1
perf_model_type = parallel
writethrough = 0
shared_cores = 1

[perf_model/l1_dcache]
perfect = false
cache_size = 128
associativity = 8
address_hash = mask
replacement_policy = lru
data_access_time = 4
tags_access_time = 1
perf_model_type = parallel
writethrough = 0
shared_cores = 1

[perf_model/l2_cache]
perfect = false
cache_size = 2048
associativity = 8
address_hash = mask
replacement_policy = lru
data_access_time = 8
tags_access_time = 3
writeback_time = 50
perf_model_type = parallel
writethrough = 0
shared_cores = 2

[perf_model/dram]
num_controllers = -1
controllers_interleaving = 4
latency = 45
per_controller_bandwidth = 7.6              # In GB/s, as measured by core_validation-dram
chips_per_dimm = 8
dimms_per_controller = 4

[perf_model/tlb]
penalty = 19   # "variable number of cycles"

[perf_model/itlb]
size = 10 # Number of I-TLB entries !
associativity = 10 # full associative !

[perf_model/dtlb]
size = 10 # Number of D-TLB entries !
associativity = 10 # fully associative !

[perf_model/stlb]
size = 512 # Number of second-level TLB entries !
associativity = 4 # S-TLB associativity !

[perf_model/core/rob_timer]
address_disambiguation = false
commit_width = 256
in_order = true
issue_contention = true
issue_memops_at_issue = true
mlp_histogram = false
outstanding_loads = 64
outstanding_stores = 32
rob_repartition = true
rs_entries = 32
simultaneous_issue = true
store_to_load_forwarding = false

[perf_model/core/interval_timer]
dispatch_width = 2
window_size = 16
num_outstanding_loadstores = 10

[network]
memory_model_1 = emesh_hop_by_hop

[network/emesh_hop_by_hop]
hop_latency = 2            # Per-hop latency in core cycles
link_bandwidth = 64        # Per-link, per-direction bandwidth in bits/cycle
dimensions = 1             # Mesh dimensions (1 for line/ring, 2 for mesh/torus)
wrap_around = true         # Has wrap-around links? (false for line/mesh, true for ring/torus)
concentration = 1          # Number of cores per network interface (must be >= last-level-cache/shared_cores)

