;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @122, 403
	MOV -7, <-20
	CMP @0, @2
	DJN -1, @-20
	SUB 3, 531
	SUB @122, 403
	ADD -1, <-20
	SUB @40, @2
	SUB @121, 103
	ADD -1, <-420
	SUB @121, 106
	SUB @121, 106
	CMP @127, 106
	ADD #270, <1
	SUB @721, 103
	CMP 3, 531
	CMP 3, 531
	SUB <121, @8
	SLT 270, 60
	ADD 270, 60
	SLT <-3, 0
	SUB 12, @10
	MOV -7, <-20
	MOV -7, <-20
	ADD -1, <-420
	ADD 270, 60
	JMN -1, @-20
	SUB @-127, 100
	MOV <-3, 0
	SLT 20, @12
	MOV -7, <-20
	SUB -100, -100
	DJN 2, @-59
	DJN -1, @-20
	SUB @121, 103
	ADD 270, 60
	ADD 270, 60
	CMP -207, <-120
	MOV -87, <-20
	MOV -87, <-20
	MOV -7, <-20
	SPL -100, -300
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
