rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728628849
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00111110', 0, '// LD A,0xf0')
('11110000', 0, 0)
('00110010', 0, '// LD (0x00ff),A')
('11111111', 0, 0)
('00000000', 0, 0)
('00111110', 0, '// LD A,0x00')
('00000000', 0, 0)
('11011101', 0, '// LD IX,0x0000')
('00100001', 0, 0)
('00000000', 0, 0)
('00000000', 0, 0)
('11011101', 0, '// LD B,(IX+0xff)')
('01000110', 0, 0)
('11111111', 'B=11110000', 0)
('11011101', 0, '// LD C,(IX+0xff)')
('01001110', 0, 0)
('11111111', 'C=11110000', 0)
('11011101', 0, '// LD D,(IX+0xff)')
('01010110', 0, 0)
('11111111', 'D=11110000', 0)
('11011101', 0, '// LD E,(IX+0xff)')
('01011110', 0, 0)
('11111111', 'E=11110000', 0)
('11011101', 0, '// LD H,(IX+0xff)')
('01100110', 0, 0)
('11111111', 'H=11110000', 0)
('11011101', 0, '// LD L,(IX+0xff)')
('01101110', 0, 0)
('11111111', 'L=11110000', 0)
('11011101', 0, '// LD F,(IX+0xff)')
('01111110', 0, 0)
('11111111', 'A=11110000', 0)
('ffffffff', 0, 0)
----------------------------------------

// LD A,0xf0
00111110
11110000
11110000
// LD (0x00ff),A
00110010
11111111
11111111
00000000
00000000

// LD A,0x00
00111110
00000000
00000000
// LD IX,0x0000
11011101
00100001
00000000
00000000
00000000
00000000
// LD B,(IX+0xff)
11011101
01000110
11111111
11111111
11110000
11110000
✅ Test( B=11110000 ) is passed.
// LD C,(IX+0xff)
11011101
01001110
11111111
11111111
11110000
11110000
✅ Test( C=11110000 ) is passed.
// LD D,(IX+0xff)
11011101
01010110
11111111
11111111
11110000
11110000
✅ Test( D=11110000 ) is passed.
// LD E,(IX+0xff)
11011101
01011110
11111111
11111111
11110000
11110000
✅ Test( E=11110000 ) is passed.
// LD H,(IX+0xff)
11011101
01100110
11111111
11111111
11110000
11110000
✅ Test( H=11110000 ) is passed.
// LD L,(IX+0xff)
11011101
01101110
11111111
11111111
11110000
11110000
✅ Test( L=11110000 ) is passed.
// LD F,(IX+0xff)
11011101
01111110
11111111
11111111
11110000
11110000
✅ Test( A=11110000 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000100000    DEC:32
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN 11110000    DEC:240
regF    :    BIN xxxxxxxx
regB    :    BIN 11110000    DEC:240
regC    :    BIN 11110000    DEC:240
regD    :    BIN 11110000    DEC:240
regE    :    BIN 11110000    DEC:240
regH    :    BIN 11110000    DEC:240
regL    :    BIN 11110000    DEC:240
regPC   :    BIN 0000000000100000    DEC:32
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN 0000000000000000    DEC:0
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00010011    DEC:19
regDt   :    BIN 11111111    DEC:255
regDex  :    BIN 00000000    DEC:0
regDcs  :    BIN 11110000    DEC:240
regOP   :    BIN 11111111    DEC:255
regOPo  :    BIN 01111110    DEC:126
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000011110000    DEC:240

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
(0000000011111111) 11110000
----------------------------------------


536000.00ns INFO     cocotb.regression                  tb_instruction passed
536000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      536000.00           0.09    6024845.36  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                536000.00           0.09    5965232.37  **
                                                        *****************************************************************************************
                                                        
