{
  "module_name": "dcore0_rtr0_ctrl_regs.h",
  "hash_id": "b536b5667c682a7255156fd1238eef1a2c4407e0b066a4ea5a1fc9c84588bdfa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_rtr0_ctrl_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_RTR0_CTRL_REGS_H_\n#define ASIC_REG_DCORE0_RTR0_CTRL_REGS_H_\n\n \n\n#define mmDCORE0_RTR0_CTRL_MEM_NUM 0x4140100\n\n#define mmDCORE0_RTR0_CTRL_MEM_MAP 0x4140104\n\n#define mmDCORE0_RTR0_CTRL_WR_RL_MEM 0x4140108\n\n#define mmDCORE0_RTR0_CTRL_WR_RL_PCI 0x414010C\n\n#define mmDCORE0_RTR0_CTRL_WR_RL_SRAM 0x4140110\n\n#define mmDCORE0_RTR0_CTRL_RD_RL_MEM 0x4140114\n\n#define mmDCORE0_RTR0_CTRL_RD_RL_PCI 0x4140118\n\n#define mmDCORE0_RTR0_CTRL_RD_RL_SRAM 0x414011C\n\n#define mmDCORE0_RTR0_CTRL_WR_RL_MEM_RED 0x4140120\n\n#define mmDCORE0_RTR0_CTRL_RL_MEM_REDUCTION 0x4140124\n\n#define mmDCORE0_RTR0_CTRL_WR_RL_SRAM_RED 0x4140128\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_CFG_0 0x4140400\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_CFG_1 0x4140404\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_SHIFT_0 0x4140408\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_SHIFT_1 0x414040C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_0 0x4140410\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_1 0x4140414\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_2 0x4140418\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_3 0x414041C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_4 0x4140420\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_5 0x4140424\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_6 0x4140428\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_7 0x414042C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_8 0x4140430\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_9 0x4140434\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_10 0x4140438\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_11 0x414043C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_12 0x4140440\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_13 0x4140444\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_14 0x4140448\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_15 0x414044C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_0 0x4140450\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_1 0x4140454\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_2 0x4140458\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_3 0x414045C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_4 0x4140460\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_5 0x4140464\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_6 0x4140468\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_7 0x414046C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_8 0x4140470\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_9 0x4140474\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_10 0x4140478\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_11 0x414047C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_12 0x4140480\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_13 0x4140484\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_14 0x4140488\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_15 0x414048C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_0 0x4140490\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_1 0x4140494\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_2 0x4140498\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_3 0x414049C\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_4 0x41404A0\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_5 0x41404A4\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_6 0x41404A8\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_7 0x41404AC\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_8 0x41404B0\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_9 0x41404B4\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_10 0x41404B8\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_11 0x41404BC\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_12 0x41404C0\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_13 0x41404C4\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_14 0x41404C8\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_15 0x41404CC\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_WDT_0 0x41404D0\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_WDT_1 0x41404D4\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_DEC_TOKEN_0 0x41404D8\n\n#define mmDCORE0_RTR0_CTRL_RGL_SRAM_DEC_TOKEN_1 0x41404DC\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AW_HI_ADDR 0x4140AB8\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AW_LO_ADDR 0x4140ABC\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AW_SET 0x4140AC0\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AR_HI_ADDR 0x4140AC4\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AR_LO_ADDR 0x4140AC8\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AR_SET 0x4140ACC\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_LBW_AW_ADDR 0x4140AD0\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_LBW_AW_SET 0x4140AD4\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_LBW_AR_ADDR 0x4140AD8\n\n#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_LBW_AR_SET 0x4140ADC\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_CFG_0 0x4140AE4\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_CFG_1 0x4140AE8\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_SHIFT_0 0x4140AEC\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_SHIFT_1 0x4140AF0\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_0 0x4140AF4\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_1 0x4140AF8\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_2 0x4140AFC\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_3 0x4140B00\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_4 0x4140B04\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_5 0x4140B08\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_6 0x4140B0C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_7 0x4140B10\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_8 0x4140B14\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_9 0x4140B18\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_10 0x4140B1C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_11 0x4140B20\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_12 0x4140B24\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_13 0x4140B28\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_14 0x4140B2C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_15 0x4140B30\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_0 0x4140B34\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_1 0x4140B38\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_2 0x4140B3C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_3 0x4140B40\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_4 0x4140B44\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_5 0x4140B48\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_6 0x4140B4C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_7 0x4140B50\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_8 0x4140B54\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_9 0x4140B58\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_10 0x4140B5C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_11 0x4140B60\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_12 0x4140B64\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_13 0x4140B68\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_14 0x4140B6C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_15 0x4140B70\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_0 0x4140B74\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_1 0x4140B78\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_2 0x4140B7C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_3 0x4140B80\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_4 0x4140B84\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_5 0x4140B88\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_6 0x4140B8C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_7 0x4140B90\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_8 0x4140B94\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_9 0x4140B98\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_10 0x4140B9C\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_11 0x4140BA0\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_12 0x4140BA4\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_13 0x4140BA8\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_14 0x4140BAC\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_15 0x4140BB0\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_WDT_0 0x4140BB4\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_WDT_1 0x4140BB8\n\n#define mmDCORE0_RTR0_CTRL_RGL_WR_RED_CNT 0x4140BBC\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_DEC_TOKEN_0 0x4140BC0\n\n#define mmDCORE0_RTR0_CTRL_RGL_MEM_DEC_TOKEN_1 0x4140BC4\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}