
TP_Autoradio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c37c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005dc  0800c50c  0800c50c  0000d50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cae8  0800cae8  0000e074  2**0
                  CONTENTS
  4 .ARM          00000008  0800cae8  0800cae8  0000dae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800caf0  0800caf0  0000e074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800caf0  0800caf0  0000daf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800caf4  0800caf4  0000daf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800caf8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006024  20000074  0800cb6c  0000e074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006098  0800cb6c  0000e098  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000245ff  00000000  00000000  0000e0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054e8  00000000  00000000  000326a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e98  00000000  00000000  00037b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017b7  00000000  00000000  00039a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cf7d  00000000  00000000  0003b1df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026935  00000000  00000000  0006815c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010600c  00000000  00000000  0008ea91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00194a9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008874  00000000  00000000  00194ae0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0019d354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c4f4 	.word	0x0800c4f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800c4f4 	.word	0x0800c4f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000566:	4b10      	ldr	r3, [pc, #64]	@ (80005a8 <MX_DMA_Init+0x48>)
 8000568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800056a:	4a0f      	ldr	r2, [pc, #60]	@ (80005a8 <MX_DMA_Init+0x48>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6493      	str	r3, [r2, #72]	@ 0x48
 8000572:	4b0d      	ldr	r3, [pc, #52]	@ (80005a8 <MX_DMA_Init+0x48>)
 8000574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000576:	f003 0301 	and.w	r3, r3, #1
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800057e:	2200      	movs	r2, #0
 8000580:	2105      	movs	r1, #5
 8000582:	2010      	movs	r0, #16
 8000584:	f001 fe3a 	bl	80021fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000588:	2010      	movs	r0, #16
 800058a:	f001 fe53 	bl	8002234 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800058e:	2200      	movs	r2, #0
 8000590:	2105      	movs	r1, #5
 8000592:	2011      	movs	r0, #17
 8000594:	f001 fe32 	bl	80021fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000598:	2011      	movs	r0, #17
 800059a:	f001 fe4b 	bl	8002234 <HAL_NVIC_EnableIRQ>

}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40021000 	.word	0x40021000

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000094 	.word	0x20000094
 80005dc:	20000134 	.word	0x20000134

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000610 <MX_FREERTOS_Init+0x30>)
 80005e8:	1d3c      	adds	r4, r7, #4
 80005ea:	461d      	mov	r5, r3
 80005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2100      	movs	r1, #0
 80005fc:	4618      	mov	r0, r3
 80005fe:	f008 fd42 	bl	8009086 <osThreadCreate>
 8000602:	4603      	mov	r3, r0
 8000604:	4a03      	ldr	r2, [pc, #12]	@ (8000614 <MX_FREERTOS_Init+0x34>)
 8000606:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000608:	bf00      	nop
 800060a:	3720      	adds	r7, #32
 800060c:	46bd      	mov	sp, r7
 800060e:	bdb0      	pop	{r4, r5, r7, pc}
 8000610:	0800c518 	.word	0x0800c518
 8000614:	20000090 	.word	0x20000090

08000618 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000620:	2001      	movs	r0, #1
 8000622:	f008 fd7c 	bl	800911e <osDelay>
 8000626:	e7fb      	b.n	8000620 <StartDefaultTask+0x8>

08000628 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b08a      	sub	sp, #40	@ 0x28
 800062c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
 8000636:	605a      	str	r2, [r3, #4]
 8000638:	609a      	str	r2, [r3, #8]
 800063a:	60da      	str	r2, [r3, #12]
 800063c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800063e:	4b35      	ldr	r3, [pc, #212]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a34      	ldr	r2, [pc, #208]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000644:	f043 0304 	orr.w	r3, r3, #4
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b32      	ldr	r3, [pc, #200]	@ (8000714 <MX_GPIO_Init+0xec>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0304 	and.w	r3, r3, #4
 8000652:	613b      	str	r3, [r7, #16]
 8000654:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000656:	4b2f      	ldr	r3, [pc, #188]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	4a2e      	ldr	r2, [pc, #184]	@ (8000714 <MX_GPIO_Init+0xec>)
 800065c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000660:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000662:	4b2c      	ldr	r3, [pc, #176]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	4b29      	ldr	r3, [pc, #164]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	4a28      	ldr	r2, [pc, #160]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067a:	4b26      	ldr	r3, [pc, #152]	@ (8000714 <MX_GPIO_Init+0xec>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000686:	4b23      	ldr	r3, [pc, #140]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	4a22      	ldr	r2, [pc, #136]	@ (8000714 <MX_GPIO_Init+0xec>)
 800068c:	f043 0302 	orr.w	r3, r3, #2
 8000690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000692:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	f003 0302 	and.w	r3, r3, #2
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin|LD2_Pin, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2121      	movs	r1, #33	@ 0x21
 80006a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a6:	f002 f9f3 	bl	8002a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2180      	movs	r1, #128	@ 0x80
 80006ae:	481a      	ldr	r0, [pc, #104]	@ (8000718 <MX_GPIO_Init+0xf0>)
 80006b0:	f002 f9ee 	bl	8002a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006ba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	2300      	movs	r3, #0
 80006c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4619      	mov	r1, r3
 80006ca:	4814      	ldr	r0, [pc, #80]	@ (800071c <MX_GPIO_Init+0xf4>)
 80006cc:	f002 f836 	bl	800273c <HAL_GPIO_Init>

  /*Configure GPIO pins : VU_nRESET_Pin LD2_Pin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 80006d0:	2321      	movs	r3, #33	@ 0x21
 80006d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d4:	2301      	movs	r3, #1
 80006d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d8:	2300      	movs	r3, #0
 80006da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006dc:	2300      	movs	r3, #0
 80006de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ea:	f002 f827 	bl	800273c <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 80006ee:	2380      	movs	r3, #128	@ 0x80
 80006f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fa:	2300      	movs	r3, #0
 80006fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	4804      	ldr	r0, [pc, #16]	@ (8000718 <MX_GPIO_Init+0xf0>)
 8000706:	f002 f819 	bl	800273c <HAL_GPIO_Init>

}
 800070a:	bf00      	nop
 800070c:	3728      	adds	r7, #40	@ 0x28
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000
 8000718:	48000400 	.word	0x48000400
 800071c:	48000800 	.word	0x48000800

08000720 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000724:	4b1b      	ldr	r3, [pc, #108]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000726:	4a1c      	ldr	r2, [pc, #112]	@ (8000798 <MX_I2C2_Init+0x78>)
 8000728:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 800072a:	4b1a      	ldr	r3, [pc, #104]	@ (8000794 <MX_I2C2_Init+0x74>)
 800072c:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <MX_I2C2_Init+0x7c>)
 800072e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000736:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000738:	2201      	movs	r2, #1
 800073a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <MX_I2C2_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000748:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <MX_I2C2_Init+0x74>)
 800074a:	2200      	movs	r2, #0
 800074c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800074e:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000754:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000756:	2200      	movs	r2, #0
 8000758:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800075a:	480e      	ldr	r0, [pc, #56]	@ (8000794 <MX_I2C2_Init+0x74>)
 800075c:	f002 f9ca 	bl	8002af4 <HAL_I2C_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000766:	f000 fae9 	bl	8000d3c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800076a:	2100      	movs	r1, #0
 800076c:	4809      	ldr	r0, [pc, #36]	@ (8000794 <MX_I2C2_Init+0x74>)
 800076e:	f002 ff4d 	bl	800360c <HAL_I2CEx_ConfigAnalogFilter>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000778:	f000 fae0 	bl	8000d3c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800077c:	2100      	movs	r1, #0
 800077e:	4805      	ldr	r0, [pc, #20]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000780:	f002 ff8f 	bl	80036a2 <HAL_I2CEx_ConfigDigitalFilter>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800078a:	f000 fad7 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000334 	.word	0x20000334
 8000798:	40005800 	.word	0x40005800
 800079c:	10d19ce4 	.word	0x10d19ce4

080007a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b0ac      	sub	sp, #176	@ 0xb0
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	2288      	movs	r2, #136	@ 0x88
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f00a ff07 	bl	800b5d4 <memset>
  if(i2cHandle->Instance==I2C2)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a21      	ldr	r2, [pc, #132]	@ (8000850 <HAL_I2C_MspInit+0xb0>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d13b      	bne.n	8000848 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80007d0:	2380      	movs	r3, #128	@ 0x80
 80007d2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d8:	f107 0314 	add.w	r3, r7, #20
 80007dc:	4618      	mov	r0, r3
 80007de:	f003 fe43 	bl	8004468 <HAL_RCCEx_PeriphCLKConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80007e8:	f000 faa8 	bl	8000d3c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ec:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 80007ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f0:	4a18      	ldr	r2, [pc, #96]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 80007f2:	f043 0302 	orr.w	r3, r3, #2
 80007f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f8:	4b16      	ldr	r3, [pc, #88]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 80007fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fc:	f003 0302 	and.w	r3, r3, #2
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000804:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000808:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800080c:	2312      	movs	r3, #18
 800080e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000818:	2303      	movs	r3, #3
 800081a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800081e:	2304      	movs	r3, #4
 8000820:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000824:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000828:	4619      	mov	r1, r3
 800082a:	480b      	ldr	r0, [pc, #44]	@ (8000858 <HAL_I2C_MspInit+0xb8>)
 800082c:	f001 ff86 	bl	800273c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000830:	4b08      	ldr	r3, [pc, #32]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 8000832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000834:	4a07      	ldr	r2, [pc, #28]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 8000836:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800083a:	6593      	str	r3, [r2, #88]	@ 0x58
 800083c:	4b05      	ldr	r3, [pc, #20]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 800083e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000840:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000848:	bf00      	nop
 800084a:	37b0      	adds	r7, #176	@ 0xb0
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40005800 	.word	0x40005800
 8000854:	40021000 	.word	0x40021000
 8000858:	48000400 	.word	0x48000400

0800085c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000860:	f3bf 8f4f 	dsb	sy
}
 8000864:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000866:	4b06      	ldr	r3, [pc, #24]	@ (8000880 <__NVIC_SystemReset+0x24>)
 8000868:	68db      	ldr	r3, [r3, #12]
 800086a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800086e:	4904      	ldr	r1, [pc, #16]	@ (8000880 <__NVIC_SystemReset+0x24>)
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <__NVIC_SystemReset+0x28>)
 8000872:	4313      	orrs	r3, r2
 8000874:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000876:	f3bf 8f4f 	dsb	sy
}
 800087a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <__NVIC_SystemReset+0x20>
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	05fa0004 	.word	0x05fa0004

08000888 <__io_putchar>:
 * @brief Transmit a character over UART.
 * @param ch: Character to transmit.
 * @retval int: The transmitted character.
 */
int __io_putchar(int ch)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000890:	1d39      	adds	r1, r7, #4
 8000892:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000896:	2201      	movs	r2, #1
 8000898:	4803      	ldr	r0, [pc, #12]	@ (80008a8 <__io_putchar+0x20>)
 800089a:	f007 f839 	bl	8007910 <HAL_UART_Transmit>

	return ch;
 800089e:	687b      	ldr	r3, [r7, #4]
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20000be4 	.word	0x20000be4

080008ac <Error_Handler_xTaskCreate>:
/**
 * @brief  Gestion d'erreurs de création de tâche.
 * @param	BaseType_t	Retour de xTaskCreate.
 */
void Error_Handler_xTaskCreate(BaseType_t r)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
	/* Vérification si la tâche a été créée avec succès */
	if (pdPASS == r) {
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d010      	beq.n	80008dc <Error_Handler_xTaskCreate+0x30>
		/* Si la tâche est créée avec succès, démarrer le scheduler */
#if (LOGS)
		printf("Tâche crée avec succès\r\n");
#endif
	} else if (errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY == r) {
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80008c0:	d105      	bne.n	80008ce <Error_Handler_xTaskCreate+0x22>
		printf("Erreur: Mémoire insuffisante\r\n");
 80008c2:	4808      	ldr	r0, [pc, #32]	@ (80008e4 <Error_Handler_xTaskCreate+0x38>)
 80008c4:	f00a fd72 	bl	800b3ac <puts>
		Error_Handler();
 80008c8:	f000 fa38 	bl	8000d3c <Error_Handler>
		/* Cas improbable : code d'erreur non prévu pour xTaskCreate */
		printf("Erreur inconnue lors de la création de la tâche\r\n");
		Error_Handler();  	// Gestion d'erreur générique
		NVIC_SystemReset(); // Réinitialiser le microcontrôleur
	}
}
 80008cc:	e006      	b.n	80008dc <Error_Handler_xTaskCreate+0x30>
		printf("Erreur inconnue lors de la création de la tâche\r\n");
 80008ce:	4806      	ldr	r0, [pc, #24]	@ (80008e8 <Error_Handler_xTaskCreate+0x3c>)
 80008d0:	f00a fd6c 	bl	800b3ac <puts>
		Error_Handler();  	// Gestion d'erreur générique
 80008d4:	f000 fa32 	bl	8000d3c <Error_Handler>
		NVIC_SystemReset(); // Réinitialiser le microcontrôleur
 80008d8:	f7ff ffc0 	bl	800085c <__NVIC_SystemReset>
}
 80008dc:	bf00      	nop
 80008de:	3708      	adds	r7, #8
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	0800c534 	.word	0x0800c534
 80008e8:	0800c554 	.word	0x0800c554

080008ec <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a04      	ldr	r2, [pc, #16]	@ (800090c <HAL_UART_RxCpltCallback+0x20>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d101      	bne.n	8000902 <HAL_UART_RxCpltCallback+0x16>
	{
		shell_uart_receive_irq_cb();	// Function giving the semaphore!
 80008fe:	f001 f9ab 	bl	8001c58 <shell_uart_receive_irq_cb>
	}
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40004400 	.word	0x40004400

08000910 <task_LED>:

//////////////////////////////////////////////////////////////////////
// TASKS
////////////////////////////////////////////////////////////////////

void task_LED (void * pvParameters) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	int duree = (int) pvParameters;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	60fb      	str	r3, [r7, #12]
#if (LOGS)
	printf("Task %s created\r\n", pcTaskGetName(xTaskGetCurrentTaskHandle()));
#endif
	for (;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800091c:	2120      	movs	r1, #32
 800091e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000922:	f002 f8cd 	bl	8002ac0 <HAL_GPIO_TogglePin>
		vTaskDelay( duree / portTICK_PERIOD_MS );  // Délai de duree en ms
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	4618      	mov	r0, r3
 800092a:	f009 f955 	bl	8009bd8 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800092e:	bf00      	nop
 8000930:	e7f4      	b.n	800091c <task_LED+0xc>
	...

08000934 <task_shell>:
	}
}

void task_shell(void * unused)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
#if (LOGS)
	printf("Task %s created\r\n", pcTaskGetName(xTaskGetCurrentTaskHandle()));
#endif

	shell_init();	// Shell initialization
 800093c:	f001 fa18 	bl	8001d70 <shell_init>

	// Creation of all commands
	shell_add('f', fonction, "Une fonction inutile");
 8000940:	4a0f      	ldr	r2, [pc, #60]	@ (8000980 <task_shell+0x4c>)
 8000942:	4910      	ldr	r1, [pc, #64]	@ (8000984 <task_shell+0x50>)
 8000944:	2066      	movs	r0, #102	@ 0x66
 8000946:	f001 fa4b 	bl	8001de0 <shell_add>
	shell_add('a', addition, "Effectue une somme");
 800094a:	4a0f      	ldr	r2, [pc, #60]	@ (8000988 <task_shell+0x54>)
 800094c:	490f      	ldr	r1, [pc, #60]	@ (800098c <task_shell+0x58>)
 800094e:	2061      	movs	r0, #97	@ 0x61
 8000950:	f001 fa46 	bl	8001de0 <shell_add>
	shell_add('c', calcul, "Opération entre 2 nombres");
 8000954:	4a0e      	ldr	r2, [pc, #56]	@ (8000990 <task_shell+0x5c>)
 8000956:	490f      	ldr	r1, [pc, #60]	@ (8000994 <task_shell+0x60>)
 8000958:	2063      	movs	r0, #99	@ 0x63
 800095a:	f001 fa41 	bl	8001de0 <shell_add>
	shell_add('t', GPIOExpander_toggle_LED, "Change l'état des LED avec les id");
 800095e:	4a0e      	ldr	r2, [pc, #56]	@ (8000998 <task_shell+0x64>)
 8000960:	490e      	ldr	r1, [pc, #56]	@ (800099c <task_shell+0x68>)
 8000962:	2074      	movs	r0, #116	@ 0x74
 8000964:	f001 fa3c 	bl	8001de0 <shell_add>
	shell_add('s', GPIOExpander_set_LED, "Allume une LED avec son id");
 8000968:	4a0d      	ldr	r2, [pc, #52]	@ (80009a0 <task_shell+0x6c>)
 800096a:	490e      	ldr	r1, [pc, #56]	@ (80009a4 <task_shell+0x70>)
 800096c:	2073      	movs	r0, #115	@ 0x73
 800096e:	f001 fa37 	bl	8001de0 <shell_add>

	shell_run();	// boucle infinie
 8000972:	f001 fae1 	bl	8001f38 <shell_run>
}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	0800c588 	.word	0x0800c588
 8000984:	08001a31 	.word	0x08001a31
 8000988:	0800c5a0 	.word	0x0800c5a0
 800098c:	08001b75 	.word	0x08001b75
 8000990:	0800c5b4 	.word	0x0800c5b4
 8000994:	08001a79 	.word	0x08001a79
 8000998:	0800c5d0 	.word	0x0800c5d0
 800099c:	08001be1 	.word	0x08001be1
 80009a0:	0800c5f4 	.word	0x0800c5f4
 80009a4:	08001c29 	.word	0x08001c29

080009a8 <test_chenillard>:

void test_chenillard(int delay)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	int i = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	60fb      	str	r3, [r7, #12]

	for (;;)
	{
		MCP23S17_Set_LEDs(~(1 << i%8 | ((1 << i%8) << 8)));
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	f003 0307 	and.w	r3, r3, #7
 80009ba:	2201      	movs	r2, #1
 80009bc:	fa02 f303 	lsl.w	r3, r2, r3
 80009c0:	b21a      	sxth	r2, r3
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	f003 0307 	and.w	r3, r3, #7
 80009c8:	2101      	movs	r1, #1
 80009ca:	fa01 f303 	lsl.w	r3, r1, r3
 80009ce:	021b      	lsls	r3, r3, #8
 80009d0:	b21b      	sxth	r3, r3
 80009d2:	4313      	orrs	r3, r2
 80009d4:	b21b      	sxth	r3, r3
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	43db      	mvns	r3, r3
 80009da:	b29b      	uxth	r3, r3
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 ff05 	bl	80017ec <MCP23S17_Set_LEDs>
		i++;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	3301      	adds	r3, #1
 80009e6:	60fb      	str	r3, [r7, #12]
		vTaskDelay( delay / portTICK_PERIOD_MS );  // Délai de duree en Dms
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4618      	mov	r0, r3
 80009ec:	f009 f8f4 	bl	8009bd8 <vTaskDelay>
		MCP23S17_Set_LEDs(~(1 << i%8 | ((1 << i%8) << 8)));
 80009f0:	bf00      	nop
 80009f2:	e7df      	b.n	80009b4 <test_chenillard+0xc>

080009f4 <task_GPIO_expander>:
	}
}

void task_GPIO_expander (void * unused) {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	MCP23S17_level_L(30);
	MCP23S17_level_R(50);
	 */

	// Simple test of the array of leds with an animation
	test_chenillard(100);
 80009fc:	2064      	movs	r0, #100	@ 0x64
 80009fe:	f7ff ffd3 	bl	80009a8 <test_chenillard>

	for (;;)
	{
		vTaskDelay(1);  // Délai de duree en ms
 8000a02:	2001      	movs	r0, #1
 8000a04:	f009 f8e8 	bl	8009bd8 <vTaskDelay>
 8000a08:	e7fb      	b.n	8000a02 <task_GPIO_expander+0xe>

08000a0a <GenerateTriangleWave>:
 * @param buffer: Pointer to the buffer to hold the waveform.
 * @param length: Number of samples in the waveform.
 * @param amplitude: Peak amplitude of the waveform.
 */
void GenerateTriangleWave(uint16_t* buffer, uint16_t length, uint16_t amplitude)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	b085      	sub	sp, #20
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
 8000a12:	460b      	mov	r3, r1
 8000a14:	807b      	strh	r3, [r7, #2]
 8000a16:	4613      	mov	r3, r2
 8000a18:	803b      	strh	r3, [r7, #0]
	uint16_t step = (2 * amplitude) / length;
 8000a1a:	883b      	ldrh	r3, [r7, #0]
 8000a1c:	005a      	lsls	r2, r3, #1
 8000a1e:	887b      	ldrh	r3, [r7, #2]
 8000a20:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a24:	813b      	strh	r3, [r7, #8]
	uint16_t value = 0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	81fb      	strh	r3, [r7, #14]
	int8_t direction = 1;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	737b      	strb	r3, [r7, #13]

	for (uint16_t i = 0; i < length; i++) {
 8000a2e:	2300      	movs	r3, #0
 8000a30:	817b      	strh	r3, [r7, #10]
 8000a32:	e022      	b.n	8000a7a <GenerateTriangleWave+0x70>
		buffer[i] = value;
 8000a34:	897b      	ldrh	r3, [r7, #10]
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	687a      	ldr	r2, [r7, #4]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	89fa      	ldrh	r2, [r7, #14]
 8000a3e:	801a      	strh	r2, [r3, #0]
		value += step * direction;
 8000a40:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000a44:	b29b      	uxth	r3, r3
 8000a46:	893a      	ldrh	r2, [r7, #8]
 8000a48:	fb12 f303 	smulbb	r3, r2, r3
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	89fb      	ldrh	r3, [r7, #14]
 8000a50:	4413      	add	r3, r2
 8000a52:	81fb      	strh	r3, [r7, #14]

		if (value >= amplitude) {
 8000a54:	89fa      	ldrh	r2, [r7, #14]
 8000a56:	883b      	ldrh	r3, [r7, #0]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	d304      	bcc.n	8000a66 <GenerateTriangleWave+0x5c>
			value = amplitude;
 8000a5c:	883b      	ldrh	r3, [r7, #0]
 8000a5e:	81fb      	strh	r3, [r7, #14]
			direction = -1; // Start decreasing
 8000a60:	23ff      	movs	r3, #255	@ 0xff
 8000a62:	737b      	strb	r3, [r7, #13]
 8000a64:	e006      	b.n	8000a74 <GenerateTriangleWave+0x6a>
		} else if (value <= 0) {
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d103      	bne.n	8000a74 <GenerateTriangleWave+0x6a>
			value = 0;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	81fb      	strh	r3, [r7, #14]
			direction = 1; // Start increasing
 8000a70:	2301      	movs	r3, #1
 8000a72:	737b      	strb	r3, [r7, #13]
	for (uint16_t i = 0; i < length; i++) {
 8000a74:	897b      	ldrh	r3, [r7, #10]
 8000a76:	3301      	adds	r3, #1
 8000a78:	817b      	strh	r3, [r7, #10]
 8000a7a:	897a      	ldrh	r2, [r7, #10]
 8000a7c:	887b      	ldrh	r3, [r7, #2]
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	d3d8      	bcc.n	8000a34 <GenerateTriangleWave+0x2a>
		}
	}
}
 8000a82:	bf00      	nop
 8000a84:	bf00      	nop
 8000a86:	3714      	adds	r7, #20
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr

08000a90 <HAL_SAI_ErrorCallback>:
/**
 * @brief SAI error callback.
 * @param hsai: Pointer to the SAI handle.
 */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
    printf("Error: SAI encountered an error\r\n");
 8000a98:	4811      	ldr	r0, [pc, #68]	@ (8000ae0 <HAL_SAI_ErrorCallback+0x50>)
 8000a9a:	f00a fc87 	bl	800b3ac <puts>

    // Attempt to restart DMA transmission and reception
    if (HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t*)triangleWave, TRIANGLE_SAMPLES) != HAL_OK) {
 8000a9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000aa2:	4910      	ldr	r1, [pc, #64]	@ (8000ae4 <HAL_SAI_ErrorCallback+0x54>)
 8000aa4:	4810      	ldr	r0, [pc, #64]	@ (8000ae8 <HAL_SAI_ErrorCallback+0x58>)
 8000aa6:	f005 fa03 	bl	8005eb0 <HAL_SAI_Transmit_DMA>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d004      	beq.n	8000aba <HAL_SAI_ErrorCallback+0x2a>
        printf("Error: Failed to restart SAI DMA transmission\r\n");
 8000ab0:	480e      	ldr	r0, [pc, #56]	@ (8000aec <HAL_SAI_ErrorCallback+0x5c>)
 8000ab2:	f00a fc7b 	bl	800b3ac <puts>
        Error_Handler();
 8000ab6:	f000 f941 	bl	8000d3c <Error_Handler>
    }

    if (HAL_SAI_Receive_DMA(&hsai_BlockA2, rxSAI, SAI_BUFFER_LENGTH) != HAL_OK) {
 8000aba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000abe:	490c      	ldr	r1, [pc, #48]	@ (8000af0 <HAL_SAI_ErrorCallback+0x60>)
 8000ac0:	4809      	ldr	r0, [pc, #36]	@ (8000ae8 <HAL_SAI_ErrorCallback+0x58>)
 8000ac2:	f005 faa5 	bl	8006010 <HAL_SAI_Receive_DMA>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d004      	beq.n	8000ad6 <HAL_SAI_ErrorCallback+0x46>
        printf("Error: Failed to restart SAI DMA reception\r\n");
 8000acc:	4809      	ldr	r0, [pc, #36]	@ (8000af4 <HAL_SAI_ErrorCallback+0x64>)
 8000ace:	f00a fc6d 	bl	800b3ac <puts>
        Error_Handler();
 8000ad2:	f000 f933 	bl	8000d3c <Error_Handler>
    }
}
 8000ad6:	bf00      	nop
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	0800c610 	.word	0x0800c610
 8000ae4:	20000794 	.word	0x20000794
 8000ae8:	20000994 	.word	0x20000994
 8000aec:	0800c634 	.word	0x0800c634
 8000af0:	20000394 	.word	0x20000394
 8000af4:	0800c664 	.word	0x0800c664

08000af8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000afe:	f001 fa85 	bl	800200c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b02:	f000 f88d 	bl	8000c20 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000b06:	f000 f8dc 	bl	8000cc2 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b0a:	f7ff fd8d 	bl	8000628 <MX_GPIO_Init>
	MX_DMA_Init();
 8000b0e:	f7ff fd27 	bl	8000560 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000b12:	f000 fcb9 	bl	8001488 <MX_USART2_UART_Init>
	MX_I2C2_Init();
 8000b16:	f7ff fe03 	bl	8000720 <MX_I2C2_Init>
	MX_SPI3_Init();
 8000b1a:	f000 fa59 	bl	8000fd0 <MX_SPI3_Init>
	MX_SAI2_Init();
 8000b1e:	f000 f913 	bl	8000d48 <MX_SAI2_Init>
	/* USER CODE BEGIN 2 */
	// Initialize GPIO expander
	MCP23S17_Init();
 8000b22:	f000 fddb 	bl	80016dc <MCP23S17_Init>

	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000b26:	4b30      	ldr	r3, [pc, #192]	@ (8000be8 <main+0xf0>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4b2e      	ldr	r3, [pc, #184]	@ (8000be8 <main+0xf0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000b34:	601a      	str	r2, [r3, #0]

	SGTL5000_Init();
 8000b36:	f000 fee7 	bl	8001908 <SGTL5000_Init>

	printf("Triangle Wave generation\r\n");
 8000b3a:	482c      	ldr	r0, [pc, #176]	@ (8000bec <main+0xf4>)
 8000b3c:	f00a fc36 	bl	800b3ac <puts>
	// Generate the triangular waveform
	GenerateTriangleWave(triangleWave, TRIANGLE_SAMPLES, 0x7FFF); // 16-bit amplitude (0x7FFF)
 8000b40:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8000b44:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b48:	4829      	ldr	r0, [pc, #164]	@ (8000bf0 <main+0xf8>)
 8000b4a:	f7ff ff5e 	bl	8000a0a <GenerateTriangleWave>

	// Start SAI DMA transmission
	if (HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t*)triangleWave, TRIANGLE_SAMPLES) != HAL_OK) {
 8000b4e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b52:	4927      	ldr	r1, [pc, #156]	@ (8000bf0 <main+0xf8>)
 8000b54:	4824      	ldr	r0, [pc, #144]	@ (8000be8 <main+0xf0>)
 8000b56:	f005 f9ab 	bl	8005eb0 <HAL_SAI_Transmit_DMA>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d004      	beq.n	8000b6a <main+0x72>
		printf("Error: Failed to start SAI DMA transmission\r\n");
 8000b60:	4824      	ldr	r0, [pc, #144]	@ (8000bf4 <main+0xfc>)
 8000b62:	f00a fc23 	bl	800b3ac <puts>
		Error_Handler();
 8000b66:	f000 f8e9 	bl	8000d3c <Error_Handler>
		Error_Handler();
	}
	*/

	// Test printf
	printf("******* TP Autoradio *******\r\n");
 8000b6a:	4823      	ldr	r0, [pc, #140]	@ (8000bf8 <main+0x100>)
 8000b6c:	f00a fc1e 	bl	800b3ac <puts>

	// Create the task, storing the handle.
	Error_Handler_xTaskCreate(
 8000b70:	4b22      	ldr	r3, [pc, #136]	@ (8000bfc <main+0x104>)
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	2302      	movs	r3, #2
 8000b76:	9300      	str	r3, [sp, #0]
 8000b78:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000b7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b80:	491f      	ldr	r1, [pc, #124]	@ (8000c00 <main+0x108>)
 8000b82:	4820      	ldr	r0, [pc, #128]	@ (8000c04 <main+0x10c>)
 8000b84:	f008 fed8 	bl	8009938 <xTaskCreate>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fe8e 	bl	80008ac <Error_Handler_xTaskCreate>
					(void *) 500, // 500 ms
					TASK_MCP23S17_PRIORITY, // Priority at which the task is created.
					&h_task_GPIOExpander)); // Used to pass out the created task's handle.

	// Turn on LED2 (Green)
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b90:	2120      	movs	r1, #32
 8000b92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b96:	f001 ff93 	bl	8002ac0 <HAL_GPIO_TogglePin>

	// Create the task, storing the handle.
	Error_Handler_xTaskCreate(
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <main+0x110>)
 8000b9c:	9301      	str	r3, [sp, #4]
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	9300      	str	r3, [sp, #0]
 8000ba2:	23c8      	movs	r3, #200	@ 0xc8
 8000ba4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ba8:	4918      	ldr	r1, [pc, #96]	@ (8000c0c <main+0x114>)
 8000baa:	4819      	ldr	r0, [pc, #100]	@ (8000c10 <main+0x118>)
 8000bac:	f008 fec4 	bl	8009938 <xTaskCreate>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fe7a 	bl	80008ac <Error_Handler_xTaskCreate>
					STACK_DEPTH, // Stack size in words, not bytes.
					(void *) DELAY_LED_TOGGLE, // Parameter passed into the task.
					1,// Priority at which the task is created.
					&h_task_LED)); // Used to pass out the created task's handle.
	// Shell task
	Error_Handler_xTaskCreate(
 8000bb8:	4b16      	ldr	r3, [pc, #88]	@ (8000c14 <main+0x11c>)
 8000bba:	9301      	str	r3, [sp, #4]
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	9300      	str	r3, [sp, #0]
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bc6:	4914      	ldr	r1, [pc, #80]	@ (8000c18 <main+0x120>)
 8000bc8:	4814      	ldr	r0, [pc, #80]	@ (8000c1c <main+0x124>)
 8000bca:	f008 feb5 	bl	8009938 <xTaskCreate>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fe6b 	bl	80008ac <Error_Handler_xTaskCreate>
					NULL,
					TASK_SHELL_PRIORITY,
					&h_task_shell));

	// OS Start
	vTaskStartScheduler();
 8000bd6:	f009 f835 	bl	8009c44 <vTaskStartScheduler>

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000bda:	f7ff fd01 	bl	80005e0 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000bde:	f008 fa4b 	bl	8009078 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000be2:	bf00      	nop
 8000be4:	e7fd      	b.n	8000be2 <main+0xea>
 8000be6:	bf00      	nop
 8000be8:	20000994 	.word	0x20000994
 8000bec:	0800c690 	.word	0x0800c690
 8000bf0:	20000794 	.word	0x20000794
 8000bf4:	0800c6ac 	.word	0x0800c6ac
 8000bf8:	0800c6dc 	.word	0x0800c6dc
 8000bfc:	20000390 	.word	0x20000390
 8000c00:	0800c6fc 	.word	0x0800c6fc
 8000c04:	080009f5 	.word	0x080009f5
 8000c08:	20000388 	.word	0x20000388
 8000c0c:	0800c70c 	.word	0x0800c70c
 8000c10:	08000911 	.word	0x08000911
 8000c14:	2000038c 	.word	0x2000038c
 8000c18:	0800c714 	.word	0x0800c714
 8000c1c:	08000935 	.word	0x08000935

08000c20 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b096      	sub	sp, #88	@ 0x58
 8000c24:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c26:	f107 0314 	add.w	r3, r7, #20
 8000c2a:	2244      	movs	r2, #68	@ 0x44
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f00a fcd0 	bl	800b5d4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c34:	463b      	mov	r3, r7
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
 8000c40:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c42:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c46:	f002 fd87 	bl	8003758 <HAL_PWREx_ControlVoltageScaling>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000c50:	f000 f874 	bl	8000d3c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c54:	2302      	movs	r3, #2
 8000c56:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c5c:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c5e:	2310      	movs	r3, #16
 8000c60:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c62:	2302      	movs	r3, #2
 8000c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c66:	2302      	movs	r3, #2
 8000c68:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000c6e:	230a      	movs	r3, #10
 8000c70:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c72:	2307      	movs	r3, #7
 8000c74:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c76:	2302      	movs	r3, #2
 8000c78:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c7e:	f107 0314 	add.w	r3, r7, #20
 8000c82:	4618      	mov	r0, r3
 8000c84:	f002 fdbe 	bl	8003804 <HAL_RCC_OscConfig>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000c8e:	f000 f855 	bl	8000d3c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c92:	230f      	movs	r3, #15
 8000c94:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c96:	2303      	movs	r3, #3
 8000c98:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ca6:	463b      	mov	r3, r7
 8000ca8:	2104      	movs	r1, #4
 8000caa:	4618      	mov	r0, r3
 8000cac:	f003 f986 	bl	8003fbc <HAL_RCC_ClockConfig>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000cb6:	f000 f841 	bl	8000d3c <Error_Handler>
	}
}
 8000cba:	bf00      	nop
 8000cbc:	3758      	adds	r7, #88	@ 0x58
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b0a2      	sub	sp, #136	@ 0x88
 8000cc6:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cc8:	463b      	mov	r3, r7
 8000cca:	2288      	movs	r2, #136	@ 0x88
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f00a fc80 	bl	800b5d4 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000cd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd8:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000ce6:	230d      	movs	r3, #13
 8000ce8:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000cea:	2311      	movs	r3, #17
 8000cec:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000cf6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cfa:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cfc:	463b      	mov	r3, r7
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f003 fbb2 	bl	8004468 <HAL_RCCEx_PeriphCLKConfig>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <PeriphCommonClock_Config+0x4c>
	{
		Error_Handler();
 8000d0a:	f000 f817 	bl	8000d3c <Error_Handler>
	}
}
 8000d0e:	bf00      	nop
 8000d10:	3788      	adds	r7, #136	@ 0x88
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
	...

08000d18 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a04      	ldr	r2, [pc, #16]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d101      	bne.n	8000d2e <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000d2a:	f001 f98f 	bl	800204c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40001000 	.word	0x40001000

08000d3c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d40:	b672      	cpsid	i
}
 8000d42:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <Error_Handler+0x8>

08000d48 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d4e:	4a2b      	ldr	r2, [pc, #172]	@ (8000dfc <MX_SAI2_Init+0xb4>)
 8000d50:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000d52:	4b29      	ldr	r3, [pc, #164]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000d58:	4b27      	ldr	r3, [pc, #156]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000d5e:	4b26      	ldr	r3, [pc, #152]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000d64:	4b24      	ldr	r3, [pc, #144]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d6a:	4b23      	ldr	r3, [pc, #140]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000d70:	4b21      	ldr	r3, [pc, #132]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d72:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000d76:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000d78:	4b1f      	ldr	r3, [pc, #124]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000d84:	4b1c      	ldr	r3, [pc, #112]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000d90:	2302      	movs	r3, #2
 8000d92:	2200      	movs	r2, #0
 8000d94:	2100      	movs	r1, #0
 8000d96:	4818      	ldr	r0, [pc, #96]	@ (8000df8 <MX_SAI2_Init+0xb0>)
 8000d98:	f004 fe80 	bl	8005a9c <HAL_SAI_InitProtocol>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000da2:	f7ff ffcb 	bl	8000d3c <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000da6:	4b16      	ldr	r3, [pc, #88]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000da8:	4a16      	ldr	r2, [pc, #88]	@ (8000e04 <MX_SAI2_Init+0xbc>)
 8000daa:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000dac:	4b14      	ldr	r3, [pc, #80]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000dae:	2203      	movs	r2, #3
 8000db0:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000db2:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000db8:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000dca:	4b0d      	ldr	r3, [pc, #52]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000ddc:	2302      	movs	r3, #2
 8000dde:	2200      	movs	r2, #0
 8000de0:	2100      	movs	r1, #0
 8000de2:	4807      	ldr	r0, [pc, #28]	@ (8000e00 <MX_SAI2_Init+0xb8>)
 8000de4:	f004 fe5a 	bl	8005a9c <HAL_SAI_InitProtocol>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000dee:	f7ff ffa5 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000994 	.word	0x20000994
 8000dfc:	40015804 	.word	0x40015804
 8000e00:	20000a18 	.word	0x20000a18
 8000e04:	40015824 	.word	0x40015824

08000e08 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08a      	sub	sp, #40	@ 0x28
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a64      	ldr	r2, [pc, #400]	@ (8000fa8 <HAL_SAI_MspInit+0x1a0>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d15e      	bne.n	8000ed8 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000e1a:	4b64      	ldr	r3, [pc, #400]	@ (8000fac <HAL_SAI_MspInit+0x1a4>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d113      	bne.n	8000e4a <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000e22:	4b63      	ldr	r3, [pc, #396]	@ (8000fb0 <HAL_SAI_MspInit+0x1a8>)
 8000e24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e26:	4a62      	ldr	r2, [pc, #392]	@ (8000fb0 <HAL_SAI_MspInit+0x1a8>)
 8000e28:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e2e:	4b60      	ldr	r3, [pc, #384]	@ (8000fb0 <HAL_SAI_MspInit+0x1a8>)
 8000e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2105      	movs	r1, #5
 8000e3e:	204b      	movs	r0, #75	@ 0x4b
 8000e40:	f001 f9dc 	bl	80021fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000e44:	204b      	movs	r0, #75	@ 0x4b
 8000e46:	f001 f9f5 	bl	8002234 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8000e4a:	4b58      	ldr	r3, [pc, #352]	@ (8000fac <HAL_SAI_MspInit+0x1a4>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	4a56      	ldr	r2, [pc, #344]	@ (8000fac <HAL_SAI_MspInit+0x1a4>)
 8000e52:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000e54:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e66:	230d      	movs	r3, #13
 8000e68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6a:	f107 0314 	add.w	r3, r7, #20
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4850      	ldr	r0, [pc, #320]	@ (8000fb4 <HAL_SAI_MspInit+0x1ac>)
 8000e72:	f001 fc63 	bl	800273c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000e76:	4b50      	ldr	r3, [pc, #320]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000e78:	4a50      	ldr	r2, [pc, #320]	@ (8000fbc <HAL_SAI_MspInit+0x1b4>)
 8000e7a:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000e7c:	4b4e      	ldr	r3, [pc, #312]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000e7e:	2201      	movs	r2, #1
 8000e80:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e82:	4b4d      	ldr	r3, [pc, #308]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000e84:	2210      	movs	r2, #16
 8000e86:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e88:	4b4b      	ldr	r3, [pc, #300]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8000e8e:	4b4a      	ldr	r3, [pc, #296]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000e90:	2280      	movs	r2, #128	@ 0x80
 8000e92:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e94:	4b48      	ldr	r3, [pc, #288]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000e96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e9a:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e9c:	4b46      	ldr	r3, [pc, #280]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000e9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ea2:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8000ea4:	4b44      	ldr	r3, [pc, #272]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000ea6:	2220      	movs	r2, #32
 8000ea8:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8000eaa:	4b43      	ldr	r3, [pc, #268]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8000eb0:	4841      	ldr	r0, [pc, #260]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000eb2:	f001 f9cd 	bl	8002250 <HAL_DMA_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8000ebc:	f7ff ff3e 	bl	8000d3c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4a3d      	ldr	r2, [pc, #244]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000ec4:	671a      	str	r2, [r3, #112]	@ 0x70
 8000ec6:	4a3c      	ldr	r2, [pc, #240]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	4a3a      	ldr	r2, [pc, #232]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000ed0:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000ed2:	4a39      	ldr	r2, [pc, #228]	@ (8000fb8 <HAL_SAI_MspInit+0x1b0>)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a38      	ldr	r2, [pc, #224]	@ (8000fc0 <HAL_SAI_MspInit+0x1b8>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d15e      	bne.n	8000fa0 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8000ee2:	4b32      	ldr	r3, [pc, #200]	@ (8000fac <HAL_SAI_MspInit+0x1a4>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d113      	bne.n	8000f12 <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000eea:	4b31      	ldr	r3, [pc, #196]	@ (8000fb0 <HAL_SAI_MspInit+0x1a8>)
 8000eec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eee:	4a30      	ldr	r2, [pc, #192]	@ (8000fb0 <HAL_SAI_MspInit+0x1a8>)
 8000ef0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ef4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ef6:	4b2e      	ldr	r3, [pc, #184]	@ (8000fb0 <HAL_SAI_MspInit+0x1a8>)
 8000ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000efa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2105      	movs	r1, #5
 8000f06:	204b      	movs	r0, #75	@ 0x4b
 8000f08:	f001 f978 	bl	80021fc <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000f0c:	204b      	movs	r0, #75	@ 0x4b
 8000f0e:	f001 f991 	bl	8002234 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8000f12:	4b26      	ldr	r3, [pc, #152]	@ (8000fac <HAL_SAI_MspInit+0x1a4>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	3301      	adds	r3, #1
 8000f18:	4a24      	ldr	r2, [pc, #144]	@ (8000fac <HAL_SAI_MspInit+0x1a4>)
 8000f1a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f22:	2302      	movs	r3, #2
 8000f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000f2e:	230d      	movs	r3, #13
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	4619      	mov	r1, r3
 8000f38:	4822      	ldr	r0, [pc, #136]	@ (8000fc4 <HAL_SAI_MspInit+0x1bc>)
 8000f3a:	f001 fbff 	bl	800273c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8000f3e:	4b22      	ldr	r3, [pc, #136]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f40:	4a22      	ldr	r2, [pc, #136]	@ (8000fcc <HAL_SAI_MspInit+0x1c4>)
 8000f42:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8000f44:	4b20      	ldr	r3, [pc, #128]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f50:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8000f56:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f58:	2280      	movs	r2, #128	@ 0x80
 8000f5a:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f62:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f64:	4b18      	ldr	r3, [pc, #96]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f6a:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8000f6c:	4b16      	ldr	r3, [pc, #88]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f6e:	2220      	movs	r2, #32
 8000f70:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8000f72:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8000f78:	4813      	ldr	r0, [pc, #76]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f7a:	f001 f969 	bl	8002250 <HAL_DMA_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8000f84:	f7ff feda 	bl	8000d3c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f8c:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f8e:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a0c      	ldr	r2, [pc, #48]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f98:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000f9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc8 <HAL_SAI_MspInit+0x1c0>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8000fa0:	bf00      	nop
 8000fa2:	3728      	adds	r7, #40	@ 0x28
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40015804 	.word	0x40015804
 8000fac:	20000b2c 	.word	0x20000b2c
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	48000400 	.word	0x48000400
 8000fb8:	20000a9c 	.word	0x20000a9c
 8000fbc:	4002006c 	.word	0x4002006c
 8000fc0:	40015824 	.word	0x40015824
 8000fc4:	48000800 	.word	0x48000800
 8000fc8:	20000ae4 	.word	0x20000ae4
 8000fcc:	40020080 	.word	0x40020080

08000fd0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001044 <MX_SPI3_Init+0x74>)
 8000fd6:	4a1c      	ldr	r2, [pc, #112]	@ (8001048 <MX_SPI3_Init+0x78>)
 8000fd8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000fda:	4b1a      	ldr	r3, [pc, #104]	@ (8001044 <MX_SPI3_Init+0x74>)
 8000fdc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fe0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000fe2:	4b18      	ldr	r3, [pc, #96]	@ (8001044 <MX_SPI3_Init+0x74>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fe8:	4b16      	ldr	r3, [pc, #88]	@ (8001044 <MX_SPI3_Init+0x74>)
 8000fea:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000fee:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ff0:	4b14      	ldr	r3, [pc, #80]	@ (8001044 <MX_SPI3_Init+0x74>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ff6:	4b13      	ldr	r3, [pc, #76]	@ (8001044 <MX_SPI3_Init+0x74>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000ffc:	4b11      	ldr	r3, [pc, #68]	@ (8001044 <MX_SPI3_Init+0x74>)
 8000ffe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001002:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001004:	4b0f      	ldr	r3, [pc, #60]	@ (8001044 <MX_SPI3_Init+0x74>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800100a:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <MX_SPI3_Init+0x74>)
 800100c:	2200      	movs	r2, #0
 800100e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001010:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <MX_SPI3_Init+0x74>)
 8001012:	2200      	movs	r2, #0
 8001014:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001016:	4b0b      	ldr	r3, [pc, #44]	@ (8001044 <MX_SPI3_Init+0x74>)
 8001018:	2200      	movs	r2, #0
 800101a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800101c:	4b09      	ldr	r3, [pc, #36]	@ (8001044 <MX_SPI3_Init+0x74>)
 800101e:	2207      	movs	r2, #7
 8001020:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001022:	4b08      	ldr	r3, [pc, #32]	@ (8001044 <MX_SPI3_Init+0x74>)
 8001024:	2200      	movs	r2, #0
 8001026:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <MX_SPI3_Init+0x74>)
 800102a:	2208      	movs	r2, #8
 800102c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800102e:	4805      	ldr	r0, [pc, #20]	@ (8001044 <MX_SPI3_Init+0x74>)
 8001030:	f005 fcc8 	bl	80069c4 <HAL_SPI_Init>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800103a:	f7ff fe7f 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000b30 	.word	0x20000b30
 8001048:	40003c00 	.word	0x40003c00

0800104c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08a      	sub	sp, #40	@ 0x28
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a29      	ldr	r2, [pc, #164]	@ (8001110 <HAL_SPI_MspInit+0xc4>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d14c      	bne.n	8001108 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800106e:	4b29      	ldr	r3, [pc, #164]	@ (8001114 <HAL_SPI_MspInit+0xc8>)
 8001070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001072:	4a28      	ldr	r2, [pc, #160]	@ (8001114 <HAL_SPI_MspInit+0xc8>)
 8001074:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001078:	6593      	str	r3, [r2, #88]	@ 0x58
 800107a:	4b26      	ldr	r3, [pc, #152]	@ (8001114 <HAL_SPI_MspInit+0xc8>)
 800107c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001086:	4b23      	ldr	r3, [pc, #140]	@ (8001114 <HAL_SPI_MspInit+0xc8>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	4a22      	ldr	r2, [pc, #136]	@ (8001114 <HAL_SPI_MspInit+0xc8>)
 800108c:	f043 0304 	orr.w	r3, r3, #4
 8001090:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001092:	4b20      	ldr	r3, [pc, #128]	@ (8001114 <HAL_SPI_MspInit+0xc8>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	f003 0304 	and.w	r3, r3, #4
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800109e:	4b1d      	ldr	r3, [pc, #116]	@ (8001114 <HAL_SPI_MspInit+0xc8>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001114 <HAL_SPI_MspInit+0xc8>)
 80010a4:	f043 0302 	orr.w	r3, r3, #2
 80010a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001114 <HAL_SPI_MspInit+0xc8>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = VU_SCK_Pin|VU_MISO_Pin;
 80010b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80010ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010bc:	2302      	movs	r3, #2
 80010be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c4:	2303      	movs	r3, #3
 80010c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010c8:	2306      	movs	r3, #6
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010cc:	f107 0314 	add.w	r3, r7, #20
 80010d0:	4619      	mov	r1, r3
 80010d2:	4811      	ldr	r0, [pc, #68]	@ (8001118 <HAL_SPI_MspInit+0xcc>)
 80010d4:	f001 fb32 	bl	800273c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VU_MOSI_Pin;
 80010d8:	2320      	movs	r3, #32
 80010da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010dc:	2302      	movs	r3, #2
 80010de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e4:	2303      	movs	r3, #3
 80010e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010e8:	2306      	movs	r3, #6
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VU_MOSI_GPIO_Port, &GPIO_InitStruct);
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	4619      	mov	r1, r3
 80010f2:	480a      	ldr	r0, [pc, #40]	@ (800111c <HAL_SPI_MspInit+0xd0>)
 80010f4:	f001 fb22 	bl	800273c <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80010f8:	2200      	movs	r2, #0
 80010fa:	2105      	movs	r1, #5
 80010fc:	2033      	movs	r0, #51	@ 0x33
 80010fe:	f001 f87d 	bl	80021fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001102:	2033      	movs	r0, #51	@ 0x33
 8001104:	f001 f896 	bl	8002234 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001108:	bf00      	nop
 800110a:	3728      	adds	r7, #40	@ 0x28
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40003c00 	.word	0x40003c00
 8001114:	40021000 	.word	0x40021000
 8001118:	48000800 	.word	0x48000800
 800111c:	48000400 	.word	0x48000400

08001120 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001126:	4b11      	ldr	r3, [pc, #68]	@ (800116c <HAL_MspInit+0x4c>)
 8001128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800112a:	4a10      	ldr	r2, [pc, #64]	@ (800116c <HAL_MspInit+0x4c>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	6613      	str	r3, [r2, #96]	@ 0x60
 8001132:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <HAL_MspInit+0x4c>)
 8001134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800113e:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <HAL_MspInit+0x4c>)
 8001140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001142:	4a0a      	ldr	r2, [pc, #40]	@ (800116c <HAL_MspInit+0x4c>)
 8001144:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001148:	6593      	str	r3, [r2, #88]	@ 0x58
 800114a:	4b08      	ldr	r3, [pc, #32]	@ (800116c <HAL_MspInit+0x4c>)
 800114c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800114e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001152:	603b      	str	r3, [r7, #0]
 8001154:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001156:	2200      	movs	r2, #0
 8001158:	210f      	movs	r1, #15
 800115a:	f06f 0001 	mvn.w	r0, #1
 800115e:	f001 f84d 	bl	80021fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40021000 	.word	0x40021000

08001170 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08e      	sub	sp, #56	@ 0x38
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001178:	2300      	movs	r3, #0
 800117a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800117e:	4b34      	ldr	r3, [pc, #208]	@ (8001250 <HAL_InitTick+0xe0>)
 8001180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001182:	4a33      	ldr	r2, [pc, #204]	@ (8001250 <HAL_InitTick+0xe0>)
 8001184:	f043 0310 	orr.w	r3, r3, #16
 8001188:	6593      	str	r3, [r2, #88]	@ 0x58
 800118a:	4b31      	ldr	r3, [pc, #196]	@ (8001250 <HAL_InitTick+0xe0>)
 800118c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118e:	f003 0310 	and.w	r3, r3, #16
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001196:	f107 0210 	add.w	r2, r7, #16
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	4611      	mov	r1, r2
 80011a0:	4618      	mov	r0, r3
 80011a2:	f003 f8cf 	bl	8004344 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80011a6:	6a3b      	ldr	r3, [r7, #32]
 80011a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80011aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d103      	bne.n	80011b8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80011b0:	f003 f89c 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 80011b4:	6378      	str	r0, [r7, #52]	@ 0x34
 80011b6:	e004      	b.n	80011c2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80011b8:	f003 f898 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 80011bc:	4603      	mov	r3, r0
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011c4:	4a23      	ldr	r2, [pc, #140]	@ (8001254 <HAL_InitTick+0xe4>)
 80011c6:	fba2 2303 	umull	r2, r3, r2, r3
 80011ca:	0c9b      	lsrs	r3, r3, #18
 80011cc:	3b01      	subs	r3, #1
 80011ce:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80011d0:	4b21      	ldr	r3, [pc, #132]	@ (8001258 <HAL_InitTick+0xe8>)
 80011d2:	4a22      	ldr	r2, [pc, #136]	@ (800125c <HAL_InitTick+0xec>)
 80011d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80011d6:	4b20      	ldr	r3, [pc, #128]	@ (8001258 <HAL_InitTick+0xe8>)
 80011d8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011dc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80011de:	4a1e      	ldr	r2, [pc, #120]	@ (8001258 <HAL_InitTick+0xe8>)
 80011e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011e2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80011e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001258 <HAL_InitTick+0xe8>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001258 <HAL_InitTick+0xe8>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f0:	4b19      	ldr	r3, [pc, #100]	@ (8001258 <HAL_InitTick+0xe8>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80011f6:	4818      	ldr	r0, [pc, #96]	@ (8001258 <HAL_InitTick+0xe8>)
 80011f8:	f006 f876 	bl	80072e8 <HAL_TIM_Base_Init>
 80011fc:	4603      	mov	r3, r0
 80011fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001202:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001206:	2b00      	cmp	r3, #0
 8001208:	d11b      	bne.n	8001242 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800120a:	4813      	ldr	r0, [pc, #76]	@ (8001258 <HAL_InitTick+0xe8>)
 800120c:	f006 f8ce 	bl	80073ac <HAL_TIM_Base_Start_IT>
 8001210:	4603      	mov	r3, r0
 8001212:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001216:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800121a:	2b00      	cmp	r3, #0
 800121c:	d111      	bne.n	8001242 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800121e:	2036      	movs	r0, #54	@ 0x36
 8001220:	f001 f808 	bl	8002234 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2b0f      	cmp	r3, #15
 8001228:	d808      	bhi.n	800123c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800122a:	2200      	movs	r2, #0
 800122c:	6879      	ldr	r1, [r7, #4]
 800122e:	2036      	movs	r0, #54	@ 0x36
 8001230:	f000 ffe4 	bl	80021fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001234:	4a0a      	ldr	r2, [pc, #40]	@ (8001260 <HAL_InitTick+0xf0>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6013      	str	r3, [r2, #0]
 800123a:	e002      	b.n	8001242 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001242:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001246:	4618      	mov	r0, r3
 8001248:	3738      	adds	r7, #56	@ 0x38
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40021000 	.word	0x40021000
 8001254:	431bde83 	.word	0x431bde83
 8001258:	20000b94 	.word	0x20000b94
 800125c:	40001000 	.word	0x40001000
 8001260:	2000000c 	.word	0x2000000c

08001264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <NMI_Handler+0x4>

0800126c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <HardFault_Handler+0x4>

08001274 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <MemManage_Handler+0x4>

0800127c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <BusFault_Handler+0x4>

08001284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <UsageFault_Handler+0x4>

0800128c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
	...

0800129c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80012a0:	4802      	ldr	r0, [pc, #8]	@ (80012ac <DMA1_Channel6_IRQHandler+0x10>)
 80012a2:	f001 f96c 	bl	800257e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000a9c 	.word	0x20000a9c

080012b0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80012b4:	4802      	ldr	r0, [pc, #8]	@ (80012c0 <DMA1_Channel7_IRQHandler+0x10>)
 80012b6:	f001 f962 	bl	800257e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000ae4 	.word	0x20000ae4

080012c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80012c8:	4802      	ldr	r0, [pc, #8]	@ (80012d4 <USART2_IRQHandler+0x10>)
 80012ca:	f006 fbf7 	bl	8007abc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000be4 	.word	0x20000be4

080012d8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80012dc:	4802      	ldr	r0, [pc, #8]	@ (80012e8 <SPI3_IRQHandler+0x10>)
 80012de:	f005 fd8b 	bl	8006df8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000b30 	.word	0x20000b30

080012ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80012f0:	4802      	ldr	r0, [pc, #8]	@ (80012fc <TIM6_DAC_IRQHandler+0x10>)
 80012f2:	f006 f8cb 	bl	800748c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000b94 	.word	0x20000b94

08001300 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001304:	4803      	ldr	r0, [pc, #12]	@ (8001314 <SAI2_IRQHandler+0x14>)
 8001306:	f004 ff11 	bl	800612c <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 800130a:	4803      	ldr	r0, [pc, #12]	@ (8001318 <SAI2_IRQHandler+0x18>)
 800130c:	f004 ff0e 	bl	800612c <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000994 	.word	0x20000994
 8001318:	20000a18 	.word	0x20000a18

0800131c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	e00a      	b.n	8001344 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800132e:	f3af 8000 	nop.w
 8001332:	4601      	mov	r1, r0
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	1c5a      	adds	r2, r3, #1
 8001338:	60ba      	str	r2, [r7, #8]
 800133a:	b2ca      	uxtb	r2, r1
 800133c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	3301      	adds	r3, #1
 8001342:	617b      	str	r3, [r7, #20]
 8001344:	697a      	ldr	r2, [r7, #20]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	429a      	cmp	r2, r3
 800134a:	dbf0      	blt.n	800132e <_read+0x12>
  }

  return len;
 800134c:	687b      	ldr	r3, [r7, #4]
}
 800134e:	4618      	mov	r0, r3
 8001350:	3718      	adds	r7, #24
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b086      	sub	sp, #24
 800135a:	af00      	add	r7, sp, #0
 800135c:	60f8      	str	r0, [r7, #12]
 800135e:	60b9      	str	r1, [r7, #8]
 8001360:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001362:	2300      	movs	r3, #0
 8001364:	617b      	str	r3, [r7, #20]
 8001366:	e009      	b.n	800137c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	1c5a      	adds	r2, r3, #1
 800136c:	60ba      	str	r2, [r7, #8]
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fa89 	bl	8000888 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	3301      	adds	r3, #1
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	697a      	ldr	r2, [r7, #20]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	429a      	cmp	r2, r3
 8001382:	dbf1      	blt.n	8001368 <_write+0x12>
  }
  return len;
 8001384:	687b      	ldr	r3, [r7, #4]
}
 8001386:	4618      	mov	r0, r3
 8001388:	3718      	adds	r7, #24
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <_close>:

int _close(int file)
{
 800138e:	b480      	push	{r7}
 8001390:	b083      	sub	sp, #12
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800139a:	4618      	mov	r0, r3
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr

080013a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013a6:	b480      	push	{r7}
 80013a8:	b083      	sub	sp, #12
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	6078      	str	r0, [r7, #4]
 80013ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013b6:	605a      	str	r2, [r3, #4]
  return 0;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <_isatty>:

int _isatty(int file)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b083      	sub	sp, #12
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013ce:	2301      	movs	r3, #1
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
	...

080013f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001400:	4a14      	ldr	r2, [pc, #80]	@ (8001454 <_sbrk+0x5c>)
 8001402:	4b15      	ldr	r3, [pc, #84]	@ (8001458 <_sbrk+0x60>)
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800140c:	4b13      	ldr	r3, [pc, #76]	@ (800145c <_sbrk+0x64>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d102      	bne.n	800141a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001414:	4b11      	ldr	r3, [pc, #68]	@ (800145c <_sbrk+0x64>)
 8001416:	4a12      	ldr	r2, [pc, #72]	@ (8001460 <_sbrk+0x68>)
 8001418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800141a:	4b10      	ldr	r3, [pc, #64]	@ (800145c <_sbrk+0x64>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4413      	add	r3, r2
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	429a      	cmp	r2, r3
 8001426:	d207      	bcs.n	8001438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001428:	f00a f978 	bl	800b71c <__errno>
 800142c:	4603      	mov	r3, r0
 800142e:	220c      	movs	r2, #12
 8001430:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001432:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001436:	e009      	b.n	800144c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001438:	4b08      	ldr	r3, [pc, #32]	@ (800145c <_sbrk+0x64>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800143e:	4b07      	ldr	r3, [pc, #28]	@ (800145c <_sbrk+0x64>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	4a05      	ldr	r2, [pc, #20]	@ (800145c <_sbrk+0x64>)
 8001448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800144a:	68fb      	ldr	r3, [r7, #12]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20018000 	.word	0x20018000
 8001458:	00000400 	.word	0x00000400
 800145c:	20000be0 	.word	0x20000be0
 8001460:	20006098 	.word	0x20006098

08001464 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001468:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <SystemInit+0x20>)
 800146a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800146e:	4a05      	ldr	r2, [pc, #20]	@ (8001484 <SystemInit+0x20>)
 8001470:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001474:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800148c:	4b14      	ldr	r3, [pc, #80]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 800148e:	4a15      	ldr	r2, [pc, #84]	@ (80014e4 <MX_USART2_UART_Init+0x5c>)
 8001490:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001492:	4b13      	ldr	r3, [pc, #76]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 8001494:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001498:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800149a:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014ac:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 80014ae:	220c      	movs	r2, #12
 80014b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014b2:	4b0b      	ldr	r3, [pc, #44]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b8:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014be:	4b08      	ldr	r3, [pc, #32]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014c4:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014ca:	4805      	ldr	r0, [pc, #20]	@ (80014e0 <MX_USART2_UART_Init+0x58>)
 80014cc:	f006 f9d2 	bl	8007874 <HAL_UART_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014d6:	f7ff fc31 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000be4 	.word	0x20000be4
 80014e4:	40004400 	.word	0x40004400

080014e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b0ac      	sub	sp, #176	@ 0xb0
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	2288      	movs	r2, #136	@ 0x88
 8001506:	2100      	movs	r1, #0
 8001508:	4618      	mov	r0, r3
 800150a:	f00a f863 	bl	800b5d4 <memset>
  if(uartHandle->Instance==USART2)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a25      	ldr	r2, [pc, #148]	@ (80015a8 <HAL_UART_MspInit+0xc0>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d143      	bne.n	80015a0 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001518:	2302      	movs	r3, #2
 800151a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800151c:	2300      	movs	r3, #0
 800151e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	4618      	mov	r0, r3
 8001526:	f002 ff9f 	bl	8004468 <HAL_RCCEx_PeriphCLKConfig>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001530:	f7ff fc04 	bl	8000d3c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001534:	4b1d      	ldr	r3, [pc, #116]	@ (80015ac <HAL_UART_MspInit+0xc4>)
 8001536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001538:	4a1c      	ldr	r2, [pc, #112]	@ (80015ac <HAL_UART_MspInit+0xc4>)
 800153a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800153e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001540:	4b1a      	ldr	r3, [pc, #104]	@ (80015ac <HAL_UART_MspInit+0xc4>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001548:	613b      	str	r3, [r7, #16]
 800154a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800154c:	4b17      	ldr	r3, [pc, #92]	@ (80015ac <HAL_UART_MspInit+0xc4>)
 800154e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001550:	4a16      	ldr	r2, [pc, #88]	@ (80015ac <HAL_UART_MspInit+0xc4>)
 8001552:	f043 0301 	orr.w	r3, r3, #1
 8001556:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001558:	4b14      	ldr	r3, [pc, #80]	@ (80015ac <HAL_UART_MspInit+0xc4>)
 800155a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001564:	230c      	movs	r3, #12
 8001566:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	2302      	movs	r3, #2
 800156c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001576:	2303      	movs	r3, #3
 8001578:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800157c:	2307      	movs	r3, #7
 800157e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001582:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001586:	4619      	mov	r1, r3
 8001588:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800158c:	f001 f8d6 	bl	800273c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001590:	2200      	movs	r2, #0
 8001592:	2105      	movs	r1, #5
 8001594:	2026      	movs	r0, #38	@ 0x26
 8001596:	f000 fe31 	bl	80021fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800159a:	2026      	movs	r0, #38	@ 0x26
 800159c:	f000 fe4a 	bl	8002234 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015a0:	bf00      	nop
 80015a2:	37b0      	adds	r7, #176	@ 0xb0
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40004400 	.word	0x40004400
 80015ac:	40021000 	.word	0x40021000

080015b0 <Reset_Handler>:
 80015b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015e8 <LoopForever+0x2>
 80015b4:	f7ff ff56 	bl	8001464 <SystemInit>
 80015b8:	480c      	ldr	r0, [pc, #48]	@ (80015ec <LoopForever+0x6>)
 80015ba:	490d      	ldr	r1, [pc, #52]	@ (80015f0 <LoopForever+0xa>)
 80015bc:	4a0d      	ldr	r2, [pc, #52]	@ (80015f4 <LoopForever+0xe>)
 80015be:	2300      	movs	r3, #0
 80015c0:	e002      	b.n	80015c8 <LoopCopyDataInit>

080015c2 <CopyDataInit>:
 80015c2:	58d4      	ldr	r4, [r2, r3]
 80015c4:	50c4      	str	r4, [r0, r3]
 80015c6:	3304      	adds	r3, #4

080015c8 <LoopCopyDataInit>:
 80015c8:	18c4      	adds	r4, r0, r3
 80015ca:	428c      	cmp	r4, r1
 80015cc:	d3f9      	bcc.n	80015c2 <CopyDataInit>
 80015ce:	4a0a      	ldr	r2, [pc, #40]	@ (80015f8 <LoopForever+0x12>)
 80015d0:	4c0a      	ldr	r4, [pc, #40]	@ (80015fc <LoopForever+0x16>)
 80015d2:	2300      	movs	r3, #0
 80015d4:	e001      	b.n	80015da <LoopFillZerobss>

080015d6 <FillZerobss>:
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	3204      	adds	r2, #4

080015da <LoopFillZerobss>:
 80015da:	42a2      	cmp	r2, r4
 80015dc:	d3fb      	bcc.n	80015d6 <FillZerobss>
 80015de:	f00a f8a3 	bl	800b728 <__libc_init_array>
 80015e2:	f7ff fa89 	bl	8000af8 <main>

080015e6 <LoopForever>:
 80015e6:	e7fe      	b.n	80015e6 <LoopForever>
 80015e8:	20018000 	.word	0x20018000
 80015ec:	20000000 	.word	0x20000000
 80015f0:	20000074 	.word	0x20000074
 80015f4:	0800caf8 	.word	0x0800caf8
 80015f8:	20000074 	.word	0x20000074
 80015fc:	20006098 	.word	0x20006098

08001600 <ADC1_2_IRQHandler>:
 8001600:	e7fe      	b.n	8001600 <ADC1_2_IRQHandler>
	...

08001604 <MCP23S17_WriteRegister>:
h_MCP23S17_t hMCP23S17;


// Function to write to a register of MCP23S17 with error handling
void MCP23S17_WriteRegister(uint8_t reg, uint8_t data)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	460a      	mov	r2, r1
 800160e:	71fb      	strb	r3, [r7, #7]
 8001610:	4613      	mov	r3, r2
 8001612:	71bb      	strb	r3, [r7, #6]
	uint8_t control_byte = MCP23S17_CONTROL_BYTE(MCP23S17_CONTROL_ADDR, VU_WRITE); // Address = 0b000
 8001614:	2340      	movs	r3, #64	@ 0x40
 8001616:	73bb      	strb	r3, [r7, #14]

	uint8_t buffer[2] = {reg, data};
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	733b      	strb	r3, [r7, #12]
 800161c:	79bb      	ldrb	r3, [r7, #6]
 800161e:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status;

	// Assert chip select
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	2180      	movs	r1, #128	@ 0x80
 8001624:	4820      	ldr	r0, [pc, #128]	@ (80016a8 <MCP23S17_WriteRegister+0xa4>)
 8001626:	f001 fa33 	bl	8002a90 <HAL_GPIO_WritePin>

	// Transmit control byte
	status = HAL_SPI_Transmit(hMCP23S17.hspi, &control_byte, 1, HAL_MAX_DELAY);
 800162a:	4b20      	ldr	r3, [pc, #128]	@ (80016ac <MCP23S17_WriteRegister+0xa8>)
 800162c:	6818      	ldr	r0, [r3, #0]
 800162e:	f107 010e 	add.w	r1, r7, #14
 8001632:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001636:	2201      	movs	r2, #1
 8001638:	f005 fa67 	bl	8006b0a <HAL_SPI_Transmit>
 800163c:	4603      	mov	r3, r0
 800163e:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 8001640:	7bfb      	ldrb	r3, [r7, #15]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d00c      	beq.n	8001660 <MCP23S17_WriteRegister+0x5c>
		HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET); // Deassert chip select
 8001646:	2201      	movs	r2, #1
 8001648:	2180      	movs	r1, #128	@ 0x80
 800164a:	4817      	ldr	r0, [pc, #92]	@ (80016a8 <MCP23S17_WriteRegister+0xa4>)
 800164c:	f001 fa20 	bl	8002a90 <HAL_GPIO_WritePin>
		printf("Error: Failed to transmit control byte (HAL_SPI_Transmit returned %d)\r\n", status);
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	4619      	mov	r1, r3
 8001654:	4816      	ldr	r0, [pc, #88]	@ (80016b0 <MCP23S17_WriteRegister+0xac>)
 8001656:	f009 fe41 	bl	800b2dc <iprintf>
		Error_Handler(); // Handle the error
 800165a:	f7ff fb6f 	bl	8000d3c <Error_Handler>
		return; // Prevent further execution
 800165e:	e01f      	b.n	80016a0 <MCP23S17_WriteRegister+0x9c>
#if (LOGS)
	printf("SPI3 control transmission status: %d\r\n", status);
#endif

	// Transmit register address and data
	status = HAL_SPI_Transmit(hMCP23S17.hspi, buffer, 2, HAL_MAX_DELAY);
 8001660:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <MCP23S17_WriteRegister+0xa8>)
 8001662:	6818      	ldr	r0, [r3, #0]
 8001664:	f107 010c 	add.w	r1, r7, #12
 8001668:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800166c:	2202      	movs	r2, #2
 800166e:	f005 fa4c 	bl	8006b0a <HAL_SPI_Transmit>
 8001672:	4603      	mov	r3, r0
 8001674:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 8001676:	7bfb      	ldrb	r3, [r7, #15]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d00c      	beq.n	8001696 <MCP23S17_WriteRegister+0x92>
		HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET); // Deassert chip select
 800167c:	2201      	movs	r2, #1
 800167e:	2180      	movs	r1, #128	@ 0x80
 8001680:	4809      	ldr	r0, [pc, #36]	@ (80016a8 <MCP23S17_WriteRegister+0xa4>)
 8001682:	f001 fa05 	bl	8002a90 <HAL_GPIO_WritePin>
		printf("Error: Failed to transmit register data (HAL_SPI_Transmit returned %d)\r\n", status);
 8001686:	7bfb      	ldrb	r3, [r7, #15]
 8001688:	4619      	mov	r1, r3
 800168a:	480a      	ldr	r0, [pc, #40]	@ (80016b4 <MCP23S17_WriteRegister+0xb0>)
 800168c:	f009 fe26 	bl	800b2dc <iprintf>
		Error_Handler(); // Handle the error
 8001690:	f7ff fb54 	bl	8000d3c <Error_Handler>
		return; // Prevent further execution
 8001694:	e004      	b.n	80016a0 <MCP23S17_WriteRegister+0x9c>
#if (LOGS)
	printf("SPI3 data Ox%X transmission to register 0x%X status: %d\r\n", data, reg, status);
#endif

	// Deassert chip select
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8001696:	2201      	movs	r2, #1
 8001698:	2180      	movs	r1, #128	@ 0x80
 800169a:	4803      	ldr	r0, [pc, #12]	@ (80016a8 <MCP23S17_WriteRegister+0xa4>)
 800169c:	f001 f9f8 	bl	8002a90 <HAL_GPIO_WritePin>
}
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	48000400 	.word	0x48000400
 80016ac:	20000c6c 	.word	0x20000c6c
 80016b0:	0800c71c 	.word	0x0800c71c
 80016b4:	0800c764 	.word	0x0800c764

080016b8 <MCP23S17_Update_LEDs>:

void MCP23S17_Update_LEDs()
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
	MCP23S17_WriteRegister(MCP23S17_OLATA, hMCP23S17.GPA);
 80016bc:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <MCP23S17_Update_LEDs+0x20>)
 80016be:	791b      	ldrb	r3, [r3, #4]
 80016c0:	4619      	mov	r1, r3
 80016c2:	2014      	movs	r0, #20
 80016c4:	f7ff ff9e 	bl	8001604 <MCP23S17_WriteRegister>
	MCP23S17_WriteRegister(MCP23S17_OLATB, hMCP23S17.GPB);
 80016c8:	4b03      	ldr	r3, [pc, #12]	@ (80016d8 <MCP23S17_Update_LEDs+0x20>)
 80016ca:	795b      	ldrb	r3, [r3, #5]
 80016cc:	4619      	mov	r1, r3
 80016ce:	2015      	movs	r0, #21
 80016d0:	f7ff ff98 	bl	8001604 <MCP23S17_WriteRegister>
}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000c6c 	.word	0x20000c6c

080016dc <MCP23S17_Init>:

void MCP23S17_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	hMCP23S17.hspi = &hspi3;
 80016e0:	4b12      	ldr	r3, [pc, #72]	@ (800172c <MCP23S17_Init+0x50>)
 80016e2:	4a13      	ldr	r2, [pc, #76]	@ (8001730 <MCP23S17_Init+0x54>)
 80016e4:	601a      	str	r2, [r3, #0]

	HAL_SPI_Init(hMCP23S17.hspi);
 80016e6:	4b11      	ldr	r3, [pc, #68]	@ (800172c <MCP23S17_Init+0x50>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f005 f96a 	bl	80069c4 <HAL_SPI_Init>

	// nRESET to base state
	HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80016f0:	2201      	movs	r2, #1
 80016f2:	2101      	movs	r1, #1
 80016f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f8:	f001 f9ca 	bl	8002a90 <HAL_GPIO_WritePin>

	// nCS to reset state
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80016fc:	2201      	movs	r2, #1
 80016fe:	2180      	movs	r1, #128	@ 0x80
 8001700:	480c      	ldr	r0, [pc, #48]	@ (8001734 <MCP23S17_Init+0x58>)
 8001702:	f001 f9c5 	bl	8002a90 <HAL_GPIO_WritePin>

	// Set all GPIOA and GPIOB pins as outputs
	MCP23S17_WriteRegister(MCP23S17_IODIRA, MCP23S17_ALL_ON); // GPA as output
 8001706:	2100      	movs	r1, #0
 8001708:	2000      	movs	r0, #0
 800170a:	f7ff ff7b 	bl	8001604 <MCP23S17_WriteRegister>
	MCP23S17_WriteRegister(MCP23S17_IODIRB, MCP23S17_ALL_ON); // GPB as output
 800170e:	2100      	movs	r1, #0
 8001710:	2001      	movs	r0, #1
 8001712:	f7ff ff77 	bl	8001604 <MCP23S17_WriteRegister>

	hMCP23S17.GPA = 0xFF;	// All LEDs on GPIOA OFF
 8001716:	4b05      	ldr	r3, [pc, #20]	@ (800172c <MCP23S17_Init+0x50>)
 8001718:	22ff      	movs	r2, #255	@ 0xff
 800171a:	711a      	strb	r2, [r3, #4]
	hMCP23S17.GPB = 0xFF;	// All LEDs on GPIOB OFF
 800171c:	4b03      	ldr	r3, [pc, #12]	@ (800172c <MCP23S17_Init+0x50>)
 800171e:	22ff      	movs	r2, #255	@ 0xff
 8001720:	715a      	strb	r2, [r3, #5]

	MCP23S17_Update_LEDs();
 8001722:	f7ff ffc9 	bl	80016b8 <MCP23S17_Update_LEDs>
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20000c6c 	.word	0x20000c6c
 8001730:	20000b30 	.word	0x20000b30
 8001734:	48000400 	.word	0x48000400

08001738 <MCP23S17_Set_LED_id>:

void MCP23S17_Set_LED_id(uint8_t led)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
	if (led > 7)
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	2b07      	cmp	r3, #7
 8001746:	d90e      	bls.n	8001766 <MCP23S17_Set_LED_id+0x2e>
	{
		hMCP23S17.GPB = ~(1 << led%8);
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	2201      	movs	r2, #1
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	b2db      	uxtb	r3, r3
 8001756:	43db      	mvns	r3, r3
 8001758:	b2da      	uxtb	r2, r3
 800175a:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <MCP23S17_Set_LED_id+0x54>)
 800175c:	715a      	strb	r2, [r3, #5]
		hMCP23S17.GPA = 0xFF; // All LEDs on GPIOA OFF
 800175e:	4b0b      	ldr	r3, [pc, #44]	@ (800178c <MCP23S17_Set_LED_id+0x54>)
 8001760:	22ff      	movs	r2, #255	@ 0xff
 8001762:	711a      	strb	r2, [r3, #4]
 8001764:	e00b      	b.n	800177e <MCP23S17_Set_LED_id+0x46>
	}
	else
	{
		hMCP23S17.GPA = ~(1 << led);
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	2201      	movs	r2, #1
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	b2db      	uxtb	r3, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	b2da      	uxtb	r2, r3
 8001774:	4b05      	ldr	r3, [pc, #20]	@ (800178c <MCP23S17_Set_LED_id+0x54>)
 8001776:	711a      	strb	r2, [r3, #4]
		hMCP23S17.GPB = 0xFF; // All LEDs on GPIOB OFF
 8001778:	4b04      	ldr	r3, [pc, #16]	@ (800178c <MCP23S17_Set_LED_id+0x54>)
 800177a:	22ff      	movs	r2, #255	@ 0xff
 800177c:	715a      	strb	r2, [r3, #5]
	}

	MCP23S17_Update_LEDs();
 800177e:	f7ff ff9b 	bl	80016b8 <MCP23S17_Update_LEDs>
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000c6c 	.word	0x20000c6c

08001790 <MCP23S17_Toggle_LED_id>:

void MCP23S17_Toggle_LED_id(uint8_t led)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
	if (led > 7)
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	2b07      	cmp	r3, #7
 800179e:	d90f      	bls.n	80017c0 <MCP23S17_Toggle_LED_id+0x30>
	{
		hMCP23S17.GPB = (hMCP23S17.GPB & ~(1 << led%8)) | (~hMCP23S17.GPB & (1 << led%8));
 80017a0:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <MCP23S17_Toggle_LED_id+0x58>)
 80017a2:	795b      	ldrb	r3, [r3, #5]
 80017a4:	b25a      	sxtb	r2, r3
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	f003 0307 	and.w	r3, r3, #7
 80017ac:	2101      	movs	r1, #1
 80017ae:	fa01 f303 	lsl.w	r3, r1, r3
 80017b2:	b25b      	sxtb	r3, r3
 80017b4:	4053      	eors	r3, r2
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	4b0b      	ldr	r3, [pc, #44]	@ (80017e8 <MCP23S17_Toggle_LED_id+0x58>)
 80017bc:	715a      	strb	r2, [r3, #5]
 80017be:	e00c      	b.n	80017da <MCP23S17_Toggle_LED_id+0x4a>
	}
	else
	{
		hMCP23S17.GPA = (hMCP23S17.GPA & ~(1 << led)) | (~hMCP23S17.GPA & (1 << led));
 80017c0:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <MCP23S17_Toggle_LED_id+0x58>)
 80017c2:	791b      	ldrb	r3, [r3, #4]
 80017c4:	b25a      	sxtb	r2, r3
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	2101      	movs	r1, #1
 80017ca:	fa01 f303 	lsl.w	r3, r1, r3
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	4053      	eors	r3, r2
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	4b04      	ldr	r3, [pc, #16]	@ (80017e8 <MCP23S17_Toggle_LED_id+0x58>)
 80017d8:	711a      	strb	r2, [r3, #4]
	}

	MCP23S17_Update_LEDs();
 80017da:	f7ff ff6d 	bl	80016b8 <MCP23S17_Update_LEDs>
}
 80017de:	bf00      	nop
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000c6c 	.word	0x20000c6c

080017ec <MCP23S17_Set_LEDs>:

void MCP23S17_Set_LEDs(uint16_t leds)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	80fb      	strh	r3, [r7, #6]
	hMCP23S17.GPB = (0xFF00 & leds) >> 8;
 80017f6:	88fb      	ldrh	r3, [r7, #6]
 80017f8:	0a1b      	lsrs	r3, r3, #8
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <MCP23S17_Set_LEDs+0x2c>)
 8001800:	715a      	strb	r2, [r3, #5]
	hMCP23S17.GPA = 0xFF & leds;
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	b2da      	uxtb	r2, r3
 8001806:	4b04      	ldr	r3, [pc, #16]	@ (8001818 <MCP23S17_Set_LEDs+0x2c>)
 8001808:	711a      	strb	r2, [r3, #4]

	MCP23S17_Update_LEDs();
 800180a:	f7ff ff55 	bl	80016b8 <MCP23S17_Update_LEDs>
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000c6c 	.word	0x20000c6c

0800181c <SGTL5000_ErrorHandler>:
/**
 * @brief Error handler for SGTL5000 operations.
 * @param message: Error message to display.
 */
void SGTL5000_ErrorHandler(const char* message)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	printf("SGTL5000 Error: %s\r\n", message);
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	4804      	ldr	r0, [pc, #16]	@ (8001838 <SGTL5000_ErrorHandler+0x1c>)
 8001828:	f009 fd58 	bl	800b2dc <iprintf>
	Error_Handler();
 800182c:	f7ff fa86 	bl	8000d3c <Error_Handler>
}
 8001830:	bf00      	nop
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	0800c7b0 	.word	0x0800c7b0

0800183c <SGTL5000_i2c_ReadRegister>:
 * @param address: Register address to read from.
 * @param pData: Pointer to data buffer for storing the read data.
 * @param length: Number of bytes to read.
 */
void SGTL5000_i2c_ReadRegister(uint16_t address, uint8_t* pData, uint16_t length)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b088      	sub	sp, #32
 8001840:	af04      	add	r7, sp, #16
 8001842:	4603      	mov	r3, r0
 8001844:	6039      	str	r1, [r7, #0]
 8001846:	80fb      	strh	r3, [r7, #6]
 8001848:	4613      	mov	r3, r2
 800184a:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hSGTL5000.hi2c, SGTL5000_CODEC,
 800184c:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <SGTL5000_i2c_ReadRegister+0x50>)
 800184e:	6818      	ldr	r0, [r3, #0]
 8001850:	88fa      	ldrh	r2, [r7, #6]
 8001852:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001856:	9302      	str	r3, [sp, #8]
 8001858:	88bb      	ldrh	r3, [r7, #4]
 800185a:	9301      	str	r3, [sp, #4]
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	2302      	movs	r3, #2
 8001862:	2114      	movs	r1, #20
 8001864:	f001 faf6 	bl	8002e54 <HAL_I2C_Mem_Read>
 8001868:	4603      	mov	r3, r0
 800186a:	73fb      	strb	r3, [r7, #15]
			address, SGTL5000_MEM_SIZE, pData, length, HAL_MAX_DELAY);

	if (status != HAL_OK) {
 800186c:	7bfb      	ldrb	r3, [r7, #15]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d007      	beq.n	8001882 <SGTL5000_i2c_ReadRegister+0x46>
		printf("Error: Failed to read from address 0x%04X\r\n", address);
 8001872:	88fb      	ldrh	r3, [r7, #6]
 8001874:	4619      	mov	r1, r3
 8001876:	4806      	ldr	r0, [pc, #24]	@ (8001890 <SGTL5000_i2c_ReadRegister+0x54>)
 8001878:	f009 fd30 	bl	800b2dc <iprintf>
		SGTL5000_ErrorHandler("ReadRegister failed");
 800187c:	4805      	ldr	r0, [pc, #20]	@ (8001894 <SGTL5000_i2c_ReadRegister+0x58>)
 800187e:	f7ff ffcd 	bl	800181c <SGTL5000_ErrorHandler>
	}
}
 8001882:	bf00      	nop
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000c74 	.word	0x20000c74
 8001890:	0800c7c8 	.word	0x0800c7c8
 8001894:	0800c7f4 	.word	0x0800c7f4

08001898 <SGTL5000_i2c_WriteRegister>:
 * @brief Writes data to a register of SGTL5000 with error management.
 * @param address: Register address to write to.
 * @param value: Data value to write to the register.
 */
void SGTL5000_i2c_WriteRegister(uint16_t address, uint16_t value)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af04      	add	r7, sp, #16
 800189e:	4603      	mov	r3, r0
 80018a0:	460a      	mov	r2, r1
 80018a2:	80fb      	strh	r3, [r7, #6]
 80018a4:	4613      	mov	r3, r2
 80018a6:	80bb      	strh	r3, [r7, #4]
	uint8_t data[2] = { (uint8_t)(value >> 8), (uint8_t)(value & 0xFF) };
 80018a8:	88bb      	ldrh	r3, [r7, #4]
 80018aa:	0a1b      	lsrs	r3, r3, #8
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	733b      	strb	r3, [r7, #12]
 80018b2:	88bb      	ldrh	r3, [r7, #4]
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Write(hSGTL5000.hi2c, SGTL5000_CODEC,
 80018b8:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <SGTL5000_i2c_WriteRegister+0x64>)
 80018ba:	6818      	ldr	r0, [r3, #0]
 80018bc:	88fa      	ldrh	r2, [r7, #6]
 80018be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018c2:	9302      	str	r3, [sp, #8]
 80018c4:	2302      	movs	r3, #2
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	f107 030c 	add.w	r3, r7, #12
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2302      	movs	r3, #2
 80018d0:	2114      	movs	r1, #20
 80018d2:	f001 f9ab 	bl	8002c2c <HAL_I2C_Mem_Write>
 80018d6:	4603      	mov	r3, r0
 80018d8:	73fb      	strb	r3, [r7, #15]
			address, SGTL5000_MEM_SIZE, data, 2, HAL_MAX_DELAY);

	if (status != HAL_OK) {
 80018da:	7bfb      	ldrb	r3, [r7, #15]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d008      	beq.n	80018f2 <SGTL5000_i2c_WriteRegister+0x5a>
		printf("Error: Failed to write 0x%04X to address 0x%04X\r\n", value, address);
 80018e0:	88bb      	ldrh	r3, [r7, #4]
 80018e2:	88fa      	ldrh	r2, [r7, #6]
 80018e4:	4619      	mov	r1, r3
 80018e6:	4806      	ldr	r0, [pc, #24]	@ (8001900 <SGTL5000_i2c_WriteRegister+0x68>)
 80018e8:	f009 fcf8 	bl	800b2dc <iprintf>
		SGTL5000_ErrorHandler("WriteRegister failed");
 80018ec:	4805      	ldr	r0, [pc, #20]	@ (8001904 <SGTL5000_i2c_WriteRegister+0x6c>)
 80018ee:	f7ff ff95 	bl	800181c <SGTL5000_ErrorHandler>
	}
}
 80018f2:	bf00      	nop
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000c74 	.word	0x20000c74
 8001900:	0800c808 	.word	0x0800c808
 8001904:	0800c83c 	.word	0x0800c83c

08001908 <SGTL5000_Init>:

/**
 * @brief Initializes the SGTL5000 codec.
 */
void SGTL5000_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
	hSGTL5000.hi2c = &hi2c2;
 800190e:	4b45      	ldr	r3, [pc, #276]	@ (8001a24 <SGTL5000_Init+0x11c>)
 8001910:	4a45      	ldr	r2, [pc, #276]	@ (8001a28 <SGTL5000_Init+0x120>)
 8001912:	601a      	str	r2, [r3, #0]

	uint8_t chip_id_data[2];
	SGTL5000_i2c_ReadRegister(SGTL5000_CHIP_ID, chip_id_data, SGTL5000_MEM_SIZE);
 8001914:	1d3b      	adds	r3, r7, #4
 8001916:	2202      	movs	r2, #2
 8001918:	4619      	mov	r1, r3
 800191a:	2000      	movs	r0, #0
 800191c:	f7ff ff8e 	bl	800183c <SGTL5000_i2c_ReadRegister>
	hSGTL5000.chip_id = (chip_id_data[0] << 8) | chip_id_data[1];
 8001920:	793b      	ldrb	r3, [r7, #4]
 8001922:	021b      	lsls	r3, r3, #8
 8001924:	b21a      	sxth	r2, r3
 8001926:	797b      	ldrb	r3, [r7, #5]
 8001928:	b21b      	sxth	r3, r3
 800192a:	4313      	orrs	r3, r2
 800192c:	b21b      	sxth	r3, r3
 800192e:	b29a      	uxth	r2, r3
 8001930:	4b3c      	ldr	r3, [pc, #240]	@ (8001a24 <SGTL5000_Init+0x11c>)
 8001932:	809a      	strh	r2, [r3, #4]

	if (hSGTL5000.chip_id != 0xA011) { // Example CHIP_ID, replace with actual expected ID
 8001934:	4b3b      	ldr	r3, [pc, #236]	@ (8001a24 <SGTL5000_Init+0x11c>)
 8001936:	889b      	ldrh	r3, [r3, #4]
 8001938:	f24a 0211 	movw	r2, #40977	@ 0xa011
 800193c:	4293      	cmp	r3, r2
 800193e:	d002      	beq.n	8001946 <SGTL5000_Init+0x3e>
		SGTL5000_ErrorHandler("Invalid CHIP_ID detected");
 8001940:	483a      	ldr	r0, [pc, #232]	@ (8001a2c <SGTL5000_Init+0x124>)
 8001942:	f7ff ff6b 	bl	800181c <SGTL5000_ErrorHandler>

		// NOTE: This next Write call is needed ONLY if VDDD is
		// externally driven
		// Turn off startup power supplies to save power (Clear bit 12 and 13)
		// Write CHIP_ANA_POWER 0x4260
		mask = (1 << 12) | (1 << 13);
 8001946:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800194a:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_ANA_POWER, mask);
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	4619      	mov	r1, r3
 8001950:	2030      	movs	r0, #48	@ 0x30
 8001952:	f7ff ffa1 	bl	8001898 <SGTL5000_i2c_WriteRegister>
		// NOTE: The next modify call is only needed if both VDDA and
		// VDDIO are greater than 3.1 V
		// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
		// Write CHIP_LINREG_CTRL 0x006C
		// VDDA and VDDIO = 3.3V so it IS necessary
		mask = (1 << 5) | (1 << 6);
 8001956:	2360      	movs	r3, #96	@ 0x60
 8001958:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_LINREG_CTRL, mask);
 800195a:	88fb      	ldrh	r3, [r7, #6]
 800195c:	4619      	mov	r1, r3
 800195e:	2026      	movs	r0, #38	@ 0x26
 8001960:	f7ff ff9a 	bl	8001898 <SGTL5000_i2c_WriteRegister>
		// on the VDDA voltage value.
		// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
		// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
		// The bias current should be set to 50% of the nominal value (bits 3:1)
		// Write CHIP_REF_CTRL 0x004E
		mask = 0x01FF;	// VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 8001964:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8001968:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_REF_CTRL, mask);
 800196a:	88fb      	ldrh	r3, [r7, #6]
 800196c:	4619      	mov	r1, r3
 800196e:	2028      	movs	r0, #40	@ 0x28
 8001970:	f7ff ff92 	bl	8001898 <SGTL5000_i2c_WriteRegister>
		// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
		// and bias current (bits 11:8) to the recommended value of 0.36 mA
		// for 10 kOhm load with 1.0 nF capacitance
		// Write CHIP_LINE_OUT_CTRL 0x0322
		//	mask = 0x0322;	// LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
		mask = 0x031E;
 8001974:	f240 331e 	movw	r3, #798	@ 0x31e
 8001978:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	4619      	mov	r1, r3
 800197e:	202c      	movs	r0, #44	@ 0x2c
 8001980:	f7ff ff8a 	bl	8001898 <SGTL5000_i2c_WriteRegister>

		// Enable short detect mode for headphone left/right
		// and center channel and set short detect current trip level
		// to 75 mA
		// Write CHIP_SHORT_CTRL 0x1106
		mask = 0x1106;	// MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 8001984:	f241 1306 	movw	r3, #4358	@ 0x1106
 8001988:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_SHORT_CTRL, mask);
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	4619      	mov	r1, r3
 800198e:	203c      	movs	r0, #60	@ 0x3c
 8001990:	f7ff ff82 	bl	8001898 <SGTL5000_i2c_WriteRegister>

		// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
		// Write CHIP_ANA_CTRL 0x0133
		mask = 0x0004;	// Unmute all + SELECT_ADC = LINEIN
 8001994:	2304      	movs	r3, #4
 8001996:	80fb      	strh	r3, [r7, #6]
		//	mask = 0x0000;	// Unmute all + SELECT_ADC = MIC
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_ANA_CTRL, mask);
 8001998:	88fb      	ldrh	r3, [r7, #6]
 800199a:	4619      	mov	r1, r3
 800199c:	2024      	movs	r0, #36	@ 0x24
 800199e:	f7ff ff7b 	bl	8001898 <SGTL5000_i2c_WriteRegister>

		//------------Power up Inputs/Outputs/Digital Blocks---------
		// Power up LINEOUT, HP, ADC, DAC
		// Write CHIP_ANA_POWER 0x6AFF
		mask = 0x6AFF;	// LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 80019a2:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 80019a6:	80fb      	strh	r3, [r7, #6]
		// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
		// DAC_MONO = stereo
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_ANA_POWER, mask);
 80019a8:	88fb      	ldrh	r3, [r7, #6]
 80019aa:	4619      	mov	r1, r3
 80019ac:	2030      	movs	r0, #48	@ 0x30
 80019ae:	f7ff ff73 	bl	8001898 <SGTL5000_i2c_WriteRegister>
		// Power up desired digital blocks
		// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
		// ADC (bit 6) are powered on
		// Write CHIP_DIG_POWER 0x0073
		mask = 0x0073;	// I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 80019b2:	2373      	movs	r3, #115	@ 0x73
 80019b4:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_DIG_POWER, mask);
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	4619      	mov	r1, r3
 80019ba:	2002      	movs	r0, #2
 80019bc:	f7ff ff6c 	bl	8001898 <SGTL5000_i2c_WriteRegister>
		// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
		// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
		// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
		// volume (bits 4:0) value should be set // to 5
		// Write CHIP_LINE_OUT_VOL 0x0505
		mask = 0x1111;	// TODO recalculer
 80019c0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80019c4:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_LINE_OUT_VOL, mask);
 80019c6:	88fb      	ldrh	r3, [r7, #6]
 80019c8:	4619      	mov	r1, r3
 80019ca:	202e      	movs	r0, #46	@ 0x2e
 80019cc:	f7ff ff64 	bl	8001898 <SGTL5000_i2c_WriteRegister>

		// Configure SYS_FS clock to 48 kHz
		// Configure MCLK_FREQ to 256*Fs
		// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
		// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
		mask = 0x0004;	// SYS_FS = 48kHz
 80019d0:	2304      	movs	r3, #4
 80019d2:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_CLK_CTRL, mask);
 80019d4:	88fb      	ldrh	r3, [r7, #6]
 80019d6:	4619      	mov	r1, r3
 80019d8:	2004      	movs	r0, #4
 80019da:	f7ff ff5d 	bl	8001898 <SGTL5000_i2c_WriteRegister>
		// Configure the I2S clocks in master mode
		// NOTE: I2S LRCLK is same as the system sample clock
		// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
		// Non, on reste en slave!
		mask = 0x0130;	// DLEN = 16 bits
 80019de:	f44f 7398 	mov.w	r3, #304	@ 0x130
 80019e2:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_I2S_CTRL, mask);
 80019e4:	88fb      	ldrh	r3, [r7, #6]
 80019e6:	4619      	mov	r1, r3
 80019e8:	2006      	movs	r0, #6
 80019ea:	f7ff ff55 	bl	8001898 <SGTL5000_i2c_WriteRegister>
		// Laissons tout par défaut pour l'instant
		//	mask = 0x0000;	// ADC -> DAC
		//	SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_SSS_CTRL, mask);

		/* Le reste */
		mask = 0x0000;	// Unmute
 80019ee:	2300      	movs	r3, #0
 80019f0:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_ADCDAC_CTRL, mask);
 80019f2:	88fb      	ldrh	r3, [r7, #6]
 80019f4:	4619      	mov	r1, r3
 80019f6:	200e      	movs	r0, #14
 80019f8:	f7ff ff4e 	bl	8001898 <SGTL5000_i2c_WriteRegister>

		mask = 0x3C3C;
 80019fc:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 8001a00:	80fb      	strh	r3, [r7, #6]
		//	mask = 0x4747;
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_DAC_VOL, mask);
 8001a02:	88fb      	ldrh	r3, [r7, #6]
 8001a04:	4619      	mov	r1, r3
 8001a06:	2010      	movs	r0, #16
 8001a08:	f7ff ff46 	bl	8001898 <SGTL5000_i2c_WriteRegister>

		mask = 0x0251;	// BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 8001a0c:	f240 2351 	movw	r3, #593	@ 0x251
 8001a10:	80fb      	strh	r3, [r7, #6]
		SGTL5000_i2c_WriteRegister(SGTL5000_CHIP_MIC_CTRL, mask);
 8001a12:	88fb      	ldrh	r3, [r7, #6]
 8001a14:	4619      	mov	r1, r3
 8001a16:	202a      	movs	r0, #42	@ 0x2a
 8001a18:	f7ff ff3e 	bl	8001898 <SGTL5000_i2c_WriteRegister>
		//	}

#if (LOGS)
	printf("SGTL5000 initialized successfully, CHIP_ID: 0x%04X\r\n", hSGTL5000.chip_id);
#endif
}
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000c74 	.word	0x20000c74
 8001a28:	20000334 	.word	0x20000334
 8001a2c:	0800c854 	.word	0x0800c854

08001a30 <fonction>:

#include "../drivers/MCP23S17.h"


int fonction(int argc, char ** argv)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
	if (argc > 1)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	dd14      	ble.n	8001a6a <fonction+0x3a>
	{
		for (int i = 0; i < argc; i++)
 8001a40:	2300      	movs	r3, #0
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	e00d      	b.n	8001a62 <fonction+0x32>
		{
			printf("Paramètre [%d] = %s\r\n", i+1, argv[i]);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	1c59      	adds	r1, r3, #1
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	4413      	add	r3, r2
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	461a      	mov	r2, r3
 8001a56:	4807      	ldr	r0, [pc, #28]	@ (8001a74 <fonction+0x44>)
 8001a58:	f009 fc40 	bl	800b2dc <iprintf>
		for (int i = 0; i < argc; i++)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	dbed      	blt.n	8001a46 <fonction+0x16>
		}
	}

	return 0;
 8001a6a:	2300      	movs	r3, #0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3710      	adds	r7, #16
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	0800c870 	.word	0x0800c870

08001a78 <calcul>:

int calcul(int argc, char ** argv)
{
 8001a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
	if (argc >= 4)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	dd68      	ble.n	8001b5a <calcul+0xe2>
	{
		switch(argv[2][0])
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	3308      	adds	r3, #8
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b78      	cmp	r3, #120	@ 0x78
 8001a92:	d03f      	beq.n	8001b14 <calcul+0x9c>
 8001a94:	2b78      	cmp	r3, #120	@ 0x78
 8001a96:	dc59      	bgt.n	8001b4c <calcul+0xd4>
 8001a98:	2b2d      	cmp	r3, #45	@ 0x2d
 8001a9a:	d020      	beq.n	8001ade <calcul+0x66>
 8001a9c:	2b2d      	cmp	r3, #45	@ 0x2d
 8001a9e:	dc55      	bgt.n	8001b4c <calcul+0xd4>
 8001aa0:	2b2a      	cmp	r3, #42	@ 0x2a
 8001aa2:	d037      	beq.n	8001b14 <calcul+0x9c>
 8001aa4:	2b2b      	cmp	r3, #43	@ 0x2b
 8001aa6:	d151      	bne.n	8001b4c <calcul+0xd4>
		{
		case '+':
			printf("%s + %s = %d\r\n", argv[1], argv[3], atoi(argv[1])+atoi(argv[3]));
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	3304      	adds	r3, #4
 8001aac:	681c      	ldr	r4, [r3, #0]
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	330c      	adds	r3, #12
 8001ab2:	681d      	ldr	r5, [r3, #0]
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	3304      	adds	r3, #4
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f009 fac4 	bl	800b048 <atoi>
 8001ac0:	4606      	mov	r6, r0
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	330c      	adds	r3, #12
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f009 fabd 	bl	800b048 <atoi>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	4433      	add	r3, r6
 8001ad2:	462a      	mov	r2, r5
 8001ad4:	4621      	mov	r1, r4
 8001ad6:	4823      	ldr	r0, [pc, #140]	@ (8001b64 <calcul+0xec>)
 8001ad8:	f009 fc00 	bl	800b2dc <iprintf>
			break;
 8001adc:	e03d      	b.n	8001b5a <calcul+0xe2>
		case '-':
			printf("%s - %s = %d\r\n", argv[1], argv[3], atoi(argv[1])-atoi(argv[3]));
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	681c      	ldr	r4, [r3, #0]
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	330c      	adds	r3, #12
 8001ae8:	681d      	ldr	r5, [r3, #0]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	3304      	adds	r3, #4
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f009 faa9 	bl	800b048 <atoi>
 8001af6:	4606      	mov	r6, r0
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	330c      	adds	r3, #12
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f009 faa2 	bl	800b048 <atoi>
 8001b04:	4603      	mov	r3, r0
 8001b06:	1af3      	subs	r3, r6, r3
 8001b08:	462a      	mov	r2, r5
 8001b0a:	4621      	mov	r1, r4
 8001b0c:	4816      	ldr	r0, [pc, #88]	@ (8001b68 <calcul+0xf0>)
 8001b0e:	f009 fbe5 	bl	800b2dc <iprintf>
			break;
 8001b12:	e022      	b.n	8001b5a <calcul+0xe2>
		case '*':
		case 'x':
			printf("%s * %s = %d\r\n", argv[1], argv[3], atoi(argv[1])*atoi(argv[3]));
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	3304      	adds	r3, #4
 8001b18:	681c      	ldr	r4, [r3, #0]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	330c      	adds	r3, #12
 8001b1e:	681d      	ldr	r5, [r3, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	3304      	adds	r3, #4
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f009 fa8e 	bl	800b048 <atoi>
 8001b2c:	4606      	mov	r6, r0
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	330c      	adds	r3, #12
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f009 fa87 	bl	800b048 <atoi>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	fb06 f303 	mul.w	r3, r6, r3
 8001b40:	462a      	mov	r2, r5
 8001b42:	4621      	mov	r1, r4
 8001b44:	4809      	ldr	r0, [pc, #36]	@ (8001b6c <calcul+0xf4>)
 8001b46:	f009 fbc9 	bl	800b2dc <iprintf>
			break;
 8001b4a:	e006      	b.n	8001b5a <calcul+0xe2>
		default:
			printf("Opération '%s' non supporté!\r\n", argv[2]);
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	3308      	adds	r3, #8
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4619      	mov	r1, r3
 8001b54:	4806      	ldr	r0, [pc, #24]	@ (8001b70 <calcul+0xf8>)
 8001b56:	f009 fbc1 	bl	800b2dc <iprintf>
		}
	}

	return 0;
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b64:	0800c888 	.word	0x0800c888
 8001b68:	0800c898 	.word	0x0800c898
 8001b6c:	0800c8a8 	.word	0x0800c8a8
 8001b70:	0800c8b8 	.word	0x0800c8b8

08001b74 <addition>:

int addition(int argc, char ** argv)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
	if (argc > 1)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	dd24      	ble.n	8001bce <addition+0x5a>
	{
		int somme = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
		for (int i = 1; i < argc; i++)
 8001b88:	2301      	movs	r3, #1
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	e017      	b.n	8001bbe <addition+0x4a>
		{
			printf(" + %s", argv[i]);
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	683a      	ldr	r2, [r7, #0]
 8001b94:	4413      	add	r3, r2
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4619      	mov	r1, r3
 8001b9a:	480f      	ldr	r0, [pc, #60]	@ (8001bd8 <addition+0x64>)
 8001b9c:	f009 fb9e 	bl	800b2dc <iprintf>
			somme = somme + atoi(argv[i]);
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	683a      	ldr	r2, [r7, #0]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f009 fa4c 	bl	800b048 <atoi>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	60fb      	str	r3, [r7, #12]
		for (int i = 1; i < argc; i++)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	60bb      	str	r3, [r7, #8]
 8001bbe:	68ba      	ldr	r2, [r7, #8]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	dbe3      	blt.n	8001b8e <addition+0x1a>
		}

		printf(" = %d\r\n", somme);
 8001bc6:	68f9      	ldr	r1, [r7, #12]
 8001bc8:	4804      	ldr	r0, [pc, #16]	@ (8001bdc <addition+0x68>)
 8001bca:	f009 fb87 	bl	800b2dc <iprintf>
	}
	return 0;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	0800c8dc 	.word	0x0800c8dc
 8001bdc:	0800c8e4 	.word	0x0800c8e4

08001be0 <GPIOExpander_toggle_LED>:

int GPIOExpander_toggle_LED(int argc, char ** argv)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
	if (argc > 1)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	dd16      	ble.n	8001c1e <GPIOExpander_toggle_LED+0x3e>
	{
		for (int i = 1; i < argc; i++)
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	e00f      	b.n	8001c16 <GPIOExpander_toggle_LED+0x36>
		{
			MCP23S17_Toggle_LED_id(atoi(argv[i]));
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f009 fa21 	bl	800b048 <atoi>
 8001c06:	4603      	mov	r3, r0
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fdc0 	bl	8001790 <MCP23S17_Toggle_LED_id>
		for (int i = 1; i < argc; i++)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	3301      	adds	r3, #1
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	dbeb      	blt.n	8001bf6 <GPIOExpander_toggle_LED+0x16>
		}
	}

	return 0;
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3710      	adds	r7, #16
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <GPIOExpander_set_LED>:

int GPIOExpander_set_LED(int argc, char ** argv)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
	if (argc > 1)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	dd0a      	ble.n	8001c4e <GPIOExpander_set_LED+0x26>
	{
		MCP23S17_Set_LED_id(atoi(argv[1]));
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	3304      	adds	r3, #4
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f009 fa02 	bl	800b048 <atoi>
 8001c44:	4603      	mov	r3, r0
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff fd75 	bl	8001738 <MCP23S17_Set_LED_id>
	}

	return 0;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <shell_uart_receive_irq_cb>:
static char print_buffer[BUFFER_SIZE];
static SemaphoreHandle_t sem_uart_read = NULL;


void shell_uart_receive_irq_cb(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
	BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]

	xSemaphoreGiveFromISR(sem_uart_read, &pxHigherPriorityTaskWoken);
 8001c62:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <shell_uart_receive_irq_cb+0x38>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	1d3a      	adds	r2, r7, #4
 8001c68:	4611      	mov	r1, r2
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f007 fbe4 	bl	8009438 <xQueueGiveFromISR>

	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d007      	beq.n	8001c86 <shell_uart_receive_irq_cb+0x2e>
 8001c76:	4b07      	ldr	r3, [pc, #28]	@ (8001c94 <shell_uart_receive_irq_cb+0x3c>)
 8001c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	f3bf 8f4f 	dsb	sy
 8001c82:	f3bf 8f6f 	isb	sy
}
 8001c86:	bf00      	nop
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000fa8 	.word	0x20000fa8
 8001c94:	e000ed04 	.word	0xe000ed04

08001c98 <uart_read>:

static char uart_read() {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
	char c;

	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)(&c), 1);
 8001c9e:	1dfb      	adds	r3, r7, #7
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4807      	ldr	r0, [pc, #28]	@ (8001cc4 <uart_read+0x2c>)
 8001ca6:	f005 febd 	bl	8007a24 <HAL_UART_Receive_IT>
	// il faut mettre la tâche shell dans l'état bloqué, jusqu'à l'interruption de réception de caractère
	// prendre un sémaphore vide par exemple
	xSemaphoreTake(sem_uart_read, portMAX_DELAY);
 8001caa:	4b07      	ldr	r3, [pc, #28]	@ (8001cc8 <uart_read+0x30>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f007 fc50 	bl	8009558 <xQueueSemaphoreTake>

	return c;
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000be4 	.word	0x20000be4
 8001cc8:	20000fa8 	.word	0x20000fa8

08001ccc <uart_write>:

static int uart_write(char * s, uint16_t size) {
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8001cd8:	887a      	ldrh	r2, [r7, #2]
 8001cda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cde:	6879      	ldr	r1, [r7, #4]
 8001ce0:	4803      	ldr	r0, [pc, #12]	@ (8001cf0 <uart_write+0x24>)
 8001ce2:	f005 fe15 	bl	8007910 <HAL_UART_Transmit>
	return size;
 8001ce6:	887b      	ldrh	r3, [r7, #2]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000be4 	.word	0x20000be4

08001cf4 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af02      	add	r7, sp, #8
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	e022      	b.n	8001d4a <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8001d04:	4916      	ldr	r1, [pc, #88]	@ (8001d60 <sh_help+0x6c>)
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	4413      	add	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	440b      	add	r3, r1
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	4618      	mov	r0, r3
 8001d16:	4912      	ldr	r1, [pc, #72]	@ (8001d60 <sh_help+0x6c>)
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	4413      	add	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	440b      	add	r3, r1
 8001d24:	3308      	adds	r3, #8
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	9300      	str	r3, [sp, #0]
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d64 <sh_help+0x70>)
 8001d2e:	2128      	movs	r1, #40	@ 0x28
 8001d30:	480d      	ldr	r0, [pc, #52]	@ (8001d68 <sh_help+0x74>)
 8001d32:	f009 fb43 	bl	800b3bc <sniprintf>
 8001d36:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	480a      	ldr	r0, [pc, #40]	@ (8001d68 <sh_help+0x74>)
 8001d40:	f7ff ffc4 	bl	8001ccc <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	3301      	adds	r3, #1
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b08      	ldr	r3, [pc, #32]	@ (8001d6c <sh_help+0x78>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dbd7      	blt.n	8001d04 <sh_help+0x10>
	}

	return 0;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000c80 	.word	0x20000c80
 8001d64:	0800c8ec 	.word	0x0800c8ec
 8001d68:	20000f80 	.word	0x20000f80
 8001d6c:	20000c7c 	.word	0x20000c7c

08001d70 <shell_init>:

void shell_init() {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
	int size = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8001d7a:	4a13      	ldr	r2, [pc, #76]	@ (8001dc8 <shell_init+0x58>)
 8001d7c:	2128      	movs	r1, #40	@ 0x28
 8001d7e:	4813      	ldr	r0, [pc, #76]	@ (8001dcc <shell_init+0x5c>)
 8001d80:	f009 fb1c 	bl	800b3bc <sniprintf>
 8001d84:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	480f      	ldr	r0, [pc, #60]	@ (8001dcc <shell_init+0x5c>)
 8001d8e:	f7ff ff9d 	bl	8001ccc <uart_write>

	sem_uart_read = xSemaphoreCreateBinary();
 8001d92:	2203      	movs	r2, #3
 8001d94:	2100      	movs	r1, #0
 8001d96:	2001      	movs	r0, #1
 8001d98:	f007 faf4 	bl	8009384 <xQueueGenericCreate>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	4a0c      	ldr	r2, [pc, #48]	@ (8001dd0 <shell_init+0x60>)
 8001da0:	6013      	str	r3, [r2, #0]
	if (sem_uart_read == NULL)
 8001da2:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd0 <shell_init+0x60>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d104      	bne.n	8001db4 <shell_init+0x44>
	{
		printf("Error semaphore shell\r\n");
 8001daa:	480a      	ldr	r0, [pc, #40]	@ (8001dd4 <shell_init+0x64>)
 8001dac:	f009 fafe 	bl	800b3ac <puts>
		while(1);
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <shell_init+0x40>
	}

	shell_add('h', sh_help, "Help");
 8001db4:	4a08      	ldr	r2, [pc, #32]	@ (8001dd8 <shell_init+0x68>)
 8001db6:	4909      	ldr	r1, [pc, #36]	@ (8001ddc <shell_init+0x6c>)
 8001db8:	2068      	movs	r0, #104	@ 0x68
 8001dba:	f000 f811 	bl	8001de0 <shell_add>
}
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	0800c8f8 	.word	0x0800c8f8
 8001dcc:	20000f80 	.word	0x20000f80
 8001dd0:	20000fa8 	.word	0x20000fa8
 8001dd4:	0800c920 	.word	0x0800c920
 8001dd8:	0800c938 	.word	0x0800c938
 8001ddc:	08001cf5 	.word	0x08001cf5

08001de0 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
 8001dec:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8001dee:	4b19      	ldr	r3, [pc, #100]	@ (8001e54 <shell_add+0x74>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001df4:	dc26      	bgt.n	8001e44 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8001df6:	4b17      	ldr	r3, [pc, #92]	@ (8001e54 <shell_add+0x74>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	4917      	ldr	r1, [pc, #92]	@ (8001e58 <shell_add+0x78>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	440b      	add	r3, r1
 8001e06:	7bfa      	ldrb	r2, [r7, #15]
 8001e08:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 8001e0a:	4b12      	ldr	r3, [pc, #72]	@ (8001e54 <shell_add+0x74>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	4912      	ldr	r1, [pc, #72]	@ (8001e58 <shell_add+0x78>)
 8001e10:	4613      	mov	r3, r2
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	4413      	add	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	440b      	add	r3, r1
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	68ba      	ldr	r2, [r7, #8]
 8001e1e:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8001e20:	4b0c      	ldr	r3, [pc, #48]	@ (8001e54 <shell_add+0x74>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	490c      	ldr	r1, [pc, #48]	@ (8001e58 <shell_add+0x78>)
 8001e26:	4613      	mov	r3, r2
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	4413      	add	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	440b      	add	r3, r1
 8001e30:	3308      	adds	r3, #8
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 8001e36:	4b07      	ldr	r3, [pc, #28]	@ (8001e54 <shell_add+0x74>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	4a05      	ldr	r2, [pc, #20]	@ (8001e54 <shell_add+0x74>)
 8001e3e:	6013      	str	r3, [r2, #0]
		return 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	e001      	b.n	8001e48 <shell_add+0x68>
	}

	return -1;
 8001e44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3714      	adds	r7, #20
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	20000c7c 	.word	0x20000c7c
 8001e58:	20000c80 	.word	0x20000c80

08001e5c <shell_exec>:

static int shell_exec(char * buf) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b090      	sub	sp, #64	@ 0x40
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e70:	e040      	b.n	8001ef4 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 8001e72:	492d      	ldr	r1, [pc, #180]	@ (8001f28 <shell_exec+0xcc>)
 8001e74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e76:	4613      	mov	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	4413      	add	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	440b      	add	r3, r1
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d131      	bne.n	8001eee <shell_exec+0x92>
			argc = 1;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e96:	e013      	b.n	8001ec0 <shell_exec+0x64>
				if(*p == ' ') {
 8001e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b20      	cmp	r3, #32
 8001e9e:	d10c      	bne.n	8001eba <shell_exec+0x5e>
					*p = '\0';
 8001ea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8001ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001eac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001eae:	3201      	adds	r2, #1
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	3340      	adds	r3, #64	@ 0x40
 8001eb4:	443b      	add	r3, r7
 8001eb6:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d002      	beq.n	8001ece <shell_exec+0x72>
 8001ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001eca:	2b07      	cmp	r3, #7
 8001ecc:	dde4      	ble.n	8001e98 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 8001ece:	4916      	ldr	r1, [pc, #88]	@ (8001f28 <shell_exec+0xcc>)
 8001ed0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	4413      	add	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	440b      	add	r3, r1
 8001edc:	3304      	adds	r3, #4
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f107 020c 	add.w	r2, r7, #12
 8001ee4:	4611      	mov	r1, r2
 8001ee6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001ee8:	4798      	blx	r3
 8001eea:	4603      	mov	r3, r0
 8001eec:	e017      	b.n	8001f1e <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8001f2c <shell_exec+0xd0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001efa:	429a      	cmp	r2, r3
 8001efc:	dbb9      	blt.n	8001e72 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8001efe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f02:	4a0b      	ldr	r2, [pc, #44]	@ (8001f30 <shell_exec+0xd4>)
 8001f04:	2128      	movs	r1, #40	@ 0x28
 8001f06:	480b      	ldr	r0, [pc, #44]	@ (8001f34 <shell_exec+0xd8>)
 8001f08:	f009 fa58 	bl	800b3bc <sniprintf>
 8001f0c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 8001f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	4619      	mov	r1, r3
 8001f14:	4807      	ldr	r0, [pc, #28]	@ (8001f34 <shell_exec+0xd8>)
 8001f16:	f7ff fed9 	bl	8001ccc <uart_write>
	return -1;
 8001f1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3740      	adds	r7, #64	@ 0x40
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000c80 	.word	0x20000c80
 8001f2c:	20000c7c 	.word	0x20000c7c
 8001f30:	0800c940 	.word	0x0800c940
 8001f34:	20000f80 	.word	0x20000f80

08001f38 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
	int reading = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 8001f46:	2102      	movs	r1, #2
 8001f48:	482a      	ldr	r0, [pc, #168]	@ (8001ff4 <shell_run+0xbc>)
 8001f4a:	f7ff febf 	bl	8001ccc <uart_write>
		reading = 1;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8001f52:	e047      	b.n	8001fe4 <shell_run+0xac>
			char c = uart_read();
 8001f54:	f7ff fea0 	bl	8001c98 <uart_read>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 8001f5c:	78fb      	ldrb	r3, [r7, #3]
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	d025      	beq.n	8001fae <shell_run+0x76>
 8001f62:	2b0d      	cmp	r3, #13
 8001f64:	d12e      	bne.n	8001fc4 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 8001f66:	4a24      	ldr	r2, [pc, #144]	@ (8001ff8 <shell_run+0xc0>)
 8001f68:	2128      	movs	r1, #40	@ 0x28
 8001f6a:	4824      	ldr	r0, [pc, #144]	@ (8001ffc <shell_run+0xc4>)
 8001f6c:	f009 fa26 	bl	800b3bc <sniprintf>
 8001f70:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	4619      	mov	r1, r3
 8001f78:	4820      	ldr	r0, [pc, #128]	@ (8001ffc <shell_run+0xc4>)
 8001f7a:	f7ff fea7 	bl	8001ccc <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	60ba      	str	r2, [r7, #8]
 8001f84:	4a1e      	ldr	r2, [pc, #120]	@ (8002000 <shell_run+0xc8>)
 8001f86:	2100      	movs	r1, #0
 8001f88:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 8001f8a:	4b1d      	ldr	r3, [pc, #116]	@ (8002000 <shell_run+0xc8>)
 8001f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8002004 <shell_run+0xcc>)
 8001f8e:	2128      	movs	r1, #40	@ 0x28
 8001f90:	481a      	ldr	r0, [pc, #104]	@ (8001ffc <shell_run+0xc4>)
 8001f92:	f009 fa13 	bl	800b3bc <sniprintf>
 8001f96:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4817      	ldr	r0, [pc, #92]	@ (8001ffc <shell_run+0xc4>)
 8001fa0:	f7ff fe94 	bl	8001ccc <uart_write>
				reading = 0;        //exit read loop
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 8001fa8:	2300      	movs	r3, #0
 8001faa:	60bb      	str	r3, [r7, #8]
				break;
 8001fac:	e01a      	b.n	8001fe4 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	dd16      	ble.n	8001fe2 <shell_run+0xaa>
					pos--;          //remove it in buffer
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 8001fba:	2103      	movs	r1, #3
 8001fbc:	4812      	ldr	r0, [pc, #72]	@ (8002008 <shell_run+0xd0>)
 8001fbe:	f7ff fe85 	bl	8001ccc <uart_write>
				}
				break;
 8001fc2:	e00e      	b.n	8001fe2 <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	2b27      	cmp	r3, #39	@ 0x27
 8001fc8:	dc0c      	bgt.n	8001fe4 <shell_run+0xac>
					uart_write(&c, 1);
 8001fca:	1cfb      	adds	r3, r7, #3
 8001fcc:	2101      	movs	r1, #1
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fe7c 	bl	8001ccc <uart_write>
					cmd_buffer[pos++] = c; //store
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	60ba      	str	r2, [r7, #8]
 8001fda:	78f9      	ldrb	r1, [r7, #3]
 8001fdc:	4a08      	ldr	r2, [pc, #32]	@ (8002000 <shell_run+0xc8>)
 8001fde:	54d1      	strb	r1, [r2, r3]
 8001fe0:	e000      	b.n	8001fe4 <shell_run+0xac>
				break;
 8001fe2:	bf00      	nop
		while(reading) {
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1b4      	bne.n	8001f54 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8001fea:	4805      	ldr	r0, [pc, #20]	@ (8002000 <shell_run+0xc8>)
 8001fec:	f7ff ff36 	bl	8001e5c <shell_exec>
		uart_write(prompt, 2);
 8001ff0:	e7a9      	b.n	8001f46 <shell_run+0xe>
 8001ff2:	bf00      	nop
 8001ff4:	20000008 	.word	0x20000008
 8001ff8:	0800c958 	.word	0x0800c958
 8001ffc:	20000f80 	.word	0x20000f80
 8002000:	20000fac 	.word	0x20000fac
 8002004:	0800c95c 	.word	0x0800c95c
 8002008:	20000004 	.word	0x20000004

0800200c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002012:	2300      	movs	r3, #0
 8002014:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002016:	4b0c      	ldr	r3, [pc, #48]	@ (8002048 <HAL_Init+0x3c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a0b      	ldr	r2, [pc, #44]	@ (8002048 <HAL_Init+0x3c>)
 800201c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002020:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002022:	2003      	movs	r0, #3
 8002024:	f000 f8df 	bl	80021e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002028:	200f      	movs	r0, #15
 800202a:	f7ff f8a1 	bl	8001170 <HAL_InitTick>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d002      	beq.n	800203a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	71fb      	strb	r3, [r7, #7]
 8002038:	e001      	b.n	800203e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800203a:	f7ff f871 	bl	8001120 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800203e:	79fb      	ldrb	r3, [r7, #7]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40022000 	.word	0x40022000

0800204c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002050:	4b06      	ldr	r3, [pc, #24]	@ (800206c <HAL_IncTick+0x20>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	461a      	mov	r2, r3
 8002056:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <HAL_IncTick+0x24>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4413      	add	r3, r2
 800205c:	4a04      	ldr	r2, [pc, #16]	@ (8002070 <HAL_IncTick+0x24>)
 800205e:	6013      	str	r3, [r2, #0]
}
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	20000010 	.word	0x20000010
 8002070:	20000fd4 	.word	0x20000fd4

08002074 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return uwTick;
 8002078:	4b03      	ldr	r3, [pc, #12]	@ (8002088 <HAL_GetTick+0x14>)
 800207a:	681b      	ldr	r3, [r3, #0]
}
 800207c:	4618      	mov	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	20000fd4 	.word	0x20000fd4

0800208c <__NVIC_SetPriorityGrouping>:
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f003 0307 	and.w	r3, r3, #7
 800209a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800209c:	4b0c      	ldr	r3, [pc, #48]	@ (80020d0 <__NVIC_SetPriorityGrouping+0x44>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020a2:	68ba      	ldr	r2, [r7, #8]
 80020a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020a8:	4013      	ands	r3, r2
 80020aa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020be:	4a04      	ldr	r2, [pc, #16]	@ (80020d0 <__NVIC_SetPriorityGrouping+0x44>)
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	60d3      	str	r3, [r2, #12]
}
 80020c4:	bf00      	nop
 80020c6:	3714      	adds	r7, #20
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	e000ed00 	.word	0xe000ed00

080020d4 <__NVIC_GetPriorityGrouping>:
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020d8:	4b04      	ldr	r3, [pc, #16]	@ (80020ec <__NVIC_GetPriorityGrouping+0x18>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	0a1b      	lsrs	r3, r3, #8
 80020de:	f003 0307 	and.w	r3, r3, #7
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <__NVIC_EnableIRQ>:
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	db0b      	blt.n	800211a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	f003 021f 	and.w	r2, r3, #31
 8002108:	4907      	ldr	r1, [pc, #28]	@ (8002128 <__NVIC_EnableIRQ+0x38>)
 800210a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210e:	095b      	lsrs	r3, r3, #5
 8002110:	2001      	movs	r0, #1
 8002112:	fa00 f202 	lsl.w	r2, r0, r2
 8002116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000e100 	.word	0xe000e100

0800212c <__NVIC_SetPriority>:
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	6039      	str	r1, [r7, #0]
 8002136:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213c:	2b00      	cmp	r3, #0
 800213e:	db0a      	blt.n	8002156 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	b2da      	uxtb	r2, r3
 8002144:	490c      	ldr	r1, [pc, #48]	@ (8002178 <__NVIC_SetPriority+0x4c>)
 8002146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214a:	0112      	lsls	r2, r2, #4
 800214c:	b2d2      	uxtb	r2, r2
 800214e:	440b      	add	r3, r1
 8002150:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002154:	e00a      	b.n	800216c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	b2da      	uxtb	r2, r3
 800215a:	4908      	ldr	r1, [pc, #32]	@ (800217c <__NVIC_SetPriority+0x50>)
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	3b04      	subs	r3, #4
 8002164:	0112      	lsls	r2, r2, #4
 8002166:	b2d2      	uxtb	r2, r2
 8002168:	440b      	add	r3, r1
 800216a:	761a      	strb	r2, [r3, #24]
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr
 8002178:	e000e100 	.word	0xe000e100
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <NVIC_EncodePriority>:
{
 8002180:	b480      	push	{r7}
 8002182:	b089      	sub	sp, #36	@ 0x24
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	f1c3 0307 	rsb	r3, r3, #7
 800219a:	2b04      	cmp	r3, #4
 800219c:	bf28      	it	cs
 800219e:	2304      	movcs	r3, #4
 80021a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	3304      	adds	r3, #4
 80021a6:	2b06      	cmp	r3, #6
 80021a8:	d902      	bls.n	80021b0 <NVIC_EncodePriority+0x30>
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	3b03      	subs	r3, #3
 80021ae:	e000      	b.n	80021b2 <NVIC_EncodePriority+0x32>
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43da      	mvns	r2, r3
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	401a      	ands	r2, r3
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fa01 f303 	lsl.w	r3, r1, r3
 80021d2:	43d9      	mvns	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	4313      	orrs	r3, r2
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3724      	adds	r7, #36	@ 0x24
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f7ff ff4c 	bl	800208c <__NVIC_SetPriorityGrouping>
}
 80021f4:	bf00      	nop
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
 8002208:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800220e:	f7ff ff61 	bl	80020d4 <__NVIC_GetPriorityGrouping>
 8002212:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	68b9      	ldr	r1, [r7, #8]
 8002218:	6978      	ldr	r0, [r7, #20]
 800221a:	f7ff ffb1 	bl	8002180 <NVIC_EncodePriority>
 800221e:	4602      	mov	r2, r0
 8002220:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002224:	4611      	mov	r1, r2
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff80 	bl	800212c <__NVIC_SetPriority>
}
 800222c:	bf00      	nop
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800223e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002242:	4618      	mov	r0, r3
 8002244:	f7ff ff54 	bl	80020f0 <__NVIC_EnableIRQ>
}
 8002248:	bf00      	nop
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e098      	b.n	8002394 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	4b4d      	ldr	r3, [pc, #308]	@ (80023a0 <HAL_DMA_Init+0x150>)
 800226a:	429a      	cmp	r2, r3
 800226c:	d80f      	bhi.n	800228e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	461a      	mov	r2, r3
 8002274:	4b4b      	ldr	r3, [pc, #300]	@ (80023a4 <HAL_DMA_Init+0x154>)
 8002276:	4413      	add	r3, r2
 8002278:	4a4b      	ldr	r2, [pc, #300]	@ (80023a8 <HAL_DMA_Init+0x158>)
 800227a:	fba2 2303 	umull	r2, r3, r2, r3
 800227e:	091b      	lsrs	r3, r3, #4
 8002280:	009a      	lsls	r2, r3, #2
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a48      	ldr	r2, [pc, #288]	@ (80023ac <HAL_DMA_Init+0x15c>)
 800228a:	641a      	str	r2, [r3, #64]	@ 0x40
 800228c:	e00e      	b.n	80022ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	4b46      	ldr	r3, [pc, #280]	@ (80023b0 <HAL_DMA_Init+0x160>)
 8002296:	4413      	add	r3, r2
 8002298:	4a43      	ldr	r2, [pc, #268]	@ (80023a8 <HAL_DMA_Init+0x158>)
 800229a:	fba2 2303 	umull	r2, r3, r2, r3
 800229e:	091b      	lsrs	r3, r3, #4
 80022a0:	009a      	lsls	r2, r3, #2
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a42      	ldr	r2, [pc, #264]	@ (80023b4 <HAL_DMA_Init+0x164>)
 80022aa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80022c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80022d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002306:	d039      	beq.n	800237c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230c:	4a27      	ldr	r2, [pc, #156]	@ (80023ac <HAL_DMA_Init+0x15c>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d11a      	bne.n	8002348 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002312:	4b29      	ldr	r3, [pc, #164]	@ (80023b8 <HAL_DMA_Init+0x168>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231a:	f003 031c 	and.w	r3, r3, #28
 800231e:	210f      	movs	r1, #15
 8002320:	fa01 f303 	lsl.w	r3, r1, r3
 8002324:	43db      	mvns	r3, r3
 8002326:	4924      	ldr	r1, [pc, #144]	@ (80023b8 <HAL_DMA_Init+0x168>)
 8002328:	4013      	ands	r3, r2
 800232a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800232c:	4b22      	ldr	r3, [pc, #136]	@ (80023b8 <HAL_DMA_Init+0x168>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6859      	ldr	r1, [r3, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002338:	f003 031c 	and.w	r3, r3, #28
 800233c:	fa01 f303 	lsl.w	r3, r1, r3
 8002340:	491d      	ldr	r1, [pc, #116]	@ (80023b8 <HAL_DMA_Init+0x168>)
 8002342:	4313      	orrs	r3, r2
 8002344:	600b      	str	r3, [r1, #0]
 8002346:	e019      	b.n	800237c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002348:	4b1c      	ldr	r3, [pc, #112]	@ (80023bc <HAL_DMA_Init+0x16c>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002350:	f003 031c 	and.w	r3, r3, #28
 8002354:	210f      	movs	r1, #15
 8002356:	fa01 f303 	lsl.w	r3, r1, r3
 800235a:	43db      	mvns	r3, r3
 800235c:	4917      	ldr	r1, [pc, #92]	@ (80023bc <HAL_DMA_Init+0x16c>)
 800235e:	4013      	ands	r3, r2
 8002360:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002362:	4b16      	ldr	r3, [pc, #88]	@ (80023bc <HAL_DMA_Init+0x16c>)
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6859      	ldr	r1, [r3, #4]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236e:	f003 031c 	and.w	r3, r3, #28
 8002372:	fa01 f303 	lsl.w	r3, r1, r3
 8002376:	4911      	ldr	r1, [pc, #68]	@ (80023bc <HAL_DMA_Init+0x16c>)
 8002378:	4313      	orrs	r3, r2
 800237a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2201      	movs	r2, #1
 8002386:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002392:	2300      	movs	r3, #0
}
 8002394:	4618      	mov	r0, r3
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	40020407 	.word	0x40020407
 80023a4:	bffdfff8 	.word	0xbffdfff8
 80023a8:	cccccccd 	.word	0xcccccccd
 80023ac:	40020000 	.word	0x40020000
 80023b0:	bffdfbf8 	.word	0xbffdfbf8
 80023b4:	40020400 	.word	0x40020400
 80023b8:	400200a8 	.word	0x400200a8
 80023bc:	400204a8 	.word	0x400204a8

080023c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023ce:	2300      	movs	r3, #0
 80023d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <HAL_DMA_Start_IT+0x20>
 80023dc:	2302      	movs	r3, #2
 80023de:	e04b      	b.n	8002478 <HAL_DMA_Start_IT+0xb8>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d13a      	bne.n	800246a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2202      	movs	r2, #2
 80023f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2200      	movs	r2, #0
 8002400:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 0201 	bic.w	r2, r2, #1
 8002410:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	68b9      	ldr	r1, [r7, #8]
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f000 f95f 	bl	80026dc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	2b00      	cmp	r3, #0
 8002424:	d008      	beq.n	8002438 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f042 020e 	orr.w	r2, r2, #14
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	e00f      	b.n	8002458 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 0204 	bic.w	r2, r2, #4
 8002446:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 020a 	orr.w	r2, r2, #10
 8002456:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f042 0201 	orr.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	e005      	b.n	8002476 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002472:	2302      	movs	r3, #2
 8002474:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002476:	7dfb      	ldrb	r3, [r7, #23]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002488:	2300      	movs	r3, #0
 800248a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d008      	beq.n	80024aa <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2204      	movs	r2, #4
 800249c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e022      	b.n	80024f0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 020e 	bic.w	r2, r2, #14
 80024b8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 0201 	bic.w	r2, r2, #1
 80024c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ce:	f003 021c 	and.w	r2, r3, #28
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	2101      	movs	r1, #1
 80024d8:	fa01 f202 	lsl.w	r2, r1, r2
 80024dc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80024ee:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d005      	beq.n	8002520 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2204      	movs	r2, #4
 8002518:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	73fb      	strb	r3, [r7, #15]
 800251e:	e029      	b.n	8002574 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f022 020e 	bic.w	r2, r2, #14
 800252e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f022 0201 	bic.w	r2, r2, #1
 800253e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002544:	f003 021c 	and.w	r2, r3, #28
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254c:	2101      	movs	r1, #1
 800254e:	fa01 f202 	lsl.w	r2, r1, r2
 8002552:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	4798      	blx	r3
    }
  }
  return status;
 8002574:	7bfb      	ldrb	r3, [r7, #15]
}
 8002576:	4618      	mov	r0, r3
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b084      	sub	sp, #16
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800259a:	f003 031c 	and.w	r3, r3, #28
 800259e:	2204      	movs	r2, #4
 80025a0:	409a      	lsls	r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	4013      	ands	r3, r2
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d026      	beq.n	80025f8 <HAL_DMA_IRQHandler+0x7a>
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	f003 0304 	and.w	r3, r3, #4
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d021      	beq.n	80025f8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0320 	and.w	r3, r3, #32
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d107      	bne.n	80025d2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 0204 	bic.w	r2, r2, #4
 80025d0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d6:	f003 021c 	and.w	r2, r3, #28
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025de:	2104      	movs	r1, #4
 80025e0:	fa01 f202 	lsl.w	r2, r1, r2
 80025e4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d071      	beq.n	80026d2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80025f6:	e06c      	b.n	80026d2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fc:	f003 031c 	and.w	r3, r3, #28
 8002600:	2202      	movs	r2, #2
 8002602:	409a      	lsls	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4013      	ands	r3, r2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d02e      	beq.n	800266a <HAL_DMA_IRQHandler+0xec>
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d029      	beq.n	800266a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0320 	and.w	r3, r3, #32
 8002620:	2b00      	cmp	r3, #0
 8002622:	d10b      	bne.n	800263c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 020a 	bic.w	r2, r2, #10
 8002632:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002640:	f003 021c 	and.w	r2, r3, #28
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002648:	2102      	movs	r1, #2
 800264a:	fa01 f202 	lsl.w	r2, r1, r2
 800264e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265c:	2b00      	cmp	r3, #0
 800265e:	d038      	beq.n	80026d2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002668:	e033      	b.n	80026d2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266e:	f003 031c 	and.w	r3, r3, #28
 8002672:	2208      	movs	r2, #8
 8002674:	409a      	lsls	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	4013      	ands	r3, r2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d02a      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x156>
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f003 0308 	and.w	r3, r3, #8
 8002684:	2b00      	cmp	r3, #0
 8002686:	d025      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 020e 	bic.w	r2, r2, #14
 8002696:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269c:	f003 021c 	and.w	r2, r3, #28
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a4:	2101      	movs	r1, #1
 80026a6:	fa01 f202 	lsl.w	r2, r1, r2
 80026aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d004      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80026d2:	bf00      	nop
 80026d4:	bf00      	nop
}
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
 80026e8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ee:	f003 021c 	and.w	r2, r3, #28
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f6:	2101      	movs	r1, #1
 80026f8:	fa01 f202 	lsl.w	r2, r1, r2
 80026fc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	2b10      	cmp	r3, #16
 800270c:	d108      	bne.n	8002720 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800271e:	e007      	b.n	8002730 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	60da      	str	r2, [r3, #12]
}
 8002730:	bf00      	nop
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800273c:	b480      	push	{r7}
 800273e:	b087      	sub	sp, #28
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002746:	2300      	movs	r3, #0
 8002748:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800274a:	e17f      	b.n	8002a4c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	2101      	movs	r1, #1
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	fa01 f303 	lsl.w	r3, r1, r3
 8002758:	4013      	ands	r3, r2
 800275a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 8171 	beq.w	8002a46 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f003 0303 	and.w	r3, r3, #3
 800276c:	2b01      	cmp	r3, #1
 800276e:	d005      	beq.n	800277c <HAL_GPIO_Init+0x40>
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 0303 	and.w	r3, r3, #3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d130      	bne.n	80027de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	2203      	movs	r2, #3
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4013      	ands	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	68da      	ldr	r2, [r3, #12]
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027b2:	2201      	movs	r2, #1
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43db      	mvns	r3, r3
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	4013      	ands	r3, r2
 80027c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	091b      	lsrs	r3, r3, #4
 80027c8:	f003 0201 	and.w	r2, r3, #1
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	2b03      	cmp	r3, #3
 80027e8:	d118      	bne.n	800281c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80027f0:	2201      	movs	r2, #1
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4013      	ands	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	08db      	lsrs	r3, r3, #3
 8002806:	f003 0201 	and.w	r2, r3, #1
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	693a      	ldr	r2, [r7, #16]
 8002812:	4313      	orrs	r3, r2
 8002814:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 0303 	and.w	r3, r3, #3
 8002824:	2b03      	cmp	r3, #3
 8002826:	d017      	beq.n	8002858 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	2203      	movs	r2, #3
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	43db      	mvns	r3, r3
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	4013      	ands	r3, r2
 800283e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	4313      	orrs	r3, r2
 8002850:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 0303 	and.w	r3, r3, #3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d123      	bne.n	80028ac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	08da      	lsrs	r2, r3, #3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3208      	adds	r2, #8
 800286c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002870:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	220f      	movs	r2, #15
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	43db      	mvns	r3, r3
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4013      	ands	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	f003 0307 	and.w	r3, r3, #7
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	4313      	orrs	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	08da      	lsrs	r2, r3, #3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	3208      	adds	r2, #8
 80028a6:	6939      	ldr	r1, [r7, #16]
 80028a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	2203      	movs	r2, #3
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4013      	ands	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 0203 	and.w	r2, r3, #3
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 80ac 	beq.w	8002a46 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ee:	4b5f      	ldr	r3, [pc, #380]	@ (8002a6c <HAL_GPIO_Init+0x330>)
 80028f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028f2:	4a5e      	ldr	r2, [pc, #376]	@ (8002a6c <HAL_GPIO_Init+0x330>)
 80028f4:	f043 0301 	orr.w	r3, r3, #1
 80028f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80028fa:	4b5c      	ldr	r3, [pc, #368]	@ (8002a6c <HAL_GPIO_Init+0x330>)
 80028fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	60bb      	str	r3, [r7, #8]
 8002904:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002906:	4a5a      	ldr	r2, [pc, #360]	@ (8002a70 <HAL_GPIO_Init+0x334>)
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	089b      	lsrs	r3, r3, #2
 800290c:	3302      	adds	r3, #2
 800290e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002912:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	220f      	movs	r2, #15
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43db      	mvns	r3, r3
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	4013      	ands	r3, r2
 8002928:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002930:	d025      	beq.n	800297e <HAL_GPIO_Init+0x242>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a4f      	ldr	r2, [pc, #316]	@ (8002a74 <HAL_GPIO_Init+0x338>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d01f      	beq.n	800297a <HAL_GPIO_Init+0x23e>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a4e      	ldr	r2, [pc, #312]	@ (8002a78 <HAL_GPIO_Init+0x33c>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d019      	beq.n	8002976 <HAL_GPIO_Init+0x23a>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a4d      	ldr	r2, [pc, #308]	@ (8002a7c <HAL_GPIO_Init+0x340>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d013      	beq.n	8002972 <HAL_GPIO_Init+0x236>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a4c      	ldr	r2, [pc, #304]	@ (8002a80 <HAL_GPIO_Init+0x344>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d00d      	beq.n	800296e <HAL_GPIO_Init+0x232>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a4b      	ldr	r2, [pc, #300]	@ (8002a84 <HAL_GPIO_Init+0x348>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d007      	beq.n	800296a <HAL_GPIO_Init+0x22e>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a88 <HAL_GPIO_Init+0x34c>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d101      	bne.n	8002966 <HAL_GPIO_Init+0x22a>
 8002962:	2306      	movs	r3, #6
 8002964:	e00c      	b.n	8002980 <HAL_GPIO_Init+0x244>
 8002966:	2307      	movs	r3, #7
 8002968:	e00a      	b.n	8002980 <HAL_GPIO_Init+0x244>
 800296a:	2305      	movs	r3, #5
 800296c:	e008      	b.n	8002980 <HAL_GPIO_Init+0x244>
 800296e:	2304      	movs	r3, #4
 8002970:	e006      	b.n	8002980 <HAL_GPIO_Init+0x244>
 8002972:	2303      	movs	r3, #3
 8002974:	e004      	b.n	8002980 <HAL_GPIO_Init+0x244>
 8002976:	2302      	movs	r3, #2
 8002978:	e002      	b.n	8002980 <HAL_GPIO_Init+0x244>
 800297a:	2301      	movs	r3, #1
 800297c:	e000      	b.n	8002980 <HAL_GPIO_Init+0x244>
 800297e:	2300      	movs	r3, #0
 8002980:	697a      	ldr	r2, [r7, #20]
 8002982:	f002 0203 	and.w	r2, r2, #3
 8002986:	0092      	lsls	r2, r2, #2
 8002988:	4093      	lsls	r3, r2
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002990:	4937      	ldr	r1, [pc, #220]	@ (8002a70 <HAL_GPIO_Init+0x334>)
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	089b      	lsrs	r3, r3, #2
 8002996:	3302      	adds	r3, #2
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800299e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a8c <HAL_GPIO_Init+0x350>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	43db      	mvns	r3, r3
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	4013      	ands	r3, r2
 80029ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	4313      	orrs	r3, r2
 80029c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029c2:	4a32      	ldr	r2, [pc, #200]	@ (8002a8c <HAL_GPIO_Init+0x350>)
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029c8:	4b30      	ldr	r3, [pc, #192]	@ (8002a8c <HAL_GPIO_Init+0x350>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	43db      	mvns	r3, r3
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4013      	ands	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029ec:	4a27      	ldr	r2, [pc, #156]	@ (8002a8c <HAL_GPIO_Init+0x350>)
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029f2:	4b26      	ldr	r3, [pc, #152]	@ (8002a8c <HAL_GPIO_Init+0x350>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	43db      	mvns	r3, r3
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	4013      	ands	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a16:	4a1d      	ldr	r2, [pc, #116]	@ (8002a8c <HAL_GPIO_Init+0x350>)
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002a8c <HAL_GPIO_Init+0x350>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d003      	beq.n	8002a40 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a40:	4a12      	ldr	r2, [pc, #72]	@ (8002a8c <HAL_GPIO_Init+0x350>)
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	fa22 f303 	lsr.w	r3, r2, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	f47f ae78 	bne.w	800274c <HAL_GPIO_Init+0x10>
  }
}
 8002a5c:	bf00      	nop
 8002a5e:	bf00      	nop
 8002a60:	371c      	adds	r7, #28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40010000 	.word	0x40010000
 8002a74:	48000400 	.word	0x48000400
 8002a78:	48000800 	.word	0x48000800
 8002a7c:	48000c00 	.word	0x48000c00
 8002a80:	48001000 	.word	0x48001000
 8002a84:	48001400 	.word	0x48001400
 8002a88:	48001800 	.word	0x48001800
 8002a8c:	40010400 	.word	0x40010400

08002a90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	807b      	strh	r3, [r7, #2]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002aa0:	787b      	ldrb	r3, [r7, #1]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002aa6:	887a      	ldrh	r2, [r7, #2]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002aac:	e002      	b.n	8002ab4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002aae:	887a      	ldrh	r2, [r7, #2]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	460b      	mov	r3, r1
 8002aca:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ad2:	887a      	ldrh	r2, [r7, #2]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	041a      	lsls	r2, r3, #16
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	43d9      	mvns	r1, r3
 8002ade:	887b      	ldrh	r3, [r7, #2]
 8002ae0:	400b      	ands	r3, r1
 8002ae2:	431a      	orrs	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	619a      	str	r2, [r3, #24]
}
 8002ae8:	bf00      	nop
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e08d      	b.n	8002c22 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d106      	bne.n	8002b20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7fd fe40 	bl	80007a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2224      	movs	r2, #36	@ 0x24
 8002b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0201 	bic.w	r2, r2, #1
 8002b36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685a      	ldr	r2, [r3, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b44:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b54:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d107      	bne.n	8002b6e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b6a:	609a      	str	r2, [r3, #8]
 8002b6c:	e006      	b.n	8002b7c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002b7a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d108      	bne.n	8002b96 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b92:	605a      	str	r2, [r3, #4]
 8002b94:	e007      	b.n	8002ba6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ba4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	6812      	ldr	r2, [r2, #0]
 8002bb0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bb8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68da      	ldr	r2, [r3, #12]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bc8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	691a      	ldr	r2, [r3, #16]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	69d9      	ldr	r1, [r3, #28]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a1a      	ldr	r2, [r3, #32]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b088      	sub	sp, #32
 8002c30:	af02      	add	r7, sp, #8
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	4608      	mov	r0, r1
 8002c36:	4611      	mov	r1, r2
 8002c38:	461a      	mov	r2, r3
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	817b      	strh	r3, [r7, #10]
 8002c3e:	460b      	mov	r3, r1
 8002c40:	813b      	strh	r3, [r7, #8]
 8002c42:	4613      	mov	r3, r2
 8002c44:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b20      	cmp	r3, #32
 8002c50:	f040 80f9 	bne.w	8002e46 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c54:	6a3b      	ldr	r3, [r7, #32]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d002      	beq.n	8002c60 <HAL_I2C_Mem_Write+0x34>
 8002c5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d105      	bne.n	8002c6c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c66:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e0ed      	b.n	8002e48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d101      	bne.n	8002c7a <HAL_I2C_Mem_Write+0x4e>
 8002c76:	2302      	movs	r3, #2
 8002c78:	e0e6      	b.n	8002e48 <HAL_I2C_Mem_Write+0x21c>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c82:	f7ff f9f7 	bl	8002074 <HAL_GetTick>
 8002c86:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	9300      	str	r3, [sp, #0]
 8002c8c:	2319      	movs	r3, #25
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f000 fac3 	bl	8003220 <I2C_WaitOnFlagUntilTimeout>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e0d1      	b.n	8002e48 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2221      	movs	r2, #33	@ 0x21
 8002ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2240      	movs	r2, #64	@ 0x40
 8002cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6a3a      	ldr	r2, [r7, #32]
 8002cbe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002cc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ccc:	88f8      	ldrh	r0, [r7, #6]
 8002cce:	893a      	ldrh	r2, [r7, #8]
 8002cd0:	8979      	ldrh	r1, [r7, #10]
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	9301      	str	r3, [sp, #4]
 8002cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cd8:	9300      	str	r3, [sp, #0]
 8002cda:	4603      	mov	r3, r0
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f000 f9d3 	bl	8003088 <I2C_RequestMemoryWrite>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d005      	beq.n	8002cf4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e0a9      	b.n	8002e48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	2bff      	cmp	r3, #255	@ 0xff
 8002cfc:	d90e      	bls.n	8002d1c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	22ff      	movs	r2, #255	@ 0xff
 8002d02:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d08:	b2da      	uxtb	r2, r3
 8002d0a:	8979      	ldrh	r1, [r7, #10]
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	9300      	str	r3, [sp, #0]
 8002d10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 fc47 	bl	80035a8 <I2C_TransferConfig>
 8002d1a:	e00f      	b.n	8002d3c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d2a:	b2da      	uxtb	r2, r3
 8002d2c:	8979      	ldrh	r1, [r7, #10]
 8002d2e:	2300      	movs	r3, #0
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 fc36 	bl	80035a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 fac6 	bl	80032d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e07b      	b.n	8002e48 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d54:	781a      	ldrb	r2, [r3, #0]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d034      	beq.n	8002df4 <HAL_I2C_Mem_Write+0x1c8>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d130      	bne.n	8002df4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	9300      	str	r3, [sp, #0]
 8002d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d98:	2200      	movs	r2, #0
 8002d9a:	2180      	movs	r1, #128	@ 0x80
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 fa3f 	bl	8003220 <I2C_WaitOnFlagUntilTimeout>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e04d      	b.n	8002e48 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	2bff      	cmp	r3, #255	@ 0xff
 8002db4:	d90e      	bls.n	8002dd4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	22ff      	movs	r2, #255	@ 0xff
 8002dba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc0:	b2da      	uxtb	r2, r3
 8002dc2:	8979      	ldrh	r1, [r7, #10]
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	f000 fbeb 	bl	80035a8 <I2C_TransferConfig>
 8002dd2:	e00f      	b.n	8002df4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	8979      	ldrh	r1, [r7, #10]
 8002de6:	2300      	movs	r3, #0
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 fbda 	bl	80035a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d19e      	bne.n	8002d3c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 faac 	bl	8003360 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e01a      	b.n	8002e48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2220      	movs	r2, #32
 8002e18:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6859      	ldr	r1, [r3, #4]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	4b0a      	ldr	r3, [pc, #40]	@ (8002e50 <HAL_I2C_Mem_Write+0x224>)
 8002e26:	400b      	ands	r3, r1
 8002e28:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e42:	2300      	movs	r3, #0
 8002e44:	e000      	b.n	8002e48 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002e46:	2302      	movs	r3, #2
  }
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3718      	adds	r7, #24
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	fe00e800 	.word	0xfe00e800

08002e54 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b088      	sub	sp, #32
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	4608      	mov	r0, r1
 8002e5e:	4611      	mov	r1, r2
 8002e60:	461a      	mov	r2, r3
 8002e62:	4603      	mov	r3, r0
 8002e64:	817b      	strh	r3, [r7, #10]
 8002e66:	460b      	mov	r3, r1
 8002e68:	813b      	strh	r3, [r7, #8]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	f040 80fd 	bne.w	8003076 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d002      	beq.n	8002e88 <HAL_I2C_Mem_Read+0x34>
 8002e82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d105      	bne.n	8002e94 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e8e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e0f1      	b.n	8003078 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_I2C_Mem_Read+0x4e>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e0ea      	b.n	8003078 <HAL_I2C_Mem_Read+0x224>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002eaa:	f7ff f8e3 	bl	8002074 <HAL_GetTick>
 8002eae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	2319      	movs	r3, #25
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f000 f9af 	bl	8003220 <I2C_WaitOnFlagUntilTimeout>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e0d5      	b.n	8003078 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2222      	movs	r2, #34	@ 0x22
 8002ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2240      	movs	r2, #64	@ 0x40
 8002ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a3a      	ldr	r2, [r7, #32]
 8002ee6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002eec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ef4:	88f8      	ldrh	r0, [r7, #6]
 8002ef6:	893a      	ldrh	r2, [r7, #8]
 8002ef8:	8979      	ldrh	r1, [r7, #10]
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	9301      	str	r3, [sp, #4]
 8002efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	4603      	mov	r3, r0
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 f913 	bl	8003130 <I2C_RequestMemoryRead>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e0ad      	b.n	8003078 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	2bff      	cmp	r3, #255	@ 0xff
 8002f24:	d90e      	bls.n	8002f44 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	8979      	ldrh	r1, [r7, #10]
 8002f34:	4b52      	ldr	r3, [pc, #328]	@ (8003080 <HAL_I2C_Mem_Read+0x22c>)
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 fb33 	bl	80035a8 <I2C_TransferConfig>
 8002f42:	e00f      	b.n	8002f64 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	8979      	ldrh	r1, [r7, #10]
 8002f56:	4b4a      	ldr	r3, [pc, #296]	@ (8003080 <HAL_I2C_Mem_Read+0x22c>)
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f000 fb22 	bl	80035a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2104      	movs	r1, #4
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 f956 	bl	8003220 <I2C_WaitOnFlagUntilTimeout>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e07c      	b.n	8003078 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f90:	1c5a      	adds	r2, r3, #1
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d034      	beq.n	8003024 <HAL_I2C_Mem_Read+0x1d0>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d130      	bne.n	8003024 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fc8:	2200      	movs	r2, #0
 8002fca:	2180      	movs	r1, #128	@ 0x80
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f000 f927 	bl	8003220 <I2C_WaitOnFlagUntilTimeout>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e04d      	b.n	8003078 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	2bff      	cmp	r3, #255	@ 0xff
 8002fe4:	d90e      	bls.n	8003004 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	8979      	ldrh	r1, [r7, #10]
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 fad3 	bl	80035a8 <I2C_TransferConfig>
 8003002:	e00f      	b.n	8003024 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003008:	b29a      	uxth	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003012:	b2da      	uxtb	r2, r3
 8003014:	8979      	ldrh	r1, [r7, #10]
 8003016:	2300      	movs	r3, #0
 8003018:	9300      	str	r3, [sp, #0]
 800301a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 fac2 	bl	80035a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003028:	b29b      	uxth	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	d19a      	bne.n	8002f64 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f000 f994 	bl	8003360 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e01a      	b.n	8003078 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2220      	movs	r2, #32
 8003048:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6859      	ldr	r1, [r3, #4]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	4b0b      	ldr	r3, [pc, #44]	@ (8003084 <HAL_I2C_Mem_Read+0x230>)
 8003056:	400b      	ands	r3, r1
 8003058:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2220      	movs	r2, #32
 800305e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	e000      	b.n	8003078 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003076:	2302      	movs	r3, #2
  }
}
 8003078:	4618      	mov	r0, r3
 800307a:	3718      	adds	r7, #24
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	80002400 	.word	0x80002400
 8003084:	fe00e800 	.word	0xfe00e800

08003088 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af02      	add	r7, sp, #8
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	4608      	mov	r0, r1
 8003092:	4611      	mov	r1, r2
 8003094:	461a      	mov	r2, r3
 8003096:	4603      	mov	r3, r0
 8003098:	817b      	strh	r3, [r7, #10]
 800309a:	460b      	mov	r3, r1
 800309c:	813b      	strh	r3, [r7, #8]
 800309e:	4613      	mov	r3, r2
 80030a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80030a2:	88fb      	ldrh	r3, [r7, #6]
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	8979      	ldrh	r1, [r7, #10]
 80030a8:	4b20      	ldr	r3, [pc, #128]	@ (800312c <I2C_RequestMemoryWrite+0xa4>)
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 fa79 	bl	80035a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030b6:	69fa      	ldr	r2, [r7, #28]
 80030b8:	69b9      	ldr	r1, [r7, #24]
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 f909 	bl	80032d2 <I2C_WaitOnTXISFlagUntilTimeout>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e02c      	b.n	8003124 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030ca:	88fb      	ldrh	r3, [r7, #6]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d105      	bne.n	80030dc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030d0:	893b      	ldrh	r3, [r7, #8]
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80030da:	e015      	b.n	8003108 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80030dc:	893b      	ldrh	r3, [r7, #8]
 80030de:	0a1b      	lsrs	r3, r3, #8
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	b2da      	uxtb	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030ea:	69fa      	ldr	r2, [r7, #28]
 80030ec:	69b9      	ldr	r1, [r7, #24]
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f000 f8ef 	bl	80032d2 <I2C_WaitOnTXISFlagUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e012      	b.n	8003124 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030fe:	893b      	ldrh	r3, [r7, #8]
 8003100:	b2da      	uxtb	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	2200      	movs	r2, #0
 8003110:	2180      	movs	r1, #128	@ 0x80
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 f884 	bl	8003220 <I2C_WaitOnFlagUntilTimeout>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e000      	b.n	8003124 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	80002000 	.word	0x80002000

08003130 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af02      	add	r7, sp, #8
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	4608      	mov	r0, r1
 800313a:	4611      	mov	r1, r2
 800313c:	461a      	mov	r2, r3
 800313e:	4603      	mov	r3, r0
 8003140:	817b      	strh	r3, [r7, #10]
 8003142:	460b      	mov	r3, r1
 8003144:	813b      	strh	r3, [r7, #8]
 8003146:	4613      	mov	r3, r2
 8003148:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800314a:	88fb      	ldrh	r3, [r7, #6]
 800314c:	b2da      	uxtb	r2, r3
 800314e:	8979      	ldrh	r1, [r7, #10]
 8003150:	4b20      	ldr	r3, [pc, #128]	@ (80031d4 <I2C_RequestMemoryRead+0xa4>)
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	2300      	movs	r3, #0
 8003156:	68f8      	ldr	r0, [r7, #12]
 8003158:	f000 fa26 	bl	80035a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800315c:	69fa      	ldr	r2, [r7, #28]
 800315e:	69b9      	ldr	r1, [r7, #24]
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f000 f8b6 	bl	80032d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e02c      	b.n	80031ca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003170:	88fb      	ldrh	r3, [r7, #6]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d105      	bne.n	8003182 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003176:	893b      	ldrh	r3, [r7, #8]
 8003178:	b2da      	uxtb	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003180:	e015      	b.n	80031ae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003182:	893b      	ldrh	r3, [r7, #8]
 8003184:	0a1b      	lsrs	r3, r3, #8
 8003186:	b29b      	uxth	r3, r3
 8003188:	b2da      	uxtb	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003190:	69fa      	ldr	r2, [r7, #28]
 8003192:	69b9      	ldr	r1, [r7, #24]
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f000 f89c 	bl	80032d2 <I2C_WaitOnTXISFlagUntilTimeout>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e012      	b.n	80031ca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031a4:	893b      	ldrh	r3, [r7, #8]
 80031a6:	b2da      	uxtb	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	2200      	movs	r2, #0
 80031b6:	2140      	movs	r1, #64	@ 0x40
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f000 f831 	bl	8003220 <I2C_WaitOnFlagUntilTimeout>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e000      	b.n	80031ca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3710      	adds	r7, #16
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	80002000 	.word	0x80002000

080031d8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d103      	bne.n	80031f6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2200      	movs	r2, #0
 80031f4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	f003 0301 	and.w	r3, r3, #1
 8003200:	2b01      	cmp	r3, #1
 8003202:	d007      	beq.n	8003214 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	699a      	ldr	r2, [r3, #24]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 0201 	orr.w	r2, r2, #1
 8003212:	619a      	str	r2, [r3, #24]
  }
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	603b      	str	r3, [r7, #0]
 800322c:	4613      	mov	r3, r2
 800322e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003230:	e03b      	b.n	80032aa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	6839      	ldr	r1, [r7, #0]
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 f8d6 	bl	80033e8 <I2C_IsErrorOccurred>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e041      	b.n	80032ca <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800324c:	d02d      	beq.n	80032aa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800324e:	f7fe ff11 	bl	8002074 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d302      	bcc.n	8003264 <I2C_WaitOnFlagUntilTimeout+0x44>
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d122      	bne.n	80032aa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	699a      	ldr	r2, [r3, #24]
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	4013      	ands	r3, r2
 800326e:	68ba      	ldr	r2, [r7, #8]
 8003270:	429a      	cmp	r2, r3
 8003272:	bf0c      	ite	eq
 8003274:	2301      	moveq	r3, #1
 8003276:	2300      	movne	r3, #0
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	79fb      	ldrb	r3, [r7, #7]
 800327e:	429a      	cmp	r2, r3
 8003280:	d113      	bne.n	80032aa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003286:	f043 0220 	orr.w	r2, r3, #32
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2220      	movs	r2, #32
 8003292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e00f      	b.n	80032ca <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	699a      	ldr	r2, [r3, #24]
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	4013      	ands	r3, r2
 80032b4:	68ba      	ldr	r2, [r7, #8]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	bf0c      	ite	eq
 80032ba:	2301      	moveq	r3, #1
 80032bc:	2300      	movne	r3, #0
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	461a      	mov	r2, r3
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d0b4      	beq.n	8003232 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b084      	sub	sp, #16
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	60f8      	str	r0, [r7, #12]
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80032de:	e033      	b.n	8003348 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	68b9      	ldr	r1, [r7, #8]
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 f87f 	bl	80033e8 <I2C_IsErrorOccurred>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e031      	b.n	8003358 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032fa:	d025      	beq.n	8003348 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032fc:	f7fe feba 	bl	8002074 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	68ba      	ldr	r2, [r7, #8]
 8003308:	429a      	cmp	r2, r3
 800330a:	d302      	bcc.n	8003312 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d11a      	bne.n	8003348 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b02      	cmp	r3, #2
 800331e:	d013      	beq.n	8003348 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003324:	f043 0220 	orr.w	r2, r3, #32
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2220      	movs	r2, #32
 8003330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e007      	b.n	8003358 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	2b02      	cmp	r3, #2
 8003354:	d1c4      	bne.n	80032e0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800336c:	e02f      	b.n	80033ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	68b9      	ldr	r1, [r7, #8]
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f000 f838 	bl	80033e8 <I2C_IsErrorOccurred>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e02d      	b.n	80033de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003382:	f7fe fe77 	bl	8002074 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	68ba      	ldr	r2, [r7, #8]
 800338e:	429a      	cmp	r2, r3
 8003390:	d302      	bcc.n	8003398 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d11a      	bne.n	80033ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	f003 0320 	and.w	r3, r3, #32
 80033a2:	2b20      	cmp	r3, #32
 80033a4:	d013      	beq.n	80033ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033aa:	f043 0220 	orr.w	r2, r3, #32
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2220      	movs	r2, #32
 80033b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e007      	b.n	80033de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	f003 0320 	and.w	r3, r3, #32
 80033d8:	2b20      	cmp	r3, #32
 80033da:	d1c8      	bne.n	800336e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3710      	adds	r7, #16
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08a      	sub	sp, #40	@ 0x28
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033f4:	2300      	movs	r3, #0
 80033f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003402:	2300      	movs	r3, #0
 8003404:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	f003 0310 	and.w	r3, r3, #16
 8003410:	2b00      	cmp	r3, #0
 8003412:	d068      	beq.n	80034e6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2210      	movs	r2, #16
 800341a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800341c:	e049      	b.n	80034b2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003424:	d045      	beq.n	80034b2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003426:	f7fe fe25 	bl	8002074 <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	429a      	cmp	r2, r3
 8003434:	d302      	bcc.n	800343c <I2C_IsErrorOccurred+0x54>
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d13a      	bne.n	80034b2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003446:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800344e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800345a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800345e:	d121      	bne.n	80034a4 <I2C_IsErrorOccurred+0xbc>
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003466:	d01d      	beq.n	80034a4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003468:	7cfb      	ldrb	r3, [r7, #19]
 800346a:	2b20      	cmp	r3, #32
 800346c:	d01a      	beq.n	80034a4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685a      	ldr	r2, [r3, #4]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800347c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800347e:	f7fe fdf9 	bl	8002074 <HAL_GetTick>
 8003482:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003484:	e00e      	b.n	80034a4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003486:	f7fe fdf5 	bl	8002074 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b19      	cmp	r3, #25
 8003492:	d907      	bls.n	80034a4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003494:	6a3b      	ldr	r3, [r7, #32]
 8003496:	f043 0320 	orr.w	r3, r3, #32
 800349a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80034a2:	e006      	b.n	80034b2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b20      	cmp	r3, #32
 80034b0:	d1e9      	bne.n	8003486 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	f003 0320 	and.w	r3, r3, #32
 80034bc:	2b20      	cmp	r3, #32
 80034be:	d003      	beq.n	80034c8 <I2C_IsErrorOccurred+0xe0>
 80034c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d0aa      	beq.n	800341e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80034c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d103      	bne.n	80034d8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2220      	movs	r2, #32
 80034d6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80034d8:	6a3b      	ldr	r3, [r7, #32]
 80034da:	f043 0304 	orr.w	r3, r3, #4
 80034de:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	699b      	ldr	r3, [r3, #24]
 80034ec:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d00b      	beq.n	8003510 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	f043 0301 	orr.w	r3, r3, #1
 80034fe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003508:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00b      	beq.n	8003532 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800351a:	6a3b      	ldr	r3, [r7, #32]
 800351c:	f043 0308 	orr.w	r3, r3, #8
 8003520:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800352a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00b      	beq.n	8003554 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800353c:	6a3b      	ldr	r3, [r7, #32]
 800353e:	f043 0302 	orr.w	r3, r3, #2
 8003542:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800354c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003554:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003558:	2b00      	cmp	r3, #0
 800355a:	d01c      	beq.n	8003596 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800355c:	68f8      	ldr	r0, [r7, #12]
 800355e:	f7ff fe3b 	bl	80031d8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	6859      	ldr	r1, [r3, #4]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	4b0d      	ldr	r3, [pc, #52]	@ (80035a4 <I2C_IsErrorOccurred+0x1bc>)
 800356e:	400b      	ands	r3, r1
 8003570:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	431a      	orrs	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2220      	movs	r2, #32
 8003582:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003596:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800359a:	4618      	mov	r0, r3
 800359c:	3728      	adds	r7, #40	@ 0x28
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	fe00e800 	.word	0xfe00e800

080035a8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b087      	sub	sp, #28
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	607b      	str	r3, [r7, #4]
 80035b2:	460b      	mov	r3, r1
 80035b4:	817b      	strh	r3, [r7, #10]
 80035b6:	4613      	mov	r3, r2
 80035b8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035ba:	897b      	ldrh	r3, [r7, #10]
 80035bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035c0:	7a7b      	ldrb	r3, [r7, #9]
 80035c2:	041b      	lsls	r3, r3, #16
 80035c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035c8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035d6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	0d5b      	lsrs	r3, r3, #21
 80035e2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80035e6:	4b08      	ldr	r3, [pc, #32]	@ (8003608 <I2C_TransferConfig+0x60>)
 80035e8:	430b      	orrs	r3, r1
 80035ea:	43db      	mvns	r3, r3
 80035ec:	ea02 0103 	and.w	r1, r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80035fa:	bf00      	nop
 80035fc:	371c      	adds	r7, #28
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	03ff63ff 	.word	0x03ff63ff

0800360c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b20      	cmp	r3, #32
 8003620:	d138      	bne.n	8003694 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003628:	2b01      	cmp	r3, #1
 800362a:	d101      	bne.n	8003630 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800362c:	2302      	movs	r3, #2
 800362e:	e032      	b.n	8003696 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2224      	movs	r2, #36	@ 0x24
 800363c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 0201 	bic.w	r2, r2, #1
 800364e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800365e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6819      	ldr	r1, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f042 0201 	orr.w	r2, r2, #1
 800367e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003690:	2300      	movs	r3, #0
 8003692:	e000      	b.n	8003696 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003694:	2302      	movs	r3, #2
  }
}
 8003696:	4618      	mov	r0, r3
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr

080036a2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b085      	sub	sp, #20
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
 80036aa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b20      	cmp	r3, #32
 80036b6:	d139      	bne.n	800372c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d101      	bne.n	80036c6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e033      	b.n	800372e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2224      	movs	r2, #36	@ 0x24
 80036d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 0201 	bic.w	r2, r2, #1
 80036e4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80036f4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	021b      	lsls	r3, r3, #8
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f042 0201 	orr.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2220      	movs	r2, #32
 800371c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003728:	2300      	movs	r3, #0
 800372a:	e000      	b.n	800372e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800372c:	2302      	movs	r3, #2
  }
}
 800372e:	4618      	mov	r0, r3
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
	...

0800373c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003740:	4b04      	ldr	r3, [pc, #16]	@ (8003754 <HAL_PWREx_GetVoltageRange+0x18>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003748:	4618      	mov	r0, r3
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	40007000 	.word	0x40007000

08003758 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003766:	d130      	bne.n	80037ca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003768:	4b23      	ldr	r3, [pc, #140]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003774:	d038      	beq.n	80037e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003776:	4b20      	ldr	r3, [pc, #128]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800377e:	4a1e      	ldr	r2, [pc, #120]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003780:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003784:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003786:	4b1d      	ldr	r3, [pc, #116]	@ (80037fc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2232      	movs	r2, #50	@ 0x32
 800378c:	fb02 f303 	mul.w	r3, r2, r3
 8003790:	4a1b      	ldr	r2, [pc, #108]	@ (8003800 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003792:	fba2 2303 	umull	r2, r3, r2, r3
 8003796:	0c9b      	lsrs	r3, r3, #18
 8003798:	3301      	adds	r3, #1
 800379a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800379c:	e002      	b.n	80037a4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	3b01      	subs	r3, #1
 80037a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037a4:	4b14      	ldr	r3, [pc, #80]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037b0:	d102      	bne.n	80037b8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d1f2      	bne.n	800379e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037b8:	4b0f      	ldr	r3, [pc, #60]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c4:	d110      	bne.n	80037e8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e00f      	b.n	80037ea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80037ca:	4b0b      	ldr	r3, [pc, #44]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037d6:	d007      	beq.n	80037e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037d8:	4b07      	ldr	r3, [pc, #28]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037e0:	4a05      	ldr	r2, [pc, #20]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037e6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3714      	adds	r7, #20
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	40007000 	.word	0x40007000
 80037fc:	20000000 	.word	0x20000000
 8003800:	431bde83 	.word	0x431bde83

08003804 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b088      	sub	sp, #32
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e3ca      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003816:	4b97      	ldr	r3, [pc, #604]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 030c 	and.w	r3, r3, #12
 800381e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003820:	4b94      	ldr	r3, [pc, #592]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	f003 0303 	and.w	r3, r3, #3
 8003828:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0310 	and.w	r3, r3, #16
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 80e4 	beq.w	8003a00 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d007      	beq.n	800384e <HAL_RCC_OscConfig+0x4a>
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	2b0c      	cmp	r3, #12
 8003842:	f040 808b 	bne.w	800395c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	2b01      	cmp	r3, #1
 800384a:	f040 8087 	bne.w	800395c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800384e:	4b89      	ldr	r3, [pc, #548]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <HAL_RCC_OscConfig+0x62>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e3a2      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1a      	ldr	r2, [r3, #32]
 800386a:	4b82      	ldr	r3, [pc, #520]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0308 	and.w	r3, r3, #8
 8003872:	2b00      	cmp	r3, #0
 8003874:	d004      	beq.n	8003880 <HAL_RCC_OscConfig+0x7c>
 8003876:	4b7f      	ldr	r3, [pc, #508]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800387e:	e005      	b.n	800388c <HAL_RCC_OscConfig+0x88>
 8003880:	4b7c      	ldr	r3, [pc, #496]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003882:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003886:	091b      	lsrs	r3, r3, #4
 8003888:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800388c:	4293      	cmp	r3, r2
 800388e:	d223      	bcs.n	80038d8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	4618      	mov	r0, r3
 8003896:	f000 fd87 	bl	80043a8 <RCC_SetFlashLatencyFromMSIRange>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e383      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038a4:	4b73      	ldr	r3, [pc, #460]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a72      	ldr	r2, [pc, #456]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038aa:	f043 0308 	orr.w	r3, r3, #8
 80038ae:	6013      	str	r3, [r2, #0]
 80038b0:	4b70      	ldr	r3, [pc, #448]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	496d      	ldr	r1, [pc, #436]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038c2:	4b6c      	ldr	r3, [pc, #432]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	021b      	lsls	r3, r3, #8
 80038d0:	4968      	ldr	r1, [pc, #416]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	604b      	str	r3, [r1, #4]
 80038d6:	e025      	b.n	8003924 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038d8:	4b66      	ldr	r3, [pc, #408]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a65      	ldr	r2, [pc, #404]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038de:	f043 0308 	orr.w	r3, r3, #8
 80038e2:	6013      	str	r3, [r2, #0]
 80038e4:	4b63      	ldr	r3, [pc, #396]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a1b      	ldr	r3, [r3, #32]
 80038f0:	4960      	ldr	r1, [pc, #384]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038f6:	4b5f      	ldr	r3, [pc, #380]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	69db      	ldr	r3, [r3, #28]
 8003902:	021b      	lsls	r3, r3, #8
 8003904:	495b      	ldr	r1, [pc, #364]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003906:	4313      	orrs	r3, r2
 8003908:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d109      	bne.n	8003924 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	4618      	mov	r0, r3
 8003916:	f000 fd47 	bl	80043a8 <RCC_SetFlashLatencyFromMSIRange>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e343      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003924:	f000 fc4a 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8003928:	4602      	mov	r2, r0
 800392a:	4b52      	ldr	r3, [pc, #328]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	091b      	lsrs	r3, r3, #4
 8003930:	f003 030f 	and.w	r3, r3, #15
 8003934:	4950      	ldr	r1, [pc, #320]	@ (8003a78 <HAL_RCC_OscConfig+0x274>)
 8003936:	5ccb      	ldrb	r3, [r1, r3]
 8003938:	f003 031f 	and.w	r3, r3, #31
 800393c:	fa22 f303 	lsr.w	r3, r2, r3
 8003940:	4a4e      	ldr	r2, [pc, #312]	@ (8003a7c <HAL_RCC_OscConfig+0x278>)
 8003942:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003944:	4b4e      	ldr	r3, [pc, #312]	@ (8003a80 <HAL_RCC_OscConfig+0x27c>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4618      	mov	r0, r3
 800394a:	f7fd fc11 	bl	8001170 <HAL_InitTick>
 800394e:	4603      	mov	r3, r0
 8003950:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003952:	7bfb      	ldrb	r3, [r7, #15]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d052      	beq.n	80039fe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003958:	7bfb      	ldrb	r3, [r7, #15]
 800395a:	e327      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d032      	beq.n	80039ca <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003964:	4b43      	ldr	r3, [pc, #268]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a42      	ldr	r2, [pc, #264]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 800396a:	f043 0301 	orr.w	r3, r3, #1
 800396e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003970:	f7fe fb80 	bl	8002074 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003976:	e008      	b.n	800398a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003978:	f7fe fb7c 	bl	8002074 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e310      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800398a:	4b3a      	ldr	r3, [pc, #232]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d0f0      	beq.n	8003978 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003996:	4b37      	ldr	r3, [pc, #220]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a36      	ldr	r2, [pc, #216]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 800399c:	f043 0308 	orr.w	r3, r3, #8
 80039a0:	6013      	str	r3, [r2, #0]
 80039a2:	4b34      	ldr	r3, [pc, #208]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	4931      	ldr	r1, [pc, #196]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039b4:	4b2f      	ldr	r3, [pc, #188]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	69db      	ldr	r3, [r3, #28]
 80039c0:	021b      	lsls	r3, r3, #8
 80039c2:	492c      	ldr	r1, [pc, #176]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	604b      	str	r3, [r1, #4]
 80039c8:	e01a      	b.n	8003a00 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80039ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a29      	ldr	r2, [pc, #164]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80039d0:	f023 0301 	bic.w	r3, r3, #1
 80039d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039d6:	f7fe fb4d 	bl	8002074 <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039dc:	e008      	b.n	80039f0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039de:	f7fe fb49 	bl	8002074 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e2dd      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039f0:	4b20      	ldr	r3, [pc, #128]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0302 	and.w	r3, r3, #2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1f0      	bne.n	80039de <HAL_RCC_OscConfig+0x1da>
 80039fc:	e000      	b.n	8003a00 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039fe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0301 	and.w	r3, r3, #1
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d074      	beq.n	8003af6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	2b08      	cmp	r3, #8
 8003a10:	d005      	beq.n	8003a1e <HAL_RCC_OscConfig+0x21a>
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	2b0c      	cmp	r3, #12
 8003a16:	d10e      	bne.n	8003a36 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	2b03      	cmp	r3, #3
 8003a1c:	d10b      	bne.n	8003a36 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a1e:	4b15      	ldr	r3, [pc, #84]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d064      	beq.n	8003af4 <HAL_RCC_OscConfig+0x2f0>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d160      	bne.n	8003af4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e2ba      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a3e:	d106      	bne.n	8003a4e <HAL_RCC_OscConfig+0x24a>
 8003a40:	4b0c      	ldr	r3, [pc, #48]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a0b      	ldr	r2, [pc, #44]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003a46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a4a:	6013      	str	r3, [r2, #0]
 8003a4c:	e026      	b.n	8003a9c <HAL_RCC_OscConfig+0x298>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a56:	d115      	bne.n	8003a84 <HAL_RCC_OscConfig+0x280>
 8003a58:	4b06      	ldr	r3, [pc, #24]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a05      	ldr	r2, [pc, #20]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003a5e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a62:	6013      	str	r3, [r2, #0]
 8003a64:	4b03      	ldr	r3, [pc, #12]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a02      	ldr	r2, [pc, #8]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 8003a6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a6e:	6013      	str	r3, [r2, #0]
 8003a70:	e014      	b.n	8003a9c <HAL_RCC_OscConfig+0x298>
 8003a72:	bf00      	nop
 8003a74:	40021000 	.word	0x40021000
 8003a78:	0800c96c 	.word	0x0800c96c
 8003a7c:	20000000 	.word	0x20000000
 8003a80:	2000000c 	.word	0x2000000c
 8003a84:	4ba0      	ldr	r3, [pc, #640]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a9f      	ldr	r2, [pc, #636]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003a8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a8e:	6013      	str	r3, [r2, #0]
 8003a90:	4b9d      	ldr	r3, [pc, #628]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a9c      	ldr	r2, [pc, #624]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003a96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d013      	beq.n	8003acc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa4:	f7fe fae6 	bl	8002074 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aac:	f7fe fae2 	bl	8002074 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b64      	cmp	r3, #100	@ 0x64
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e276      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003abe:	4b92      	ldr	r3, [pc, #584]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0x2a8>
 8003aca:	e014      	b.n	8003af6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003acc:	f7fe fad2 	bl	8002074 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ad4:	f7fe face 	bl	8002074 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b64      	cmp	r3, #100	@ 0x64
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e262      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ae6:	4b88      	ldr	r3, [pc, #544]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x2d0>
 8003af2:	e000      	b.n	8003af6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d060      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	2b04      	cmp	r3, #4
 8003b06:	d005      	beq.n	8003b14 <HAL_RCC_OscConfig+0x310>
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	2b0c      	cmp	r3, #12
 8003b0c:	d119      	bne.n	8003b42 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d116      	bne.n	8003b42 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b14:	4b7c      	ldr	r3, [pc, #496]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d005      	beq.n	8003b2c <HAL_RCC_OscConfig+0x328>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e23f      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b2c:	4b76      	ldr	r3, [pc, #472]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	061b      	lsls	r3, r3, #24
 8003b3a:	4973      	ldr	r1, [pc, #460]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b40:	e040      	b.n	8003bc4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d023      	beq.n	8003b92 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b4a:	4b6f      	ldr	r3, [pc, #444]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a6e      	ldr	r2, [pc, #440]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b56:	f7fe fa8d 	bl	8002074 <HAL_GetTick>
 8003b5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b5c:	e008      	b.n	8003b70 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b5e:	f7fe fa89 	bl	8002074 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d901      	bls.n	8003b70 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e21d      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b70:	4b65      	ldr	r3, [pc, #404]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d0f0      	beq.n	8003b5e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b7c:	4b62      	ldr	r3, [pc, #392]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	691b      	ldr	r3, [r3, #16]
 8003b88:	061b      	lsls	r3, r3, #24
 8003b8a:	495f      	ldr	r1, [pc, #380]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	604b      	str	r3, [r1, #4]
 8003b90:	e018      	b.n	8003bc4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b92:	4b5d      	ldr	r3, [pc, #372]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a5c      	ldr	r2, [pc, #368]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9e:	f7fe fa69 	bl	8002074 <HAL_GetTick>
 8003ba2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ba4:	e008      	b.n	8003bb8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ba6:	f7fe fa65 	bl	8002074 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e1f9      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bb8:	4b53      	ldr	r3, [pc, #332]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d1f0      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0308 	and.w	r3, r3, #8
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d03c      	beq.n	8003c4a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d01c      	beq.n	8003c12 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bd8:	4b4b      	ldr	r3, [pc, #300]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003bda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bde:	4a4a      	ldr	r2, [pc, #296]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003be0:	f043 0301 	orr.w	r3, r3, #1
 8003be4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be8:	f7fe fa44 	bl	8002074 <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bf0:	f7fe fa40 	bl	8002074 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e1d4      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c02:	4b41      	ldr	r3, [pc, #260]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003c04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0ef      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x3ec>
 8003c10:	e01b      	b.n	8003c4a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c12:	4b3d      	ldr	r3, [pc, #244]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c18:	4a3b      	ldr	r2, [pc, #236]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003c1a:	f023 0301 	bic.w	r3, r3, #1
 8003c1e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c22:	f7fe fa27 	bl	8002074 <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c2a:	f7fe fa23 	bl	8002074 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e1b7      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c3c:	4b32      	ldr	r3, [pc, #200]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003c3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1ef      	bne.n	8003c2a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0304 	and.w	r3, r3, #4
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 80a6 	beq.w	8003da4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c5c:	4b2a      	ldr	r3, [pc, #168]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10d      	bne.n	8003c84 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c68:	4b27      	ldr	r3, [pc, #156]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6c:	4a26      	ldr	r2, [pc, #152]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003c6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c72:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c74:	4b24      	ldr	r3, [pc, #144]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7c:	60bb      	str	r3, [r7, #8]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c80:	2301      	movs	r3, #1
 8003c82:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c84:	4b21      	ldr	r3, [pc, #132]	@ (8003d0c <HAL_RCC_OscConfig+0x508>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d118      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c90:	4b1e      	ldr	r3, [pc, #120]	@ (8003d0c <HAL_RCC_OscConfig+0x508>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a1d      	ldr	r2, [pc, #116]	@ (8003d0c <HAL_RCC_OscConfig+0x508>)
 8003c96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c9a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c9c:	f7fe f9ea 	bl	8002074 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ca4:	f7fe f9e6 	bl	8002074 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e17a      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cb6:	4b15      	ldr	r3, [pc, #84]	@ (8003d0c <HAL_RCC_OscConfig+0x508>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d0f0      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d108      	bne.n	8003cdc <HAL_RCC_OscConfig+0x4d8>
 8003cca:	4b0f      	ldr	r3, [pc, #60]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cda:	e029      	b.n	8003d30 <HAL_RCC_OscConfig+0x52c>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b05      	cmp	r3, #5
 8003ce2:	d115      	bne.n	8003d10 <HAL_RCC_OscConfig+0x50c>
 8003ce4:	4b08      	ldr	r3, [pc, #32]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cea:	4a07      	ldr	r2, [pc, #28]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003cec:	f043 0304 	orr.w	r3, r3, #4
 8003cf0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cf4:	4b04      	ldr	r3, [pc, #16]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cfa:	4a03      	ldr	r2, [pc, #12]	@ (8003d08 <HAL_RCC_OscConfig+0x504>)
 8003cfc:	f043 0301 	orr.w	r3, r3, #1
 8003d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d04:	e014      	b.n	8003d30 <HAL_RCC_OscConfig+0x52c>
 8003d06:	bf00      	nop
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	40007000 	.word	0x40007000
 8003d10:	4b9c      	ldr	r3, [pc, #624]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d16:	4a9b      	ldr	r2, [pc, #620]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003d18:	f023 0301 	bic.w	r3, r3, #1
 8003d1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d20:	4b98      	ldr	r3, [pc, #608]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d26:	4a97      	ldr	r2, [pc, #604]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003d28:	f023 0304 	bic.w	r3, r3, #4
 8003d2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d016      	beq.n	8003d66 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d38:	f7fe f99c 	bl	8002074 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d3e:	e00a      	b.n	8003d56 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d40:	f7fe f998 	bl	8002074 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e12a      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d56:	4b8b      	ldr	r3, [pc, #556]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0ed      	beq.n	8003d40 <HAL_RCC_OscConfig+0x53c>
 8003d64:	e015      	b.n	8003d92 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d66:	f7fe f985 	bl	8002074 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d6c:	e00a      	b.n	8003d84 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d6e:	f7fe f981 	bl	8002074 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e113      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d84:	4b7f      	ldr	r3, [pc, #508]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1ed      	bne.n	8003d6e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d92:	7ffb      	ldrb	r3, [r7, #31]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d105      	bne.n	8003da4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d98:	4b7a      	ldr	r3, [pc, #488]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d9c:	4a79      	ldr	r2, [pc, #484]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003d9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003da2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 80fe 	beq.w	8003faa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	f040 80d0 	bne.w	8003f58 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003db8:	4b72      	ldr	r3, [pc, #456]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	f003 0203 	and.w	r2, r3, #3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d130      	bne.n	8003e2e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d127      	bne.n	8003e2e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003de8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d11f      	bne.n	8003e2e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003df8:	2a07      	cmp	r2, #7
 8003dfa:	bf14      	ite	ne
 8003dfc:	2201      	movne	r2, #1
 8003dfe:	2200      	moveq	r2, #0
 8003e00:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d113      	bne.n	8003e2e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e10:	085b      	lsrs	r3, r3, #1
 8003e12:	3b01      	subs	r3, #1
 8003e14:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d109      	bne.n	8003e2e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e24:	085b      	lsrs	r3, r3, #1
 8003e26:	3b01      	subs	r3, #1
 8003e28:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d06e      	beq.n	8003f0c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	2b0c      	cmp	r3, #12
 8003e32:	d069      	beq.n	8003f08 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e34:	4b53      	ldr	r3, [pc, #332]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d105      	bne.n	8003e4c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003e40:	4b50      	ldr	r3, [pc, #320]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0ad      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e50:	4b4c      	ldr	r3, [pc, #304]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a4b      	ldr	r2, [pc, #300]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003e56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e5a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e5c:	f7fe f90a 	bl	8002074 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e64:	f7fe f906 	bl	8002074 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e09a      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e76:	4b43      	ldr	r3, [pc, #268]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1f0      	bne.n	8003e64 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e82:	4b40      	ldr	r3, [pc, #256]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	4b40      	ldr	r3, [pc, #256]	@ (8003f88 <HAL_RCC_OscConfig+0x784>)
 8003e88:	4013      	ands	r3, r2
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003e92:	3a01      	subs	r2, #1
 8003e94:	0112      	lsls	r2, r2, #4
 8003e96:	4311      	orrs	r1, r2
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e9c:	0212      	lsls	r2, r2, #8
 8003e9e:	4311      	orrs	r1, r2
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ea4:	0852      	lsrs	r2, r2, #1
 8003ea6:	3a01      	subs	r2, #1
 8003ea8:	0552      	lsls	r2, r2, #21
 8003eaa:	4311      	orrs	r1, r2
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003eb0:	0852      	lsrs	r2, r2, #1
 8003eb2:	3a01      	subs	r2, #1
 8003eb4:	0652      	lsls	r2, r2, #25
 8003eb6:	4311      	orrs	r1, r2
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ebc:	0912      	lsrs	r2, r2, #4
 8003ebe:	0452      	lsls	r2, r2, #17
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	4930      	ldr	r1, [pc, #192]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ec8:	4b2e      	ldr	r3, [pc, #184]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a2d      	ldr	r2, [pc, #180]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003ece:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ed2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	4a2a      	ldr	r2, [pc, #168]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003eda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ede:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ee0:	f7fe f8c8 	bl	8002074 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee8:	f7fe f8c4 	bl	8002074 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e058      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003efa:	4b22      	ldr	r3, [pc, #136]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0f0      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f06:	e050      	b.n	8003faa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e04f      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d148      	bne.n	8003faa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f18:	4b1a      	ldr	r3, [pc, #104]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a19      	ldr	r2, [pc, #100]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003f1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f22:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f24:	4b17      	ldr	r3, [pc, #92]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	4a16      	ldr	r2, [pc, #88]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003f2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f2e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f30:	f7fe f8a0 	bl	8002074 <HAL_GetTick>
 8003f34:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f36:	e008      	b.n	8003f4a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f38:	f7fe f89c 	bl	8002074 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d901      	bls.n	8003f4a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e030      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d0f0      	beq.n	8003f38 <HAL_RCC_OscConfig+0x734>
 8003f56:	e028      	b.n	8003faa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	2b0c      	cmp	r3, #12
 8003f5c:	d023      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5e:	4b09      	ldr	r3, [pc, #36]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a08      	ldr	r2, [pc, #32]	@ (8003f84 <HAL_RCC_OscConfig+0x780>)
 8003f64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6a:	f7fe f883 	bl	8002074 <HAL_GetTick>
 8003f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f70:	e00c      	b.n	8003f8c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f72:	f7fe f87f 	bl	8002074 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d905      	bls.n	8003f8c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e013      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
 8003f84:	40021000 	.word	0x40021000
 8003f88:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f8c:	4b09      	ldr	r3, [pc, #36]	@ (8003fb4 <HAL_RCC_OscConfig+0x7b0>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1ec      	bne.n	8003f72 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003f98:	4b06      	ldr	r3, [pc, #24]	@ (8003fb4 <HAL_RCC_OscConfig+0x7b0>)
 8003f9a:	68da      	ldr	r2, [r3, #12]
 8003f9c:	4905      	ldr	r1, [pc, #20]	@ (8003fb4 <HAL_RCC_OscConfig+0x7b0>)
 8003f9e:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <HAL_RCC_OscConfig+0x7b4>)
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	60cb      	str	r3, [r1, #12]
 8003fa4:	e001      	b.n	8003faa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3720      	adds	r7, #32
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40021000 	.word	0x40021000
 8003fb8:	feeefffc 	.word	0xfeeefffc

08003fbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d101      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e0e7      	b.n	80041a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fd0:	4b75      	ldr	r3, [pc, #468]	@ (80041a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0307 	and.w	r3, r3, #7
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d910      	bls.n	8004000 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fde:	4b72      	ldr	r3, [pc, #456]	@ (80041a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f023 0207 	bic.w	r2, r3, #7
 8003fe6:	4970      	ldr	r1, [pc, #448]	@ (80041a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fee:	4b6e      	ldr	r3, [pc, #440]	@ (80041a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d001      	beq.n	8004000 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e0cf      	b.n	80041a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0302 	and.w	r3, r3, #2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d010      	beq.n	800402e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	4b66      	ldr	r3, [pc, #408]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004018:	429a      	cmp	r2, r3
 800401a:	d908      	bls.n	800402e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800401c:	4b63      	ldr	r3, [pc, #396]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	4960      	ldr	r1, [pc, #384]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 800402a:	4313      	orrs	r3, r2
 800402c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	d04c      	beq.n	80040d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	2b03      	cmp	r3, #3
 8004040:	d107      	bne.n	8004052 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004042:	4b5a      	ldr	r3, [pc, #360]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d121      	bne.n	8004092 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e0a6      	b.n	80041a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2b02      	cmp	r3, #2
 8004058:	d107      	bne.n	800406a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800405a:	4b54      	ldr	r3, [pc, #336]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d115      	bne.n	8004092 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e09a      	b.n	80041a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d107      	bne.n	8004082 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004072:	4b4e      	ldr	r3, [pc, #312]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d109      	bne.n	8004092 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e08e      	b.n	80041a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004082:	4b4a      	ldr	r3, [pc, #296]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e086      	b.n	80041a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004092:	4b46      	ldr	r3, [pc, #280]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f023 0203 	bic.w	r2, r3, #3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	4943      	ldr	r1, [pc, #268]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040a4:	f7fd ffe6 	bl	8002074 <HAL_GetTick>
 80040a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040aa:	e00a      	b.n	80040c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040ac:	f7fd ffe2 	bl	8002074 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e06e      	b.n	80041a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040c2:	4b3a      	ldr	r3, [pc, #232]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f003 020c 	and.w	r2, r3, #12
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d1eb      	bne.n	80040ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d010      	beq.n	8004102 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	4b31      	ldr	r3, [pc, #196]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d208      	bcs.n	8004102 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040f0:	4b2e      	ldr	r3, [pc, #184]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	492b      	ldr	r1, [pc, #172]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004102:	4b29      	ldr	r3, [pc, #164]	@ (80041a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0307 	and.w	r3, r3, #7
 800410a:	683a      	ldr	r2, [r7, #0]
 800410c:	429a      	cmp	r2, r3
 800410e:	d210      	bcs.n	8004132 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004110:	4b25      	ldr	r3, [pc, #148]	@ (80041a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f023 0207 	bic.w	r2, r3, #7
 8004118:	4923      	ldr	r1, [pc, #140]	@ (80041a8 <HAL_RCC_ClockConfig+0x1ec>)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	4313      	orrs	r3, r2
 800411e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004120:	4b21      	ldr	r3, [pc, #132]	@ (80041a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	429a      	cmp	r2, r3
 800412c:	d001      	beq.n	8004132 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e036      	b.n	80041a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0304 	and.w	r3, r3, #4
 800413a:	2b00      	cmp	r3, #0
 800413c:	d008      	beq.n	8004150 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800413e:	4b1b      	ldr	r3, [pc, #108]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	4918      	ldr	r1, [pc, #96]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 800414c:	4313      	orrs	r3, r2
 800414e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0308 	and.w	r3, r3, #8
 8004158:	2b00      	cmp	r3, #0
 800415a:	d009      	beq.n	8004170 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800415c:	4b13      	ldr	r3, [pc, #76]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	691b      	ldr	r3, [r3, #16]
 8004168:	00db      	lsls	r3, r3, #3
 800416a:	4910      	ldr	r1, [pc, #64]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 800416c:	4313      	orrs	r3, r2
 800416e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004170:	f000 f824 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8004174:	4602      	mov	r2, r0
 8004176:	4b0d      	ldr	r3, [pc, #52]	@ (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	091b      	lsrs	r3, r3, #4
 800417c:	f003 030f 	and.w	r3, r3, #15
 8004180:	490b      	ldr	r1, [pc, #44]	@ (80041b0 <HAL_RCC_ClockConfig+0x1f4>)
 8004182:	5ccb      	ldrb	r3, [r1, r3]
 8004184:	f003 031f 	and.w	r3, r3, #31
 8004188:	fa22 f303 	lsr.w	r3, r2, r3
 800418c:	4a09      	ldr	r2, [pc, #36]	@ (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 800418e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004190:	4b09      	ldr	r3, [pc, #36]	@ (80041b8 <HAL_RCC_ClockConfig+0x1fc>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4618      	mov	r0, r3
 8004196:	f7fc ffeb 	bl	8001170 <HAL_InitTick>
 800419a:	4603      	mov	r3, r0
 800419c:	72fb      	strb	r3, [r7, #11]

  return status;
 800419e:	7afb      	ldrb	r3, [r7, #11]
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3710      	adds	r7, #16
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40022000 	.word	0x40022000
 80041ac:	40021000 	.word	0x40021000
 80041b0:	0800c96c 	.word	0x0800c96c
 80041b4:	20000000 	.word	0x20000000
 80041b8:	2000000c 	.word	0x2000000c

080041bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	b089      	sub	sp, #36	@ 0x24
 80041c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80041c2:	2300      	movs	r3, #0
 80041c4:	61fb      	str	r3, [r7, #28]
 80041c6:	2300      	movs	r3, #0
 80041c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041ca:	4b3e      	ldr	r3, [pc, #248]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 030c 	and.w	r3, r3, #12
 80041d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041d4:	4b3b      	ldr	r3, [pc, #236]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	f003 0303 	and.w	r3, r3, #3
 80041dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d005      	beq.n	80041f0 <HAL_RCC_GetSysClockFreq+0x34>
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	2b0c      	cmp	r3, #12
 80041e8:	d121      	bne.n	800422e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d11e      	bne.n	800422e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041f0:	4b34      	ldr	r3, [pc, #208]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0308 	and.w	r3, r3, #8
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d107      	bne.n	800420c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041fc:	4b31      	ldr	r3, [pc, #196]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80041fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004202:	0a1b      	lsrs	r3, r3, #8
 8004204:	f003 030f 	and.w	r3, r3, #15
 8004208:	61fb      	str	r3, [r7, #28]
 800420a:	e005      	b.n	8004218 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800420c:	4b2d      	ldr	r3, [pc, #180]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	091b      	lsrs	r3, r3, #4
 8004212:	f003 030f 	and.w	r3, r3, #15
 8004216:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004218:	4a2b      	ldr	r2, [pc, #172]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004220:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10d      	bne.n	8004244 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800422c:	e00a      	b.n	8004244 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	2b04      	cmp	r3, #4
 8004232:	d102      	bne.n	800423a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004234:	4b25      	ldr	r3, [pc, #148]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004236:	61bb      	str	r3, [r7, #24]
 8004238:	e004      	b.n	8004244 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	2b08      	cmp	r3, #8
 800423e:	d101      	bne.n	8004244 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004240:	4b23      	ldr	r3, [pc, #140]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004242:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	2b0c      	cmp	r3, #12
 8004248:	d134      	bne.n	80042b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800424a:	4b1e      	ldr	r3, [pc, #120]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	f003 0303 	and.w	r3, r3, #3
 8004252:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	2b02      	cmp	r3, #2
 8004258:	d003      	beq.n	8004262 <HAL_RCC_GetSysClockFreq+0xa6>
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	2b03      	cmp	r3, #3
 800425e:	d003      	beq.n	8004268 <HAL_RCC_GetSysClockFreq+0xac>
 8004260:	e005      	b.n	800426e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004262:	4b1a      	ldr	r3, [pc, #104]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004264:	617b      	str	r3, [r7, #20]
      break;
 8004266:	e005      	b.n	8004274 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004268:	4b19      	ldr	r3, [pc, #100]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800426a:	617b      	str	r3, [r7, #20]
      break;
 800426c:	e002      	b.n	8004274 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	617b      	str	r3, [r7, #20]
      break;
 8004272:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004274:	4b13      	ldr	r3, [pc, #76]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	091b      	lsrs	r3, r3, #4
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	3301      	adds	r3, #1
 8004280:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004282:	4b10      	ldr	r3, [pc, #64]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	0a1b      	lsrs	r3, r3, #8
 8004288:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	fb03 f202 	mul.w	r2, r3, r2
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	fbb2 f3f3 	udiv	r3, r2, r3
 8004298:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800429a:	4b0a      	ldr	r3, [pc, #40]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	0e5b      	lsrs	r3, r3, #25
 80042a0:	f003 0303 	and.w	r3, r3, #3
 80042a4:	3301      	adds	r3, #1
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80042aa:	697a      	ldr	r2, [r7, #20]
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80042b4:	69bb      	ldr	r3, [r7, #24]
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3724      	adds	r7, #36	@ 0x24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	40021000 	.word	0x40021000
 80042c8:	0800c984 	.word	0x0800c984
 80042cc:	00f42400 	.word	0x00f42400
 80042d0:	007a1200 	.word	0x007a1200

080042d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042d8:	4b03      	ldr	r3, [pc, #12]	@ (80042e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80042da:	681b      	ldr	r3, [r3, #0]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	20000000 	.word	0x20000000

080042ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042f0:	f7ff fff0 	bl	80042d4 <HAL_RCC_GetHCLKFreq>
 80042f4:	4602      	mov	r2, r0
 80042f6:	4b06      	ldr	r3, [pc, #24]	@ (8004310 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	0a1b      	lsrs	r3, r3, #8
 80042fc:	f003 0307 	and.w	r3, r3, #7
 8004300:	4904      	ldr	r1, [pc, #16]	@ (8004314 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004302:	5ccb      	ldrb	r3, [r1, r3]
 8004304:	f003 031f 	and.w	r3, r3, #31
 8004308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800430c:	4618      	mov	r0, r3
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40021000 	.word	0x40021000
 8004314:	0800c97c 	.word	0x0800c97c

08004318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800431c:	f7ff ffda 	bl	80042d4 <HAL_RCC_GetHCLKFreq>
 8004320:	4602      	mov	r2, r0
 8004322:	4b06      	ldr	r3, [pc, #24]	@ (800433c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	0adb      	lsrs	r3, r3, #11
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	4904      	ldr	r1, [pc, #16]	@ (8004340 <HAL_RCC_GetPCLK2Freq+0x28>)
 800432e:	5ccb      	ldrb	r3, [r1, r3]
 8004330:	f003 031f 	and.w	r3, r3, #31
 8004334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004338:	4618      	mov	r0, r3
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40021000 	.word	0x40021000
 8004340:	0800c97c 	.word	0x0800c97c

08004344 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	220f      	movs	r2, #15
 8004352:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004354:	4b12      	ldr	r3, [pc, #72]	@ (80043a0 <HAL_RCC_GetClockConfig+0x5c>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f003 0203 	and.w	r2, r3, #3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004360:	4b0f      	ldr	r3, [pc, #60]	@ (80043a0 <HAL_RCC_GetClockConfig+0x5c>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800436c:	4b0c      	ldr	r3, [pc, #48]	@ (80043a0 <HAL_RCC_GetClockConfig+0x5c>)
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004378:	4b09      	ldr	r3, [pc, #36]	@ (80043a0 <HAL_RCC_GetClockConfig+0x5c>)
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	08db      	lsrs	r3, r3, #3
 800437e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004386:	4b07      	ldr	r3, [pc, #28]	@ (80043a4 <HAL_RCC_GetClockConfig+0x60>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0207 	and.w	r2, r3, #7
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	601a      	str	r2, [r3, #0]
}
 8004392:	bf00      	nop
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	40021000 	.word	0x40021000
 80043a4:	40022000 	.word	0x40022000

080043a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043b0:	2300      	movs	r3, #0
 80043b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80043b4:	4b2a      	ldr	r3, [pc, #168]	@ (8004460 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d003      	beq.n	80043c8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80043c0:	f7ff f9bc 	bl	800373c <HAL_PWREx_GetVoltageRange>
 80043c4:	6178      	str	r0, [r7, #20]
 80043c6:	e014      	b.n	80043f2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80043c8:	4b25      	ldr	r3, [pc, #148]	@ (8004460 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043cc:	4a24      	ldr	r2, [pc, #144]	@ (8004460 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80043d4:	4b22      	ldr	r3, [pc, #136]	@ (8004460 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80043e0:	f7ff f9ac 	bl	800373c <HAL_PWREx_GetVoltageRange>
 80043e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80043e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004460 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ea:	4a1d      	ldr	r2, [pc, #116]	@ (8004460 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043f8:	d10b      	bne.n	8004412 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2b80      	cmp	r3, #128	@ 0x80
 80043fe:	d919      	bls.n	8004434 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2ba0      	cmp	r3, #160	@ 0xa0
 8004404:	d902      	bls.n	800440c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004406:	2302      	movs	r3, #2
 8004408:	613b      	str	r3, [r7, #16]
 800440a:	e013      	b.n	8004434 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800440c:	2301      	movs	r3, #1
 800440e:	613b      	str	r3, [r7, #16]
 8004410:	e010      	b.n	8004434 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b80      	cmp	r3, #128	@ 0x80
 8004416:	d902      	bls.n	800441e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004418:	2303      	movs	r3, #3
 800441a:	613b      	str	r3, [r7, #16]
 800441c:	e00a      	b.n	8004434 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b80      	cmp	r3, #128	@ 0x80
 8004422:	d102      	bne.n	800442a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004424:	2302      	movs	r3, #2
 8004426:	613b      	str	r3, [r7, #16]
 8004428:	e004      	b.n	8004434 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b70      	cmp	r3, #112	@ 0x70
 800442e:	d101      	bne.n	8004434 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004430:	2301      	movs	r3, #1
 8004432:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004434:	4b0b      	ldr	r3, [pc, #44]	@ (8004464 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f023 0207 	bic.w	r2, r3, #7
 800443c:	4909      	ldr	r1, [pc, #36]	@ (8004464 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	4313      	orrs	r3, r2
 8004442:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004444:	4b07      	ldr	r3, [pc, #28]	@ (8004464 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0307 	and.w	r3, r3, #7
 800444c:	693a      	ldr	r2, [r7, #16]
 800444e:	429a      	cmp	r2, r3
 8004450:	d001      	beq.n	8004456 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e000      	b.n	8004458 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3718      	adds	r7, #24
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40021000 	.word	0x40021000
 8004464:	40022000 	.word	0x40022000

08004468 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b086      	sub	sp, #24
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004470:	2300      	movs	r3, #0
 8004472:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004474:	2300      	movs	r3, #0
 8004476:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004480:	2b00      	cmp	r3, #0
 8004482:	d041      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004488:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800448c:	d02a      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800448e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004492:	d824      	bhi.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004494:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004498:	d008      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x44>
 800449a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800449e:	d81e      	bhi.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x76>
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00a      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x52>
 80044a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044a8:	d010      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80044aa:	e018      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044ac:	4b86      	ldr	r3, [pc, #536]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	4a85      	ldr	r2, [pc, #532]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044b6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044b8:	e015      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	3304      	adds	r3, #4
 80044be:	2100      	movs	r1, #0
 80044c0:	4618      	mov	r0, r3
 80044c2:	f001 f829 	bl	8005518 <RCCEx_PLLSAI1_Config>
 80044c6:	4603      	mov	r3, r0
 80044c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044ca:	e00c      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	3320      	adds	r3, #32
 80044d0:	2100      	movs	r1, #0
 80044d2:	4618      	mov	r0, r3
 80044d4:	f001 f914 	bl	8005700 <RCCEx_PLLSAI2_Config>
 80044d8:	4603      	mov	r3, r0
 80044da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044dc:	e003      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	74fb      	strb	r3, [r7, #19]
      break;
 80044e2:	e000      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80044e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044e6:	7cfb      	ldrb	r3, [r7, #19]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10b      	bne.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044ec:	4b76      	ldr	r3, [pc, #472]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044fa:	4973      	ldr	r1, [pc, #460]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004502:	e001      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004504:	7cfb      	ldrb	r3, [r7, #19]
 8004506:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d041      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004518:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800451c:	d02a      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800451e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004522:	d824      	bhi.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004524:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004528:	d008      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800452a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800452e:	d81e      	bhi.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00a      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004534:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004538:	d010      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800453a:	e018      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800453c:	4b62      	ldr	r3, [pc, #392]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	4a61      	ldr	r2, [pc, #388]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004542:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004546:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004548:	e015      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	3304      	adds	r3, #4
 800454e:	2100      	movs	r1, #0
 8004550:	4618      	mov	r0, r3
 8004552:	f000 ffe1 	bl	8005518 <RCCEx_PLLSAI1_Config>
 8004556:	4603      	mov	r3, r0
 8004558:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800455a:	e00c      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	3320      	adds	r3, #32
 8004560:	2100      	movs	r1, #0
 8004562:	4618      	mov	r0, r3
 8004564:	f001 f8cc 	bl	8005700 <RCCEx_PLLSAI2_Config>
 8004568:	4603      	mov	r3, r0
 800456a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800456c:	e003      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	74fb      	strb	r3, [r7, #19]
      break;
 8004572:	e000      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004574:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004576:	7cfb      	ldrb	r3, [r7, #19]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10b      	bne.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800457c:	4b52      	ldr	r3, [pc, #328]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800457e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004582:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800458a:	494f      	ldr	r1, [pc, #316]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800458c:	4313      	orrs	r3, r2
 800458e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004592:	e001      	b.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004594:	7cfb      	ldrb	r3, [r7, #19]
 8004596:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 80a0 	beq.w	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045a6:	2300      	movs	r3, #0
 80045a8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045aa:	4b47      	ldr	r3, [pc, #284]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x152>
 80045b6:	2301      	movs	r3, #1
 80045b8:	e000      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80045ba:	2300      	movs	r3, #0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00d      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045c0:	4b41      	ldr	r3, [pc, #260]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c4:	4a40      	ldr	r2, [pc, #256]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80045cc:	4b3e      	ldr	r3, [pc, #248]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d4:	60bb      	str	r3, [r7, #8]
 80045d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045d8:	2301      	movs	r3, #1
 80045da:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045dc:	4b3b      	ldr	r3, [pc, #236]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a3a      	ldr	r2, [pc, #232]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045e8:	f7fd fd44 	bl	8002074 <HAL_GetTick>
 80045ec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045ee:	e009      	b.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f0:	f7fd fd40 	bl	8002074 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d902      	bls.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	74fb      	strb	r3, [r7, #19]
        break;
 8004602:	e005      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004604:	4b31      	ldr	r3, [pc, #196]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0ef      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004610:	7cfb      	ldrb	r3, [r7, #19]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d15c      	bne.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004616:	4b2c      	ldr	r3, [pc, #176]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800461c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004620:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d01f      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800462e:	697a      	ldr	r2, [r7, #20]
 8004630:	429a      	cmp	r2, r3
 8004632:	d019      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004634:	4b24      	ldr	r3, [pc, #144]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800463a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800463e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004640:	4b21      	ldr	r3, [pc, #132]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004646:	4a20      	ldr	r2, [pc, #128]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004648:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800464c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004650:	4b1d      	ldr	r3, [pc, #116]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004656:	4a1c      	ldr	r2, [pc, #112]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004658:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800465c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004660:	4a19      	ldr	r2, [pc, #100]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	d016      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004672:	f7fd fcff 	bl	8002074 <HAL_GetTick>
 8004676:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004678:	e00b      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467a:	f7fd fcfb 	bl	8002074 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004688:	4293      	cmp	r3, r2
 800468a:	d902      	bls.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	74fb      	strb	r3, [r7, #19]
            break;
 8004690:	e006      	b.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004692:	4b0d      	ldr	r3, [pc, #52]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0ec      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80046a0:	7cfb      	ldrb	r3, [r7, #19]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10c      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046a6:	4b08      	ldr	r3, [pc, #32]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046b6:	4904      	ldr	r1, [pc, #16]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80046be:	e009      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046c0:	7cfb      	ldrb	r3, [r7, #19]
 80046c2:	74bb      	strb	r3, [r7, #18]
 80046c4:	e006      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80046c6:	bf00      	nop
 80046c8:	40021000 	.word	0x40021000
 80046cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046d0:	7cfb      	ldrb	r3, [r7, #19]
 80046d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046d4:	7c7b      	ldrb	r3, [r7, #17]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d105      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046da:	4b9e      	ldr	r3, [pc, #632]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046de:	4a9d      	ldr	r2, [pc, #628]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046e4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00a      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046f2:	4b98      	ldr	r3, [pc, #608]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046f8:	f023 0203 	bic.w	r2, r3, #3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004700:	4994      	ldr	r1, [pc, #592]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004702:	4313      	orrs	r3, r2
 8004704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00a      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004714:	4b8f      	ldr	r3, [pc, #572]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800471a:	f023 020c 	bic.w	r2, r3, #12
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004722:	498c      	ldr	r1, [pc, #560]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004724:	4313      	orrs	r3, r2
 8004726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0304 	and.w	r3, r3, #4
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00a      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004736:	4b87      	ldr	r3, [pc, #540]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004744:	4983      	ldr	r1, [pc, #524]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004746:	4313      	orrs	r3, r2
 8004748:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0308 	and.w	r3, r3, #8
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00a      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004758:	4b7e      	ldr	r3, [pc, #504]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800475a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800475e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004766:	497b      	ldr	r1, [pc, #492]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004768:	4313      	orrs	r3, r2
 800476a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0310 	and.w	r3, r3, #16
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00a      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800477a:	4b76      	ldr	r3, [pc, #472]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800477c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004780:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004788:	4972      	ldr	r1, [pc, #456]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800478a:	4313      	orrs	r3, r2
 800478c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0320 	and.w	r3, r3, #32
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00a      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800479c:	4b6d      	ldr	r3, [pc, #436]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800479e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047aa:	496a      	ldr	r1, [pc, #424]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00a      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047be:	4b65      	ldr	r3, [pc, #404]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047cc:	4961      	ldr	r1, [pc, #388]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00a      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80047e0:	4b5c      	ldr	r3, [pc, #368]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ee:	4959      	ldr	r1, [pc, #356]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00a      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004802:	4b54      	ldr	r3, [pc, #336]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004808:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004810:	4950      	ldr	r1, [pc, #320]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004812:	4313      	orrs	r3, r2
 8004814:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00a      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004824:	4b4b      	ldr	r3, [pc, #300]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004832:	4948      	ldr	r1, [pc, #288]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004834:	4313      	orrs	r3, r2
 8004836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00a      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004846:	4b43      	ldr	r3, [pc, #268]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004854:	493f      	ldr	r1, [pc, #252]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004856:	4313      	orrs	r3, r2
 8004858:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d028      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004868:	4b3a      	ldr	r3, [pc, #232]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800486a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800486e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004876:	4937      	ldr	r1, [pc, #220]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004878:	4313      	orrs	r3, r2
 800487a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004882:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004886:	d106      	bne.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004888:	4b32      	ldr	r3, [pc, #200]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	4a31      	ldr	r2, [pc, #196]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800488e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004892:	60d3      	str	r3, [r2, #12]
 8004894:	e011      	b.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800489a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800489e:	d10c      	bne.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	3304      	adds	r3, #4
 80048a4:	2101      	movs	r1, #1
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 fe36 	bl	8005518 <RCCEx_PLLSAI1_Config>
 80048ac:	4603      	mov	r3, r0
 80048ae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80048b0:	7cfb      	ldrb	r3, [r7, #19]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80048b6:	7cfb      	ldrb	r3, [r7, #19]
 80048b8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d028      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048c6:	4b23      	ldr	r3, [pc, #140]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048cc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048d4:	491f      	ldr	r1, [pc, #124]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048e4:	d106      	bne.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	4a1a      	ldr	r2, [pc, #104]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048f0:	60d3      	str	r3, [r2, #12]
 80048f2:	e011      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048fc:	d10c      	bne.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	3304      	adds	r3, #4
 8004902:	2101      	movs	r1, #1
 8004904:	4618      	mov	r0, r3
 8004906:	f000 fe07 	bl	8005518 <RCCEx_PLLSAI1_Config>
 800490a:	4603      	mov	r3, r0
 800490c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800490e:	7cfb      	ldrb	r3, [r7, #19]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004914:	7cfb      	ldrb	r3, [r7, #19]
 8004916:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d02b      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004924:	4b0b      	ldr	r3, [pc, #44]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800492a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004932:	4908      	ldr	r1, [pc, #32]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004934:	4313      	orrs	r3, r2
 8004936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800493e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004942:	d109      	bne.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004944:	4b03      	ldr	r3, [pc, #12]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	4a02      	ldr	r2, [pc, #8]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800494e:	60d3      	str	r3, [r2, #12]
 8004950:	e014      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004952:	bf00      	nop
 8004954:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800495c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004960:	d10c      	bne.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3304      	adds	r3, #4
 8004966:	2101      	movs	r1, #1
 8004968:	4618      	mov	r0, r3
 800496a:	f000 fdd5 	bl	8005518 <RCCEx_PLLSAI1_Config>
 800496e:	4603      	mov	r3, r0
 8004970:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004972:	7cfb      	ldrb	r3, [r7, #19]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004978:	7cfb      	ldrb	r3, [r7, #19]
 800497a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d02f      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004988:	4b2b      	ldr	r3, [pc, #172]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800498a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800498e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004996:	4928      	ldr	r1, [pc, #160]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049a6:	d10d      	bne.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	3304      	adds	r3, #4
 80049ac:	2102      	movs	r1, #2
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 fdb2 	bl	8005518 <RCCEx_PLLSAI1_Config>
 80049b4:	4603      	mov	r3, r0
 80049b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049b8:	7cfb      	ldrb	r3, [r7, #19]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d014      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049be:	7cfb      	ldrb	r3, [r7, #19]
 80049c0:	74bb      	strb	r3, [r7, #18]
 80049c2:	e011      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049cc:	d10c      	bne.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	3320      	adds	r3, #32
 80049d2:	2102      	movs	r1, #2
 80049d4:	4618      	mov	r0, r3
 80049d6:	f000 fe93 	bl	8005700 <RCCEx_PLLSAI2_Config>
 80049da:	4603      	mov	r3, r0
 80049dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049de:	7cfb      	ldrb	r3, [r7, #19]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d001      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049e4:	7cfb      	ldrb	r3, [r7, #19]
 80049e6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00a      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049f4:	4b10      	ldr	r3, [pc, #64]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fa:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a02:	490d      	ldr	r1, [pc, #52]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00b      	beq.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a16:	4b08      	ldr	r3, [pc, #32]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a1c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a26:	4904      	ldr	r1, [pc, #16]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a2e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3718      	adds	r7, #24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	40021000 	.word	0x40021000

08004a3c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004a44:	2300      	movs	r3, #0
 8004a46:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a4e:	d13e      	bne.n	8004ace <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004a50:	4bb2      	ldr	r3, [pc, #712]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a5a:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a62:	d028      	beq.n	8004ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a6a:	f200 8542 	bhi.w	80054f2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a74:	d005      	beq.n	8004a82 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a7c:	d00e      	beq.n	8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004a7e:	f000 bd38 	b.w	80054f2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004a82:	4ba6      	ldr	r3, [pc, #664]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	f040 8532 	bne.w	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004a92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a96:	61fb      	str	r3, [r7, #28]
      break;
 8004a98:	f000 bd2d 	b.w	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004a9c:	4b9f      	ldr	r3, [pc, #636]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004a9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	f040 8527 	bne.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004aac:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004ab0:	61fb      	str	r3, [r7, #28]
      break;
 8004ab2:	f000 bd22 	b.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004ab6:	4b99      	ldr	r3, [pc, #612]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004abe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ac2:	f040 851c 	bne.w	80054fe <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004ac6:	4b96      	ldr	r3, [pc, #600]	@ (8004d20 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004ac8:	61fb      	str	r3, [r7, #28]
      break;
 8004aca:	f000 bd18 	b.w	80054fe <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ace:	4b93      	ldr	r3, [pc, #588]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	f003 0303 	and.w	r3, r3, #3
 8004ad6:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	2b03      	cmp	r3, #3
 8004adc:	d036      	beq.n	8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	2b03      	cmp	r3, #3
 8004ae2:	d840      	bhi.n	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d003      	beq.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d020      	beq.n	8004b32 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004af0:	e039      	b.n	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004af2:	4b8a      	ldr	r3, [pc, #552]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d116      	bne.n	8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004afe:	4b87      	ldr	r3, [pc, #540]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0308 	and.w	r3, r3, #8
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d005      	beq.n	8004b16 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8004b0a:	4b84      	ldr	r3, [pc, #528]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	091b      	lsrs	r3, r3, #4
 8004b10:	f003 030f 	and.w	r3, r3, #15
 8004b14:	e005      	b.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004b16:	4b81      	ldr	r3, [pc, #516]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b1c:	0a1b      	lsrs	r3, r3, #8
 8004b1e:	f003 030f 	and.w	r3, r3, #15
 8004b22:	4a80      	ldr	r2, [pc, #512]	@ (8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b28:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004b2a:	e01f      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	61bb      	str	r3, [r7, #24]
      break;
 8004b30:	e01c      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b32:	4b7a      	ldr	r3, [pc, #488]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b3e:	d102      	bne.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8004b40:	4b79      	ldr	r3, [pc, #484]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8004b42:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004b44:	e012      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004b46:	2300      	movs	r3, #0
 8004b48:	61bb      	str	r3, [r7, #24]
      break;
 8004b4a:	e00f      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004b4c:	4b73      	ldr	r3, [pc, #460]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b58:	d102      	bne.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8004b5a:	4b74      	ldr	r3, [pc, #464]	@ (8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004b5c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004b5e:	e005      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	61bb      	str	r3, [r7, #24]
      break;
 8004b64:	e002      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	61bb      	str	r3, [r7, #24]
      break;
 8004b6a:	bf00      	nop
    }

    switch(PeriphClk)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b72:	f000 80dd 	beq.w	8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b7c:	f200 84c1 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b86:	f000 80d3 	beq.w	8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b90:	f200 84b7 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b9a:	f000 835f 	beq.w	800525c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ba4:	f200 84ad 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bae:	f000 847e 	beq.w	80054ae <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bb8:	f200 84a3 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bc2:	f000 82cd 	beq.w	8005160 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bcc:	f200 8499 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bd6:	f000 80ab 	beq.w	8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004be0:	f200 848f 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bea:	f000 8090 	beq.w	8004d0e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf4:	f200 8485 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bfe:	d07f      	beq.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c06:	f200 847c 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c10:	f000 8403 	beq.w	800541a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c1a:	f200 8472 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c24:	f000 83af 	beq.w	8005386 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c2e:	f200 8468 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c38:	f000 8379 	beq.w	800532e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c42:	f200 845e 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b80      	cmp	r3, #128	@ 0x80
 8004c4a:	f000 8344 	beq.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b80      	cmp	r3, #128	@ 0x80
 8004c52:	f200 8456 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b20      	cmp	r3, #32
 8004c5a:	d84b      	bhi.n	8004cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	f000 844f 	beq.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	3b01      	subs	r3, #1
 8004c68:	2b1f      	cmp	r3, #31
 8004c6a:	f200 844a 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c74:	08004e5d 	.word	0x08004e5d
 8004c78:	08004ecb 	.word	0x08004ecb
 8004c7c:	08005503 	.word	0x08005503
 8004c80:	08004f5f 	.word	0x08004f5f
 8004c84:	08005503 	.word	0x08005503
 8004c88:	08005503 	.word	0x08005503
 8004c8c:	08005503 	.word	0x08005503
 8004c90:	08004fe5 	.word	0x08004fe5
 8004c94:	08005503 	.word	0x08005503
 8004c98:	08005503 	.word	0x08005503
 8004c9c:	08005503 	.word	0x08005503
 8004ca0:	08005503 	.word	0x08005503
 8004ca4:	08005503 	.word	0x08005503
 8004ca8:	08005503 	.word	0x08005503
 8004cac:	08005503 	.word	0x08005503
 8004cb0:	0800505d 	.word	0x0800505d
 8004cb4:	08005503 	.word	0x08005503
 8004cb8:	08005503 	.word	0x08005503
 8004cbc:	08005503 	.word	0x08005503
 8004cc0:	08005503 	.word	0x08005503
 8004cc4:	08005503 	.word	0x08005503
 8004cc8:	08005503 	.word	0x08005503
 8004ccc:	08005503 	.word	0x08005503
 8004cd0:	08005503 	.word	0x08005503
 8004cd4:	08005503 	.word	0x08005503
 8004cd8:	08005503 	.word	0x08005503
 8004cdc:	08005503 	.word	0x08005503
 8004ce0:	08005503 	.word	0x08005503
 8004ce4:	08005503 	.word	0x08005503
 8004ce8:	08005503 	.word	0x08005503
 8004cec:	08005503 	.word	0x08005503
 8004cf0:	080050df 	.word	0x080050df
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2b40      	cmp	r3, #64	@ 0x40
 8004cf8:	f000 82c1 	beq.w	800527e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004cfc:	f000 bc01 	b.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004d00:	69b9      	ldr	r1, [r7, #24]
 8004d02:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004d06:	f000 fdd9 	bl	80058bc <RCCEx_GetSAIxPeriphCLKFreq>
 8004d0a:	61f8      	str	r0, [r7, #28]
      break;
 8004d0c:	e3fa      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004d0e:	69b9      	ldr	r1, [r7, #24]
 8004d10:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004d14:	f000 fdd2 	bl	80058bc <RCCEx_GetSAIxPeriphCLKFreq>
 8004d18:	61f8      	str	r0, [r7, #28]
      break;
 8004d1a:	e3f3      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004d1c:	40021000 	.word	0x40021000
 8004d20:	0003d090 	.word	0x0003d090
 8004d24:	0800c984 	.word	0x0800c984
 8004d28:	00f42400 	.word	0x00f42400
 8004d2c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004d30:	4ba9      	ldr	r3, [pc, #676]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d36:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004d3a:	613b      	str	r3, [r7, #16]
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004d42:	d00c      	beq.n	8004d5e <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004d4a:	d87f      	bhi.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d52:	d04e      	beq.n	8004df2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d5a:	d01d      	beq.n	8004d98 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004d5c:	e076      	b.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004d5e:	4b9e      	ldr	r3, [pc, #632]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0302 	and.w	r3, r3, #2
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d172      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004d6a:	4b9b      	ldr	r3, [pc, #620]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0308 	and.w	r3, r3, #8
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d005      	beq.n	8004d82 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004d76:	4b98      	ldr	r3, [pc, #608]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	091b      	lsrs	r3, r3, #4
 8004d7c:	f003 030f 	and.w	r3, r3, #15
 8004d80:	e005      	b.n	8004d8e <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004d82:	4b95      	ldr	r3, [pc, #596]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d88:	0a1b      	lsrs	r3, r3, #8
 8004d8a:	f003 030f 	and.w	r3, r3, #15
 8004d8e:	4a93      	ldr	r2, [pc, #588]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d94:	61fb      	str	r3, [r7, #28]
          break;
 8004d96:	e05b      	b.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004d98:	4b8f      	ldr	r3, [pc, #572]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004da0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004da4:	d156      	bne.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004da6:	4b8c      	ldr	r3, [pc, #560]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004db2:	d14f      	bne.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004db4:	4b88      	ldr	r3, [pc, #544]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	0a1b      	lsrs	r3, r3, #8
 8004dba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dbe:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	68fa      	ldr	r2, [r7, #12]
 8004dc4:	fb03 f202 	mul.w	r2, r3, r2
 8004dc8:	4b83      	ldr	r3, [pc, #524]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	091b      	lsrs	r3, r3, #4
 8004dce:	f003 0307 	and.w	r3, r3, #7
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004dda:	4b7f      	ldr	r3, [pc, #508]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	0d5b      	lsrs	r3, r3, #21
 8004de0:	f003 0303 	and.w	r3, r3, #3
 8004de4:	3301      	adds	r3, #1
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dee:	61fb      	str	r3, [r7, #28]
          break;
 8004df0:	e030      	b.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004df2:	4b79      	ldr	r3, [pc, #484]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dfe:	d12b      	bne.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004e00:	4b75      	ldr	r3, [pc, #468]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e0c:	d124      	bne.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004e0e:	4b72      	ldr	r3, [pc, #456]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	0a1b      	lsrs	r3, r3, #8
 8004e14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e18:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	fb03 f202 	mul.w	r2, r3, r2
 8004e22:	4b6d      	ldr	r3, [pc, #436]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	091b      	lsrs	r3, r3, #4
 8004e28:	f003 0307 	and.w	r3, r3, #7
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e32:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004e34:	4b68      	ldr	r3, [pc, #416]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	0d5b      	lsrs	r3, r3, #21
 8004e3a:	f003 0303 	and.w	r3, r3, #3
 8004e3e:	3301      	adds	r3, #1
 8004e40:	005b      	lsls	r3, r3, #1
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e48:	61fb      	str	r3, [r7, #28]
          break;
 8004e4a:	e005      	b.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8004e4c:	bf00      	nop
 8004e4e:	e359      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e50:	bf00      	nop
 8004e52:	e357      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e54:	bf00      	nop
 8004e56:	e355      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e58:	bf00      	nop
        break;
 8004e5a:	e353      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004e5c:	4b5e      	ldr	r3, [pc, #376]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	613b      	str	r3, [r7, #16]
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	2b03      	cmp	r3, #3
 8004e6c:	d827      	bhi.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e74:	08004e85 	.word	0x08004e85
 8004e78:	08004e8d 	.word	0x08004e8d
 8004e7c:	08004e95 	.word	0x08004e95
 8004e80:	08004ea9 	.word	0x08004ea9
          frequency = HAL_RCC_GetPCLK2Freq();
 8004e84:	f7ff fa48 	bl	8004318 <HAL_RCC_GetPCLK2Freq>
 8004e88:	61f8      	str	r0, [r7, #28]
          break;
 8004e8a:	e01d      	b.n	8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e8c:	f7ff f996 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8004e90:	61f8      	str	r0, [r7, #28]
          break;
 8004e92:	e019      	b.n	8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e94:	4b50      	ldr	r3, [pc, #320]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ea0:	d10f      	bne.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004ea2:	4b4f      	ldr	r3, [pc, #316]	@ (8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004ea4:	61fb      	str	r3, [r7, #28]
          break;
 8004ea6:	e00c      	b.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004ea8:	4b4b      	ldr	r3, [pc, #300]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d107      	bne.n	8004ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004eb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004eba:	61fb      	str	r3, [r7, #28]
          break;
 8004ebc:	e003      	b.n	8004ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004ebe:	bf00      	nop
 8004ec0:	e320      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ec2:	bf00      	nop
 8004ec4:	e31e      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ec6:	bf00      	nop
        break;
 8004ec8:	e31c      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004eca:	4b43      	ldr	r3, [pc, #268]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed0:	f003 030c 	and.w	r3, r3, #12
 8004ed4:	613b      	str	r3, [r7, #16]
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	2b0c      	cmp	r3, #12
 8004eda:	d83a      	bhi.n	8004f52 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004edc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee2:	bf00      	nop
 8004ee4:	08004f19 	.word	0x08004f19
 8004ee8:	08004f53 	.word	0x08004f53
 8004eec:	08004f53 	.word	0x08004f53
 8004ef0:	08004f53 	.word	0x08004f53
 8004ef4:	08004f21 	.word	0x08004f21
 8004ef8:	08004f53 	.word	0x08004f53
 8004efc:	08004f53 	.word	0x08004f53
 8004f00:	08004f53 	.word	0x08004f53
 8004f04:	08004f29 	.word	0x08004f29
 8004f08:	08004f53 	.word	0x08004f53
 8004f0c:	08004f53 	.word	0x08004f53
 8004f10:	08004f53 	.word	0x08004f53
 8004f14:	08004f3d 	.word	0x08004f3d
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f18:	f7ff f9e8 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 8004f1c:	61f8      	str	r0, [r7, #28]
          break;
 8004f1e:	e01d      	b.n	8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f20:	f7ff f94c 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8004f24:	61f8      	str	r0, [r7, #28]
          break;
 8004f26:	e019      	b.n	8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f28:	4b2b      	ldr	r3, [pc, #172]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f34:	d10f      	bne.n	8004f56 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004f36:	4b2a      	ldr	r3, [pc, #168]	@ (8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004f38:	61fb      	str	r3, [r7, #28]
          break;
 8004f3a:	e00c      	b.n	8004f56 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004f3c:	4b26      	ldr	r3, [pc, #152]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d107      	bne.n	8004f5a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8004f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f4e:	61fb      	str	r3, [r7, #28]
          break;
 8004f50:	e003      	b.n	8004f5a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004f52:	bf00      	nop
 8004f54:	e2d6      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f56:	bf00      	nop
 8004f58:	e2d4      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f5a:	bf00      	nop
        break;
 8004f5c:	e2d2      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f64:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004f68:	613b      	str	r3, [r7, #16]
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	2b30      	cmp	r3, #48	@ 0x30
 8004f6e:	d021      	beq.n	8004fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	2b30      	cmp	r3, #48	@ 0x30
 8004f74:	d829      	bhi.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	2b20      	cmp	r3, #32
 8004f7a:	d011      	beq.n	8004fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	2b20      	cmp	r3, #32
 8004f80:	d823      	bhi.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d003      	beq.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	2b10      	cmp	r3, #16
 8004f8c:	d004      	beq.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004f8e:	e01c      	b.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f90:	f7ff f9ac 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 8004f94:	61f8      	str	r0, [r7, #28]
          break;
 8004f96:	e01d      	b.n	8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f98:	f7ff f910 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8004f9c:	61f8      	str	r0, [r7, #28]
          break;
 8004f9e:	e019      	b.n	8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fac:	d10f      	bne.n	8004fce <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004fae:	4b0c      	ldr	r3, [pc, #48]	@ (8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004fb0:	61fb      	str	r3, [r7, #28]
          break;
 8004fb2:	e00c      	b.n	8004fce <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004fb4:	4b08      	ldr	r3, [pc, #32]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d107      	bne.n	8004fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fc6:	61fb      	str	r3, [r7, #28]
          break;
 8004fc8:	e003      	b.n	8004fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004fca:	bf00      	nop
 8004fcc:	e29a      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fce:	bf00      	nop
 8004fd0:	e298      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fd2:	bf00      	nop
        break;
 8004fd4:	e296      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004fd6:	bf00      	nop
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	0800c984 	.word	0x0800c984
 8004fe0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004fe4:	4b9b      	ldr	r3, [pc, #620]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004fee:	613b      	str	r3, [r7, #16]
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ff4:	d021      	beq.n	800503a <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ffa:	d829      	bhi.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	2b80      	cmp	r3, #128	@ 0x80
 8005000:	d011      	beq.n	8005026 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	2b80      	cmp	r3, #128	@ 0x80
 8005006:	d823      	bhi.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	2b40      	cmp	r3, #64	@ 0x40
 8005012:	d004      	beq.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8005014:	e01c      	b.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005016:	f7ff f969 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 800501a:	61f8      	str	r0, [r7, #28]
          break;
 800501c:	e01d      	b.n	800505a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 800501e:	f7ff f8cd 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8005022:	61f8      	str	r0, [r7, #28]
          break;
 8005024:	e019      	b.n	800505a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005026:	4b8b      	ldr	r3, [pc, #556]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800502e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005032:	d10f      	bne.n	8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8005034:	4b88      	ldr	r3, [pc, #544]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8005036:	61fb      	str	r3, [r7, #28]
          break;
 8005038:	e00c      	b.n	8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800503a:	4b86      	ldr	r3, [pc, #536]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800503c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	2b02      	cmp	r3, #2
 8005046:	d107      	bne.n	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8005048:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800504c:	61fb      	str	r3, [r7, #28]
          break;
 800504e:	e003      	b.n	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8005050:	bf00      	nop
 8005052:	e257      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005054:	bf00      	nop
 8005056:	e255      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005058:	bf00      	nop
        break;
 800505a:	e253      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800505c:	4b7d      	ldr	r3, [pc, #500]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005066:	613b      	str	r3, [r7, #16]
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800506e:	d025      	beq.n	80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005076:	d82c      	bhi.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800507e:	d013      	beq.n	80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005086:	d824      	bhi.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d004      	beq.n	8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005094:	d004      	beq.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8005096:	e01c      	b.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005098:	f7ff f928 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 800509c:	61f8      	str	r0, [r7, #28]
          break;
 800509e:	e01d      	b.n	80050dc <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80050a0:	f7ff f88c 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 80050a4:	61f8      	str	r0, [r7, #28]
          break;
 80050a6:	e019      	b.n	80050dc <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80050a8:	4b6a      	ldr	r3, [pc, #424]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050b4:	d10f      	bne.n	80050d6 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 80050b6:	4b68      	ldr	r3, [pc, #416]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80050b8:	61fb      	str	r3, [r7, #28]
          break;
 80050ba:	e00c      	b.n	80050d6 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80050bc:	4b65      	ldr	r3, [pc, #404]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80050be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d107      	bne.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 80050ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050ce:	61fb      	str	r3, [r7, #28]
          break;
 80050d0:	e003      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 80050d2:	bf00      	nop
 80050d4:	e216      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050d6:	bf00      	nop
 80050d8:	e214      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050da:	bf00      	nop
        break;
 80050dc:	e212      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80050de:	4b5d      	ldr	r3, [pc, #372]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80050e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050e8:	613b      	str	r3, [r7, #16]
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050f0:	d025      	beq.n	800513e <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050f8:	d82c      	bhi.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005100:	d013      	beq.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005108:	d824      	bhi.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d004      	beq.n	800511a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005116:	d004      	beq.n	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8005118:	e01c      	b.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 800511a:	f7ff f8e7 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 800511e:	61f8      	str	r0, [r7, #28]
          break;
 8005120:	e01d      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8005122:	f7ff f84b 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8005126:	61f8      	str	r0, [r7, #28]
          break;
 8005128:	e019      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800512a:	4b4a      	ldr	r3, [pc, #296]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005132:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005136:	d10f      	bne.n	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8005138:	4b47      	ldr	r3, [pc, #284]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800513a:	61fb      	str	r3, [r7, #28]
          break;
 800513c:	e00c      	b.n	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800513e:	4b45      	ldr	r3, [pc, #276]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b02      	cmp	r3, #2
 800514a:	d107      	bne.n	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 800514c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005150:	61fb      	str	r3, [r7, #28]
          break;
 8005152:	e003      	b.n	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8005154:	bf00      	nop
 8005156:	e1d5      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005158:	bf00      	nop
 800515a:	e1d3      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800515c:	bf00      	nop
        break;
 800515e:	e1d1      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005160:	4b3c      	ldr	r3, [pc, #240]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005166:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800516a:	613b      	str	r3, [r7, #16]
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005172:	d00c      	beq.n	800518e <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800517a:	d864      	bhi.n	8005246 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005182:	d008      	beq.n	8005196 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800518a:	d030      	beq.n	80051ee <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 800518c:	e05b      	b.n	8005246 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800518e:	f7ff f815 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8005192:	61f8      	str	r0, [r7, #28]
          break;
 8005194:	e05c      	b.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8005196:	4b2f      	ldr	r3, [pc, #188]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800519e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051a2:	d152      	bne.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 80051a4:	4b2b      	ldr	r3, [pc, #172]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d04c      	beq.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80051b0:	4b28      	ldr	r3, [pc, #160]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	0a1b      	lsrs	r3, r3, #8
 80051b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051ba:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	fb03 f202 	mul.w	r2, r3, r2
 80051c4:	4b23      	ldr	r3, [pc, #140]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	091b      	lsrs	r3, r3, #4
 80051ca:	f003 0307 	and.w	r3, r3, #7
 80051ce:	3301      	adds	r3, #1
 80051d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80051d6:	4b1f      	ldr	r3, [pc, #124]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	0e5b      	lsrs	r3, r3, #25
 80051dc:	f003 0303 	and.w	r3, r3, #3
 80051e0:	3301      	adds	r3, #1
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	69ba      	ldr	r2, [r7, #24]
 80051e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ea:	61fb      	str	r3, [r7, #28]
          break;
 80051ec:	e02d      	b.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 80051ee:	4b19      	ldr	r3, [pc, #100]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051fa:	d128      	bne.n	800524e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80051fc:	4b15      	ldr	r3, [pc, #84]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d022      	beq.n	800524e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005208:	4b12      	ldr	r3, [pc, #72]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	0a1b      	lsrs	r3, r3, #8
 800520e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005212:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	fb03 f202 	mul.w	r2, r3, r2
 800521c:	4b0d      	ldr	r3, [pc, #52]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	091b      	lsrs	r3, r3, #4
 8005222:	f003 0307 	and.w	r3, r3, #7
 8005226:	3301      	adds	r3, #1
 8005228:	fbb2 f3f3 	udiv	r3, r2, r3
 800522c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800522e:	4b09      	ldr	r3, [pc, #36]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	0e5b      	lsrs	r3, r3, #25
 8005234:	f003 0303 	and.w	r3, r3, #3
 8005238:	3301      	adds	r3, #1
 800523a:	005b      	lsls	r3, r3, #1
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005242:	61fb      	str	r3, [r7, #28]
          break;
 8005244:	e003      	b.n	800524e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8005246:	bf00      	nop
 8005248:	e15c      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800524a:	bf00      	nop
 800524c:	e15a      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800524e:	bf00      	nop
        break;
 8005250:	e158      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005252:	bf00      	nop
 8005254:	40021000 	.word	0x40021000
 8005258:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800525c:	4b9d      	ldr	r3, [pc, #628]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800525e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005262:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005266:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d103      	bne.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800526e:	f7ff f853 	bl	8004318 <HAL_RCC_GetPCLK2Freq>
 8005272:	61f8      	str	r0, [r7, #28]
        break;
 8005274:	e146      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8005276:	f7fe ffa1 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 800527a:	61f8      	str	r0, [r7, #28]
        break;
 800527c:	e142      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800527e:	4b95      	ldr	r3, [pc, #596]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005284:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005288:	613b      	str	r3, [r7, #16]
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005290:	d013      	beq.n	80052ba <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005298:	d819      	bhi.n	80052ce <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d004      	beq.n	80052aa <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a6:	d004      	beq.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 80052a8:	e011      	b.n	80052ce <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 80052aa:	f7ff f81f 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 80052ae:	61f8      	str	r0, [r7, #28]
          break;
 80052b0:	e010      	b.n	80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 80052b2:	f7fe ff83 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 80052b6:	61f8      	str	r0, [r7, #28]
          break;
 80052b8:	e00c      	b.n	80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80052ba:	4b86      	ldr	r3, [pc, #536]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052c6:	d104      	bne.n	80052d2 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 80052c8:	4b83      	ldr	r3, [pc, #524]	@ (80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80052ca:	61fb      	str	r3, [r7, #28]
          break;
 80052cc:	e001      	b.n	80052d2 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 80052ce:	bf00      	nop
 80052d0:	e118      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80052d2:	bf00      	nop
        break;
 80052d4:	e116      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80052d6:	4b7f      	ldr	r3, [pc, #508]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80052e0:	613b      	str	r3, [r7, #16]
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052e8:	d013      	beq.n	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052f0:	d819      	bhi.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d004      	beq.n	8005302 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052fe:	d004      	beq.n	800530a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8005300:	e011      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005302:	f7fe fff3 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 8005306:	61f8      	str	r0, [r7, #28]
          break;
 8005308:	e010      	b.n	800532c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800530a:	f7fe ff57 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 800530e:	61f8      	str	r0, [r7, #28]
          break;
 8005310:	e00c      	b.n	800532c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005312:	4b70      	ldr	r3, [pc, #448]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800531a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800531e:	d104      	bne.n	800532a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8005320:	4b6d      	ldr	r3, [pc, #436]	@ (80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005322:	61fb      	str	r3, [r7, #28]
          break;
 8005324:	e001      	b.n	800532a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8005326:	bf00      	nop
 8005328:	e0ec      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800532a:	bf00      	nop
        break;
 800532c:	e0ea      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800532e:	4b69      	ldr	r3, [pc, #420]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005334:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005338:	613b      	str	r3, [r7, #16]
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005340:	d013      	beq.n	800536a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005348:	d819      	bhi.n	800537e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d004      	beq.n	800535a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005356:	d004      	beq.n	8005362 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8005358:	e011      	b.n	800537e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 800535a:	f7fe ffc7 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 800535e:	61f8      	str	r0, [r7, #28]
          break;
 8005360:	e010      	b.n	8005384 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8005362:	f7fe ff2b 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8005366:	61f8      	str	r0, [r7, #28]
          break;
 8005368:	e00c      	b.n	8005384 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800536a:	4b5a      	ldr	r3, [pc, #360]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005376:	d104      	bne.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8005378:	4b57      	ldr	r3, [pc, #348]	@ (80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800537a:	61fb      	str	r3, [r7, #28]
          break;
 800537c:	e001      	b.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 800537e:	bf00      	nop
 8005380:	e0c0      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005382:	bf00      	nop
        break;
 8005384:	e0be      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005386:	4b53      	ldr	r3, [pc, #332]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800538c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005390:	613b      	str	r3, [r7, #16]
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005398:	d02c      	beq.n	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80053a0:	d833      	bhi.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80053a8:	d01a      	beq.n	80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80053b0:	d82b      	bhi.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d004      	beq.n	80053c2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80053be:	d004      	beq.n	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 80053c0:	e023      	b.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 80053c2:	f7fe ff93 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 80053c6:	61f8      	str	r0, [r7, #28]
          break;
 80053c8:	e026      	b.n	8005418 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80053ca:	4b42      	ldr	r3, [pc, #264]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80053cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d11a      	bne.n	800540e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 80053d8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80053dc:	61fb      	str	r3, [r7, #28]
          break;
 80053de:	e016      	b.n	800540e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80053e0:	4b3c      	ldr	r3, [pc, #240]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ec:	d111      	bne.n	8005412 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 80053ee:	4b3a      	ldr	r3, [pc, #232]	@ (80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80053f0:	61fb      	str	r3, [r7, #28]
          break;
 80053f2:	e00e      	b.n	8005412 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80053f4:	4b37      	ldr	r3, [pc, #220]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80053f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d109      	bne.n	8005416 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8005402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005406:	61fb      	str	r3, [r7, #28]
          break;
 8005408:	e005      	b.n	8005416 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 800540a:	bf00      	nop
 800540c:	e07a      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800540e:	bf00      	nop
 8005410:	e078      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005412:	bf00      	nop
 8005414:	e076      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005416:	bf00      	nop
        break;
 8005418:	e074      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800541a:	4b2e      	ldr	r3, [pc, #184]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800541c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005420:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005424:	613b      	str	r3, [r7, #16]
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800542c:	d02c      	beq.n	8005488 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005434:	d833      	bhi.n	800549e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800543c:	d01a      	beq.n	8005474 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005444:	d82b      	bhi.n	800549e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d004      	beq.n	8005456 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005452:	d004      	beq.n	800545e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8005454:	e023      	b.n	800549e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005456:	f7fe ff49 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 800545a:	61f8      	str	r0, [r7, #28]
          break;
 800545c:	e026      	b.n	80054ac <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800545e:	4b1d      	ldr	r3, [pc, #116]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005460:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b02      	cmp	r3, #2
 800546a:	d11a      	bne.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 800546c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005470:	61fb      	str	r3, [r7, #28]
          break;
 8005472:	e016      	b.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005474:	4b17      	ldr	r3, [pc, #92]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800547c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005480:	d111      	bne.n	80054a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8005482:	4b15      	ldr	r3, [pc, #84]	@ (80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005484:	61fb      	str	r3, [r7, #28]
          break;
 8005486:	e00e      	b.n	80054a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005488:	4b12      	ldr	r3, [pc, #72]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800548a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800548e:	f003 0302 	and.w	r3, r3, #2
 8005492:	2b02      	cmp	r3, #2
 8005494:	d109      	bne.n	80054aa <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8005496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800549a:	61fb      	str	r3, [r7, #28]
          break;
 800549c:	e005      	b.n	80054aa <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800549e:	bf00      	nop
 80054a0:	e030      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80054a2:	bf00      	nop
 80054a4:	e02e      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80054a6:	bf00      	nop
 80054a8:	e02c      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80054aa:	bf00      	nop
        break;
 80054ac:	e02a      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80054ae:	4b09      	ldr	r3, [pc, #36]	@ (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80054b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80054b8:	613b      	str	r3, [r7, #16]
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d004      	beq.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054c6:	d009      	beq.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 80054c8:	e012      	b.n	80054f0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 80054ca:	f7fe ff0f 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 80054ce:	61f8      	str	r0, [r7, #28]
          break;
 80054d0:	e00e      	b.n	80054f0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80054d2:	bf00      	nop
 80054d4:	40021000 	.word	0x40021000
 80054d8:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80054dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005510 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054e8:	d101      	bne.n	80054ee <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 80054ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 80054ec:	61fb      	str	r3, [r7, #28]
          break;
 80054ee:	bf00      	nop
        break;
 80054f0:	e008      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80054f2:	bf00      	nop
 80054f4:	e006      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80054f6:	bf00      	nop
 80054f8:	e004      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80054fa:	bf00      	nop
 80054fc:	e002      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80054fe:	bf00      	nop
 8005500:	e000      	b.n	8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005502:	bf00      	nop
    }
  }

  return(frequency);
 8005504:	69fb      	ldr	r3, [r7, #28]
}
 8005506:	4618      	mov	r0, r3
 8005508:	3720      	adds	r7, #32
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	40021000 	.word	0x40021000
 8005514:	00f42400 	.word	0x00f42400

08005518 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005522:	2300      	movs	r3, #0
 8005524:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005526:	4b75      	ldr	r3, [pc, #468]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	f003 0303 	and.w	r3, r3, #3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d018      	beq.n	8005564 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005532:	4b72      	ldr	r3, [pc, #456]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	f003 0203 	and.w	r2, r3, #3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	429a      	cmp	r2, r3
 8005540:	d10d      	bne.n	800555e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
       ||
 8005546:	2b00      	cmp	r3, #0
 8005548:	d009      	beq.n	800555e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800554a:	4b6c      	ldr	r3, [pc, #432]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	091b      	lsrs	r3, r3, #4
 8005550:	f003 0307 	and.w	r3, r3, #7
 8005554:	1c5a      	adds	r2, r3, #1
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
       ||
 800555a:	429a      	cmp	r2, r3
 800555c:	d047      	beq.n	80055ee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	73fb      	strb	r3, [r7, #15]
 8005562:	e044      	b.n	80055ee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2b03      	cmp	r3, #3
 800556a:	d018      	beq.n	800559e <RCCEx_PLLSAI1_Config+0x86>
 800556c:	2b03      	cmp	r3, #3
 800556e:	d825      	bhi.n	80055bc <RCCEx_PLLSAI1_Config+0xa4>
 8005570:	2b01      	cmp	r3, #1
 8005572:	d002      	beq.n	800557a <RCCEx_PLLSAI1_Config+0x62>
 8005574:	2b02      	cmp	r3, #2
 8005576:	d009      	beq.n	800558c <RCCEx_PLLSAI1_Config+0x74>
 8005578:	e020      	b.n	80055bc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800557a:	4b60      	ldr	r3, [pc, #384]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0302 	and.w	r3, r3, #2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d11d      	bne.n	80055c2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800558a:	e01a      	b.n	80055c2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800558c:	4b5b      	ldr	r3, [pc, #364]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005594:	2b00      	cmp	r3, #0
 8005596:	d116      	bne.n	80055c6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800559c:	e013      	b.n	80055c6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800559e:	4b57      	ldr	r3, [pc, #348]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10f      	bne.n	80055ca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055aa:	4b54      	ldr	r3, [pc, #336]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d109      	bne.n	80055ca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80055ba:	e006      	b.n	80055ca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	73fb      	strb	r3, [r7, #15]
      break;
 80055c0:	e004      	b.n	80055cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80055c2:	bf00      	nop
 80055c4:	e002      	b.n	80055cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80055c6:	bf00      	nop
 80055c8:	e000      	b.n	80055cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80055ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10d      	bne.n	80055ee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055d2:	4b4a      	ldr	r3, [pc, #296]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6819      	ldr	r1, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	3b01      	subs	r3, #1
 80055e4:	011b      	lsls	r3, r3, #4
 80055e6:	430b      	orrs	r3, r1
 80055e8:	4944      	ldr	r1, [pc, #272]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80055ee:	7bfb      	ldrb	r3, [r7, #15]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d17d      	bne.n	80056f0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80055f4:	4b41      	ldr	r3, [pc, #260]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a40      	ldr	r2, [pc, #256]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80055fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80055fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005600:	f7fc fd38 	bl	8002074 <HAL_GetTick>
 8005604:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005606:	e009      	b.n	800561c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005608:	f7fc fd34 	bl	8002074 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d902      	bls.n	800561c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	73fb      	strb	r3, [r7, #15]
        break;
 800561a:	e005      	b.n	8005628 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800561c:	4b37      	ldr	r3, [pc, #220]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1ef      	bne.n	8005608 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005628:	7bfb      	ldrb	r3, [r7, #15]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d160      	bne.n	80056f0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d111      	bne.n	8005658 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005634:	4b31      	ldr	r3, [pc, #196]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800563c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	6892      	ldr	r2, [r2, #8]
 8005644:	0211      	lsls	r1, r2, #8
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	68d2      	ldr	r2, [r2, #12]
 800564a:	0912      	lsrs	r2, r2, #4
 800564c:	0452      	lsls	r2, r2, #17
 800564e:	430a      	orrs	r2, r1
 8005650:	492a      	ldr	r1, [pc, #168]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005652:	4313      	orrs	r3, r2
 8005654:	610b      	str	r3, [r1, #16]
 8005656:	e027      	b.n	80056a8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	2b01      	cmp	r3, #1
 800565c:	d112      	bne.n	8005684 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800565e:	4b27      	ldr	r3, [pc, #156]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005666:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	6892      	ldr	r2, [r2, #8]
 800566e:	0211      	lsls	r1, r2, #8
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	6912      	ldr	r2, [r2, #16]
 8005674:	0852      	lsrs	r2, r2, #1
 8005676:	3a01      	subs	r2, #1
 8005678:	0552      	lsls	r2, r2, #21
 800567a:	430a      	orrs	r2, r1
 800567c:	491f      	ldr	r1, [pc, #124]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800567e:	4313      	orrs	r3, r2
 8005680:	610b      	str	r3, [r1, #16]
 8005682:	e011      	b.n	80056a8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005684:	4b1d      	ldr	r3, [pc, #116]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005686:	691b      	ldr	r3, [r3, #16]
 8005688:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800568c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	6892      	ldr	r2, [r2, #8]
 8005694:	0211      	lsls	r1, r2, #8
 8005696:	687a      	ldr	r2, [r7, #4]
 8005698:	6952      	ldr	r2, [r2, #20]
 800569a:	0852      	lsrs	r2, r2, #1
 800569c:	3a01      	subs	r2, #1
 800569e:	0652      	lsls	r2, r2, #25
 80056a0:	430a      	orrs	r2, r1
 80056a2:	4916      	ldr	r1, [pc, #88]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80056a8:	4b14      	ldr	r3, [pc, #80]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a13      	ldr	r2, [pc, #76]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80056b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056b4:	f7fc fcde 	bl	8002074 <HAL_GetTick>
 80056b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80056ba:	e009      	b.n	80056d0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056bc:	f7fc fcda 	bl	8002074 <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d902      	bls.n	80056d0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	73fb      	strb	r3, [r7, #15]
          break;
 80056ce:	e005      	b.n	80056dc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80056d0:	4b0a      	ldr	r3, [pc, #40]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d0ef      	beq.n	80056bc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80056dc:	7bfb      	ldrb	r3, [r7, #15]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d106      	bne.n	80056f0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80056e2:	4b06      	ldr	r3, [pc, #24]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80056e4:	691a      	ldr	r2, [r3, #16]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	4904      	ldr	r1, [pc, #16]	@ (80056fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80056f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	40021000 	.word	0x40021000

08005700 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800570a:	2300      	movs	r3, #0
 800570c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800570e:	4b6a      	ldr	r3, [pc, #424]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	f003 0303 	and.w	r3, r3, #3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d018      	beq.n	800574c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800571a:	4b67      	ldr	r3, [pc, #412]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f003 0203 	and.w	r2, r3, #3
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	429a      	cmp	r2, r3
 8005728:	d10d      	bne.n	8005746 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
       ||
 800572e:	2b00      	cmp	r3, #0
 8005730:	d009      	beq.n	8005746 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005732:	4b61      	ldr	r3, [pc, #388]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	091b      	lsrs	r3, r3, #4
 8005738:	f003 0307 	and.w	r3, r3, #7
 800573c:	1c5a      	adds	r2, r3, #1
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
       ||
 8005742:	429a      	cmp	r2, r3
 8005744:	d047      	beq.n	80057d6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	73fb      	strb	r3, [r7, #15]
 800574a:	e044      	b.n	80057d6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2b03      	cmp	r3, #3
 8005752:	d018      	beq.n	8005786 <RCCEx_PLLSAI2_Config+0x86>
 8005754:	2b03      	cmp	r3, #3
 8005756:	d825      	bhi.n	80057a4 <RCCEx_PLLSAI2_Config+0xa4>
 8005758:	2b01      	cmp	r3, #1
 800575a:	d002      	beq.n	8005762 <RCCEx_PLLSAI2_Config+0x62>
 800575c:	2b02      	cmp	r3, #2
 800575e:	d009      	beq.n	8005774 <RCCEx_PLLSAI2_Config+0x74>
 8005760:	e020      	b.n	80057a4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005762:	4b55      	ldr	r3, [pc, #340]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d11d      	bne.n	80057aa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005772:	e01a      	b.n	80057aa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005774:	4b50      	ldr	r3, [pc, #320]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800577c:	2b00      	cmp	r3, #0
 800577e:	d116      	bne.n	80057ae <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005784:	e013      	b.n	80057ae <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005786:	4b4c      	ldr	r3, [pc, #304]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d10f      	bne.n	80057b2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005792:	4b49      	ldr	r3, [pc, #292]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d109      	bne.n	80057b2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80057a2:	e006      	b.n	80057b2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	73fb      	strb	r3, [r7, #15]
      break;
 80057a8:	e004      	b.n	80057b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057aa:	bf00      	nop
 80057ac:	e002      	b.n	80057b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057ae:	bf00      	nop
 80057b0:	e000      	b.n	80057b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80057b4:	7bfb      	ldrb	r3, [r7, #15]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10d      	bne.n	80057d6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80057ba:	4b3f      	ldr	r3, [pc, #252]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6819      	ldr	r1, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	3b01      	subs	r3, #1
 80057cc:	011b      	lsls	r3, r3, #4
 80057ce:	430b      	orrs	r3, r1
 80057d0:	4939      	ldr	r1, [pc, #228]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057d6:	7bfb      	ldrb	r3, [r7, #15]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d167      	bne.n	80058ac <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80057dc:	4b36      	ldr	r3, [pc, #216]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a35      	ldr	r2, [pc, #212]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057e8:	f7fc fc44 	bl	8002074 <HAL_GetTick>
 80057ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80057ee:	e009      	b.n	8005804 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80057f0:	f7fc fc40 	bl	8002074 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d902      	bls.n	8005804 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	73fb      	strb	r3, [r7, #15]
        break;
 8005802:	e005      	b.n	8005810 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005804:	4b2c      	ldr	r3, [pc, #176]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1ef      	bne.n	80057f0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005810:	7bfb      	ldrb	r3, [r7, #15]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d14a      	bne.n	80058ac <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d111      	bne.n	8005840 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800581c:	4b26      	ldr	r3, [pc, #152]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005824:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	6892      	ldr	r2, [r2, #8]
 800582c:	0211      	lsls	r1, r2, #8
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	68d2      	ldr	r2, [r2, #12]
 8005832:	0912      	lsrs	r2, r2, #4
 8005834:	0452      	lsls	r2, r2, #17
 8005836:	430a      	orrs	r2, r1
 8005838:	491f      	ldr	r1, [pc, #124]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800583a:	4313      	orrs	r3, r2
 800583c:	614b      	str	r3, [r1, #20]
 800583e:	e011      	b.n	8005864 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005840:	4b1d      	ldr	r3, [pc, #116]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005848:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6892      	ldr	r2, [r2, #8]
 8005850:	0211      	lsls	r1, r2, #8
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	6912      	ldr	r2, [r2, #16]
 8005856:	0852      	lsrs	r2, r2, #1
 8005858:	3a01      	subs	r2, #1
 800585a:	0652      	lsls	r2, r2, #25
 800585c:	430a      	orrs	r2, r1
 800585e:	4916      	ldr	r1, [pc, #88]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005860:	4313      	orrs	r3, r2
 8005862:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005864:	4b14      	ldr	r3, [pc, #80]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a13      	ldr	r2, [pc, #76]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800586a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800586e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005870:	f7fc fc00 	bl	8002074 <HAL_GetTick>
 8005874:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005876:	e009      	b.n	800588c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005878:	f7fc fbfc 	bl	8002074 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d902      	bls.n	800588c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	73fb      	strb	r3, [r7, #15]
          break;
 800588a:	e005      	b.n	8005898 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800588c:	4b0a      	ldr	r3, [pc, #40]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0ef      	beq.n	8005878 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d106      	bne.n	80058ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058a0:	695a      	ldr	r2, [r3, #20]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	4904      	ldr	r1, [pc, #16]	@ (80058b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80058ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40021000 	.word	0x40021000

080058bc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80058bc:	b480      	push	{r7}
 80058be:	b089      	sub	sp, #36	@ 0x24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80058ca:	2300      	movs	r3, #0
 80058cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80058ce:	2300      	movs	r3, #0
 80058d0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058d8:	d10c      	bne.n	80058f4 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80058da:	4b6e      	ldr	r3, [pc, #440]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80058dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80058e4:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80058ec:	d112      	bne.n	8005914 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80058ee:	4b6a      	ldr	r3, [pc, #424]	@ (8005a98 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80058f0:	61fb      	str	r3, [r7, #28]
 80058f2:	e00f      	b.n	8005914 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058fa:	d10b      	bne.n	8005914 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80058fc:	4b65      	ldr	r3, [pc, #404]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80058fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005902:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005906:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800590e:	d101      	bne.n	8005914 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005910:	4b61      	ldr	r3, [pc, #388]	@ (8005a98 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005912:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	2b00      	cmp	r3, #0
 8005918:	f040 80b4 	bne.w	8005a84 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005926:	d003      	beq.n	8005930 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800592e:	d135      	bne.n	800599c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005930:	4b58      	ldr	r3, [pc, #352]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005938:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800593c:	f040 80a1 	bne.w	8005a82 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005940:	4b54      	ldr	r3, [pc, #336]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 809a 	beq.w	8005a82 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800594e:	4b51      	ldr	r3, [pc, #324]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	091b      	lsrs	r3, r3, #4
 8005954:	f003 0307 	and.w	r3, r3, #7
 8005958:	3301      	adds	r3, #1
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005960:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005962:	4b4c      	ldr	r3, [pc, #304]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	0a1b      	lsrs	r3, r3, #8
 8005968:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800596c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d10a      	bne.n	800598a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005974:	4b47      	ldr	r3, [pc, #284]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d002      	beq.n	8005986 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005980:	2311      	movs	r3, #17
 8005982:	617b      	str	r3, [r7, #20]
 8005984:	e001      	b.n	800598a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8005986:	2307      	movs	r3, #7
 8005988:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	fb03 f202 	mul.w	r2, r3, r2
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	fbb2 f3f3 	udiv	r3, r2, r3
 8005998:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800599a:	e072      	b.n	8005a82 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d133      	bne.n	8005a0a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80059a2:	4b3c      	ldr	r3, [pc, #240]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059ae:	d169      	bne.n	8005a84 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80059b0:	4b38      	ldr	r3, [pc, #224]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d063      	beq.n	8005a84 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80059bc:	4b35      	ldr	r3, [pc, #212]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	091b      	lsrs	r3, r3, #4
 80059c2:	f003 0307 	and.w	r3, r3, #7
 80059c6:	3301      	adds	r3, #1
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ce:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80059d0:	4b30      	ldr	r3, [pc, #192]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80059d2:	691b      	ldr	r3, [r3, #16]
 80059d4:	0a1b      	lsrs	r3, r3, #8
 80059d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059da:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10a      	bne.n	80059f8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80059e2:	4b2c      	ldr	r3, [pc, #176]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d002      	beq.n	80059f4 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 80059ee:	2311      	movs	r3, #17
 80059f0:	617b      	str	r3, [r7, #20]
 80059f2:	e001      	b.n	80059f8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 80059f4:	2307      	movs	r3, #7
 80059f6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	fb03 f202 	mul.w	r2, r3, r2
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a06:	61fb      	str	r3, [r7, #28]
 8005a08:	e03c      	b.n	8005a84 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a10:	d003      	beq.n	8005a1a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a18:	d134      	bne.n	8005a84 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8005a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a26:	d12d      	bne.n	8005a84 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005a28:	4b1a      	ldr	r3, [pc, #104]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d027      	beq.n	8005a84 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005a34:	4b17      	ldr	r3, [pc, #92]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	091b      	lsrs	r3, r3, #4
 8005a3a:	f003 0307 	and.w	r3, r3, #7
 8005a3e:	3301      	adds	r3, #1
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a46:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005a48:	4b12      	ldr	r3, [pc, #72]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	0a1b      	lsrs	r3, r3, #8
 8005a4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a52:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d10a      	bne.n	8005a70 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8005a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005a94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d002      	beq.n	8005a6c <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8005a66:	2311      	movs	r3, #17
 8005a68:	617b      	str	r3, [r7, #20]
 8005a6a:	e001      	b.n	8005a70 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005a6c:	2307      	movs	r3, #7
 8005a6e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	fb03 f202 	mul.w	r2, r3, r2
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a7e:	61fb      	str	r3, [r7, #28]
 8005a80:	e000      	b.n	8005a84 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005a82:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005a84:	69fb      	ldr	r3, [r7, #28]
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3724      	adds	r7, #36	@ 0x24
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	40021000 	.word	0x40021000
 8005a98:	001fff68 	.word	0x001fff68

08005a9c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b086      	sub	sp, #24
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
 8005aa8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d904      	bls.n	8005aba <HAL_SAI_InitProtocol+0x1e>
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	3b03      	subs	r3, #3
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d812      	bhi.n	8005ade <HAL_SAI_InitProtocol+0x42>
 8005ab8:	e008      	b.n	8005acc <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	68b9      	ldr	r1, [r7, #8]
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	f000 fcff 	bl	80064c4 <SAI_InitI2S>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	75fb      	strb	r3, [r7, #23]
      break;
 8005aca:	e00b      	b.n	8005ae4 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	68b9      	ldr	r1, [r7, #8]
 8005ad2:	68f8      	ldr	r0, [r7, #12]
 8005ad4:	f000 fda8 	bl	8006628 <SAI_InitPCM>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	75fb      	strb	r3, [r7, #23]
      break;
 8005adc:	e002      	b.n	8005ae4 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	75fb      	strb	r3, [r7, #23]
      break;
 8005ae2:	bf00      	nop
  }

  if (status == HAL_OK)
 8005ae4:	7dfb      	ldrb	r3, [r7, #23]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d104      	bne.n	8005af4 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f000 f808 	bl	8005b00 <HAL_SAI_Init>
 8005af0:	4603      	mov	r3, r0
 8005af2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005af4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3718      	adds	r7, #24
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
	...

08005b00 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b088      	sub	sp, #32
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d101      	bne.n	8005b12 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e155      	b.n	8005dbe <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d106      	bne.n	8005b2c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f7fb f96e 	bl	8000e08 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f000 fe35 	bl	800679c <SAI_Disable>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d001      	beq.n	8005b3c <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e140      	b.n	8005dbe <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2202      	movs	r2, #2
 8005b40:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d00c      	beq.n	8005b66 <HAL_SAI_Init+0x66>
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d80d      	bhi.n	8005b6c <HAL_SAI_Init+0x6c>
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d002      	beq.n	8005b5a <HAL_SAI_Init+0x5a>
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d003      	beq.n	8005b60 <HAL_SAI_Init+0x60>
 8005b58:	e008      	b.n	8005b6c <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	61fb      	str	r3, [r7, #28]
      break;
 8005b5e:	e008      	b.n	8005b72 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005b60:	2310      	movs	r3, #16
 8005b62:	61fb      	str	r3, [r7, #28]
      break;
 8005b64:	e005      	b.n	8005b72 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005b66:	2320      	movs	r3, #32
 8005b68:	61fb      	str	r3, [r7, #28]
      break;
 8005b6a:	e002      	b.n	8005b72 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61fb      	str	r3, [r7, #28]
      break;
 8005b70:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	2b03      	cmp	r3, #3
 8005b78:	d81d      	bhi.n	8005bb6 <HAL_SAI_Init+0xb6>
 8005b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b80 <HAL_SAI_Init+0x80>)
 8005b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b80:	08005b91 	.word	0x08005b91
 8005b84:	08005b97 	.word	0x08005b97
 8005b88:	08005b9f 	.word	0x08005b9f
 8005b8c:	08005ba7 	.word	0x08005ba7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005b90:	2300      	movs	r3, #0
 8005b92:	617b      	str	r3, [r7, #20]
      break;
 8005b94:	e012      	b.n	8005bbc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005b96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b9a:	617b      	str	r3, [r7, #20]
      break;
 8005b9c:	e00e      	b.n	8005bbc <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005b9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005ba2:	617b      	str	r3, [r7, #20]
      break;
 8005ba4:	e00a      	b.n	8005bbc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005ba6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005baa:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	f043 0301 	orr.w	r3, r3, #1
 8005bb2:	61fb      	str	r3, [r7, #28]
      break;
 8005bb4:	e002      	b.n	8005bbc <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]
      break;
 8005bba:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a81      	ldr	r2, [pc, #516]	@ (8005dc8 <HAL_SAI_Init+0x2c8>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d004      	beq.n	8005bd0 <HAL_SAI_Init+0xd0>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a80      	ldr	r2, [pc, #512]	@ (8005dcc <HAL_SAI_Init+0x2cc>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d103      	bne.n	8005bd8 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005bd0:	4a7f      	ldr	r2, [pc, #508]	@ (8005dd0 <HAL_SAI_Init+0x2d0>)
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	6013      	str	r3, [r2, #0]
 8005bd6:	e002      	b.n	8005bde <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005bd8:	4a7e      	ldr	r2, [pc, #504]	@ (8005dd4 <HAL_SAI_Init+0x2d4>)
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d041      	beq.n	8005c6a <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a77      	ldr	r2, [pc, #476]	@ (8005dc8 <HAL_SAI_Init+0x2c8>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d004      	beq.n	8005bfa <HAL_SAI_Init+0xfa>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a75      	ldr	r2, [pc, #468]	@ (8005dcc <HAL_SAI_Init+0x2cc>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d105      	bne.n	8005c06 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005bfa:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005bfe:	f7fe ff1d 	bl	8004a3c <HAL_RCCEx_GetPeriphCLKFreq>
 8005c02:	6138      	str	r0, [r7, #16]
 8005c04:	e004      	b.n	8005c10 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005c06:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005c0a:	f7fe ff17 	bl	8004a3c <HAL_RCCEx_GetPeriphCLKFreq>
 8005c0e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005c10:	693a      	ldr	r2, [r7, #16]
 8005c12:	4613      	mov	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	4413      	add	r3, r2
 8005c18:	005b      	lsls	r3, r3, #1
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	025b      	lsls	r3, r3, #9
 8005c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c26:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	4a6b      	ldr	r2, [pc, #428]	@ (8005dd8 <HAL_SAI_Init+0x2d8>)
 8005c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c30:	08da      	lsrs	r2, r3, #3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005c36:	68f9      	ldr	r1, [r7, #12]
 8005c38:	4b67      	ldr	r3, [pc, #412]	@ (8005dd8 <HAL_SAI_Init+0x2d8>)
 8005c3a:	fba3 2301 	umull	r2, r3, r3, r1
 8005c3e:	08da      	lsrs	r2, r3, #3
 8005c40:	4613      	mov	r3, r2
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	4413      	add	r3, r2
 8005c46:	005b      	lsls	r3, r3, #1
 8005c48:	1aca      	subs	r2, r1, r3
 8005c4a:	2a08      	cmp	r2, #8
 8005c4c:	d904      	bls.n	8005c58 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a1b      	ldr	r3, [r3, #32]
 8005c52:	1c5a      	adds	r2, r3, #1
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c5c:	2b04      	cmp	r3, #4
 8005c5e:	d104      	bne.n	8005c6a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	085a      	lsrs	r2, r3, #1
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d003      	beq.n	8005c7a <HAL_SAI_Init+0x17a>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d109      	bne.n	8005c8e <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d101      	bne.n	8005c86 <HAL_SAI_Init+0x186>
 8005c82:	2300      	movs	r3, #0
 8005c84:	e001      	b.n	8005c8a <HAL_SAI_Init+0x18a>
 8005c86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c8a:	61bb      	str	r3, [r7, #24]
 8005c8c:	e008      	b.n	8005ca0 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d102      	bne.n	8005c9c <HAL_SAI_Init+0x19c>
 8005c96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c9a:	e000      	b.n	8005c9e <HAL_SAI_Init+0x19e>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6819      	ldr	r1, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	4b4c      	ldr	r3, [pc, #304]	@ (8005ddc <HAL_SAI_Init+0x2dc>)
 8005cac:	400b      	ands	r3, r1
 8005cae:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	6819      	ldr	r1, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cbe:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005cc4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cca:	431a      	orrs	r2, r3
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005cd8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ce4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a1b      	ldr	r3, [r3, #32]
 8005cea:	051b      	lsls	r3, r3, #20
 8005cec:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	6812      	ldr	r2, [r2, #0]
 8005d00:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005d04:	f023 030f 	bic.w	r3, r3, #15
 8005d08:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6859      	ldr	r1, [r3, #4]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	699a      	ldr	r2, [r3, #24]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d18:	431a      	orrs	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1e:	431a      	orrs	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	430a      	orrs	r2, r1
 8005d26:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6899      	ldr	r1, [r3, #8]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	4b2b      	ldr	r3, [pc, #172]	@ (8005de0 <HAL_SAI_Init+0x2e0>)
 8005d34:	400b      	ands	r3, r1
 8005d36:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6899      	ldr	r1, [r3, #8]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d42:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005d48:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8005d4e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8005d54:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005d5e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	430a      	orrs	r2, r1
 8005d66:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68d9      	ldr	r1, [r3, #12]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005d76:	400b      	ands	r3, r1
 8005d78:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68d9      	ldr	r1, [r3, #12]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d88:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d8e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005d90:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d96:	3b01      	subs	r3, #1
 8005d98:	021b      	lsls	r3, r3, #8
 8005d9a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	430a      	orrs	r2, r1
 8005da2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3720      	adds	r7, #32
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	40015404 	.word	0x40015404
 8005dcc:	40015424 	.word	0x40015424
 8005dd0:	40015400 	.word	0x40015400
 8005dd4:	40015800 	.word	0x40015800
 8005dd8:	cccccccd 	.word	0xcccccccd
 8005ddc:	ff05c010 	.word	0xff05c010
 8005de0:	fff88000 	.word	0xfff88000

08005de4 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dec:	2300      	movs	r3, #0
 8005dee:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d101      	bne.n	8005dfe <HAL_SAI_Abort+0x1a>
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	e053      	b.n	8005ea6 <HAL_SAI_Abort+0xc2>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 fcc8 	bl	800679c <SAI_Disable>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d001      	beq.n	8005e16 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e24:	d125      	bne.n	8005e72 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005e34:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	2b12      	cmp	r3, #18
 8005e40:	d108      	bne.n	8005e54 <HAL_SAI_Abort+0x70>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d004      	beq.n	8005e54 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fc fb16 	bl	8002480 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b22      	cmp	r3, #34	@ 0x22
 8005e5e:	d108      	bne.n	8005e72 <HAL_SAI_Abort+0x8e>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d004      	beq.n	8005e72 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7fc fb07 	bl	8002480 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2200      	movs	r2, #0
 8005e78:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e82:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	685a      	ldr	r2, [r3, #4]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f042 0208 	orr.w	r2, r2, #8
 8005e92:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
	...

08005eb0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	4613      	mov	r3, r2
 8005ebc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005ebe:	f7fc f8d9 	bl	8002074 <HAL_GetTick>
 8005ec2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d002      	beq.n	8005ed0 <HAL_SAI_Transmit_DMA+0x20>
 8005eca:	88fb      	ldrh	r3, [r7, #6]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e093      	b.n	8005ffc <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	f040 808c 	bne.w	8005ffa <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_SAI_Transmit_DMA+0x40>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e085      	b.n	8005ffc <HAL_SAI_Transmit_DMA+0x14c>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	88fa      	ldrh	r2, [r7, #6]
 8005f02:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	88fa      	ldrh	r2, [r7, #6]
 8005f0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2212      	movs	r2, #18
 8005f1a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f22:	4a38      	ldr	r2, [pc, #224]	@ (8006004 <HAL_SAI_Transmit_DMA+0x154>)
 8005f24:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f2a:	4a37      	ldr	r2, [pc, #220]	@ (8006008 <HAL_SAI_Transmit_DMA+0x158>)
 8005f2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f32:	4a36      	ldr	r2, [pc, #216]	@ (800600c <HAL_SAI_Transmit_DMA+0x15c>)
 8005f34:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f46:	4619      	mov	r1, r3
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	331c      	adds	r3, #28
 8005f4e:	461a      	mov	r2, r3
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005f56:	f7fc fa33 	bl	80023c0 <HAL_DMA_Start_IT>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d005      	beq.n	8005f6c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e047      	b.n	8005ffc <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f000 fbdc 	bl	800672c <SAI_InterruptFlag>
 8005f74:	4601      	mov	r1, r0
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	691a      	ldr	r2, [r3, #16]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	430a      	orrs	r2, r1
 8005f82:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005f92:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005f94:	e015      	b.n	8005fc2 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005f96:	f7fc f86d 	bl	8002074 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005fa4:	d90d      	bls.n	8005fc2 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e01c      	b.n	8005ffc <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d0e2      	beq.n	8005f96 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d107      	bne.n	8005fee <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005fec:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	e000      	b.n	8005ffc <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005ffa:	2302      	movs	r3, #2
  }
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3718      	adds	r7, #24
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}
 8006004:	0800686f 	.word	0x0800686f
 8006008:	08006811 	.word	0x08006811
 800600c:	08006905 	.word	0x08006905

08006010 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	4613      	mov	r3, r2
 800601c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d002      	beq.n	800602a <HAL_SAI_Receive_DMA+0x1a>
 8006024:	88fb      	ldrh	r3, [r7, #6]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e074      	b.n	8006118 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b01      	cmp	r3, #1
 8006038:	d16d      	bne.n	8006116 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006040:	2b01      	cmp	r3, #1
 8006042:	d101      	bne.n	8006048 <HAL_SAI_Receive_DMA+0x38>
 8006044:	2302      	movs	r3, #2
 8006046:	e067      	b.n	8006118 <HAL_SAI_Receive_DMA+0x108>
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	68ba      	ldr	r2, [r7, #8]
 8006054:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	88fa      	ldrh	r2, [r7, #6]
 800605a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	88fa      	ldrh	r2, [r7, #6]
 8006062:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2222      	movs	r2, #34	@ 0x22
 8006072:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800607a:	4a29      	ldr	r2, [pc, #164]	@ (8006120 <HAL_SAI_Receive_DMA+0x110>)
 800607c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006082:	4a28      	ldr	r2, [pc, #160]	@ (8006124 <HAL_SAI_Receive_DMA+0x114>)
 8006084:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800608a:	4a27      	ldr	r2, [pc, #156]	@ (8006128 <HAL_SAI_Receive_DMA+0x118>)
 800608c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006092:	2200      	movs	r2, #0
 8006094:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	331c      	adds	r3, #28
 80060a0:	4619      	mov	r1, r3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060a6:	461a      	mov	r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80060ae:	f7fc f987 	bl	80023c0 <HAL_DMA_Start_IT>
 80060b2:	4603      	mov	r3, r0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d005      	beq.n	80060c4 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e029      	b.n	8006118 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80060c4:	2100      	movs	r1, #0
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f000 fb30 	bl	800672c <SAI_InterruptFlag>
 80060cc:	4601      	mov	r1, r0
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	691a      	ldr	r2, [r3, #16]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	430a      	orrs	r2, r1
 80060da:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80060ea:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d107      	bne.n	800610a <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006108:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006112:	2300      	movs	r3, #0
 8006114:	e000      	b.n	8006118 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8006116:	2302      	movs	r3, #2
  }
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	080068e9 	.word	0x080068e9
 8006124:	0800688b 	.word	0x0800688b
 8006128:	08006905 	.word	0x08006905

0800612c <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b086      	sub	sp, #24
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 8192 	beq.w	8006466 <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	f003 0308 	and.w	r3, r3, #8
 8006160:	2b00      	cmp	r3, #0
 8006162:	d009      	beq.n	8006178 <HAL_SAI_IRQHandler+0x4c>
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	f003 0308 	and.w	r3, r3, #8
 800616a:	2b00      	cmp	r3, #0
 800616c:	d004      	beq.n	8006178 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	4798      	blx	r3
 8006176:	e176      	b.n	8006466 <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	2b00      	cmp	r3, #0
 8006180:	d01e      	beq.n	80061c0 <HAL_SAI_IRQHandler+0x94>
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d019      	beq.n	80061c0 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2201      	movs	r2, #1
 8006192:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b22      	cmp	r3, #34	@ 0x22
 800619e:	d101      	bne.n	80061a4 <HAL_SAI_IRQHandler+0x78>
 80061a0:	2301      	movs	r3, #1
 80061a2:	e000      	b.n	80061a6 <HAL_SAI_IRQHandler+0x7a>
 80061a4:	2302      	movs	r3, #2
 80061a6:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	431a      	orrs	r2, r3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f7fa fc69 	bl	8000a90 <HAL_SAI_ErrorCallback>
 80061be:	e152      	b.n	8006466 <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d011      	beq.n	80061ee <HAL_SAI_IRQHandler+0xc2>
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	f003 0302 	and.w	r3, r3, #2
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d00c      	beq.n	80061ee <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2202      	movs	r2, #2
 80061da:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 8140 	beq.w	8006466 <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ea:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 80061ec:	e13b      	b.n	8006466 <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f003 0320 	and.w	r3, r3, #32
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d055      	beq.n	80062a4 <HAL_SAI_IRQHandler+0x178>
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	f003 0320 	and.w	r3, r3, #32
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d050      	beq.n	80062a4 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2220      	movs	r2, #32
 8006208:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006210:	f043 0204 	orr.w	r2, r3, #4
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d038      	beq.n	8006296 <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006228:	2b00      	cmp	r3, #0
 800622a:	d016      	beq.n	800625a <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006230:	4a8f      	ldr	r2, [pc, #572]	@ (8006470 <HAL_SAI_IRQHandler+0x344>)
 8006232:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006238:	4618      	mov	r0, r3
 800623a:	f7fc f95f 	bl	80024fc <HAL_DMA_Abort_IT>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00a      	beq.n	800625a <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800624a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7fa fc1b 	bl	8000a90 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800625e:	2b00      	cmp	r3, #0
 8006260:	f000 80fc 	beq.w	800645c <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006268:	4a81      	ldr	r2, [pc, #516]	@ (8006470 <HAL_SAI_IRQHandler+0x344>)
 800626a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006270:	4618      	mov	r0, r3
 8006272:	f7fc f943 	bl	80024fc <HAL_DMA_Abort_IT>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	f000 80ef 	beq.w	800645c <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006284:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7fa fbfe 	bl	8000a90 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006294:	e0e2      	b.n	800645c <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f7ff fda4 	bl	8005de4 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f7fa fbf7 	bl	8000a90 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80062a2:	e0db      	b.n	800645c <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d055      	beq.n	800635a <HAL_SAI_IRQHandler+0x22e>
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d050      	beq.n	800635a <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2240      	movs	r2, #64	@ 0x40
 80062be:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062c6:	f043 0208 	orr.w	r2, r3, #8
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d038      	beq.n	800634c <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d016      	beq.n	8006310 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062e6:	4a62      	ldr	r2, [pc, #392]	@ (8006470 <HAL_SAI_IRQHandler+0x344>)
 80062e8:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062ee:	4618      	mov	r0, r3
 80062f0:	f7fc f904 	bl	80024fc <HAL_DMA_Abort_IT>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00a      	beq.n	8006310 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006300:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f7fa fbc0 	bl	8000a90 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006314:	2b00      	cmp	r3, #0
 8006316:	f000 80a3 	beq.w	8006460 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800631e:	4a54      	ldr	r2, [pc, #336]	@ (8006470 <HAL_SAI_IRQHandler+0x344>)
 8006320:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006326:	4618      	mov	r0, r3
 8006328:	f7fc f8e8 	bl	80024fc <HAL_DMA_Abort_IT>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	f000 8096 	beq.w	8006460 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800633a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f7fa fba3 	bl	8000a90 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800634a:	e089      	b.n	8006460 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f7ff fd49 	bl	8005de4 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7fa fb9c 	bl	8000a90 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006358:	e082      	b.n	8006460 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	f003 0304 	and.w	r3, r3, #4
 8006360:	2b00      	cmp	r3, #0
 8006362:	d061      	beq.n	8006428 <HAL_SAI_IRQHandler+0x2fc>
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	f003 0304 	and.w	r3, r3, #4
 800636a:	2b00      	cmp	r3, #0
 800636c:	d05c      	beq.n	8006428 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2204      	movs	r2, #4
 8006374:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800637c:	f043 0220 	orr.w	r2, r3, #32
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d036      	beq.n	80063fe <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006394:	2b00      	cmp	r3, #0
 8006396:	d016      	beq.n	80063c6 <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800639c:	4a34      	ldr	r2, [pc, #208]	@ (8006470 <HAL_SAI_IRQHandler+0x344>)
 800639e:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063a4:	4618      	mov	r0, r3
 80063a6:	f7fc f8a9 	bl	80024fc <HAL_DMA_Abort_IT>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00a      	beq.n	80063c6 <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063b6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f7fa fb65 	bl	8000a90 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d04a      	beq.n	8006464 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d2:	4a27      	ldr	r2, [pc, #156]	@ (8006470 <HAL_SAI_IRQHandler+0x344>)
 80063d4:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063da:	4618      	mov	r0, r3
 80063dc:	f7fc f88e 	bl	80024fc <HAL_DMA_Abort_IT>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d03e      	beq.n	8006464 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063ec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f7fa fb4a 	bl	8000a90 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80063fc:	e032      	b.n	8006464 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2200      	movs	r2, #0
 8006404:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800640e:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f7fa fb35 	bl	8000a90 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006426:	e01d      	b.n	8006464 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f003 0310 	and.w	r3, r3, #16
 800642e:	2b00      	cmp	r3, #0
 8006430:	d019      	beq.n	8006466 <HAL_SAI_IRQHandler+0x33a>
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	f003 0310 	and.w	r3, r3, #16
 8006438:	2b00      	cmp	r3, #0
 800643a:	d014      	beq.n	8006466 <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2210      	movs	r2, #16
 8006442:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800644a:	f043 0210 	orr.w	r2, r3, #16
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f7fa fb1b 	bl	8000a90 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800645a:	e004      	b.n	8006466 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800645c:	bf00      	nop
 800645e:	e002      	b.n	8006466 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006460:	bf00      	nop
 8006462:	e000      	b.n	8006466 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006464:	bf00      	nop
}
 8006466:	bf00      	nop
 8006468:	3718      	adds	r7, #24
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	08006957 	.word	0x08006957

08006474 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 800647c:	bf00      	nop
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_SAI_RxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxCpltCallback could be implemented in the user file
   */
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b087      	sub	sp, #28
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	607a      	str	r2, [r7, #4]
 80064d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064d2:	2300      	movs	r3, #0
 80064d4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2200      	movs	r2, #0
 80064da:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2200      	movs	r2, #0
 80064e0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d003      	beq.n	80064f2 <SAI_InitI2S+0x2e>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	d103      	bne.n	80064fa <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80064f8:	e002      	b.n	8006500 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2201      	movs	r2, #1
 80064fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006506:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800650e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	683a      	ldr	r2, [r7, #0]
 800651a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b00      	cmp	r3, #0
 8006524:	d001      	beq.n	800652a <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e077      	b.n	800661a <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d107      	bne.n	8006540 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800653c:	651a      	str	r2, [r3, #80]	@ 0x50
 800653e:	e006      	b.n	800654e <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006546:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2b03      	cmp	r3, #3
 8006552:	d84f      	bhi.n	80065f4 <SAI_InitI2S+0x130>
 8006554:	a201      	add	r2, pc, #4	@ (adr r2, 800655c <SAI_InitI2S+0x98>)
 8006556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800655a:	bf00      	nop
 800655c:	0800656d 	.word	0x0800656d
 8006560:	0800658f 	.word	0x0800658f
 8006564:	080065b1 	.word	0x080065b1
 8006568:	080065d3 	.word	0x080065d3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2280      	movs	r2, #128	@ 0x80
 8006570:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	085b      	lsrs	r3, r3, #1
 8006576:	015a      	lsls	r2, r3, #5
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	085b      	lsrs	r3, r3, #1
 8006580:	011a      	lsls	r2, r3, #4
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2240      	movs	r2, #64	@ 0x40
 800658a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800658c:	e035      	b.n	80065fa <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2280      	movs	r2, #128	@ 0x80
 8006592:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	085b      	lsrs	r3, r3, #1
 8006598:	019a      	lsls	r2, r3, #6
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	085b      	lsrs	r3, r3, #1
 80065a2:	015a      	lsls	r2, r3, #5
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2280      	movs	r2, #128	@ 0x80
 80065ac:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80065ae:	e024      	b.n	80065fa <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	22c0      	movs	r2, #192	@ 0xc0
 80065b4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	085b      	lsrs	r3, r3, #1
 80065ba:	019a      	lsls	r2, r3, #6
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	085b      	lsrs	r3, r3, #1
 80065c4:	015a      	lsls	r2, r3, #5
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2280      	movs	r2, #128	@ 0x80
 80065ce:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80065d0:	e013      	b.n	80065fa <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	22e0      	movs	r2, #224	@ 0xe0
 80065d6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	085b      	lsrs	r3, r3, #1
 80065dc:	019a      	lsls	r2, r3, #6
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	085b      	lsrs	r3, r3, #1
 80065e6:	015a      	lsls	r2, r3, #5
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2280      	movs	r2, #128	@ 0x80
 80065f0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80065f2:	e002      	b.n	80065fa <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	75fb      	strb	r3, [r7, #23]
      break;
 80065f8:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2b02      	cmp	r3, #2
 80065fe:	d10b      	bne.n	8006618 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2b01      	cmp	r3, #1
 8006604:	d102      	bne.n	800660c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2210      	movs	r2, #16
 800660a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b02      	cmp	r3, #2
 8006610:	d102      	bne.n	8006618 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2208      	movs	r2, #8
 8006616:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8006618:	7dfb      	ldrb	r3, [r7, #23]
}
 800661a:	4618      	mov	r0, r3
 800661c:	371c      	adds	r7, #28
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop

08006628 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006628:	b480      	push	{r7}
 800662a:	b087      	sub	sp, #28
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
 8006634:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006636:	2300      	movs	r3, #0
 8006638:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2200      	movs	r2, #0
 8006644:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d003      	beq.n	8006656 <SAI_InitPCM+0x2e>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	2b02      	cmp	r3, #2
 8006654:	d103      	bne.n	800665e <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2201      	movs	r2, #1
 800665a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800665c:	e002      	b.n	8006664 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2200      	movs	r2, #0
 8006662:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2200      	movs	r2, #0
 8006668:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006670:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006678:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	683a      	ldr	r2, [r7, #0]
 8006684:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800668c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	2b04      	cmp	r3, #4
 8006692:	d103      	bne.n	800669c <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2201      	movs	r2, #1
 8006698:	645a      	str	r2, [r3, #68]	@ 0x44
 800669a:	e002      	b.n	80066a2 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	220d      	movs	r2, #13
 80066a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2b03      	cmp	r3, #3
 80066a6:	d837      	bhi.n	8006718 <SAI_InitPCM+0xf0>
 80066a8:	a201      	add	r2, pc, #4	@ (adr r2, 80066b0 <SAI_InitPCM+0x88>)
 80066aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ae:	bf00      	nop
 80066b0:	080066c1 	.word	0x080066c1
 80066b4:	080066d7 	.word	0x080066d7
 80066b8:	080066ed 	.word	0x080066ed
 80066bc:	08006703 	.word	0x08006703
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2280      	movs	r2, #128	@ 0x80
 80066c4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	011a      	lsls	r2, r3, #4
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2240      	movs	r2, #64	@ 0x40
 80066d2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80066d4:	e023      	b.n	800671e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2280      	movs	r2, #128	@ 0x80
 80066da:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	015a      	lsls	r2, r3, #5
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2280      	movs	r2, #128	@ 0x80
 80066e8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80066ea:	e018      	b.n	800671e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	22c0      	movs	r2, #192	@ 0xc0
 80066f0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	015a      	lsls	r2, r3, #5
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2280      	movs	r2, #128	@ 0x80
 80066fe:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006700:	e00d      	b.n	800671e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	22e0      	movs	r2, #224	@ 0xe0
 8006706:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	015a      	lsls	r2, r3, #5
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2280      	movs	r2, #128	@ 0x80
 8006714:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006716:	e002      	b.n	800671e <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	75fb      	strb	r3, [r7, #23]
      break;
 800671c:	bf00      	nop
  }

  return status;
 800671e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006720:	4618      	mov	r0, r3
 8006722:	371c      	adds	r7, #28
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr

0800672c <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	460b      	mov	r3, r1
 8006736:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8006738:	2301      	movs	r3, #1
 800673a:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800673c:	78fb      	ldrb	r3, [r7, #3]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d103      	bne.n	800674a <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f043 0308 	orr.w	r3, r3, #8
 8006748:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800674e:	2b08      	cmp	r3, #8
 8006750:	d10b      	bne.n	800676a <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006756:	2b03      	cmp	r3, #3
 8006758:	d003      	beq.n	8006762 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	2b01      	cmp	r3, #1
 8006760:	d103      	bne.n	800676a <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f043 0310 	orr.w	r3, r3, #16
 8006768:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	2b03      	cmp	r3, #3
 8006770:	d003      	beq.n	800677a <SAI_InterruptFlag+0x4e>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	2b02      	cmp	r3, #2
 8006778:	d104      	bne.n	8006784 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006780:	60fb      	str	r3, [r7, #12]
 8006782:	e003      	b.n	800678c <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f043 0304 	orr.w	r3, r3, #4
 800678a:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800678c:	68fb      	ldr	r3, [r7, #12]
}
 800678e:	4618      	mov	r0, r3
 8006790:	3714      	adds	r7, #20
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
	...

0800679c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800679c:	b480      	push	{r7}
 800679e:	b085      	sub	sp, #20
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80067a4:	4b18      	ldr	r3, [pc, #96]	@ (8006808 <SAI_Disable+0x6c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a18      	ldr	r2, [pc, #96]	@ (800680c <SAI_Disable+0x70>)
 80067aa:	fba2 2303 	umull	r2, r3, r2, r3
 80067ae:	0b1b      	lsrs	r3, r3, #12
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80067b4:	2300      	movs	r3, #0
 80067b6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80067c6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d10a      	bne.n	80067e4 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067d4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	72fb      	strb	r3, [r7, #11]
      break;
 80067e2:	e009      	b.n	80067f8 <SAI_Disable+0x5c>
    }
    count--;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	3b01      	subs	r3, #1
 80067e8:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1e7      	bne.n	80067c8 <SAI_Disable+0x2c>

  return status;
 80067f8:	7afb      	ldrb	r3, [r7, #11]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3714      	adds	r7, #20
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr
 8006806:	bf00      	nop
 8006808:	20000000 	.word	0x20000000
 800680c:	95cbec1b 	.word	0x95cbec1b

08006810 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	69db      	ldr	r3, [r3, #28]
 8006822:	2b20      	cmp	r3, #32
 8006824:	d01c      	beq.n	8006860 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800683c:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800683e:	2100      	movs	r1, #0
 8006840:	68f8      	ldr	r0, [r7, #12]
 8006842:	f7ff ff73 	bl	800672c <SAI_InterruptFlag>
 8006846:	4603      	mov	r3, r0
 8006848:	43d9      	mvns	r1, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	691a      	ldr	r2, [r3, #16]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	400a      	ands	r2, r1
 8006856:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8006860:	68f8      	ldr	r0, [r7, #12]
 8006862:	f7ff fe07 	bl	8006474 <HAL_SAI_TxCpltCallback>
#endif
}
 8006866:	bf00      	nop
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}

0800686e <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800686e:	b580      	push	{r7, lr}
 8006870:	b084      	sub	sp, #16
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800687a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	f7ff fe03 	bl	8006488 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006882:	bf00      	nop
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}

0800688a <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800688a:	b580      	push	{r7, lr}
 800688c:	b084      	sub	sp, #16
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006896:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	69db      	ldr	r3, [r3, #28]
 800689c:	2b20      	cmp	r3, #32
 800689e:	d01c      	beq.n	80068da <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80068ae:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80068b8:	2100      	movs	r1, #0
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f7ff ff36 	bl	800672c <SAI_InterruptFlag>
 80068c0:	4603      	mov	r3, r0
 80068c2:	43d9      	mvns	r1, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	691a      	ldr	r2, [r3, #16]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	400a      	ands	r2, r1
 80068d0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f7ff fdde 	bl	800649c <HAL_SAI_RxCpltCallback>
#endif
}
 80068e0:	bf00      	nop
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 80068f6:	68f8      	ldr	r0, [r7, #12]
 80068f8:	f7ff fdda 	bl	80064b0 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 80068fc:	bf00      	nop
 80068fe:	3710      	adds	r7, #16
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006910:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006918:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006930:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8006932:	68f8      	ldr	r0, [r7, #12]
 8006934:	f7ff ff32 	bl	800679c <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006948:	68f8      	ldr	r0, [r7, #12]
 800694a:	f7fa f8a1 	bl	8000a90 <HAL_SAI_ErrorCallback>
#endif
}
 800694e:	bf00      	nop
 8006950:	3710      	adds	r7, #16
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}

08006956 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006956:	b580      	push	{r7, lr}
 8006958:	b084      	sub	sp, #16
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006962:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006972:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2200      	movs	r2, #0
 800697a:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006984:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800698c:	2b20      	cmp	r3, #32
 800698e:	d00a      	beq.n	80069a6 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f7ff ff03 	bl	800679c <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f042 0208 	orr.w	r2, r2, #8
 80069a4:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f7fa f86a 	bl	8000a90 <HAL_SAI_ErrorCallback>
#endif
}
 80069bc:	bf00      	nop
 80069be:	3710      	adds	r7, #16
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d101      	bne.n	80069d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e095      	b.n	8006b02 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d108      	bne.n	80069f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069e6:	d009      	beq.n	80069fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	61da      	str	r2, [r3, #28]
 80069ee:	e005      	b.n	80069fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d106      	bne.n	8006a1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7fa fb18 	bl	800104c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2202      	movs	r2, #2
 8006a20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	681a      	ldr	r2, [r3, #0]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a32:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a3c:	d902      	bls.n	8006a44 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	60fb      	str	r3, [r7, #12]
 8006a42:	e002      	b.n	8006a4a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006a44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006a48:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006a52:	d007      	beq.n	8006a64 <HAL_SPI_Init+0xa0>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a5c:	d002      	beq.n	8006a64 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006a74:	431a      	orrs	r2, r3
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	f003 0302 	and.w	r3, r3, #2
 8006a7e:	431a      	orrs	r2, r3
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	695b      	ldr	r3, [r3, #20]
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	431a      	orrs	r2, r3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	699b      	ldr	r3, [r3, #24]
 8006a8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a92:	431a      	orrs	r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	69db      	ldr	r3, [r3, #28]
 8006a98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a9c:	431a      	orrs	r2, r3
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aa6:	ea42 0103 	orr.w	r1, r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	699b      	ldr	r3, [r3, #24]
 8006abe:	0c1b      	lsrs	r3, r3, #16
 8006ac0:	f003 0204 	and.w	r2, r3, #4
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac8:	f003 0310 	and.w	r3, r3, #16
 8006acc:	431a      	orrs	r2, r3
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ad2:	f003 0308 	and.w	r3, r3, #8
 8006ad6:	431a      	orrs	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006ae0:	ea42 0103 	orr.w	r1, r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3710      	adds	r7, #16
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}

08006b0a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b088      	sub	sp, #32
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	60f8      	str	r0, [r7, #12]
 8006b12:	60b9      	str	r1, [r7, #8]
 8006b14:	603b      	str	r3, [r7, #0]
 8006b16:	4613      	mov	r3, r2
 8006b18:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b1a:	f7fb faab 	bl	8002074 <HAL_GetTick>
 8006b1e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006b20:	88fb      	ldrh	r3, [r7, #6]
 8006b22:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d001      	beq.n	8006b34 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006b30:	2302      	movs	r3, #2
 8006b32:	e15c      	b.n	8006dee <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <HAL_SPI_Transmit+0x36>
 8006b3a:	88fb      	ldrh	r3, [r7, #6]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d101      	bne.n	8006b44 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e154      	b.n	8006dee <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d101      	bne.n	8006b52 <HAL_SPI_Transmit+0x48>
 8006b4e:	2302      	movs	r3, #2
 8006b50:	e14d      	b.n	8006dee <HAL_SPI_Transmit+0x2e4>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2201      	movs	r2, #1
 8006b56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2203      	movs	r2, #3
 8006b5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	88fa      	ldrh	r2, [r7, #6]
 8006b72:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	88fa      	ldrh	r2, [r7, #6]
 8006b78:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2200      	movs	r2, #0
 8006b94:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ba4:	d10f      	bne.n	8006bc6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bb4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006bc4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bd0:	2b40      	cmp	r3, #64	@ 0x40
 8006bd2:	d007      	beq.n	8006be4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006be2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006bec:	d952      	bls.n	8006c94 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <HAL_SPI_Transmit+0xf2>
 8006bf6:	8b7b      	ldrh	r3, [r7, #26]
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d145      	bne.n	8006c88 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c00:	881a      	ldrh	r2, [r3, #0]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c0c:	1c9a      	adds	r2, r3, #2
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	b29a      	uxth	r2, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006c20:	e032      	b.n	8006c88 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	f003 0302 	and.w	r3, r3, #2
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d112      	bne.n	8006c56 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c34:	881a      	ldrh	r2, [r3, #0]
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c40:	1c9a      	adds	r2, r3, #2
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	3b01      	subs	r3, #1
 8006c4e:	b29a      	uxth	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c54:	e018      	b.n	8006c88 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c56:	f7fb fa0d 	bl	8002074 <HAL_GetTick>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	683a      	ldr	r2, [r7, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d803      	bhi.n	8006c6e <HAL_SPI_Transmit+0x164>
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c6c:	d102      	bne.n	8006c74 <HAL_SPI_Transmit+0x16a>
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d109      	bne.n	8006c88 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e0b2      	b.n	8006dee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1c7      	bne.n	8006c22 <HAL_SPI_Transmit+0x118>
 8006c92:	e083      	b.n	8006d9c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d002      	beq.n	8006ca2 <HAL_SPI_Transmit+0x198>
 8006c9c:	8b7b      	ldrh	r3, [r7, #26]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d177      	bne.n	8006d92 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d912      	bls.n	8006cd2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb0:	881a      	ldrh	r2, [r3, #0]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cbc:	1c9a      	adds	r2, r3, #2
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	3b02      	subs	r3, #2
 8006cca:	b29a      	uxth	r2, r3
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006cd0:	e05f      	b.n	8006d92 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	330c      	adds	r3, #12
 8006cdc:	7812      	ldrb	r2, [r2, #0]
 8006cde:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce4:	1c5a      	adds	r2, r3, #1
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	b29a      	uxth	r2, r3
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006cf8:	e04b      	b.n	8006d92 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	f003 0302 	and.w	r3, r3, #2
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d12b      	bne.n	8006d60 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d912      	bls.n	8006d38 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d16:	881a      	ldrh	r2, [r3, #0]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d22:	1c9a      	adds	r2, r3, #2
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	3b02      	subs	r3, #2
 8006d30:	b29a      	uxth	r2, r3
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d36:	e02c      	b.n	8006d92 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	330c      	adds	r3, #12
 8006d42:	7812      	ldrb	r2, [r2, #0]
 8006d44:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d4a:	1c5a      	adds	r2, r3, #1
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d5e:	e018      	b.n	8006d92 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d60:	f7fb f988 	bl	8002074 <HAL_GetTick>
 8006d64:	4602      	mov	r2, r0
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	683a      	ldr	r2, [r7, #0]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d803      	bhi.n	8006d78 <HAL_SPI_Transmit+0x26e>
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d76:	d102      	bne.n	8006d7e <HAL_SPI_Transmit+0x274>
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d109      	bne.n	8006d92 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e02d      	b.n	8006dee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1ae      	bne.n	8006cfa <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d9c:	69fa      	ldr	r2, [r7, #28]
 8006d9e:	6839      	ldr	r1, [r7, #0]
 8006da0:	68f8      	ldr	r0, [r7, #12]
 8006da2:	f000 fa5b 	bl	800725c <SPI_EndRxTxTransaction>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2220      	movs	r2, #32
 8006db0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d10a      	bne.n	8006dd0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006dba:	2300      	movs	r3, #0
 8006dbc:	617b      	str	r3, [r7, #20]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	617b      	str	r3, [r7, #20]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	617b      	str	r3, [r7, #20]
 8006dce:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d001      	beq.n	8006dec <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e000      	b.n	8006dee <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006dec:	2300      	movs	r3, #0
  }
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3720      	adds	r7, #32
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
	...

08006df8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b088      	sub	sp, #32
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d10e      	bne.n	8006e38 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006e1a:	69bb      	ldr	r3, [r7, #24]
 8006e1c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d009      	beq.n	8006e38 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d004      	beq.n	8006e38 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	4798      	blx	r3
    return;
 8006e36:	e0ce      	b.n	8006fd6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	f003 0302 	and.w	r3, r3, #2
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d009      	beq.n	8006e56 <HAL_SPI_IRQHandler+0x5e>
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d004      	beq.n	8006e56 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	4798      	blx	r3
    return;
 8006e54:	e0bf      	b.n	8006fd6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	f003 0320 	and.w	r3, r3, #32
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d10a      	bne.n	8006e76 <HAL_SPI_IRQHandler+0x7e>
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d105      	bne.n	8006e76 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f000 80b0 	beq.w	8006fd6 <HAL_SPI_IRQHandler+0x1de>
 8006e76:	69fb      	ldr	r3, [r7, #28]
 8006e78:	f003 0320 	and.w	r3, r3, #32
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	f000 80aa 	beq.w	8006fd6 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e82:	69bb      	ldr	r3, [r7, #24]
 8006e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d023      	beq.n	8006ed4 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	2b03      	cmp	r3, #3
 8006e96:	d011      	beq.n	8006ebc <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e9c:	f043 0204 	orr.w	r2, r3, #4
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	617b      	str	r3, [r7, #20]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	617b      	str	r3, [r7, #20]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	617b      	str	r3, [r7, #20]
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	e00b      	b.n	8006ed4 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	613b      	str	r3, [r7, #16]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	613b      	str	r3, [r7, #16]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	613b      	str	r3, [r7, #16]
 8006ed0:	693b      	ldr	r3, [r7, #16]
        return;
 8006ed2:	e080      	b.n	8006fd6 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	f003 0320 	and.w	r3, r3, #32
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d014      	beq.n	8006f08 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ee2:	f043 0201 	orr.w	r2, r3, #1
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006eea:	2300      	movs	r3, #0
 8006eec:	60fb      	str	r3, [r7, #12]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	60fb      	str	r3, [r7, #12]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f04:	601a      	str	r2, [r3, #0]
 8006f06:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006f08:	69bb      	ldr	r3, [r7, #24]
 8006f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00c      	beq.n	8006f2c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f16:	f043 0208 	orr.w	r2, r3, #8
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006f1e:	2300      	movs	r3, #0
 8006f20:	60bb      	str	r3, [r7, #8]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	60bb      	str	r3, [r7, #8]
 8006f2a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d04f      	beq.n	8006fd4 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	685a      	ldr	r2, [r3, #4]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006f42:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	f003 0302 	and.w	r3, r3, #2
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d104      	bne.n	8006f60 <HAL_SPI_IRQHandler+0x168>
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	f003 0301 	and.w	r3, r3, #1
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d034      	beq.n	8006fca <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	685a      	ldr	r2, [r3, #4]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f022 0203 	bic.w	r2, r2, #3
 8006f6e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d011      	beq.n	8006f9c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f7c:	4a17      	ldr	r2, [pc, #92]	@ (8006fdc <HAL_SPI_IRQHandler+0x1e4>)
 8006f7e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7fb fab9 	bl	80024fc <HAL_DMA_Abort_IT>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d005      	beq.n	8006f9c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f94:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d016      	beq.n	8006fd2 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fa8:	4a0c      	ldr	r2, [pc, #48]	@ (8006fdc <HAL_SPI_IRQHandler+0x1e4>)
 8006faa:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7fb faa3 	bl	80024fc <HAL_DMA_Abort_IT>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00a      	beq.n	8006fd2 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fc0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006fc8:	e003      	b.n	8006fd2 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 f808 	bl	8006fe0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006fd0:	e000      	b.n	8006fd4 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006fd2:	bf00      	nop
    return;
 8006fd4:	bf00      	nop
  }
}
 8006fd6:	3720      	adds	r7, #32
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	08006ff5 	.word	0x08006ff5

08006fe0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007000:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2200      	movs	r2, #0
 8007006:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007010:	68f8      	ldr	r0, [r7, #12]
 8007012:	f7ff ffe5 	bl	8006fe0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007016:	bf00      	nop
 8007018:	3710      	adds	r7, #16
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
	...

08007020 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b088      	sub	sp, #32
 8007024:	af00      	add	r7, sp, #0
 8007026:	60f8      	str	r0, [r7, #12]
 8007028:	60b9      	str	r1, [r7, #8]
 800702a:	603b      	str	r3, [r7, #0]
 800702c:	4613      	mov	r3, r2
 800702e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007030:	f7fb f820 	bl	8002074 <HAL_GetTick>
 8007034:	4602      	mov	r2, r0
 8007036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007038:	1a9b      	subs	r3, r3, r2
 800703a:	683a      	ldr	r2, [r7, #0]
 800703c:	4413      	add	r3, r2
 800703e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007040:	f7fb f818 	bl	8002074 <HAL_GetTick>
 8007044:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007046:	4b39      	ldr	r3, [pc, #228]	@ (800712c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	015b      	lsls	r3, r3, #5
 800704c:	0d1b      	lsrs	r3, r3, #20
 800704e:	69fa      	ldr	r2, [r7, #28]
 8007050:	fb02 f303 	mul.w	r3, r2, r3
 8007054:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007056:	e054      	b.n	8007102 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800705e:	d050      	beq.n	8007102 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007060:	f7fb f808 	bl	8002074 <HAL_GetTick>
 8007064:	4602      	mov	r2, r0
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	69fa      	ldr	r2, [r7, #28]
 800706c:	429a      	cmp	r2, r3
 800706e:	d902      	bls.n	8007076 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d13d      	bne.n	80070f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007084:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800708e:	d111      	bne.n	80070b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007098:	d004      	beq.n	80070a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070a2:	d107      	bne.n	80070b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070bc:	d10f      	bne.n	80070de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070cc:	601a      	str	r2, [r3, #0]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e017      	b.n	8007122 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d101      	bne.n	80070fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070f8:	2300      	movs	r3, #0
 80070fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	3b01      	subs	r3, #1
 8007100:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	689a      	ldr	r2, [r3, #8]
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	4013      	ands	r3, r2
 800710c:	68ba      	ldr	r2, [r7, #8]
 800710e:	429a      	cmp	r2, r3
 8007110:	bf0c      	ite	eq
 8007112:	2301      	moveq	r3, #1
 8007114:	2300      	movne	r3, #0
 8007116:	b2db      	uxtb	r3, r3
 8007118:	461a      	mov	r2, r3
 800711a:	79fb      	ldrb	r3, [r7, #7]
 800711c:	429a      	cmp	r2, r3
 800711e:	d19b      	bne.n	8007058 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3720      	adds	r7, #32
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	20000000 	.word	0x20000000

08007130 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b08a      	sub	sp, #40	@ 0x28
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]
 800713c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800713e:	2300      	movs	r3, #0
 8007140:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007142:	f7fa ff97 	bl	8002074 <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714a:	1a9b      	subs	r3, r3, r2
 800714c:	683a      	ldr	r2, [r7, #0]
 800714e:	4413      	add	r3, r2
 8007150:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007152:	f7fa ff8f 	bl	8002074 <HAL_GetTick>
 8007156:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	330c      	adds	r3, #12
 800715e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007160:	4b3d      	ldr	r3, [pc, #244]	@ (8007258 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	4613      	mov	r3, r2
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	4413      	add	r3, r2
 800716a:	00da      	lsls	r2, r3, #3
 800716c:	1ad3      	subs	r3, r2, r3
 800716e:	0d1b      	lsrs	r3, r3, #20
 8007170:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007172:	fb02 f303 	mul.w	r3, r2, r3
 8007176:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007178:	e060      	b.n	800723c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007180:	d107      	bne.n	8007192 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d104      	bne.n	8007192 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	b2db      	uxtb	r3, r3
 800718e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007190:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007198:	d050      	beq.n	800723c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800719a:	f7fa ff6b 	bl	8002074 <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	6a3b      	ldr	r3, [r7, #32]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d902      	bls.n	80071b0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80071aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d13d      	bne.n	800722c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	685a      	ldr	r2, [r3, #4]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80071be:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071c8:	d111      	bne.n	80071ee <SPI_WaitFifoStateUntilTimeout+0xbe>
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071d2:	d004      	beq.n	80071de <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071dc:	d107      	bne.n	80071ee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071ec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071f6:	d10f      	bne.n	8007218 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007206:	601a      	str	r2, [r3, #0]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007216:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007228:	2303      	movs	r3, #3
 800722a:	e010      	b.n	800724e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d101      	bne.n	8007236 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007232:	2300      	movs	r3, #0
 8007234:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	3b01      	subs	r3, #1
 800723a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	689a      	ldr	r2, [r3, #8]
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	4013      	ands	r3, r2
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	429a      	cmp	r2, r3
 800724a:	d196      	bne.n	800717a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	3728      	adds	r7, #40	@ 0x28
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	20000000 	.word	0x20000000

0800725c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b086      	sub	sp, #24
 8007260:	af02      	add	r7, sp, #8
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	2200      	movs	r2, #0
 8007270:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f7ff ff5b 	bl	8007130 <SPI_WaitFifoStateUntilTimeout>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d007      	beq.n	8007290 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007284:	f043 0220 	orr.w	r2, r3, #32
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800728c:	2303      	movs	r3, #3
 800728e:	e027      	b.n	80072e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	9300      	str	r3, [sp, #0]
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	2200      	movs	r2, #0
 8007298:	2180      	movs	r1, #128	@ 0x80
 800729a:	68f8      	ldr	r0, [r7, #12]
 800729c:	f7ff fec0 	bl	8007020 <SPI_WaitFlagStateUntilTimeout>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d007      	beq.n	80072b6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072aa:	f043 0220 	orr.w	r2, r3, #32
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e014      	b.n	80072e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	9300      	str	r3, [sp, #0]
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	2200      	movs	r2, #0
 80072be:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80072c2:	68f8      	ldr	r0, [r7, #12]
 80072c4:	f7ff ff34 	bl	8007130 <SPI_WaitFifoStateUntilTimeout>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d007      	beq.n	80072de <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072d2:	f043 0220 	orr.w	r2, r3, #32
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e000      	b.n	80072e0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3710      	adds	r7, #16
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d101      	bne.n	80072fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e049      	b.n	800738e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007300:	b2db      	uxtb	r3, r3
 8007302:	2b00      	cmp	r3, #0
 8007304:	d106      	bne.n	8007314 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2200      	movs	r2, #0
 800730a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f841 	bl	8007396 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2202      	movs	r2, #2
 8007318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	3304      	adds	r3, #4
 8007324:	4619      	mov	r1, r3
 8007326:	4610      	mov	r0, r2
 8007328:	f000 f9e0 	bl	80076ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800738c:	2300      	movs	r3, #0
}
 800738e:	4618      	mov	r0, r3
 8007390:	3708      	adds	r7, #8
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}

08007396 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007396:	b480      	push	{r7}
 8007398:	b083      	sub	sp, #12
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800739e:	bf00      	nop
 80073a0:	370c      	adds	r7, #12
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
	...

080073ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d001      	beq.n	80073c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e04f      	b.n	8007464 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2202      	movs	r2, #2
 80073c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68da      	ldr	r2, [r3, #12]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a23      	ldr	r2, [pc, #140]	@ (8007470 <HAL_TIM_Base_Start_IT+0xc4>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d01d      	beq.n	8007422 <HAL_TIM_Base_Start_IT+0x76>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073ee:	d018      	beq.n	8007422 <HAL_TIM_Base_Start_IT+0x76>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a1f      	ldr	r2, [pc, #124]	@ (8007474 <HAL_TIM_Base_Start_IT+0xc8>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d013      	beq.n	8007422 <HAL_TIM_Base_Start_IT+0x76>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007478 <HAL_TIM_Base_Start_IT+0xcc>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d00e      	beq.n	8007422 <HAL_TIM_Base_Start_IT+0x76>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a1c      	ldr	r2, [pc, #112]	@ (800747c <HAL_TIM_Base_Start_IT+0xd0>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d009      	beq.n	8007422 <HAL_TIM_Base_Start_IT+0x76>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a1b      	ldr	r2, [pc, #108]	@ (8007480 <HAL_TIM_Base_Start_IT+0xd4>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d004      	beq.n	8007422 <HAL_TIM_Base_Start_IT+0x76>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a19      	ldr	r2, [pc, #100]	@ (8007484 <HAL_TIM_Base_Start_IT+0xd8>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d115      	bne.n	800744e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	689a      	ldr	r2, [r3, #8]
 8007428:	4b17      	ldr	r3, [pc, #92]	@ (8007488 <HAL_TIM_Base_Start_IT+0xdc>)
 800742a:	4013      	ands	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2b06      	cmp	r3, #6
 8007432:	d015      	beq.n	8007460 <HAL_TIM_Base_Start_IT+0xb4>
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800743a:	d011      	beq.n	8007460 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f042 0201 	orr.w	r2, r2, #1
 800744a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800744c:	e008      	b.n	8007460 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f042 0201 	orr.w	r2, r2, #1
 800745c:	601a      	str	r2, [r3, #0]
 800745e:	e000      	b.n	8007462 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007460:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3714      	adds	r7, #20
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr
 8007470:	40012c00 	.word	0x40012c00
 8007474:	40000400 	.word	0x40000400
 8007478:	40000800 	.word	0x40000800
 800747c:	40000c00 	.word	0x40000c00
 8007480:	40013400 	.word	0x40013400
 8007484:	40014000 	.word	0x40014000
 8007488:	00010007 	.word	0x00010007

0800748c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d020      	beq.n	80074f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f003 0302 	and.w	r3, r3, #2
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d01b      	beq.n	80074f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f06f 0202 	mvn.w	r2, #2
 80074c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	699b      	ldr	r3, [r3, #24]
 80074ce:	f003 0303 	and.w	r3, r3, #3
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d003      	beq.n	80074de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 f8e9 	bl	80076ae <HAL_TIM_IC_CaptureCallback>
 80074dc:	e005      	b.n	80074ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 f8db 	bl	800769a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 f8ec 	bl	80076c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	f003 0304 	and.w	r3, r3, #4
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d020      	beq.n	800753c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f003 0304 	and.w	r3, r3, #4
 8007500:	2b00      	cmp	r3, #0
 8007502:	d01b      	beq.n	800753c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f06f 0204 	mvn.w	r2, #4
 800750c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2202      	movs	r2, #2
 8007512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800751e:	2b00      	cmp	r3, #0
 8007520:	d003      	beq.n	800752a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f000 f8c3 	bl	80076ae <HAL_TIM_IC_CaptureCallback>
 8007528:	e005      	b.n	8007536 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 f8b5 	bl	800769a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 f8c6 	bl	80076c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	f003 0308 	and.w	r3, r3, #8
 8007542:	2b00      	cmp	r3, #0
 8007544:	d020      	beq.n	8007588 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f003 0308 	and.w	r3, r3, #8
 800754c:	2b00      	cmp	r3, #0
 800754e:	d01b      	beq.n	8007588 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f06f 0208 	mvn.w	r2, #8
 8007558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2204      	movs	r2, #4
 800755e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	69db      	ldr	r3, [r3, #28]
 8007566:	f003 0303 	and.w	r3, r3, #3
 800756a:	2b00      	cmp	r3, #0
 800756c:	d003      	beq.n	8007576 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f89d 	bl	80076ae <HAL_TIM_IC_CaptureCallback>
 8007574:	e005      	b.n	8007582 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f88f 	bl	800769a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 f8a0 	bl	80076c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	f003 0310 	and.w	r3, r3, #16
 800758e:	2b00      	cmp	r3, #0
 8007590:	d020      	beq.n	80075d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f003 0310 	and.w	r3, r3, #16
 8007598:	2b00      	cmp	r3, #0
 800759a:	d01b      	beq.n	80075d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f06f 0210 	mvn.w	r2, #16
 80075a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2208      	movs	r2, #8
 80075aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	69db      	ldr	r3, [r3, #28]
 80075b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d003      	beq.n	80075c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 f877 	bl	80076ae <HAL_TIM_IC_CaptureCallback>
 80075c0:	e005      	b.n	80075ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f869 	bl	800769a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f87a 	bl	80076c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	f003 0301 	and.w	r3, r3, #1
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d00c      	beq.n	80075f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f003 0301 	and.w	r3, r3, #1
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d007      	beq.n	80075f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f06f 0201 	mvn.w	r2, #1
 80075f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f7f9 fb90 	bl	8000d18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d104      	bne.n	800760c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007608:	2b00      	cmp	r3, #0
 800760a:	d00c      	beq.n	8007626 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007612:	2b00      	cmp	r3, #0
 8007614:	d007      	beq.n	8007626 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800761e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 f913 	bl	800784c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00c      	beq.n	800764a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007636:	2b00      	cmp	r3, #0
 8007638:	d007      	beq.n	800764a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007642:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 f90b 	bl	8007860 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007650:	2b00      	cmp	r3, #0
 8007652:	d00c      	beq.n	800766e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800765a:	2b00      	cmp	r3, #0
 800765c:	d007      	beq.n	800766e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007666:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 f834 	bl	80076d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	f003 0320 	and.w	r3, r3, #32
 8007674:	2b00      	cmp	r3, #0
 8007676:	d00c      	beq.n	8007692 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f003 0320 	and.w	r3, r3, #32
 800767e:	2b00      	cmp	r3, #0
 8007680:	d007      	beq.n	8007692 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f06f 0220 	mvn.w	r2, #32
 800768a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f000 f8d3 	bl	8007838 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007692:	bf00      	nop
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800769a:	b480      	push	{r7}
 800769c:	b083      	sub	sp, #12
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076a2:	bf00      	nop
 80076a4:	370c      	adds	r7, #12
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr

080076ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076ae:	b480      	push	{r7}
 80076b0:	b083      	sub	sp, #12
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076b6:	bf00      	nop
 80076b8:	370c      	adds	r7, #12
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076c2:	b480      	push	{r7}
 80076c4:	b083      	sub	sp, #12
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076ca:	bf00      	nop
 80076cc:	370c      	adds	r7, #12
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr

080076d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076d6:	b480      	push	{r7}
 80076d8:	b083      	sub	sp, #12
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076de:	bf00      	nop
 80076e0:	370c      	adds	r7, #12
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
	...

080076ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a46      	ldr	r2, [pc, #280]	@ (8007818 <TIM_Base_SetConfig+0x12c>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d013      	beq.n	800772c <TIM_Base_SetConfig+0x40>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800770a:	d00f      	beq.n	800772c <TIM_Base_SetConfig+0x40>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a43      	ldr	r2, [pc, #268]	@ (800781c <TIM_Base_SetConfig+0x130>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d00b      	beq.n	800772c <TIM_Base_SetConfig+0x40>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a42      	ldr	r2, [pc, #264]	@ (8007820 <TIM_Base_SetConfig+0x134>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d007      	beq.n	800772c <TIM_Base_SetConfig+0x40>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a41      	ldr	r2, [pc, #260]	@ (8007824 <TIM_Base_SetConfig+0x138>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d003      	beq.n	800772c <TIM_Base_SetConfig+0x40>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a40      	ldr	r2, [pc, #256]	@ (8007828 <TIM_Base_SetConfig+0x13c>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d108      	bne.n	800773e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007732:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	4313      	orrs	r3, r2
 800773c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a35      	ldr	r2, [pc, #212]	@ (8007818 <TIM_Base_SetConfig+0x12c>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d01f      	beq.n	8007786 <TIM_Base_SetConfig+0x9a>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800774c:	d01b      	beq.n	8007786 <TIM_Base_SetConfig+0x9a>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a32      	ldr	r2, [pc, #200]	@ (800781c <TIM_Base_SetConfig+0x130>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d017      	beq.n	8007786 <TIM_Base_SetConfig+0x9a>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a31      	ldr	r2, [pc, #196]	@ (8007820 <TIM_Base_SetConfig+0x134>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d013      	beq.n	8007786 <TIM_Base_SetConfig+0x9a>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a30      	ldr	r2, [pc, #192]	@ (8007824 <TIM_Base_SetConfig+0x138>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d00f      	beq.n	8007786 <TIM_Base_SetConfig+0x9a>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a2f      	ldr	r2, [pc, #188]	@ (8007828 <TIM_Base_SetConfig+0x13c>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d00b      	beq.n	8007786 <TIM_Base_SetConfig+0x9a>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a2e      	ldr	r2, [pc, #184]	@ (800782c <TIM_Base_SetConfig+0x140>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d007      	beq.n	8007786 <TIM_Base_SetConfig+0x9a>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4a2d      	ldr	r2, [pc, #180]	@ (8007830 <TIM_Base_SetConfig+0x144>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d003      	beq.n	8007786 <TIM_Base_SetConfig+0x9a>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4a2c      	ldr	r2, [pc, #176]	@ (8007834 <TIM_Base_SetConfig+0x148>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d108      	bne.n	8007798 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800778c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	4313      	orrs	r3, r2
 8007796:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	695b      	ldr	r3, [r3, #20]
 80077a2:	4313      	orrs	r3, r2
 80077a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	689a      	ldr	r2, [r3, #8]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4a16      	ldr	r2, [pc, #88]	@ (8007818 <TIM_Base_SetConfig+0x12c>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d00f      	beq.n	80077e4 <TIM_Base_SetConfig+0xf8>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	4a18      	ldr	r2, [pc, #96]	@ (8007828 <TIM_Base_SetConfig+0x13c>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d00b      	beq.n	80077e4 <TIM_Base_SetConfig+0xf8>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	4a17      	ldr	r2, [pc, #92]	@ (800782c <TIM_Base_SetConfig+0x140>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d007      	beq.n	80077e4 <TIM_Base_SetConfig+0xf8>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	4a16      	ldr	r2, [pc, #88]	@ (8007830 <TIM_Base_SetConfig+0x144>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d003      	beq.n	80077e4 <TIM_Base_SetConfig+0xf8>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	4a15      	ldr	r2, [pc, #84]	@ (8007834 <TIM_Base_SetConfig+0x148>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d103      	bne.n	80077ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	691a      	ldr	r2, [r3, #16]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	f003 0301 	and.w	r3, r3, #1
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d105      	bne.n	800780a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	691b      	ldr	r3, [r3, #16]
 8007802:	f023 0201 	bic.w	r2, r3, #1
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	611a      	str	r2, [r3, #16]
  }
}
 800780a:	bf00      	nop
 800780c:	3714      	adds	r7, #20
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
 8007816:	bf00      	nop
 8007818:	40012c00 	.word	0x40012c00
 800781c:	40000400 	.word	0x40000400
 8007820:	40000800 	.word	0x40000800
 8007824:	40000c00 	.word	0x40000c00
 8007828:	40013400 	.word	0x40013400
 800782c:	40014000 	.word	0x40014000
 8007830:	40014400 	.word	0x40014400
 8007834:	40014800 	.word	0x40014800

08007838 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007840:	bf00      	nop
 8007842:	370c      	adds	r7, #12
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr

0800784c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800784c:	b480      	push	{r7}
 800784e:	b083      	sub	sp, #12
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007854:	bf00      	nop
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007860:	b480      	push	{r7}
 8007862:	b083      	sub	sp, #12
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007868:	bf00      	nop
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b082      	sub	sp, #8
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d101      	bne.n	8007886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	e040      	b.n	8007908 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800788a:	2b00      	cmp	r3, #0
 800788c:	d106      	bne.n	800789c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2200      	movs	r2, #0
 8007892:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f7f9 fe26 	bl	80014e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2224      	movs	r2, #36	@ 0x24
 80078a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f022 0201 	bic.w	r2, r2, #1
 80078b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d002      	beq.n	80078c0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 fedc 	bl	8008678 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 fc21 	bl	8008108 <UART_SetConfig>
 80078c6:	4603      	mov	r3, r0
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d101      	bne.n	80078d0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e01b      	b.n	8007908 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	685a      	ldr	r2, [r3, #4]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	689a      	ldr	r2, [r3, #8]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80078ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f042 0201 	orr.w	r2, r2, #1
 80078fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f000 ff5b 	bl	80087bc <UART_CheckIdleState>
 8007906:	4603      	mov	r3, r0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3708      	adds	r7, #8
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b08a      	sub	sp, #40	@ 0x28
 8007914:	af02      	add	r7, sp, #8
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	60b9      	str	r1, [r7, #8]
 800791a:	603b      	str	r3, [r7, #0]
 800791c:	4613      	mov	r3, r2
 800791e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007924:	2b20      	cmp	r3, #32
 8007926:	d177      	bne.n	8007a18 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d002      	beq.n	8007934 <HAL_UART_Transmit+0x24>
 800792e:	88fb      	ldrh	r3, [r7, #6]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d101      	bne.n	8007938 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	e070      	b.n	8007a1a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2221      	movs	r2, #33	@ 0x21
 8007944:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007946:	f7fa fb95 	bl	8002074 <HAL_GetTick>
 800794a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	88fa      	ldrh	r2, [r7, #6]
 8007950:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	88fa      	ldrh	r2, [r7, #6]
 8007958:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007964:	d108      	bne.n	8007978 <HAL_UART_Transmit+0x68>
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d104      	bne.n	8007978 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800796e:	2300      	movs	r3, #0
 8007970:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	61bb      	str	r3, [r7, #24]
 8007976:	e003      	b.n	8007980 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800797c:	2300      	movs	r3, #0
 800797e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007980:	e02f      	b.n	80079e2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2200      	movs	r2, #0
 800798a:	2180      	movs	r1, #128	@ 0x80
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f000 ffbd 	bl	800890c <UART_WaitOnFlagUntilTimeout>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d004      	beq.n	80079a2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2220      	movs	r2, #32
 800799c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e03b      	b.n	8007a1a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10b      	bne.n	80079c0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	881a      	ldrh	r2, [r3, #0]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079b4:	b292      	uxth	r2, r2
 80079b6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	3302      	adds	r3, #2
 80079bc:	61bb      	str	r3, [r7, #24]
 80079be:	e007      	b.n	80079d0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80079c0:	69fb      	ldr	r3, [r7, #28]
 80079c2:	781a      	ldrb	r2, [r3, #0]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	3301      	adds	r3, #1
 80079ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	3b01      	subs	r3, #1
 80079da:	b29a      	uxth	r2, r3
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d1c9      	bne.n	8007982 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	9300      	str	r3, [sp, #0]
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	2200      	movs	r2, #0
 80079f6:	2140      	movs	r1, #64	@ 0x40
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	f000 ff87 	bl	800890c <UART_WaitOnFlagUntilTimeout>
 80079fe:	4603      	mov	r3, r0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d004      	beq.n	8007a0e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2220      	movs	r2, #32
 8007a08:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	e005      	b.n	8007a1a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2220      	movs	r2, #32
 8007a12:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007a14:	2300      	movs	r3, #0
 8007a16:	e000      	b.n	8007a1a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007a18:	2302      	movs	r3, #2
  }
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3720      	adds	r7, #32
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}
	...

08007a24 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b08a      	sub	sp, #40	@ 0x28
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	4613      	mov	r3, r2
 8007a30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a38:	2b20      	cmp	r3, #32
 8007a3a:	d137      	bne.n	8007aac <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d002      	beq.n	8007a48 <HAL_UART_Receive_IT+0x24>
 8007a42:	88fb      	ldrh	r3, [r7, #6]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d101      	bne.n	8007a4c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e030      	b.n	8007aae <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a18      	ldr	r2, [pc, #96]	@ (8007ab8 <HAL_UART_Receive_IT+0x94>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d01f      	beq.n	8007a9c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d018      	beq.n	8007a9c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	e853 3f00 	ldrex	r3, [r3]
 8007a76:	613b      	str	r3, [r7, #16]
   return(result);
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	461a      	mov	r2, r3
 8007a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a88:	623b      	str	r3, [r7, #32]
 8007a8a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8c:	69f9      	ldr	r1, [r7, #28]
 8007a8e:	6a3a      	ldr	r2, [r7, #32]
 8007a90:	e841 2300 	strex	r3, r2, [r1]
 8007a94:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d1e6      	bne.n	8007a6a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007a9c:	88fb      	ldrh	r3, [r7, #6]
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	68b9      	ldr	r1, [r7, #8]
 8007aa2:	68f8      	ldr	r0, [r7, #12]
 8007aa4:	f000 ffa0 	bl	80089e8 <UART_Start_Receive_IT>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	e000      	b.n	8007aae <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007aac:	2302      	movs	r3, #2
  }
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3728      	adds	r7, #40	@ 0x28
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	40008000 	.word	0x40008000

08007abc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b0ba      	sub	sp, #232	@ 0xe8
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	69db      	ldr	r3, [r3, #28]
 8007aca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007ae2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007ae6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007aea:	4013      	ands	r3, r2
 8007aec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007af0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d115      	bne.n	8007b24 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007afc:	f003 0320 	and.w	r3, r3, #32
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00f      	beq.n	8007b24 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b08:	f003 0320 	and.w	r3, r3, #32
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d009      	beq.n	8007b24 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f000 82ca 	beq.w	80080ae <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	4798      	blx	r3
      }
      return;
 8007b22:	e2c4      	b.n	80080ae <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007b24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f000 8117 	beq.w	8007d5c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b32:	f003 0301 	and.w	r3, r3, #1
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d106      	bne.n	8007b48 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007b3a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007b3e:	4b85      	ldr	r3, [pc, #532]	@ (8007d54 <HAL_UART_IRQHandler+0x298>)
 8007b40:	4013      	ands	r3, r2
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	f000 810a 	beq.w	8007d5c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b4c:	f003 0301 	and.w	r3, r3, #1
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d011      	beq.n	8007b78 <HAL_UART_IRQHandler+0xbc>
 8007b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00b      	beq.n	8007b78 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2201      	movs	r2, #1
 8007b66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b6e:	f043 0201 	orr.w	r2, r3, #1
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b7c:	f003 0302 	and.w	r3, r3, #2
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d011      	beq.n	8007ba8 <HAL_UART_IRQHandler+0xec>
 8007b84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b88:	f003 0301 	and.w	r3, r3, #1
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00b      	beq.n	8007ba8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	2202      	movs	r2, #2
 8007b96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b9e:	f043 0204 	orr.w	r2, r3, #4
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bac:	f003 0304 	and.w	r3, r3, #4
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d011      	beq.n	8007bd8 <HAL_UART_IRQHandler+0x11c>
 8007bb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bb8:	f003 0301 	and.w	r3, r3, #1
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d00b      	beq.n	8007bd8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	2204      	movs	r2, #4
 8007bc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bce:	f043 0202 	orr.w	r2, r3, #2
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007bd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bdc:	f003 0308 	and.w	r3, r3, #8
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d017      	beq.n	8007c14 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007be4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007be8:	f003 0320 	and.w	r3, r3, #32
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d105      	bne.n	8007bfc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007bf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bf4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00b      	beq.n	8007c14 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2208      	movs	r2, #8
 8007c02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c0a:	f043 0208 	orr.w	r2, r3, #8
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007c14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d012      	beq.n	8007c46 <HAL_UART_IRQHandler+0x18a>
 8007c20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00c      	beq.n	8007c46 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c3c:	f043 0220 	orr.w	r2, r3, #32
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f000 8230 	beq.w	80080b2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c56:	f003 0320 	and.w	r3, r3, #32
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00d      	beq.n	8007c7a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007c5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c62:	f003 0320 	and.w	r3, r3, #32
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d007      	beq.n	8007c7a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d003      	beq.n	8007c7a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c80:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c8e:	2b40      	cmp	r3, #64	@ 0x40
 8007c90:	d005      	beq.n	8007c9e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007c92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c96:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d04f      	beq.n	8007d3e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 ff68 	bl	8008b74 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cae:	2b40      	cmp	r3, #64	@ 0x40
 8007cb0:	d141      	bne.n	8007d36 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	3308      	adds	r3, #8
 8007cb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007cc0:	e853 3f00 	ldrex	r3, [r3]
 8007cc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007cc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ccc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	3308      	adds	r3, #8
 8007cda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007cde:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007ce2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007cea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007cee:	e841 2300 	strex	r3, r2, [r1]
 8007cf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007cf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d1d9      	bne.n	8007cb2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d013      	beq.n	8007d2e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d0a:	4a13      	ldr	r2, [pc, #76]	@ (8007d58 <HAL_UART_IRQHandler+0x29c>)
 8007d0c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d12:	4618      	mov	r0, r3
 8007d14:	f7fa fbf2 	bl	80024fc <HAL_DMA_Abort_IT>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d017      	beq.n	8007d4e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007d28:	4610      	mov	r0, r2
 8007d2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d2c:	e00f      	b.n	8007d4e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 f9d4 	bl	80080dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d34:	e00b      	b.n	8007d4e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f000 f9d0 	bl	80080dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d3c:	e007      	b.n	8007d4e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 f9cc 	bl	80080dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007d4c:	e1b1      	b.n	80080b2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d4e:	bf00      	nop
    return;
 8007d50:	e1af      	b.n	80080b2 <HAL_UART_IRQHandler+0x5f6>
 8007d52:	bf00      	nop
 8007d54:	04000120 	.word	0x04000120
 8007d58:	08008c3d 	.word	0x08008c3d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	f040 816a 	bne.w	800803a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d6a:	f003 0310 	and.w	r3, r3, #16
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	f000 8163 	beq.w	800803a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d78:	f003 0310 	and.w	r3, r3, #16
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	f000 815c 	beq.w	800803a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	2210      	movs	r2, #16
 8007d88:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d94:	2b40      	cmp	r3, #64	@ 0x40
 8007d96:	f040 80d4 	bne.w	8007f42 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007da6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f000 80ad 	beq.w	8007f0a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007db6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	f080 80a5 	bcs.w	8007f0a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007dc6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f003 0320 	and.w	r3, r3, #32
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f040 8086 	bne.w	8007ee8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007de8:	e853 3f00 	ldrex	r3, [r3]
 8007dec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007df0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007df4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	461a      	mov	r2, r3
 8007e02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007e06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007e12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007e16:	e841 2300 	strex	r3, r2, [r1]
 8007e1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007e1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1da      	bne.n	8007ddc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	3308      	adds	r3, #8
 8007e2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e30:	e853 3f00 	ldrex	r3, [r3]
 8007e34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007e36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e38:	f023 0301 	bic.w	r3, r3, #1
 8007e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3308      	adds	r3, #8
 8007e46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007e4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007e4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007e52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007e56:	e841 2300 	strex	r3, r2, [r1]
 8007e5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007e5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1e1      	bne.n	8007e26 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	3308      	adds	r3, #8
 8007e68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e6c:	e853 3f00 	ldrex	r3, [r3]
 8007e70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007e72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	3308      	adds	r3, #8
 8007e82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007e86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007e88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007e8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007e8e:	e841 2300 	strex	r3, r2, [r1]
 8007e92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007e94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1e3      	bne.n	8007e62 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2220      	movs	r2, #32
 8007e9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007eb0:	e853 3f00 	ldrex	r3, [r3]
 8007eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007eb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007eb8:	f023 0310 	bic.w	r3, r3, #16
 8007ebc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007eca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ecc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ece:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ed0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ed2:	e841 2300 	strex	r3, r2, [r1]
 8007ed6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d1e4      	bne.n	8007ea8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7fa facc 	bl	8002480 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2202      	movs	r2, #2
 8007eec:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	4619      	mov	r1, r3
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 f8f4 	bl	80080f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007f08:	e0d5      	b.n	80080b6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007f10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f14:	429a      	cmp	r2, r3
 8007f16:	f040 80ce 	bne.w	80080b6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f003 0320 	and.w	r3, r3, #32
 8007f26:	2b20      	cmp	r3, #32
 8007f28:	f040 80c5 	bne.w	80080b6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2202      	movs	r2, #2
 8007f30:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007f38:	4619      	mov	r1, r3
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f8d8 	bl	80080f0 <HAL_UARTEx_RxEventCallback>
      return;
 8007f40:	e0b9      	b.n	80080b6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	1ad3      	subs	r3, r2, r3
 8007f52:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f000 80ab 	beq.w	80080ba <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007f64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	f000 80a6 	beq.w	80080ba <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f76:	e853 3f00 	ldrex	r3, [r3]
 8007f7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007f90:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f92:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f98:	e841 2300 	strex	r3, r2, [r1]
 8007f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d1e4      	bne.n	8007f6e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	3308      	adds	r3, #8
 8007faa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fae:	e853 3f00 	ldrex	r3, [r3]
 8007fb2:	623b      	str	r3, [r7, #32]
   return(result);
 8007fb4:	6a3b      	ldr	r3, [r7, #32]
 8007fb6:	f023 0301 	bic.w	r3, r3, #1
 8007fba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	3308      	adds	r3, #8
 8007fc4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007fc8:	633a      	str	r2, [r7, #48]	@ 0x30
 8007fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fcc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fd0:	e841 2300 	strex	r3, r2, [r1]
 8007fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1e3      	bne.n	8007fa4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2220      	movs	r2, #32
 8007fe0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	e853 3f00 	ldrex	r3, [r3]
 8007ffc:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f023 0310 	bic.w	r3, r3, #16
 8008004:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	461a      	mov	r2, r3
 800800e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008012:	61fb      	str	r3, [r7, #28]
 8008014:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008016:	69b9      	ldr	r1, [r7, #24]
 8008018:	69fa      	ldr	r2, [r7, #28]
 800801a:	e841 2300 	strex	r3, r2, [r1]
 800801e:	617b      	str	r3, [r7, #20]
   return(result);
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d1e4      	bne.n	8007ff0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2202      	movs	r2, #2
 800802a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800802c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008030:	4619      	mov	r1, r3
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 f85c 	bl	80080f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008038:	e03f      	b.n	80080ba <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800803a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800803e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008042:	2b00      	cmp	r3, #0
 8008044:	d00e      	beq.n	8008064 <HAL_UART_IRQHandler+0x5a8>
 8008046:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800804a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800804e:	2b00      	cmp	r3, #0
 8008050:	d008      	beq.n	8008064 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800805a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f000 ffe9 	bl	8009034 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008062:	e02d      	b.n	80080c0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00e      	beq.n	800808e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008078:	2b00      	cmp	r3, #0
 800807a:	d008      	beq.n	800808e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008080:	2b00      	cmp	r3, #0
 8008082:	d01c      	beq.n	80080be <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	4798      	blx	r3
    }
    return;
 800808c:	e017      	b.n	80080be <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800808e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008096:	2b00      	cmp	r3, #0
 8008098:	d012      	beq.n	80080c0 <HAL_UART_IRQHandler+0x604>
 800809a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800809e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d00c      	beq.n	80080c0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 fdde 	bl	8008c68 <UART_EndTransmit_IT>
    return;
 80080ac:	e008      	b.n	80080c0 <HAL_UART_IRQHandler+0x604>
      return;
 80080ae:	bf00      	nop
 80080b0:	e006      	b.n	80080c0 <HAL_UART_IRQHandler+0x604>
    return;
 80080b2:	bf00      	nop
 80080b4:	e004      	b.n	80080c0 <HAL_UART_IRQHandler+0x604>
      return;
 80080b6:	bf00      	nop
 80080b8:	e002      	b.n	80080c0 <HAL_UART_IRQHandler+0x604>
      return;
 80080ba:	bf00      	nop
 80080bc:	e000      	b.n	80080c0 <HAL_UART_IRQHandler+0x604>
    return;
 80080be:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80080c0:	37e8      	adds	r7, #232	@ 0xe8
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop

080080c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80080d0:	bf00      	nop
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80080e4:	bf00      	nop
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	460b      	mov	r3, r1
 80080fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080fc:	bf00      	nop
 80080fe:	370c      	adds	r7, #12
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800810c:	b08a      	sub	sp, #40	@ 0x28
 800810e:	af00      	add	r7, sp, #0
 8008110:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008112:	2300      	movs	r3, #0
 8008114:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	689a      	ldr	r2, [r3, #8]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	691b      	ldr	r3, [r3, #16]
 8008120:	431a      	orrs	r2, r3
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	695b      	ldr	r3, [r3, #20]
 8008126:	431a      	orrs	r2, r3
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	69db      	ldr	r3, [r3, #28]
 800812c:	4313      	orrs	r3, r2
 800812e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	681a      	ldr	r2, [r3, #0]
 8008136:	4ba4      	ldr	r3, [pc, #656]	@ (80083c8 <UART_SetConfig+0x2c0>)
 8008138:	4013      	ands	r3, r2
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	6812      	ldr	r2, [r2, #0]
 800813e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008140:	430b      	orrs	r3, r1
 8008142:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	68da      	ldr	r2, [r3, #12]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	430a      	orrs	r2, r1
 8008158:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a99      	ldr	r2, [pc, #612]	@ (80083cc <UART_SetConfig+0x2c4>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d004      	beq.n	8008174 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6a1b      	ldr	r3, [r3, #32]
 800816e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008170:	4313      	orrs	r3, r2
 8008172:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008184:	430a      	orrs	r2, r1
 8008186:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a90      	ldr	r2, [pc, #576]	@ (80083d0 <UART_SetConfig+0x2c8>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d126      	bne.n	80081e0 <UART_SetConfig+0xd8>
 8008192:	4b90      	ldr	r3, [pc, #576]	@ (80083d4 <UART_SetConfig+0x2cc>)
 8008194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008198:	f003 0303 	and.w	r3, r3, #3
 800819c:	2b03      	cmp	r3, #3
 800819e:	d81b      	bhi.n	80081d8 <UART_SetConfig+0xd0>
 80081a0:	a201      	add	r2, pc, #4	@ (adr r2, 80081a8 <UART_SetConfig+0xa0>)
 80081a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081a6:	bf00      	nop
 80081a8:	080081b9 	.word	0x080081b9
 80081ac:	080081c9 	.word	0x080081c9
 80081b0:	080081c1 	.word	0x080081c1
 80081b4:	080081d1 	.word	0x080081d1
 80081b8:	2301      	movs	r3, #1
 80081ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081be:	e116      	b.n	80083ee <UART_SetConfig+0x2e6>
 80081c0:	2302      	movs	r3, #2
 80081c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081c6:	e112      	b.n	80083ee <UART_SetConfig+0x2e6>
 80081c8:	2304      	movs	r3, #4
 80081ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081ce:	e10e      	b.n	80083ee <UART_SetConfig+0x2e6>
 80081d0:	2308      	movs	r3, #8
 80081d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081d6:	e10a      	b.n	80083ee <UART_SetConfig+0x2e6>
 80081d8:	2310      	movs	r3, #16
 80081da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081de:	e106      	b.n	80083ee <UART_SetConfig+0x2e6>
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a7c      	ldr	r2, [pc, #496]	@ (80083d8 <UART_SetConfig+0x2d0>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d138      	bne.n	800825c <UART_SetConfig+0x154>
 80081ea:	4b7a      	ldr	r3, [pc, #488]	@ (80083d4 <UART_SetConfig+0x2cc>)
 80081ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081f0:	f003 030c 	and.w	r3, r3, #12
 80081f4:	2b0c      	cmp	r3, #12
 80081f6:	d82d      	bhi.n	8008254 <UART_SetConfig+0x14c>
 80081f8:	a201      	add	r2, pc, #4	@ (adr r2, 8008200 <UART_SetConfig+0xf8>)
 80081fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081fe:	bf00      	nop
 8008200:	08008235 	.word	0x08008235
 8008204:	08008255 	.word	0x08008255
 8008208:	08008255 	.word	0x08008255
 800820c:	08008255 	.word	0x08008255
 8008210:	08008245 	.word	0x08008245
 8008214:	08008255 	.word	0x08008255
 8008218:	08008255 	.word	0x08008255
 800821c:	08008255 	.word	0x08008255
 8008220:	0800823d 	.word	0x0800823d
 8008224:	08008255 	.word	0x08008255
 8008228:	08008255 	.word	0x08008255
 800822c:	08008255 	.word	0x08008255
 8008230:	0800824d 	.word	0x0800824d
 8008234:	2300      	movs	r3, #0
 8008236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800823a:	e0d8      	b.n	80083ee <UART_SetConfig+0x2e6>
 800823c:	2302      	movs	r3, #2
 800823e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008242:	e0d4      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008244:	2304      	movs	r3, #4
 8008246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800824a:	e0d0      	b.n	80083ee <UART_SetConfig+0x2e6>
 800824c:	2308      	movs	r3, #8
 800824e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008252:	e0cc      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008254:	2310      	movs	r3, #16
 8008256:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800825a:	e0c8      	b.n	80083ee <UART_SetConfig+0x2e6>
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a5e      	ldr	r2, [pc, #376]	@ (80083dc <UART_SetConfig+0x2d4>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d125      	bne.n	80082b2 <UART_SetConfig+0x1aa>
 8008266:	4b5b      	ldr	r3, [pc, #364]	@ (80083d4 <UART_SetConfig+0x2cc>)
 8008268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800826c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008270:	2b30      	cmp	r3, #48	@ 0x30
 8008272:	d016      	beq.n	80082a2 <UART_SetConfig+0x19a>
 8008274:	2b30      	cmp	r3, #48	@ 0x30
 8008276:	d818      	bhi.n	80082aa <UART_SetConfig+0x1a2>
 8008278:	2b20      	cmp	r3, #32
 800827a:	d00a      	beq.n	8008292 <UART_SetConfig+0x18a>
 800827c:	2b20      	cmp	r3, #32
 800827e:	d814      	bhi.n	80082aa <UART_SetConfig+0x1a2>
 8008280:	2b00      	cmp	r3, #0
 8008282:	d002      	beq.n	800828a <UART_SetConfig+0x182>
 8008284:	2b10      	cmp	r3, #16
 8008286:	d008      	beq.n	800829a <UART_SetConfig+0x192>
 8008288:	e00f      	b.n	80082aa <UART_SetConfig+0x1a2>
 800828a:	2300      	movs	r3, #0
 800828c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008290:	e0ad      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008292:	2302      	movs	r3, #2
 8008294:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008298:	e0a9      	b.n	80083ee <UART_SetConfig+0x2e6>
 800829a:	2304      	movs	r3, #4
 800829c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082a0:	e0a5      	b.n	80083ee <UART_SetConfig+0x2e6>
 80082a2:	2308      	movs	r3, #8
 80082a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082a8:	e0a1      	b.n	80083ee <UART_SetConfig+0x2e6>
 80082aa:	2310      	movs	r3, #16
 80082ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082b0:	e09d      	b.n	80083ee <UART_SetConfig+0x2e6>
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a4a      	ldr	r2, [pc, #296]	@ (80083e0 <UART_SetConfig+0x2d8>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d125      	bne.n	8008308 <UART_SetConfig+0x200>
 80082bc:	4b45      	ldr	r3, [pc, #276]	@ (80083d4 <UART_SetConfig+0x2cc>)
 80082be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80082c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80082c8:	d016      	beq.n	80082f8 <UART_SetConfig+0x1f0>
 80082ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80082cc:	d818      	bhi.n	8008300 <UART_SetConfig+0x1f8>
 80082ce:	2b80      	cmp	r3, #128	@ 0x80
 80082d0:	d00a      	beq.n	80082e8 <UART_SetConfig+0x1e0>
 80082d2:	2b80      	cmp	r3, #128	@ 0x80
 80082d4:	d814      	bhi.n	8008300 <UART_SetConfig+0x1f8>
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d002      	beq.n	80082e0 <UART_SetConfig+0x1d8>
 80082da:	2b40      	cmp	r3, #64	@ 0x40
 80082dc:	d008      	beq.n	80082f0 <UART_SetConfig+0x1e8>
 80082de:	e00f      	b.n	8008300 <UART_SetConfig+0x1f8>
 80082e0:	2300      	movs	r3, #0
 80082e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082e6:	e082      	b.n	80083ee <UART_SetConfig+0x2e6>
 80082e8:	2302      	movs	r3, #2
 80082ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082ee:	e07e      	b.n	80083ee <UART_SetConfig+0x2e6>
 80082f0:	2304      	movs	r3, #4
 80082f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082f6:	e07a      	b.n	80083ee <UART_SetConfig+0x2e6>
 80082f8:	2308      	movs	r3, #8
 80082fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082fe:	e076      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008300:	2310      	movs	r3, #16
 8008302:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008306:	e072      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a35      	ldr	r2, [pc, #212]	@ (80083e4 <UART_SetConfig+0x2dc>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d12a      	bne.n	8008368 <UART_SetConfig+0x260>
 8008312:	4b30      	ldr	r3, [pc, #192]	@ (80083d4 <UART_SetConfig+0x2cc>)
 8008314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008318:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800831c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008320:	d01a      	beq.n	8008358 <UART_SetConfig+0x250>
 8008322:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008326:	d81b      	bhi.n	8008360 <UART_SetConfig+0x258>
 8008328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800832c:	d00c      	beq.n	8008348 <UART_SetConfig+0x240>
 800832e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008332:	d815      	bhi.n	8008360 <UART_SetConfig+0x258>
 8008334:	2b00      	cmp	r3, #0
 8008336:	d003      	beq.n	8008340 <UART_SetConfig+0x238>
 8008338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800833c:	d008      	beq.n	8008350 <UART_SetConfig+0x248>
 800833e:	e00f      	b.n	8008360 <UART_SetConfig+0x258>
 8008340:	2300      	movs	r3, #0
 8008342:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008346:	e052      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008348:	2302      	movs	r3, #2
 800834a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800834e:	e04e      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008350:	2304      	movs	r3, #4
 8008352:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008356:	e04a      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008358:	2308      	movs	r3, #8
 800835a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800835e:	e046      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008360:	2310      	movs	r3, #16
 8008362:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008366:	e042      	b.n	80083ee <UART_SetConfig+0x2e6>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a17      	ldr	r2, [pc, #92]	@ (80083cc <UART_SetConfig+0x2c4>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d13a      	bne.n	80083e8 <UART_SetConfig+0x2e0>
 8008372:	4b18      	ldr	r3, [pc, #96]	@ (80083d4 <UART_SetConfig+0x2cc>)
 8008374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008378:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800837c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008380:	d01a      	beq.n	80083b8 <UART_SetConfig+0x2b0>
 8008382:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008386:	d81b      	bhi.n	80083c0 <UART_SetConfig+0x2b8>
 8008388:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800838c:	d00c      	beq.n	80083a8 <UART_SetConfig+0x2a0>
 800838e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008392:	d815      	bhi.n	80083c0 <UART_SetConfig+0x2b8>
 8008394:	2b00      	cmp	r3, #0
 8008396:	d003      	beq.n	80083a0 <UART_SetConfig+0x298>
 8008398:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800839c:	d008      	beq.n	80083b0 <UART_SetConfig+0x2a8>
 800839e:	e00f      	b.n	80083c0 <UART_SetConfig+0x2b8>
 80083a0:	2300      	movs	r3, #0
 80083a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083a6:	e022      	b.n	80083ee <UART_SetConfig+0x2e6>
 80083a8:	2302      	movs	r3, #2
 80083aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083ae:	e01e      	b.n	80083ee <UART_SetConfig+0x2e6>
 80083b0:	2304      	movs	r3, #4
 80083b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083b6:	e01a      	b.n	80083ee <UART_SetConfig+0x2e6>
 80083b8:	2308      	movs	r3, #8
 80083ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083be:	e016      	b.n	80083ee <UART_SetConfig+0x2e6>
 80083c0:	2310      	movs	r3, #16
 80083c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083c6:	e012      	b.n	80083ee <UART_SetConfig+0x2e6>
 80083c8:	efff69f3 	.word	0xefff69f3
 80083cc:	40008000 	.word	0x40008000
 80083d0:	40013800 	.word	0x40013800
 80083d4:	40021000 	.word	0x40021000
 80083d8:	40004400 	.word	0x40004400
 80083dc:	40004800 	.word	0x40004800
 80083e0:	40004c00 	.word	0x40004c00
 80083e4:	40005000 	.word	0x40005000
 80083e8:	2310      	movs	r3, #16
 80083ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a9f      	ldr	r2, [pc, #636]	@ (8008670 <UART_SetConfig+0x568>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d17a      	bne.n	80084ee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80083f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80083fc:	2b08      	cmp	r3, #8
 80083fe:	d824      	bhi.n	800844a <UART_SetConfig+0x342>
 8008400:	a201      	add	r2, pc, #4	@ (adr r2, 8008408 <UART_SetConfig+0x300>)
 8008402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008406:	bf00      	nop
 8008408:	0800842d 	.word	0x0800842d
 800840c:	0800844b 	.word	0x0800844b
 8008410:	08008435 	.word	0x08008435
 8008414:	0800844b 	.word	0x0800844b
 8008418:	0800843b 	.word	0x0800843b
 800841c:	0800844b 	.word	0x0800844b
 8008420:	0800844b 	.word	0x0800844b
 8008424:	0800844b 	.word	0x0800844b
 8008428:	08008443 	.word	0x08008443
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800842c:	f7fb ff5e 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 8008430:	61f8      	str	r0, [r7, #28]
        break;
 8008432:	e010      	b.n	8008456 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008434:	4b8f      	ldr	r3, [pc, #572]	@ (8008674 <UART_SetConfig+0x56c>)
 8008436:	61fb      	str	r3, [r7, #28]
        break;
 8008438:	e00d      	b.n	8008456 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800843a:	f7fb febf 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 800843e:	61f8      	str	r0, [r7, #28]
        break;
 8008440:	e009      	b.n	8008456 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008442:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008446:	61fb      	str	r3, [r7, #28]
        break;
 8008448:	e005      	b.n	8008456 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800844a:	2300      	movs	r3, #0
 800844c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008454:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008456:	69fb      	ldr	r3, [r7, #28]
 8008458:	2b00      	cmp	r3, #0
 800845a:	f000 80fb 	beq.w	8008654 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	685a      	ldr	r2, [r3, #4]
 8008462:	4613      	mov	r3, r2
 8008464:	005b      	lsls	r3, r3, #1
 8008466:	4413      	add	r3, r2
 8008468:	69fa      	ldr	r2, [r7, #28]
 800846a:	429a      	cmp	r2, r3
 800846c:	d305      	bcc.n	800847a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008474:	69fa      	ldr	r2, [r7, #28]
 8008476:	429a      	cmp	r2, r3
 8008478:	d903      	bls.n	8008482 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008480:	e0e8      	b.n	8008654 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008482:	69fb      	ldr	r3, [r7, #28]
 8008484:	2200      	movs	r2, #0
 8008486:	461c      	mov	r4, r3
 8008488:	4615      	mov	r5, r2
 800848a:	f04f 0200 	mov.w	r2, #0
 800848e:	f04f 0300 	mov.w	r3, #0
 8008492:	022b      	lsls	r3, r5, #8
 8008494:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008498:	0222      	lsls	r2, r4, #8
 800849a:	68f9      	ldr	r1, [r7, #12]
 800849c:	6849      	ldr	r1, [r1, #4]
 800849e:	0849      	lsrs	r1, r1, #1
 80084a0:	2000      	movs	r0, #0
 80084a2:	4688      	mov	r8, r1
 80084a4:	4681      	mov	r9, r0
 80084a6:	eb12 0a08 	adds.w	sl, r2, r8
 80084aa:	eb43 0b09 	adc.w	fp, r3, r9
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	603b      	str	r3, [r7, #0]
 80084b6:	607a      	str	r2, [r7, #4]
 80084b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084bc:	4650      	mov	r0, sl
 80084be:	4659      	mov	r1, fp
 80084c0:	f7f7 fed6 	bl	8000270 <__aeabi_uldivmod>
 80084c4:	4602      	mov	r2, r0
 80084c6:	460b      	mov	r3, r1
 80084c8:	4613      	mov	r3, r2
 80084ca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084d2:	d308      	bcc.n	80084e6 <UART_SetConfig+0x3de>
 80084d4:	69bb      	ldr	r3, [r7, #24]
 80084d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80084da:	d204      	bcs.n	80084e6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	69ba      	ldr	r2, [r7, #24]
 80084e2:	60da      	str	r2, [r3, #12]
 80084e4:	e0b6      	b.n	8008654 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80084ec:	e0b2      	b.n	8008654 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	69db      	ldr	r3, [r3, #28]
 80084f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084f6:	d15e      	bne.n	80085b6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80084f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80084fc:	2b08      	cmp	r3, #8
 80084fe:	d828      	bhi.n	8008552 <UART_SetConfig+0x44a>
 8008500:	a201      	add	r2, pc, #4	@ (adr r2, 8008508 <UART_SetConfig+0x400>)
 8008502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008506:	bf00      	nop
 8008508:	0800852d 	.word	0x0800852d
 800850c:	08008535 	.word	0x08008535
 8008510:	0800853d 	.word	0x0800853d
 8008514:	08008553 	.word	0x08008553
 8008518:	08008543 	.word	0x08008543
 800851c:	08008553 	.word	0x08008553
 8008520:	08008553 	.word	0x08008553
 8008524:	08008553 	.word	0x08008553
 8008528:	0800854b 	.word	0x0800854b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800852c:	f7fb fede 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 8008530:	61f8      	str	r0, [r7, #28]
        break;
 8008532:	e014      	b.n	800855e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008534:	f7fb fef0 	bl	8004318 <HAL_RCC_GetPCLK2Freq>
 8008538:	61f8      	str	r0, [r7, #28]
        break;
 800853a:	e010      	b.n	800855e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800853c:	4b4d      	ldr	r3, [pc, #308]	@ (8008674 <UART_SetConfig+0x56c>)
 800853e:	61fb      	str	r3, [r7, #28]
        break;
 8008540:	e00d      	b.n	800855e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008542:	f7fb fe3b 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8008546:	61f8      	str	r0, [r7, #28]
        break;
 8008548:	e009      	b.n	800855e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800854a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800854e:	61fb      	str	r3, [r7, #28]
        break;
 8008550:	e005      	b.n	800855e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008552:	2300      	movs	r3, #0
 8008554:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800855c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800855e:	69fb      	ldr	r3, [r7, #28]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d077      	beq.n	8008654 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	005a      	lsls	r2, r3, #1
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	085b      	lsrs	r3, r3, #1
 800856e:	441a      	add	r2, r3
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	fbb2 f3f3 	udiv	r3, r2, r3
 8008578:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800857a:	69bb      	ldr	r3, [r7, #24]
 800857c:	2b0f      	cmp	r3, #15
 800857e:	d916      	bls.n	80085ae <UART_SetConfig+0x4a6>
 8008580:	69bb      	ldr	r3, [r7, #24]
 8008582:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008586:	d212      	bcs.n	80085ae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	b29b      	uxth	r3, r3
 800858c:	f023 030f 	bic.w	r3, r3, #15
 8008590:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008592:	69bb      	ldr	r3, [r7, #24]
 8008594:	085b      	lsrs	r3, r3, #1
 8008596:	b29b      	uxth	r3, r3
 8008598:	f003 0307 	and.w	r3, r3, #7
 800859c:	b29a      	uxth	r2, r3
 800859e:	8afb      	ldrh	r3, [r7, #22]
 80085a0:	4313      	orrs	r3, r2
 80085a2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	8afa      	ldrh	r2, [r7, #22]
 80085aa:	60da      	str	r2, [r3, #12]
 80085ac:	e052      	b.n	8008654 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80085b4:	e04e      	b.n	8008654 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80085b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80085ba:	2b08      	cmp	r3, #8
 80085bc:	d827      	bhi.n	800860e <UART_SetConfig+0x506>
 80085be:	a201      	add	r2, pc, #4	@ (adr r2, 80085c4 <UART_SetConfig+0x4bc>)
 80085c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c4:	080085e9 	.word	0x080085e9
 80085c8:	080085f1 	.word	0x080085f1
 80085cc:	080085f9 	.word	0x080085f9
 80085d0:	0800860f 	.word	0x0800860f
 80085d4:	080085ff 	.word	0x080085ff
 80085d8:	0800860f 	.word	0x0800860f
 80085dc:	0800860f 	.word	0x0800860f
 80085e0:	0800860f 	.word	0x0800860f
 80085e4:	08008607 	.word	0x08008607
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085e8:	f7fb fe80 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 80085ec:	61f8      	str	r0, [r7, #28]
        break;
 80085ee:	e014      	b.n	800861a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085f0:	f7fb fe92 	bl	8004318 <HAL_RCC_GetPCLK2Freq>
 80085f4:	61f8      	str	r0, [r7, #28]
        break;
 80085f6:	e010      	b.n	800861a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085f8:	4b1e      	ldr	r3, [pc, #120]	@ (8008674 <UART_SetConfig+0x56c>)
 80085fa:	61fb      	str	r3, [r7, #28]
        break;
 80085fc:	e00d      	b.n	800861a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085fe:	f7fb fddd 	bl	80041bc <HAL_RCC_GetSysClockFreq>
 8008602:	61f8      	str	r0, [r7, #28]
        break;
 8008604:	e009      	b.n	800861a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008606:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800860a:	61fb      	str	r3, [r7, #28]
        break;
 800860c:	e005      	b.n	800861a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800860e:	2300      	movs	r3, #0
 8008610:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008618:	bf00      	nop
    }

    if (pclk != 0U)
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d019      	beq.n	8008654 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	085a      	lsrs	r2, r3, #1
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	441a      	add	r2, r3
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008632:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	2b0f      	cmp	r3, #15
 8008638:	d909      	bls.n	800864e <UART_SetConfig+0x546>
 800863a:	69bb      	ldr	r3, [r7, #24]
 800863c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008640:	d205      	bcs.n	800864e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008642:	69bb      	ldr	r3, [r7, #24]
 8008644:	b29a      	uxth	r2, r3
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	60da      	str	r2, [r3, #12]
 800864c:	e002      	b.n	8008654 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2200      	movs	r2, #0
 800865e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008660:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008664:	4618      	mov	r0, r3
 8008666:	3728      	adds	r7, #40	@ 0x28
 8008668:	46bd      	mov	sp, r7
 800866a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800866e:	bf00      	nop
 8008670:	40008000 	.word	0x40008000
 8008674:	00f42400 	.word	0x00f42400

08008678 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008684:	f003 0308 	and.w	r3, r3, #8
 8008688:	2b00      	cmp	r3, #0
 800868a:	d00a      	beq.n	80086a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	430a      	orrs	r2, r1
 80086a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a6:	f003 0301 	and.w	r3, r3, #1
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00a      	beq.n	80086c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	430a      	orrs	r2, r1
 80086c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c8:	f003 0302 	and.w	r3, r3, #2
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d00a      	beq.n	80086e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	430a      	orrs	r2, r1
 80086e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ea:	f003 0304 	and.w	r3, r3, #4
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d00a      	beq.n	8008708 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	430a      	orrs	r2, r1
 8008706:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800870c:	f003 0310 	and.w	r3, r3, #16
 8008710:	2b00      	cmp	r3, #0
 8008712:	d00a      	beq.n	800872a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	689b      	ldr	r3, [r3, #8]
 800871a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	430a      	orrs	r2, r1
 8008728:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800872e:	f003 0320 	and.w	r3, r3, #32
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00a      	beq.n	800874c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	689b      	ldr	r3, [r3, #8]
 800873c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	430a      	orrs	r2, r1
 800874a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008754:	2b00      	cmp	r3, #0
 8008756:	d01a      	beq.n	800878e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	430a      	orrs	r2, r1
 800876c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008772:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008776:	d10a      	bne.n	800878e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	430a      	orrs	r2, r1
 800878c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00a      	beq.n	80087b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	430a      	orrs	r2, r1
 80087ae:	605a      	str	r2, [r3, #4]
  }
}
 80087b0:	bf00      	nop
 80087b2:	370c      	adds	r7, #12
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b098      	sub	sp, #96	@ 0x60
 80087c0:	af02      	add	r7, sp, #8
 80087c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80087cc:	f7f9 fc52 	bl	8002074 <HAL_GetTick>
 80087d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f003 0308 	and.w	r3, r3, #8
 80087dc:	2b08      	cmp	r3, #8
 80087de:	d12e      	bne.n	800883e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087e8:	2200      	movs	r2, #0
 80087ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f000 f88c 	bl	800890c <UART_WaitOnFlagUntilTimeout>
 80087f4:	4603      	mov	r3, r0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d021      	beq.n	800883e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008802:	e853 3f00 	ldrex	r3, [r3]
 8008806:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008808:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800880a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800880e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	461a      	mov	r2, r3
 8008816:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008818:	647b      	str	r3, [r7, #68]	@ 0x44
 800881a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800881e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008820:	e841 2300 	strex	r3, r2, [r1]
 8008824:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1e6      	bne.n	80087fa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2220      	movs	r2, #32
 8008830:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e062      	b.n	8008904 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f003 0304 	and.w	r3, r3, #4
 8008848:	2b04      	cmp	r3, #4
 800884a:	d149      	bne.n	80088e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800884c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008850:	9300      	str	r3, [sp, #0]
 8008852:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008854:	2200      	movs	r2, #0
 8008856:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 f856 	bl	800890c <UART_WaitOnFlagUntilTimeout>
 8008860:	4603      	mov	r3, r0
 8008862:	2b00      	cmp	r3, #0
 8008864:	d03c      	beq.n	80088e0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800886e:	e853 3f00 	ldrex	r3, [r3]
 8008872:	623b      	str	r3, [r7, #32]
   return(result);
 8008874:	6a3b      	ldr	r3, [r7, #32]
 8008876:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800887a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	461a      	mov	r2, r3
 8008882:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008884:	633b      	str	r3, [r7, #48]	@ 0x30
 8008886:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008888:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800888a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800888c:	e841 2300 	strex	r3, r2, [r1]
 8008890:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1e6      	bne.n	8008866 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3308      	adds	r3, #8
 800889e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	e853 3f00 	ldrex	r3, [r3]
 80088a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f023 0301 	bic.w	r3, r3, #1
 80088ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	3308      	adds	r3, #8
 80088b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088b8:	61fa      	str	r2, [r7, #28]
 80088ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088bc:	69b9      	ldr	r1, [r7, #24]
 80088be:	69fa      	ldr	r2, [r7, #28]
 80088c0:	e841 2300 	strex	r3, r2, [r1]
 80088c4:	617b      	str	r3, [r7, #20]
   return(result);
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1e5      	bne.n	8008898 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2220      	movs	r2, #32
 80088d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088dc:	2303      	movs	r3, #3
 80088de:	e011      	b.n	8008904 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2220      	movs	r2, #32
 80088e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2220      	movs	r2, #32
 80088ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008902:	2300      	movs	r3, #0
}
 8008904:	4618      	mov	r0, r3
 8008906:	3758      	adds	r7, #88	@ 0x58
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}

0800890c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	60b9      	str	r1, [r7, #8]
 8008916:	603b      	str	r3, [r7, #0]
 8008918:	4613      	mov	r3, r2
 800891a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800891c:	e04f      	b.n	80089be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800891e:	69bb      	ldr	r3, [r7, #24]
 8008920:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008924:	d04b      	beq.n	80089be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008926:	f7f9 fba5 	bl	8002074 <HAL_GetTick>
 800892a:	4602      	mov	r2, r0
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	1ad3      	subs	r3, r2, r3
 8008930:	69ba      	ldr	r2, [r7, #24]
 8008932:	429a      	cmp	r2, r3
 8008934:	d302      	bcc.n	800893c <UART_WaitOnFlagUntilTimeout+0x30>
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d101      	bne.n	8008940 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800893c:	2303      	movs	r3, #3
 800893e:	e04e      	b.n	80089de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f003 0304 	and.w	r3, r3, #4
 800894a:	2b00      	cmp	r3, #0
 800894c:	d037      	beq.n	80089be <UART_WaitOnFlagUntilTimeout+0xb2>
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	2b80      	cmp	r3, #128	@ 0x80
 8008952:	d034      	beq.n	80089be <UART_WaitOnFlagUntilTimeout+0xb2>
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	2b40      	cmp	r3, #64	@ 0x40
 8008958:	d031      	beq.n	80089be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	69db      	ldr	r3, [r3, #28]
 8008960:	f003 0308 	and.w	r3, r3, #8
 8008964:	2b08      	cmp	r3, #8
 8008966:	d110      	bne.n	800898a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	2208      	movs	r2, #8
 800896e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008970:	68f8      	ldr	r0, [r7, #12]
 8008972:	f000 f8ff 	bl	8008b74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2208      	movs	r2, #8
 800897a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2200      	movs	r2, #0
 8008982:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008986:	2301      	movs	r3, #1
 8008988:	e029      	b.n	80089de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	69db      	ldr	r3, [r3, #28]
 8008990:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008994:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008998:	d111      	bne.n	80089be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f000 f8e5 	bl	8008b74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2220      	movs	r2, #32
 80089ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2200      	movs	r2, #0
 80089b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80089ba:	2303      	movs	r3, #3
 80089bc:	e00f      	b.n	80089de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	69da      	ldr	r2, [r3, #28]
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	4013      	ands	r3, r2
 80089c8:	68ba      	ldr	r2, [r7, #8]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	bf0c      	ite	eq
 80089ce:	2301      	moveq	r3, #1
 80089d0:	2300      	movne	r3, #0
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	461a      	mov	r2, r3
 80089d6:	79fb      	ldrb	r3, [r7, #7]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d0a0      	beq.n	800891e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3710      	adds	r7, #16
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}
	...

080089e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b097      	sub	sp, #92	@ 0x5c
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	60f8      	str	r0, [r7, #12]
 80089f0:	60b9      	str	r1, [r7, #8]
 80089f2:	4613      	mov	r3, r2
 80089f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	68ba      	ldr	r2, [r7, #8]
 80089fa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	88fa      	ldrh	r2, [r7, #6]
 8008a00:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	88fa      	ldrh	r2, [r7, #6]
 8008a08:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	689b      	ldr	r3, [r3, #8]
 8008a16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a1a:	d10e      	bne.n	8008a3a <UART_Start_Receive_IT+0x52>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	691b      	ldr	r3, [r3, #16]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d105      	bne.n	8008a30 <UART_Start_Receive_IT+0x48>
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008a2a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008a2e:	e02d      	b.n	8008a8c <UART_Start_Receive_IT+0xa4>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	22ff      	movs	r2, #255	@ 0xff
 8008a34:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008a38:	e028      	b.n	8008a8c <UART_Start_Receive_IT+0xa4>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d10d      	bne.n	8008a5e <UART_Start_Receive_IT+0x76>
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	691b      	ldr	r3, [r3, #16]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d104      	bne.n	8008a54 <UART_Start_Receive_IT+0x6c>
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	22ff      	movs	r2, #255	@ 0xff
 8008a4e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008a52:	e01b      	b.n	8008a8c <UART_Start_Receive_IT+0xa4>
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	227f      	movs	r2, #127	@ 0x7f
 8008a58:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008a5c:	e016      	b.n	8008a8c <UART_Start_Receive_IT+0xa4>
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a66:	d10d      	bne.n	8008a84 <UART_Start_Receive_IT+0x9c>
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	691b      	ldr	r3, [r3, #16]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d104      	bne.n	8008a7a <UART_Start_Receive_IT+0x92>
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	227f      	movs	r2, #127	@ 0x7f
 8008a74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008a78:	e008      	b.n	8008a8c <UART_Start_Receive_IT+0xa4>
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	223f      	movs	r2, #63	@ 0x3f
 8008a7e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008a82:	e003      	b.n	8008a8c <UART_Start_Receive_IT+0xa4>
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2222      	movs	r2, #34	@ 0x22
 8008a98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	3308      	adds	r3, #8
 8008aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008aa6:	e853 3f00 	ldrex	r3, [r3]
 8008aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aae:	f043 0301 	orr.w	r3, r3, #1
 8008ab2:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	3308      	adds	r3, #8
 8008aba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008abc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008abe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008ac2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ac4:	e841 2300 	strex	r3, r2, [r1]
 8008ac8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008aca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d1e5      	bne.n	8008a9c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ad8:	d107      	bne.n	8008aea <UART_Start_Receive_IT+0x102>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	691b      	ldr	r3, [r3, #16]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d103      	bne.n	8008aea <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	4a21      	ldr	r2, [pc, #132]	@ (8008b6c <UART_Start_Receive_IT+0x184>)
 8008ae6:	669a      	str	r2, [r3, #104]	@ 0x68
 8008ae8:	e002      	b.n	8008af0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	4a20      	ldr	r2, [pc, #128]	@ (8008b70 <UART_Start_Receive_IT+0x188>)
 8008aee:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	691b      	ldr	r3, [r3, #16]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d019      	beq.n	8008b2c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b00:	e853 3f00 	ldrex	r3, [r3]
 8008b04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b08:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	461a      	mov	r2, r3
 8008b14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b18:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008b1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b1e:	e841 2300 	strex	r3, r2, [r1]
 8008b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1e6      	bne.n	8008af8 <UART_Start_Receive_IT+0x110>
 8008b2a:	e018      	b.n	8008b5e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	e853 3f00 	ldrex	r3, [r3]
 8008b38:	613b      	str	r3, [r7, #16]
   return(result);
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	f043 0320 	orr.w	r3, r3, #32
 8008b40:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	461a      	mov	r2, r3
 8008b48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b4a:	623b      	str	r3, [r7, #32]
 8008b4c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b4e:	69f9      	ldr	r1, [r7, #28]
 8008b50:	6a3a      	ldr	r2, [r7, #32]
 8008b52:	e841 2300 	strex	r3, r2, [r1]
 8008b56:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b58:	69bb      	ldr	r3, [r7, #24]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d1e6      	bne.n	8008b2c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	375c      	adds	r7, #92	@ 0x5c
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr
 8008b6c:	08008e79 	.word	0x08008e79
 8008b70:	08008cbd 	.word	0x08008cbd

08008b74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b095      	sub	sp, #84	@ 0x54
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b84:	e853 3f00 	ldrex	r3, [r3]
 8008b88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	461a      	mov	r2, r3
 8008b98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ba0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ba2:	e841 2300 	strex	r3, r2, [r1]
 8008ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d1e6      	bne.n	8008b7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	3308      	adds	r3, #8
 8008bb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb6:	6a3b      	ldr	r3, [r7, #32]
 8008bb8:	e853 3f00 	ldrex	r3, [r3]
 8008bbc:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bbe:	69fb      	ldr	r3, [r7, #28]
 8008bc0:	f023 0301 	bic.w	r3, r3, #1
 8008bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3308      	adds	r3, #8
 8008bcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bd6:	e841 2300 	strex	r3, r2, [r1]
 8008bda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d1e5      	bne.n	8008bae <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d118      	bne.n	8008c1c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	e853 3f00 	ldrex	r3, [r3]
 8008bf6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	f023 0310 	bic.w	r3, r3, #16
 8008bfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	461a      	mov	r2, r3
 8008c06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c08:	61bb      	str	r3, [r7, #24]
 8008c0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0c:	6979      	ldr	r1, [r7, #20]
 8008c0e:	69ba      	ldr	r2, [r7, #24]
 8008c10:	e841 2300 	strex	r3, r2, [r1]
 8008c14:	613b      	str	r3, [r7, #16]
   return(result);
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1e6      	bne.n	8008bea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2220      	movs	r2, #32
 8008c20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008c30:	bf00      	nop
 8008c32:	3754      	adds	r7, #84	@ 0x54
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	2200      	movs	r2, #0
 8008c56:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	f7ff fa3e 	bl	80080dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c60:	bf00      	nop
 8008c62:	3710      	adds	r7, #16
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b088      	sub	sp, #32
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	e853 3f00 	ldrex	r3, [r3]
 8008c7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c84:	61fb      	str	r3, [r7, #28]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	69fb      	ldr	r3, [r7, #28]
 8008c8e:	61bb      	str	r3, [r7, #24]
 8008c90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c92:	6979      	ldr	r1, [r7, #20]
 8008c94:	69ba      	ldr	r2, [r7, #24]
 8008c96:	e841 2300 	strex	r3, r2, [r1]
 8008c9a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d1e6      	bne.n	8008c70 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2220      	movs	r2, #32
 8008ca6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2200      	movs	r2, #0
 8008cac:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f7ff fa0a 	bl	80080c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cb4:	bf00      	nop
 8008cb6:	3720      	adds	r7, #32
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}

08008cbc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b09c      	sub	sp, #112	@ 0x70
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008cca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cd4:	2b22      	cmp	r3, #34	@ 0x22
 8008cd6:	f040 80be 	bne.w	8008e56 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008ce0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008ce4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008ce8:	b2d9      	uxtb	r1, r3
 8008cea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008cee:	b2da      	uxtb	r2, r3
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cf4:	400a      	ands	r2, r1
 8008cf6:	b2d2      	uxtb	r2, r2
 8008cf8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cfe:	1c5a      	adds	r2, r3, #1
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	3b01      	subs	r3, #1
 8008d0e:	b29a      	uxth	r2, r3
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f040 80a3 	bne.w	8008e6a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d2c:	e853 3f00 	ldrex	r3, [r3]
 8008d30:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	461a      	mov	r2, r3
 8008d40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008d42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d44:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d4a:	e841 2300 	strex	r3, r2, [r1]
 8008d4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d1e6      	bne.n	8008d24 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	3308      	adds	r3, #8
 8008d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d60:	e853 3f00 	ldrex	r3, [r3]
 8008d64:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d68:	f023 0301 	bic.w	r3, r3, #1
 8008d6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3308      	adds	r3, #8
 8008d74:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008d76:	647a      	str	r2, [r7, #68]	@ 0x44
 8008d78:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d7e:	e841 2300 	strex	r3, r2, [r1]
 8008d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d1e5      	bne.n	8008d56 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2220      	movs	r2, #32
 8008d8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a34      	ldr	r2, [pc, #208]	@ (8008e74 <UART_RxISR_8BIT+0x1b8>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d01f      	beq.n	8008de8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d018      	beq.n	8008de8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dbe:	e853 3f00 	ldrex	r3, [r3]
 8008dc2:	623b      	str	r3, [r7, #32]
   return(result);
 8008dc4:	6a3b      	ldr	r3, [r7, #32]
 8008dc6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008dca:	663b      	str	r3, [r7, #96]	@ 0x60
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008dd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008dd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ddc:	e841 2300 	strex	r3, r2, [r1]
 8008de0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d1e6      	bne.n	8008db6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d12e      	bne.n	8008e4e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	e853 3f00 	ldrex	r3, [r3]
 8008e02:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f023 0310 	bic.w	r3, r3, #16
 8008e0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	461a      	mov	r2, r3
 8008e12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e14:	61fb      	str	r3, [r7, #28]
 8008e16:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e18:	69b9      	ldr	r1, [r7, #24]
 8008e1a:	69fa      	ldr	r2, [r7, #28]
 8008e1c:	e841 2300 	strex	r3, r2, [r1]
 8008e20:	617b      	str	r3, [r7, #20]
   return(result);
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d1e6      	bne.n	8008df6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	69db      	ldr	r3, [r3, #28]
 8008e2e:	f003 0310 	and.w	r3, r3, #16
 8008e32:	2b10      	cmp	r3, #16
 8008e34:	d103      	bne.n	8008e3e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2210      	movs	r2, #16
 8008e3c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e44:	4619      	mov	r1, r3
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f7ff f952 	bl	80080f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e4c:	e00d      	b.n	8008e6a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f7f7 fd4c 	bl	80008ec <HAL_UART_RxCpltCallback>
}
 8008e54:	e009      	b.n	8008e6a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	8b1b      	ldrh	r3, [r3, #24]
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f042 0208 	orr.w	r2, r2, #8
 8008e66:	b292      	uxth	r2, r2
 8008e68:	831a      	strh	r2, [r3, #24]
}
 8008e6a:	bf00      	nop
 8008e6c:	3770      	adds	r7, #112	@ 0x70
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}
 8008e72:	bf00      	nop
 8008e74:	40008000 	.word	0x40008000

08008e78 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b09c      	sub	sp, #112	@ 0x70
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e86:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e90:	2b22      	cmp	r3, #34	@ 0x22
 8008e92:	f040 80be 	bne.w	8009012 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008e9c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ea4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008ea6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008eaa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008eae:	4013      	ands	r3, r2
 8008eb0:	b29a      	uxth	r2, r3
 8008eb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008eb4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008eba:	1c9a      	adds	r2, r3, #2
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	3b01      	subs	r3, #1
 8008eca:	b29a      	uxth	r2, r3
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ed8:	b29b      	uxth	r3, r3
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	f040 80a3 	bne.w	8009026 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008eee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ef0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ef4:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	461a      	mov	r2, r3
 8008efc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008efe:	657b      	str	r3, [r7, #84]	@ 0x54
 8008f00:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008f04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008f06:	e841 2300 	strex	r3, r2, [r1]
 8008f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008f0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1e6      	bne.n	8008ee0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	3308      	adds	r3, #8
 8008f18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f1c:	e853 3f00 	ldrex	r3, [r3]
 8008f20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f24:	f023 0301 	bic.w	r3, r3, #1
 8008f28:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	3308      	adds	r3, #8
 8008f30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008f32:	643a      	str	r2, [r7, #64]	@ 0x40
 8008f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f3a:	e841 2300 	strex	r3, r2, [r1]
 8008f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1e5      	bne.n	8008f12 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2220      	movs	r2, #32
 8008f4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2200      	movs	r2, #0
 8008f52:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a34      	ldr	r2, [pc, #208]	@ (8009030 <UART_RxISR_16BIT+0x1b8>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d01f      	beq.n	8008fa4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	685b      	ldr	r3, [r3, #4]
 8008f6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d018      	beq.n	8008fa4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f78:	6a3b      	ldr	r3, [r7, #32]
 8008f7a:	e853 3f00 	ldrex	r3, [r3]
 8008f7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f80:	69fb      	ldr	r3, [r7, #28]
 8008f82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f92:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f98:	e841 2300 	strex	r3, r2, [r1]
 8008f9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d1e6      	bne.n	8008f72 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fa8:	2b01      	cmp	r3, #1
 8008faa:	d12e      	bne.n	800900a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	e853 3f00 	ldrex	r3, [r3]
 8008fbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	f023 0310 	bic.w	r3, r3, #16
 8008fc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	461a      	mov	r2, r3
 8008fce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fd0:	61bb      	str	r3, [r7, #24]
 8008fd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd4:	6979      	ldr	r1, [r7, #20]
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	e841 2300 	strex	r3, r2, [r1]
 8008fdc:	613b      	str	r3, [r7, #16]
   return(result);
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d1e6      	bne.n	8008fb2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	69db      	ldr	r3, [r3, #28]
 8008fea:	f003 0310 	and.w	r3, r3, #16
 8008fee:	2b10      	cmp	r3, #16
 8008ff0:	d103      	bne.n	8008ffa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	2210      	movs	r2, #16
 8008ff8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009000:	4619      	mov	r1, r3
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f7ff f874 	bl	80080f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009008:	e00d      	b.n	8009026 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f7f7 fc6e 	bl	80008ec <HAL_UART_RxCpltCallback>
}
 8009010:	e009      	b.n	8009026 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	8b1b      	ldrh	r3, [r3, #24]
 8009018:	b29a      	uxth	r2, r3
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f042 0208 	orr.w	r2, r2, #8
 8009022:	b292      	uxth	r2, r2
 8009024:	831a      	strh	r2, [r3, #24]
}
 8009026:	bf00      	nop
 8009028:	3770      	adds	r7, #112	@ 0x70
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
 800902e:	bf00      	nop
 8009030:	40008000 	.word	0x40008000

08009034 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009034:	b480      	push	{r7}
 8009036:	b083      	sub	sp, #12
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800903c:	bf00      	nop
 800903e:	370c      	adds	r7, #12
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr

08009048 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009048:	b480      	push	{r7}
 800904a:	b085      	sub	sp, #20
 800904c:	af00      	add	r7, sp, #0
 800904e:	4603      	mov	r3, r0
 8009050:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009052:	2300      	movs	r3, #0
 8009054:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009056:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800905a:	2b84      	cmp	r3, #132	@ 0x84
 800905c:	d005      	beq.n	800906a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800905e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	4413      	add	r3, r2
 8009066:	3303      	adds	r3, #3
 8009068:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800906a:	68fb      	ldr	r3, [r7, #12]
}
 800906c:	4618      	mov	r0, r3
 800906e:	3714      	adds	r7, #20
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr

08009078 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800907c:	f000 fde2 	bl	8009c44 <vTaskStartScheduler>
  
  return osOK;
 8009080:	2300      	movs	r3, #0
}
 8009082:	4618      	mov	r0, r3
 8009084:	bd80      	pop	{r7, pc}

08009086 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009086:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009088:	b089      	sub	sp, #36	@ 0x24
 800908a:	af04      	add	r7, sp, #16
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	695b      	ldr	r3, [r3, #20]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d020      	beq.n	80090da <osThreadCreate+0x54>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	699b      	ldr	r3, [r3, #24]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d01c      	beq.n	80090da <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	685c      	ldr	r4, [r3, #4]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	691e      	ldr	r6, [r3, #16]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7ff ffc8 	bl	8009048 <makeFreeRtosPriority>
 80090b8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80090c2:	9202      	str	r2, [sp, #8]
 80090c4:	9301      	str	r3, [sp, #4]
 80090c6:	9100      	str	r1, [sp, #0]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	4632      	mov	r2, r6
 80090cc:	4629      	mov	r1, r5
 80090ce:	4620      	mov	r0, r4
 80090d0:	f000 fbd2 	bl	8009878 <xTaskCreateStatic>
 80090d4:	4603      	mov	r3, r0
 80090d6:	60fb      	str	r3, [r7, #12]
 80090d8:	e01c      	b.n	8009114 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	685c      	ldr	r4, [r3, #4]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80090e6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80090ee:	4618      	mov	r0, r3
 80090f0:	f7ff ffaa 	bl	8009048 <makeFreeRtosPriority>
 80090f4:	4602      	mov	r2, r0
 80090f6:	f107 030c 	add.w	r3, r7, #12
 80090fa:	9301      	str	r3, [sp, #4]
 80090fc:	9200      	str	r2, [sp, #0]
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	4632      	mov	r2, r6
 8009102:	4629      	mov	r1, r5
 8009104:	4620      	mov	r0, r4
 8009106:	f000 fc17 	bl	8009938 <xTaskCreate>
 800910a:	4603      	mov	r3, r0
 800910c:	2b01      	cmp	r3, #1
 800910e:	d001      	beq.n	8009114 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009110:	2300      	movs	r3, #0
 8009112:	e000      	b.n	8009116 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009114:	68fb      	ldr	r3, [r7, #12]
}
 8009116:	4618      	mov	r0, r3
 8009118:	3714      	adds	r7, #20
 800911a:	46bd      	mov	sp, r7
 800911c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800911e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800911e:	b580      	push	{r7, lr}
 8009120:	b084      	sub	sp, #16
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <osDelay+0x16>
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	e000      	b.n	8009136 <osDelay+0x18>
 8009134:	2301      	movs	r3, #1
 8009136:	4618      	mov	r0, r3
 8009138:	f000 fd4e 	bl	8009bd8 <vTaskDelay>
  
  return osOK;
 800913c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800913e:	4618      	mov	r0, r3
 8009140:	3710      	adds	r7, #16
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}

08009146 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009146:	b480      	push	{r7}
 8009148:	b083      	sub	sp, #12
 800914a:	af00      	add	r7, sp, #0
 800914c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f103 0208 	add.w	r2, r3, #8
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800915e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f103 0208 	add.w	r2, r3, #8
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f103 0208 	add.w	r2, r3, #8
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800917a:	bf00      	nop
 800917c:	370c      	adds	r7, #12
 800917e:	46bd      	mov	sp, r7
 8009180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009184:	4770      	bx	lr

08009186 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009186:	b480      	push	{r7}
 8009188:	b083      	sub	sp, #12
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2200      	movs	r2, #0
 8009192:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009194:	bf00      	nop
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr

080091a0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091a0:	b480      	push	{r7}
 80091a2:	b085      	sub	sp, #20
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	68fa      	ldr	r2, [r7, #12]
 80091b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	689a      	ldr	r2, [r3, #8]
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	683a      	ldr	r2, [r7, #0]
 80091c4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	683a      	ldr	r2, [r7, #0]
 80091ca:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	687a      	ldr	r2, [r7, #4]
 80091d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	1c5a      	adds	r2, r3, #1
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	601a      	str	r2, [r3, #0]
}
 80091dc:	bf00      	nop
 80091de:	3714      	adds	r7, #20
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr

080091e8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091e8:	b480      	push	{r7}
 80091ea:	b085      	sub	sp, #20
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80091fe:	d103      	bne.n	8009208 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	691b      	ldr	r3, [r3, #16]
 8009204:	60fb      	str	r3, [r7, #12]
 8009206:	e00c      	b.n	8009222 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	3308      	adds	r3, #8
 800920c:	60fb      	str	r3, [r7, #12]
 800920e:	e002      	b.n	8009216 <vListInsert+0x2e>
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	60fb      	str	r3, [r7, #12]
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68ba      	ldr	r2, [r7, #8]
 800921e:	429a      	cmp	r2, r3
 8009220:	d2f6      	bcs.n	8009210 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	685a      	ldr	r2, [r3, #4]
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	683a      	ldr	r2, [r7, #0]
 8009230:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	68fa      	ldr	r2, [r7, #12]
 8009236:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	683a      	ldr	r2, [r7, #0]
 800923c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	1c5a      	adds	r2, r3, #1
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	601a      	str	r2, [r3, #0]
}
 800924e:	bf00      	nop
 8009250:	3714      	adds	r7, #20
 8009252:	46bd      	mov	sp, r7
 8009254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009258:	4770      	bx	lr

0800925a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800925a:	b480      	push	{r7}
 800925c:	b085      	sub	sp, #20
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	691b      	ldr	r3, [r3, #16]
 8009266:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	6892      	ldr	r2, [r2, #8]
 8009270:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	689b      	ldr	r3, [r3, #8]
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	6852      	ldr	r2, [r2, #4]
 800927a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	429a      	cmp	r2, r3
 8009284:	d103      	bne.n	800928e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	689a      	ldr	r2, [r3, #8]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2200      	movs	r2, #0
 8009292:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	1e5a      	subs	r2, r3, #1
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3714      	adds	r7, #20
 80092a6:	46bd      	mov	sp, r7
 80092a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ac:	4770      	bx	lr
	...

080092b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b084      	sub	sp, #16
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d10b      	bne.n	80092dc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80092c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c8:	f383 8811 	msr	BASEPRI, r3
 80092cc:	f3bf 8f6f 	isb	sy
 80092d0:	f3bf 8f4f 	dsb	sy
 80092d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80092d6:	bf00      	nop
 80092d8:	bf00      	nop
 80092da:	e7fd      	b.n	80092d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80092dc:	f001 fba4 	bl	800aa28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092e8:	68f9      	ldr	r1, [r7, #12]
 80092ea:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80092ec:	fb01 f303 	mul.w	r3, r1, r3
 80092f0:	441a      	add	r2, r3
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2200      	movs	r2, #0
 80092fa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681a      	ldr	r2, [r3, #0]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681a      	ldr	r2, [r3, #0]
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800930c:	3b01      	subs	r3, #1
 800930e:	68f9      	ldr	r1, [r7, #12]
 8009310:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009312:	fb01 f303 	mul.w	r3, r1, r3
 8009316:	441a      	add	r2, r3
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	22ff      	movs	r2, #255	@ 0xff
 8009320:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	22ff      	movs	r2, #255	@ 0xff
 8009328:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d114      	bne.n	800935c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	691b      	ldr	r3, [r3, #16]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d01a      	beq.n	8009370 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	3310      	adds	r3, #16
 800933e:	4618      	mov	r0, r3
 8009340:	f000 feda 	bl	800a0f8 <xTaskRemoveFromEventList>
 8009344:	4603      	mov	r3, r0
 8009346:	2b00      	cmp	r3, #0
 8009348:	d012      	beq.n	8009370 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800934a:	4b0d      	ldr	r3, [pc, #52]	@ (8009380 <xQueueGenericReset+0xd0>)
 800934c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009350:	601a      	str	r2, [r3, #0]
 8009352:	f3bf 8f4f 	dsb	sy
 8009356:	f3bf 8f6f 	isb	sy
 800935a:	e009      	b.n	8009370 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	3310      	adds	r3, #16
 8009360:	4618      	mov	r0, r3
 8009362:	f7ff fef0 	bl	8009146 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	3324      	adds	r3, #36	@ 0x24
 800936a:	4618      	mov	r0, r3
 800936c:	f7ff feeb 	bl	8009146 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009370:	f001 fb8c 	bl	800aa8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009374:	2301      	movs	r3, #1
}
 8009376:	4618      	mov	r0, r3
 8009378:	3710      	adds	r7, #16
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	e000ed04 	.word	0xe000ed04

08009384 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009384:	b580      	push	{r7, lr}
 8009386:	b08a      	sub	sp, #40	@ 0x28
 8009388:	af02      	add	r7, sp, #8
 800938a:	60f8      	str	r0, [r7, #12]
 800938c:	60b9      	str	r1, [r7, #8]
 800938e:	4613      	mov	r3, r2
 8009390:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d10b      	bne.n	80093b0 <xQueueGenericCreate+0x2c>
	__asm volatile
 8009398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939c:	f383 8811 	msr	BASEPRI, r3
 80093a0:	f3bf 8f6f 	isb	sy
 80093a4:	f3bf 8f4f 	dsb	sy
 80093a8:	613b      	str	r3, [r7, #16]
}
 80093aa:	bf00      	nop
 80093ac:	bf00      	nop
 80093ae:	e7fd      	b.n	80093ac <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	68ba      	ldr	r2, [r7, #8]
 80093b4:	fb02 f303 	mul.w	r3, r2, r3
 80093b8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80093ba:	69fb      	ldr	r3, [r7, #28]
 80093bc:	3348      	adds	r3, #72	@ 0x48
 80093be:	4618      	mov	r0, r3
 80093c0:	f001 fc54 	bl	800ac6c <pvPortMalloc>
 80093c4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80093c6:	69bb      	ldr	r3, [r7, #24]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d011      	beq.n	80093f0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80093cc:	69bb      	ldr	r3, [r7, #24]
 80093ce:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	3348      	adds	r3, #72	@ 0x48
 80093d4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80093d6:	69bb      	ldr	r3, [r7, #24]
 80093d8:	2200      	movs	r2, #0
 80093da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80093de:	79fa      	ldrb	r2, [r7, #7]
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	9300      	str	r3, [sp, #0]
 80093e4:	4613      	mov	r3, r2
 80093e6:	697a      	ldr	r2, [r7, #20]
 80093e8:	68b9      	ldr	r1, [r7, #8]
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f000 f805 	bl	80093fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80093f0:	69bb      	ldr	r3, [r7, #24]
	}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3720      	adds	r7, #32
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}

080093fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80093fa:	b580      	push	{r7, lr}
 80093fc:	b084      	sub	sp, #16
 80093fe:	af00      	add	r7, sp, #0
 8009400:	60f8      	str	r0, [r7, #12]
 8009402:	60b9      	str	r1, [r7, #8]
 8009404:	607a      	str	r2, [r7, #4]
 8009406:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d103      	bne.n	8009416 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	69ba      	ldr	r2, [r7, #24]
 8009412:	601a      	str	r2, [r3, #0]
 8009414:	e002      	b.n	800941c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009416:	69bb      	ldr	r3, [r7, #24]
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	68fa      	ldr	r2, [r7, #12]
 8009420:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009422:	69bb      	ldr	r3, [r7, #24]
 8009424:	68ba      	ldr	r2, [r7, #8]
 8009426:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009428:	2101      	movs	r1, #1
 800942a:	69b8      	ldr	r0, [r7, #24]
 800942c:	f7ff ff40 	bl	80092b0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009430:	bf00      	nop
 8009432:	3710      	adds	r7, #16
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}

08009438 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b08e      	sub	sp, #56	@ 0x38
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009448:	2b00      	cmp	r3, #0
 800944a:	d10b      	bne.n	8009464 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800944c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009450:	f383 8811 	msr	BASEPRI, r3
 8009454:	f3bf 8f6f 	isb	sy
 8009458:	f3bf 8f4f 	dsb	sy
 800945c:	623b      	str	r3, [r7, #32]
}
 800945e:	bf00      	nop
 8009460:	bf00      	nop
 8009462:	e7fd      	b.n	8009460 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00b      	beq.n	8009484 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800946c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009470:	f383 8811 	msr	BASEPRI, r3
 8009474:	f3bf 8f6f 	isb	sy
 8009478:	f3bf 8f4f 	dsb	sy
 800947c:	61fb      	str	r3, [r7, #28]
}
 800947e:	bf00      	nop
 8009480:	bf00      	nop
 8009482:	e7fd      	b.n	8009480 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d103      	bne.n	8009494 <xQueueGiveFromISR+0x5c>
 800948c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d101      	bne.n	8009498 <xQueueGiveFromISR+0x60>
 8009494:	2301      	movs	r3, #1
 8009496:	e000      	b.n	800949a <xQueueGiveFromISR+0x62>
 8009498:	2300      	movs	r3, #0
 800949a:	2b00      	cmp	r3, #0
 800949c:	d10b      	bne.n	80094b6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800949e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a2:	f383 8811 	msr	BASEPRI, r3
 80094a6:	f3bf 8f6f 	isb	sy
 80094aa:	f3bf 8f4f 	dsb	sy
 80094ae:	61bb      	str	r3, [r7, #24]
}
 80094b0:	bf00      	nop
 80094b2:	bf00      	nop
 80094b4:	e7fd      	b.n	80094b2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80094b6:	f001 fb97 	bl	800abe8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80094ba:	f3ef 8211 	mrs	r2, BASEPRI
 80094be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c2:	f383 8811 	msr	BASEPRI, r3
 80094c6:	f3bf 8f6f 	isb	sy
 80094ca:	f3bf 8f4f 	dsb	sy
 80094ce:	617a      	str	r2, [r7, #20]
 80094d0:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80094d2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80094d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094da:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80094dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d22b      	bcs.n	800953e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80094e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80094ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80094f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f2:	1c5a      	adds	r2, r3, #1
 80094f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80094f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80094fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009500:	d112      	bne.n	8009528 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009506:	2b00      	cmp	r3, #0
 8009508:	d016      	beq.n	8009538 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800950a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800950c:	3324      	adds	r3, #36	@ 0x24
 800950e:	4618      	mov	r0, r3
 8009510:	f000 fdf2 	bl	800a0f8 <xTaskRemoveFromEventList>
 8009514:	4603      	mov	r3, r0
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00e      	beq.n	8009538 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d00b      	beq.n	8009538 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	2201      	movs	r2, #1
 8009524:	601a      	str	r2, [r3, #0]
 8009526:	e007      	b.n	8009538 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009528:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800952c:	3301      	adds	r3, #1
 800952e:	b2db      	uxtb	r3, r3
 8009530:	b25a      	sxtb	r2, r3
 8009532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009538:	2301      	movs	r3, #1
 800953a:	637b      	str	r3, [r7, #52]	@ 0x34
 800953c:	e001      	b.n	8009542 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800953e:	2300      	movs	r3, #0
 8009540:	637b      	str	r3, [r7, #52]	@ 0x34
 8009542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009544:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800954c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800954e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009550:	4618      	mov	r0, r3
 8009552:	3738      	adds	r7, #56	@ 0x38
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}

08009558 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b08e      	sub	sp, #56	@ 0x38
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009562:	2300      	movs	r3, #0
 8009564:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800956a:	2300      	movs	r3, #0
 800956c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800956e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009570:	2b00      	cmp	r3, #0
 8009572:	d10b      	bne.n	800958c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009578:	f383 8811 	msr	BASEPRI, r3
 800957c:	f3bf 8f6f 	isb	sy
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	623b      	str	r3, [r7, #32]
}
 8009586:	bf00      	nop
 8009588:	bf00      	nop
 800958a:	e7fd      	b.n	8009588 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800958c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800958e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009590:	2b00      	cmp	r3, #0
 8009592:	d00b      	beq.n	80095ac <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009598:	f383 8811 	msr	BASEPRI, r3
 800959c:	f3bf 8f6f 	isb	sy
 80095a0:	f3bf 8f4f 	dsb	sy
 80095a4:	61fb      	str	r3, [r7, #28]
}
 80095a6:	bf00      	nop
 80095a8:	bf00      	nop
 80095aa:	e7fd      	b.n	80095a8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80095ac:	f000 ff6a 	bl	800a484 <xTaskGetSchedulerState>
 80095b0:	4603      	mov	r3, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d102      	bne.n	80095bc <xQueueSemaphoreTake+0x64>
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d101      	bne.n	80095c0 <xQueueSemaphoreTake+0x68>
 80095bc:	2301      	movs	r3, #1
 80095be:	e000      	b.n	80095c2 <xQueueSemaphoreTake+0x6a>
 80095c0:	2300      	movs	r3, #0
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d10b      	bne.n	80095de <xQueueSemaphoreTake+0x86>
	__asm volatile
 80095c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ca:	f383 8811 	msr	BASEPRI, r3
 80095ce:	f3bf 8f6f 	isb	sy
 80095d2:	f3bf 8f4f 	dsb	sy
 80095d6:	61bb      	str	r3, [r7, #24]
}
 80095d8:	bf00      	nop
 80095da:	bf00      	nop
 80095dc:	e7fd      	b.n	80095da <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80095de:	f001 fa23 	bl	800aa28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80095e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095e6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80095e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d024      	beq.n	8009638 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80095ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f0:	1e5a      	subs	r2, r3, #1
 80095f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80095f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d104      	bne.n	8009608 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80095fe:	f001 f865 	bl	800a6cc <pvTaskIncrementMutexHeldCount>
 8009602:	4602      	mov	r2, r0
 8009604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009606:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800960a:	691b      	ldr	r3, [r3, #16]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d00f      	beq.n	8009630 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009612:	3310      	adds	r3, #16
 8009614:	4618      	mov	r0, r3
 8009616:	f000 fd6f 	bl	800a0f8 <xTaskRemoveFromEventList>
 800961a:	4603      	mov	r3, r0
 800961c:	2b00      	cmp	r3, #0
 800961e:	d007      	beq.n	8009630 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009620:	4b54      	ldr	r3, [pc, #336]	@ (8009774 <xQueueSemaphoreTake+0x21c>)
 8009622:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009626:	601a      	str	r2, [r3, #0]
 8009628:	f3bf 8f4f 	dsb	sy
 800962c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009630:	f001 fa2c 	bl	800aa8c <vPortExitCritical>
				return pdPASS;
 8009634:	2301      	movs	r3, #1
 8009636:	e098      	b.n	800976a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d112      	bne.n	8009664 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800963e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009640:	2b00      	cmp	r3, #0
 8009642:	d00b      	beq.n	800965c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009648:	f383 8811 	msr	BASEPRI, r3
 800964c:	f3bf 8f6f 	isb	sy
 8009650:	f3bf 8f4f 	dsb	sy
 8009654:	617b      	str	r3, [r7, #20]
}
 8009656:	bf00      	nop
 8009658:	bf00      	nop
 800965a:	e7fd      	b.n	8009658 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800965c:	f001 fa16 	bl	800aa8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009660:	2300      	movs	r3, #0
 8009662:	e082      	b.n	800976a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009664:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009666:	2b00      	cmp	r3, #0
 8009668:	d106      	bne.n	8009678 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800966a:	f107 030c 	add.w	r3, r7, #12
 800966e:	4618      	mov	r0, r3
 8009670:	f000 fda6 	bl	800a1c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009674:	2301      	movs	r3, #1
 8009676:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009678:	f001 fa08 	bl	800aa8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800967c:	f000 fb4c 	bl	8009d18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009680:	f001 f9d2 	bl	800aa28 <vPortEnterCritical>
 8009684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009686:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800968a:	b25b      	sxtb	r3, r3
 800968c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009690:	d103      	bne.n	800969a <xQueueSemaphoreTake+0x142>
 8009692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009694:	2200      	movs	r2, #0
 8009696:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800969a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800969c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096a0:	b25b      	sxtb	r3, r3
 80096a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096a6:	d103      	bne.n	80096b0 <xQueueSemaphoreTake+0x158>
 80096a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096aa:	2200      	movs	r2, #0
 80096ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096b0:	f001 f9ec 	bl	800aa8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80096b4:	463a      	mov	r2, r7
 80096b6:	f107 030c 	add.w	r3, r7, #12
 80096ba:	4611      	mov	r1, r2
 80096bc:	4618      	mov	r0, r3
 80096be:	f000 fd95 	bl	800a1ec <xTaskCheckForTimeOut>
 80096c2:	4603      	mov	r3, r0
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d132      	bne.n	800972e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80096c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80096ca:	f000 f8bf 	bl	800984c <prvIsQueueEmpty>
 80096ce:	4603      	mov	r3, r0
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d026      	beq.n	8009722 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d109      	bne.n	80096f0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80096dc:	f001 f9a4 	bl	800aa28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80096e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	4618      	mov	r0, r3
 80096e6:	f000 feeb 	bl	800a4c0 <xTaskPriorityInherit>
 80096ea:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80096ec:	f001 f9ce 	bl	800aa8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80096f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f2:	3324      	adds	r3, #36	@ 0x24
 80096f4:	683a      	ldr	r2, [r7, #0]
 80096f6:	4611      	mov	r1, r2
 80096f8:	4618      	mov	r0, r3
 80096fa:	f000 fcd7 	bl	800a0ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80096fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009700:	f000 f852 	bl	80097a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009704:	f000 fb16 	bl	8009d34 <xTaskResumeAll>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	f47f af67 	bne.w	80095de <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009710:	4b18      	ldr	r3, [pc, #96]	@ (8009774 <xQueueSemaphoreTake+0x21c>)
 8009712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009716:	601a      	str	r2, [r3, #0]
 8009718:	f3bf 8f4f 	dsb	sy
 800971c:	f3bf 8f6f 	isb	sy
 8009720:	e75d      	b.n	80095de <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009722:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009724:	f000 f840 	bl	80097a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009728:	f000 fb04 	bl	8009d34 <xTaskResumeAll>
 800972c:	e757      	b.n	80095de <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800972e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009730:	f000 f83a 	bl	80097a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009734:	f000 fafe 	bl	8009d34 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009738:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800973a:	f000 f887 	bl	800984c <prvIsQueueEmpty>
 800973e:	4603      	mov	r3, r0
 8009740:	2b00      	cmp	r3, #0
 8009742:	f43f af4c 	beq.w	80095de <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009748:	2b00      	cmp	r3, #0
 800974a:	d00d      	beq.n	8009768 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800974c:	f001 f96c 	bl	800aa28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009750:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009752:	f000 f811 	bl	8009778 <prvGetDisinheritPriorityAfterTimeout>
 8009756:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800975e:	4618      	mov	r0, r3
 8009760:	f000 ff24 	bl	800a5ac <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009764:	f001 f992 	bl	800aa8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009768:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800976a:	4618      	mov	r0, r3
 800976c:	3738      	adds	r7, #56	@ 0x38
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	e000ed04 	.word	0xe000ed04

08009778 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009778:	b480      	push	{r7}
 800977a:	b085      	sub	sp, #20
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009784:	2b00      	cmp	r3, #0
 8009786:	d006      	beq.n	8009796 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f1c3 0307 	rsb	r3, r3, #7
 8009792:	60fb      	str	r3, [r7, #12]
 8009794:	e001      	b.n	800979a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009796:	2300      	movs	r3, #0
 8009798:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800979a:	68fb      	ldr	r3, [r7, #12]
	}
 800979c:	4618      	mov	r0, r3
 800979e:	3714      	adds	r7, #20
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b084      	sub	sp, #16
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80097b0:	f001 f93a 	bl	800aa28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097bc:	e011      	b.n	80097e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d012      	beq.n	80097ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	3324      	adds	r3, #36	@ 0x24
 80097ca:	4618      	mov	r0, r3
 80097cc:	f000 fc94 	bl	800a0f8 <xTaskRemoveFromEventList>
 80097d0:	4603      	mov	r3, r0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d001      	beq.n	80097da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80097d6:	f000 fd6d 	bl	800a2b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80097da:	7bfb      	ldrb	r3, [r7, #15]
 80097dc:	3b01      	subs	r3, #1
 80097de:	b2db      	uxtb	r3, r3
 80097e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	dce9      	bgt.n	80097be <prvUnlockQueue+0x16>
 80097ea:	e000      	b.n	80097ee <prvUnlockQueue+0x46>
					break;
 80097ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	22ff      	movs	r2, #255	@ 0xff
 80097f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80097f6:	f001 f949 	bl	800aa8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80097fa:	f001 f915 	bl	800aa28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009804:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009806:	e011      	b.n	800982c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d012      	beq.n	8009836 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	3310      	adds	r3, #16
 8009814:	4618      	mov	r0, r3
 8009816:	f000 fc6f 	bl	800a0f8 <xTaskRemoveFromEventList>
 800981a:	4603      	mov	r3, r0
 800981c:	2b00      	cmp	r3, #0
 800981e:	d001      	beq.n	8009824 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009820:	f000 fd48 	bl	800a2b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009824:	7bbb      	ldrb	r3, [r7, #14]
 8009826:	3b01      	subs	r3, #1
 8009828:	b2db      	uxtb	r3, r3
 800982a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800982c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009830:	2b00      	cmp	r3, #0
 8009832:	dce9      	bgt.n	8009808 <prvUnlockQueue+0x60>
 8009834:	e000      	b.n	8009838 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009836:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	22ff      	movs	r2, #255	@ 0xff
 800983c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009840:	f001 f924 	bl	800aa8c <vPortExitCritical>
}
 8009844:	bf00      	nop
 8009846:	3710      	adds	r7, #16
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b084      	sub	sp, #16
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009854:	f001 f8e8 	bl	800aa28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800985c:	2b00      	cmp	r3, #0
 800985e:	d102      	bne.n	8009866 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009860:	2301      	movs	r3, #1
 8009862:	60fb      	str	r3, [r7, #12]
 8009864:	e001      	b.n	800986a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009866:	2300      	movs	r3, #0
 8009868:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800986a:	f001 f90f 	bl	800aa8c <vPortExitCritical>

	return xReturn;
 800986e:	68fb      	ldr	r3, [r7, #12]
}
 8009870:	4618      	mov	r0, r3
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009878:	b580      	push	{r7, lr}
 800987a:	b08e      	sub	sp, #56	@ 0x38
 800987c:	af04      	add	r7, sp, #16
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	607a      	str	r2, [r7, #4]
 8009884:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009888:	2b00      	cmp	r3, #0
 800988a:	d10b      	bne.n	80098a4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800988c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009890:	f383 8811 	msr	BASEPRI, r3
 8009894:	f3bf 8f6f 	isb	sy
 8009898:	f3bf 8f4f 	dsb	sy
 800989c:	623b      	str	r3, [r7, #32]
}
 800989e:	bf00      	nop
 80098a0:	bf00      	nop
 80098a2:	e7fd      	b.n	80098a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80098a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d10b      	bne.n	80098c2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80098aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ae:	f383 8811 	msr	BASEPRI, r3
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	f3bf 8f4f 	dsb	sy
 80098ba:	61fb      	str	r3, [r7, #28]
}
 80098bc:	bf00      	nop
 80098be:	bf00      	nop
 80098c0:	e7fd      	b.n	80098be <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80098c2:	23a0      	movs	r3, #160	@ 0xa0
 80098c4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	2ba0      	cmp	r3, #160	@ 0xa0
 80098ca:	d00b      	beq.n	80098e4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80098cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d0:	f383 8811 	msr	BASEPRI, r3
 80098d4:	f3bf 8f6f 	isb	sy
 80098d8:	f3bf 8f4f 	dsb	sy
 80098dc:	61bb      	str	r3, [r7, #24]
}
 80098de:	bf00      	nop
 80098e0:	bf00      	nop
 80098e2:	e7fd      	b.n	80098e0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80098e4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80098e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d01e      	beq.n	800992a <xTaskCreateStatic+0xb2>
 80098ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d01b      	beq.n	800992a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80098f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80098f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80098fa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80098fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098fe:	2202      	movs	r2, #2
 8009900:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009904:	2300      	movs	r3, #0
 8009906:	9303      	str	r3, [sp, #12]
 8009908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800990a:	9302      	str	r3, [sp, #8]
 800990c:	f107 0314 	add.w	r3, r7, #20
 8009910:	9301      	str	r3, [sp, #4]
 8009912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009914:	9300      	str	r3, [sp, #0]
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	68b9      	ldr	r1, [r7, #8]
 800991c:	68f8      	ldr	r0, [r7, #12]
 800991e:	f000 f851 	bl	80099c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009922:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009924:	f000 f8ee 	bl	8009b04 <prvAddNewTaskToReadyList>
 8009928:	e001      	b.n	800992e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800992a:	2300      	movs	r3, #0
 800992c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800992e:	697b      	ldr	r3, [r7, #20]
	}
 8009930:	4618      	mov	r0, r3
 8009932:	3728      	adds	r7, #40	@ 0x28
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009938:	b580      	push	{r7, lr}
 800993a:	b08c      	sub	sp, #48	@ 0x30
 800993c:	af04      	add	r7, sp, #16
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	603b      	str	r3, [r7, #0]
 8009944:	4613      	mov	r3, r2
 8009946:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009948:	88fb      	ldrh	r3, [r7, #6]
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	4618      	mov	r0, r3
 800994e:	f001 f98d 	bl	800ac6c <pvPortMalloc>
 8009952:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d00e      	beq.n	8009978 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800995a:	20a0      	movs	r0, #160	@ 0xa0
 800995c:	f001 f986 	bl	800ac6c <pvPortMalloc>
 8009960:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009962:	69fb      	ldr	r3, [r7, #28]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d003      	beq.n	8009970 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009968:	69fb      	ldr	r3, [r7, #28]
 800996a:	697a      	ldr	r2, [r7, #20]
 800996c:	631a      	str	r2, [r3, #48]	@ 0x30
 800996e:	e005      	b.n	800997c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009970:	6978      	ldr	r0, [r7, #20]
 8009972:	f001 fa49 	bl	800ae08 <vPortFree>
 8009976:	e001      	b.n	800997c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009978:	2300      	movs	r3, #0
 800997a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d017      	beq.n	80099b2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009982:	69fb      	ldr	r3, [r7, #28]
 8009984:	2200      	movs	r2, #0
 8009986:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800998a:	88fa      	ldrh	r2, [r7, #6]
 800998c:	2300      	movs	r3, #0
 800998e:	9303      	str	r3, [sp, #12]
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	9302      	str	r3, [sp, #8]
 8009994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009996:	9301      	str	r3, [sp, #4]
 8009998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800999a:	9300      	str	r3, [sp, #0]
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	68b9      	ldr	r1, [r7, #8]
 80099a0:	68f8      	ldr	r0, [r7, #12]
 80099a2:	f000 f80f 	bl	80099c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80099a6:	69f8      	ldr	r0, [r7, #28]
 80099a8:	f000 f8ac 	bl	8009b04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80099ac:	2301      	movs	r3, #1
 80099ae:	61bb      	str	r3, [r7, #24]
 80099b0:	e002      	b.n	80099b8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80099b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80099b6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80099b8:	69bb      	ldr	r3, [r7, #24]
	}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3720      	adds	r7, #32
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}
	...

080099c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b088      	sub	sp, #32
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	60f8      	str	r0, [r7, #12]
 80099cc:	60b9      	str	r1, [r7, #8]
 80099ce:	607a      	str	r2, [r7, #4]
 80099d0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80099d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80099dc:	3b01      	subs	r3, #1
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	4413      	add	r3, r2
 80099e2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80099e4:	69bb      	ldr	r3, [r7, #24]
 80099e6:	f023 0307 	bic.w	r3, r3, #7
 80099ea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80099ec:	69bb      	ldr	r3, [r7, #24]
 80099ee:	f003 0307 	and.w	r3, r3, #7
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d00b      	beq.n	8009a0e <prvInitialiseNewTask+0x4a>
	__asm volatile
 80099f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099fa:	f383 8811 	msr	BASEPRI, r3
 80099fe:	f3bf 8f6f 	isb	sy
 8009a02:	f3bf 8f4f 	dsb	sy
 8009a06:	617b      	str	r3, [r7, #20]
}
 8009a08:	bf00      	nop
 8009a0a:	bf00      	nop
 8009a0c:	e7fd      	b.n	8009a0a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d01f      	beq.n	8009a54 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a14:	2300      	movs	r3, #0
 8009a16:	61fb      	str	r3, [r7, #28]
 8009a18:	e012      	b.n	8009a40 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a1a:	68ba      	ldr	r2, [r7, #8]
 8009a1c:	69fb      	ldr	r3, [r7, #28]
 8009a1e:	4413      	add	r3, r2
 8009a20:	7819      	ldrb	r1, [r3, #0]
 8009a22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a24:	69fb      	ldr	r3, [r7, #28]
 8009a26:	4413      	add	r3, r2
 8009a28:	3334      	adds	r3, #52	@ 0x34
 8009a2a:	460a      	mov	r2, r1
 8009a2c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009a2e:	68ba      	ldr	r2, [r7, #8]
 8009a30:	69fb      	ldr	r3, [r7, #28]
 8009a32:	4413      	add	r3, r2
 8009a34:	781b      	ldrb	r3, [r3, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d006      	beq.n	8009a48 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a3a:	69fb      	ldr	r3, [r7, #28]
 8009a3c:	3301      	adds	r3, #1
 8009a3e:	61fb      	str	r3, [r7, #28]
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	2b0f      	cmp	r3, #15
 8009a44:	d9e9      	bls.n	8009a1a <prvInitialiseNewTask+0x56>
 8009a46:	e000      	b.n	8009a4a <prvInitialiseNewTask+0x86>
			{
				break;
 8009a48:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009a52:	e003      	b.n	8009a5c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a56:	2200      	movs	r2, #0
 8009a58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5e:	2b06      	cmp	r3, #6
 8009a60:	d901      	bls.n	8009a66 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009a62:	2306      	movs	r3, #6
 8009a64:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a70:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a74:	2200      	movs	r2, #0
 8009a76:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7a:	3304      	adds	r3, #4
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f7ff fb82 	bl	8009186 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a84:	3318      	adds	r3, #24
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7ff fb7d 	bl	8009186 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a90:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a94:	f1c3 0207 	rsb	r2, r3, #7
 8009a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a9a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009aa0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aac:	2200      	movs	r2, #0
 8009aae:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab4:	334c      	adds	r3, #76	@ 0x4c
 8009ab6:	224c      	movs	r2, #76	@ 0x4c
 8009ab8:	2100      	movs	r1, #0
 8009aba:	4618      	mov	r0, r3
 8009abc:	f001 fd8a 	bl	800b5d4 <memset>
 8009ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac2:	4a0d      	ldr	r2, [pc, #52]	@ (8009af8 <prvInitialiseNewTask+0x134>)
 8009ac4:	651a      	str	r2, [r3, #80]	@ 0x50
 8009ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac8:	4a0c      	ldr	r2, [pc, #48]	@ (8009afc <prvInitialiseNewTask+0x138>)
 8009aca:	655a      	str	r2, [r3, #84]	@ 0x54
 8009acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ace:	4a0c      	ldr	r2, [pc, #48]	@ (8009b00 <prvInitialiseNewTask+0x13c>)
 8009ad0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009ad2:	683a      	ldr	r2, [r7, #0]
 8009ad4:	68f9      	ldr	r1, [r7, #12]
 8009ad6:	69b8      	ldr	r0, [r7, #24]
 8009ad8:	f000 fe72 	bl	800a7c0 <pxPortInitialiseStack>
 8009adc:	4602      	mov	r2, r0
 8009ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d002      	beq.n	8009aee <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009aec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009aee:	bf00      	nop
 8009af0:	3720      	adds	r7, #32
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}
 8009af6:	bf00      	nop
 8009af8:	20005f4c 	.word	0x20005f4c
 8009afc:	20005fb4 	.word	0x20005fb4
 8009b00:	2000601c 	.word	0x2000601c

08009b04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b082      	sub	sp, #8
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009b0c:	f000 ff8c 	bl	800aa28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009b10:	4b2a      	ldr	r3, [pc, #168]	@ (8009bbc <prvAddNewTaskToReadyList+0xb8>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	3301      	adds	r3, #1
 8009b16:	4a29      	ldr	r2, [pc, #164]	@ (8009bbc <prvAddNewTaskToReadyList+0xb8>)
 8009b18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009b1a:	4b29      	ldr	r3, [pc, #164]	@ (8009bc0 <prvAddNewTaskToReadyList+0xbc>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d109      	bne.n	8009b36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009b22:	4a27      	ldr	r2, [pc, #156]	@ (8009bc0 <prvAddNewTaskToReadyList+0xbc>)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009b28:	4b24      	ldr	r3, [pc, #144]	@ (8009bbc <prvAddNewTaskToReadyList+0xb8>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	d110      	bne.n	8009b52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009b30:	f000 fbe4 	bl	800a2fc <prvInitialiseTaskLists>
 8009b34:	e00d      	b.n	8009b52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009b36:	4b23      	ldr	r3, [pc, #140]	@ (8009bc4 <prvAddNewTaskToReadyList+0xc0>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d109      	bne.n	8009b52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009b3e:	4b20      	ldr	r3, [pc, #128]	@ (8009bc0 <prvAddNewTaskToReadyList+0xbc>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	d802      	bhi.n	8009b52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009b4c:	4a1c      	ldr	r2, [pc, #112]	@ (8009bc0 <prvAddNewTaskToReadyList+0xbc>)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009b52:	4b1d      	ldr	r3, [pc, #116]	@ (8009bc8 <prvAddNewTaskToReadyList+0xc4>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	3301      	adds	r3, #1
 8009b58:	4a1b      	ldr	r2, [pc, #108]	@ (8009bc8 <prvAddNewTaskToReadyList+0xc4>)
 8009b5a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b60:	2201      	movs	r2, #1
 8009b62:	409a      	lsls	r2, r3
 8009b64:	4b19      	ldr	r3, [pc, #100]	@ (8009bcc <prvAddNewTaskToReadyList+0xc8>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	4a18      	ldr	r2, [pc, #96]	@ (8009bcc <prvAddNewTaskToReadyList+0xc8>)
 8009b6c:	6013      	str	r3, [r2, #0]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b72:	4613      	mov	r3, r2
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	4413      	add	r3, r2
 8009b78:	009b      	lsls	r3, r3, #2
 8009b7a:	4a15      	ldr	r2, [pc, #84]	@ (8009bd0 <prvAddNewTaskToReadyList+0xcc>)
 8009b7c:	441a      	add	r2, r3
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	3304      	adds	r3, #4
 8009b82:	4619      	mov	r1, r3
 8009b84:	4610      	mov	r0, r2
 8009b86:	f7ff fb0b 	bl	80091a0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009b8a:	f000 ff7f 	bl	800aa8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009bc4 <prvAddNewTaskToReadyList+0xc0>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d00e      	beq.n	8009bb4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009b96:	4b0a      	ldr	r3, [pc, #40]	@ (8009bc0 <prvAddNewTaskToReadyList+0xbc>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d207      	bcs.n	8009bb4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8009bd4 <prvAddNewTaskToReadyList+0xd0>)
 8009ba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009baa:	601a      	str	r2, [r3, #0]
 8009bac:	f3bf 8f4f 	dsb	sy
 8009bb0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bb4:	bf00      	nop
 8009bb6:	3708      	adds	r7, #8
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}
 8009bbc:	200010d8 	.word	0x200010d8
 8009bc0:	20000fd8 	.word	0x20000fd8
 8009bc4:	200010e4 	.word	0x200010e4
 8009bc8:	200010f4 	.word	0x200010f4
 8009bcc:	200010e0 	.word	0x200010e0
 8009bd0:	20000fdc 	.word	0x20000fdc
 8009bd4:	e000ed04 	.word	0xe000ed04

08009bd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b084      	sub	sp, #16
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009be0:	2300      	movs	r3, #0
 8009be2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d018      	beq.n	8009c1c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009bea:	4b14      	ldr	r3, [pc, #80]	@ (8009c3c <vTaskDelay+0x64>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d00b      	beq.n	8009c0a <vTaskDelay+0x32>
	__asm volatile
 8009bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bf6:	f383 8811 	msr	BASEPRI, r3
 8009bfa:	f3bf 8f6f 	isb	sy
 8009bfe:	f3bf 8f4f 	dsb	sy
 8009c02:	60bb      	str	r3, [r7, #8]
}
 8009c04:	bf00      	nop
 8009c06:	bf00      	nop
 8009c08:	e7fd      	b.n	8009c06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009c0a:	f000 f885 	bl	8009d18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009c0e:	2100      	movs	r1, #0
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 fd6f 	bl	800a6f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009c16:	f000 f88d 	bl	8009d34 <xTaskResumeAll>
 8009c1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d107      	bne.n	8009c32 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009c22:	4b07      	ldr	r3, [pc, #28]	@ (8009c40 <vTaskDelay+0x68>)
 8009c24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c28:	601a      	str	r2, [r3, #0]
 8009c2a:	f3bf 8f4f 	dsb	sy
 8009c2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009c32:	bf00      	nop
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	bf00      	nop
 8009c3c:	20001100 	.word	0x20001100
 8009c40:	e000ed04 	.word	0xe000ed04

08009c44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b08a      	sub	sp, #40	@ 0x28
 8009c48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009c52:	463a      	mov	r2, r7
 8009c54:	1d39      	adds	r1, r7, #4
 8009c56:	f107 0308 	add.w	r3, r7, #8
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7f6 fca6 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009c60:	6839      	ldr	r1, [r7, #0]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	68ba      	ldr	r2, [r7, #8]
 8009c66:	9202      	str	r2, [sp, #8]
 8009c68:	9301      	str	r3, [sp, #4]
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	2300      	movs	r3, #0
 8009c70:	460a      	mov	r2, r1
 8009c72:	4921      	ldr	r1, [pc, #132]	@ (8009cf8 <vTaskStartScheduler+0xb4>)
 8009c74:	4821      	ldr	r0, [pc, #132]	@ (8009cfc <vTaskStartScheduler+0xb8>)
 8009c76:	f7ff fdff 	bl	8009878 <xTaskCreateStatic>
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	4a20      	ldr	r2, [pc, #128]	@ (8009d00 <vTaskStartScheduler+0xbc>)
 8009c7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009c80:	4b1f      	ldr	r3, [pc, #124]	@ (8009d00 <vTaskStartScheduler+0xbc>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d002      	beq.n	8009c8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	617b      	str	r3, [r7, #20]
 8009c8c:	e001      	b.n	8009c92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	2b01      	cmp	r3, #1
 8009c96:	d11b      	bne.n	8009cd0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8009c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c9c:	f383 8811 	msr	BASEPRI, r3
 8009ca0:	f3bf 8f6f 	isb	sy
 8009ca4:	f3bf 8f4f 	dsb	sy
 8009ca8:	613b      	str	r3, [r7, #16]
}
 8009caa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009cac:	4b15      	ldr	r3, [pc, #84]	@ (8009d04 <vTaskStartScheduler+0xc0>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	334c      	adds	r3, #76	@ 0x4c
 8009cb2:	4a15      	ldr	r2, [pc, #84]	@ (8009d08 <vTaskStartScheduler+0xc4>)
 8009cb4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009cb6:	4b15      	ldr	r3, [pc, #84]	@ (8009d0c <vTaskStartScheduler+0xc8>)
 8009cb8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009cbc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009cbe:	4b14      	ldr	r3, [pc, #80]	@ (8009d10 <vTaskStartScheduler+0xcc>)
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009cc4:	4b13      	ldr	r3, [pc, #76]	@ (8009d14 <vTaskStartScheduler+0xd0>)
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009cca:	f000 fe09 	bl	800a8e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009cce:	e00f      	b.n	8009cf0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009cd6:	d10b      	bne.n	8009cf0 <vTaskStartScheduler+0xac>
	__asm volatile
 8009cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cdc:	f383 8811 	msr	BASEPRI, r3
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	f3bf 8f4f 	dsb	sy
 8009ce8:	60fb      	str	r3, [r7, #12]
}
 8009cea:	bf00      	nop
 8009cec:	bf00      	nop
 8009cee:	e7fd      	b.n	8009cec <vTaskStartScheduler+0xa8>
}
 8009cf0:	bf00      	nop
 8009cf2:	3718      	adds	r7, #24
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}
 8009cf8:	0800c964 	.word	0x0800c964
 8009cfc:	0800a2cd 	.word	0x0800a2cd
 8009d00:	200010fc 	.word	0x200010fc
 8009d04:	20000fd8 	.word	0x20000fd8
 8009d08:	20000024 	.word	0x20000024
 8009d0c:	200010f8 	.word	0x200010f8
 8009d10:	200010e4 	.word	0x200010e4
 8009d14:	200010dc 	.word	0x200010dc

08009d18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009d18:	b480      	push	{r7}
 8009d1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009d1c:	4b04      	ldr	r3, [pc, #16]	@ (8009d30 <vTaskSuspendAll+0x18>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	3301      	adds	r3, #1
 8009d22:	4a03      	ldr	r2, [pc, #12]	@ (8009d30 <vTaskSuspendAll+0x18>)
 8009d24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009d26:	bf00      	nop
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr
 8009d30:	20001100 	.word	0x20001100

08009d34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009d42:	4b42      	ldr	r3, [pc, #264]	@ (8009e4c <xTaskResumeAll+0x118>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d10b      	bne.n	8009d62 <xTaskResumeAll+0x2e>
	__asm volatile
 8009d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d4e:	f383 8811 	msr	BASEPRI, r3
 8009d52:	f3bf 8f6f 	isb	sy
 8009d56:	f3bf 8f4f 	dsb	sy
 8009d5a:	603b      	str	r3, [r7, #0]
}
 8009d5c:	bf00      	nop
 8009d5e:	bf00      	nop
 8009d60:	e7fd      	b.n	8009d5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009d62:	f000 fe61 	bl	800aa28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009d66:	4b39      	ldr	r3, [pc, #228]	@ (8009e4c <xTaskResumeAll+0x118>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	4a37      	ldr	r2, [pc, #220]	@ (8009e4c <xTaskResumeAll+0x118>)
 8009d6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d70:	4b36      	ldr	r3, [pc, #216]	@ (8009e4c <xTaskResumeAll+0x118>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d161      	bne.n	8009e3c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009d78:	4b35      	ldr	r3, [pc, #212]	@ (8009e50 <xTaskResumeAll+0x11c>)
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d05d      	beq.n	8009e3c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d80:	e02e      	b.n	8009de0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d82:	4b34      	ldr	r3, [pc, #208]	@ (8009e54 <xTaskResumeAll+0x120>)
 8009d84:	68db      	ldr	r3, [r3, #12]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	3318      	adds	r3, #24
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f7ff fa63 	bl	800925a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	3304      	adds	r3, #4
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7ff fa5e 	bl	800925a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009da2:	2201      	movs	r2, #1
 8009da4:	409a      	lsls	r2, r3
 8009da6:	4b2c      	ldr	r3, [pc, #176]	@ (8009e58 <xTaskResumeAll+0x124>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4313      	orrs	r3, r2
 8009dac:	4a2a      	ldr	r2, [pc, #168]	@ (8009e58 <xTaskResumeAll+0x124>)
 8009dae:	6013      	str	r3, [r2, #0]
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009db4:	4613      	mov	r3, r2
 8009db6:	009b      	lsls	r3, r3, #2
 8009db8:	4413      	add	r3, r2
 8009dba:	009b      	lsls	r3, r3, #2
 8009dbc:	4a27      	ldr	r2, [pc, #156]	@ (8009e5c <xTaskResumeAll+0x128>)
 8009dbe:	441a      	add	r2, r3
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	3304      	adds	r3, #4
 8009dc4:	4619      	mov	r1, r3
 8009dc6:	4610      	mov	r0, r2
 8009dc8:	f7ff f9ea 	bl	80091a0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dd0:	4b23      	ldr	r3, [pc, #140]	@ (8009e60 <xTaskResumeAll+0x12c>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd6:	429a      	cmp	r2, r3
 8009dd8:	d302      	bcc.n	8009de0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009dda:	4b22      	ldr	r3, [pc, #136]	@ (8009e64 <xTaskResumeAll+0x130>)
 8009ddc:	2201      	movs	r2, #1
 8009dde:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009de0:	4b1c      	ldr	r3, [pc, #112]	@ (8009e54 <xTaskResumeAll+0x120>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d1cc      	bne.n	8009d82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d001      	beq.n	8009df2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009dee:	f000 fb29 	bl	800a444 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009df2:	4b1d      	ldr	r3, [pc, #116]	@ (8009e68 <xTaskResumeAll+0x134>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d010      	beq.n	8009e20 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009dfe:	f000 f837 	bl	8009e70 <xTaskIncrementTick>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d002      	beq.n	8009e0e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009e08:	4b16      	ldr	r3, [pc, #88]	@ (8009e64 <xTaskResumeAll+0x130>)
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	3b01      	subs	r3, #1
 8009e12:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d1f1      	bne.n	8009dfe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009e1a:	4b13      	ldr	r3, [pc, #76]	@ (8009e68 <xTaskResumeAll+0x134>)
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009e20:	4b10      	ldr	r3, [pc, #64]	@ (8009e64 <xTaskResumeAll+0x130>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d009      	beq.n	8009e3c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8009e6c <xTaskResumeAll+0x138>)
 8009e2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e32:	601a      	str	r2, [r3, #0]
 8009e34:	f3bf 8f4f 	dsb	sy
 8009e38:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e3c:	f000 fe26 	bl	800aa8c <vPortExitCritical>

	return xAlreadyYielded;
 8009e40:	68bb      	ldr	r3, [r7, #8]
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3710      	adds	r7, #16
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}
 8009e4a:	bf00      	nop
 8009e4c:	20001100 	.word	0x20001100
 8009e50:	200010d8 	.word	0x200010d8
 8009e54:	20001098 	.word	0x20001098
 8009e58:	200010e0 	.word	0x200010e0
 8009e5c:	20000fdc 	.word	0x20000fdc
 8009e60:	20000fd8 	.word	0x20000fd8
 8009e64:	200010ec 	.word	0x200010ec
 8009e68:	200010e8 	.word	0x200010e8
 8009e6c:	e000ed04 	.word	0xe000ed04

08009e70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b086      	sub	sp, #24
 8009e74:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009e76:	2300      	movs	r3, #0
 8009e78:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e7a:	4b4f      	ldr	r3, [pc, #316]	@ (8009fb8 <xTaskIncrementTick+0x148>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f040 808f 	bne.w	8009fa2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009e84:	4b4d      	ldr	r3, [pc, #308]	@ (8009fbc <xTaskIncrementTick+0x14c>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	3301      	adds	r3, #1
 8009e8a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e8c:	4a4b      	ldr	r2, [pc, #300]	@ (8009fbc <xTaskIncrementTick+0x14c>)
 8009e8e:	693b      	ldr	r3, [r7, #16]
 8009e90:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d121      	bne.n	8009edc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e98:	4b49      	ldr	r3, [pc, #292]	@ (8009fc0 <xTaskIncrementTick+0x150>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d00b      	beq.n	8009eba <xTaskIncrementTick+0x4a>
	__asm volatile
 8009ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea6:	f383 8811 	msr	BASEPRI, r3
 8009eaa:	f3bf 8f6f 	isb	sy
 8009eae:	f3bf 8f4f 	dsb	sy
 8009eb2:	603b      	str	r3, [r7, #0]
}
 8009eb4:	bf00      	nop
 8009eb6:	bf00      	nop
 8009eb8:	e7fd      	b.n	8009eb6 <xTaskIncrementTick+0x46>
 8009eba:	4b41      	ldr	r3, [pc, #260]	@ (8009fc0 <xTaskIncrementTick+0x150>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	60fb      	str	r3, [r7, #12]
 8009ec0:	4b40      	ldr	r3, [pc, #256]	@ (8009fc4 <xTaskIncrementTick+0x154>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4a3e      	ldr	r2, [pc, #248]	@ (8009fc0 <xTaskIncrementTick+0x150>)
 8009ec6:	6013      	str	r3, [r2, #0]
 8009ec8:	4a3e      	ldr	r2, [pc, #248]	@ (8009fc4 <xTaskIncrementTick+0x154>)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	6013      	str	r3, [r2, #0]
 8009ece:	4b3e      	ldr	r3, [pc, #248]	@ (8009fc8 <xTaskIncrementTick+0x158>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	4a3c      	ldr	r2, [pc, #240]	@ (8009fc8 <xTaskIncrementTick+0x158>)
 8009ed6:	6013      	str	r3, [r2, #0]
 8009ed8:	f000 fab4 	bl	800a444 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009edc:	4b3b      	ldr	r3, [pc, #236]	@ (8009fcc <xTaskIncrementTick+0x15c>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	693a      	ldr	r2, [r7, #16]
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d348      	bcc.n	8009f78 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ee6:	4b36      	ldr	r3, [pc, #216]	@ (8009fc0 <xTaskIncrementTick+0x150>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d104      	bne.n	8009efa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ef0:	4b36      	ldr	r3, [pc, #216]	@ (8009fcc <xTaskIncrementTick+0x15c>)
 8009ef2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ef6:	601a      	str	r2, [r3, #0]
					break;
 8009ef8:	e03e      	b.n	8009f78 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009efa:	4b31      	ldr	r3, [pc, #196]	@ (8009fc0 <xTaskIncrementTick+0x150>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009f0a:	693a      	ldr	r2, [r7, #16]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d203      	bcs.n	8009f1a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009f12:	4a2e      	ldr	r2, [pc, #184]	@ (8009fcc <xTaskIncrementTick+0x15c>)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009f18:	e02e      	b.n	8009f78 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	3304      	adds	r3, #4
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f7ff f99b 	bl	800925a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d004      	beq.n	8009f36 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	3318      	adds	r3, #24
 8009f30:	4618      	mov	r0, r3
 8009f32:	f7ff f992 	bl	800925a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	409a      	lsls	r2, r3
 8009f3e:	4b24      	ldr	r3, [pc, #144]	@ (8009fd0 <xTaskIncrementTick+0x160>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4313      	orrs	r3, r2
 8009f44:	4a22      	ldr	r2, [pc, #136]	@ (8009fd0 <xTaskIncrementTick+0x160>)
 8009f46:	6013      	str	r3, [r2, #0]
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f4c:	4613      	mov	r3, r2
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	4413      	add	r3, r2
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	4a1f      	ldr	r2, [pc, #124]	@ (8009fd4 <xTaskIncrementTick+0x164>)
 8009f56:	441a      	add	r2, r3
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	3304      	adds	r3, #4
 8009f5c:	4619      	mov	r1, r3
 8009f5e:	4610      	mov	r0, r2
 8009f60:	f7ff f91e 	bl	80091a0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f68:	4b1b      	ldr	r3, [pc, #108]	@ (8009fd8 <xTaskIncrementTick+0x168>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d3b9      	bcc.n	8009ee6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009f72:	2301      	movs	r3, #1
 8009f74:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f76:	e7b6      	b.n	8009ee6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009f78:	4b17      	ldr	r3, [pc, #92]	@ (8009fd8 <xTaskIncrementTick+0x168>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f7e:	4915      	ldr	r1, [pc, #84]	@ (8009fd4 <xTaskIncrementTick+0x164>)
 8009f80:	4613      	mov	r3, r2
 8009f82:	009b      	lsls	r3, r3, #2
 8009f84:	4413      	add	r3, r2
 8009f86:	009b      	lsls	r3, r3, #2
 8009f88:	440b      	add	r3, r1
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	2b01      	cmp	r3, #1
 8009f8e:	d901      	bls.n	8009f94 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009f90:	2301      	movs	r3, #1
 8009f92:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009f94:	4b11      	ldr	r3, [pc, #68]	@ (8009fdc <xTaskIncrementTick+0x16c>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d007      	beq.n	8009fac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	617b      	str	r3, [r7, #20]
 8009fa0:	e004      	b.n	8009fac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8009fe0 <xTaskIncrementTick+0x170>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	3301      	adds	r3, #1
 8009fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8009fe0 <xTaskIncrementTick+0x170>)
 8009faa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009fac:	697b      	ldr	r3, [r7, #20]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3718      	adds	r7, #24
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	20001100 	.word	0x20001100
 8009fbc:	200010dc 	.word	0x200010dc
 8009fc0:	20001090 	.word	0x20001090
 8009fc4:	20001094 	.word	0x20001094
 8009fc8:	200010f0 	.word	0x200010f0
 8009fcc:	200010f8 	.word	0x200010f8
 8009fd0:	200010e0 	.word	0x200010e0
 8009fd4:	20000fdc 	.word	0x20000fdc
 8009fd8:	20000fd8 	.word	0x20000fd8
 8009fdc:	200010ec 	.word	0x200010ec
 8009fe0:	200010e8 	.word	0x200010e8

08009fe4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b087      	sub	sp, #28
 8009fe8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009fea:	4b2a      	ldr	r3, [pc, #168]	@ (800a094 <vTaskSwitchContext+0xb0>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d003      	beq.n	8009ffa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009ff2:	4b29      	ldr	r3, [pc, #164]	@ (800a098 <vTaskSwitchContext+0xb4>)
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009ff8:	e045      	b.n	800a086 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009ffa:	4b27      	ldr	r3, [pc, #156]	@ (800a098 <vTaskSwitchContext+0xb4>)
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a000:	4b26      	ldr	r3, [pc, #152]	@ (800a09c <vTaskSwitchContext+0xb8>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	fab3 f383 	clz	r3, r3
 800a00c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a00e:	7afb      	ldrb	r3, [r7, #11]
 800a010:	f1c3 031f 	rsb	r3, r3, #31
 800a014:	617b      	str	r3, [r7, #20]
 800a016:	4922      	ldr	r1, [pc, #136]	@ (800a0a0 <vTaskSwitchContext+0xbc>)
 800a018:	697a      	ldr	r2, [r7, #20]
 800a01a:	4613      	mov	r3, r2
 800a01c:	009b      	lsls	r3, r3, #2
 800a01e:	4413      	add	r3, r2
 800a020:	009b      	lsls	r3, r3, #2
 800a022:	440b      	add	r3, r1
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d10b      	bne.n	800a042 <vTaskSwitchContext+0x5e>
	__asm volatile
 800a02a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a02e:	f383 8811 	msr	BASEPRI, r3
 800a032:	f3bf 8f6f 	isb	sy
 800a036:	f3bf 8f4f 	dsb	sy
 800a03a:	607b      	str	r3, [r7, #4]
}
 800a03c:	bf00      	nop
 800a03e:	bf00      	nop
 800a040:	e7fd      	b.n	800a03e <vTaskSwitchContext+0x5a>
 800a042:	697a      	ldr	r2, [r7, #20]
 800a044:	4613      	mov	r3, r2
 800a046:	009b      	lsls	r3, r3, #2
 800a048:	4413      	add	r3, r2
 800a04a:	009b      	lsls	r3, r3, #2
 800a04c:	4a14      	ldr	r2, [pc, #80]	@ (800a0a0 <vTaskSwitchContext+0xbc>)
 800a04e:	4413      	add	r3, r2
 800a050:	613b      	str	r3, [r7, #16]
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	685a      	ldr	r2, [r3, #4]
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	605a      	str	r2, [r3, #4]
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	685a      	ldr	r2, [r3, #4]
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	3308      	adds	r3, #8
 800a064:	429a      	cmp	r2, r3
 800a066:	d104      	bne.n	800a072 <vTaskSwitchContext+0x8e>
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	685a      	ldr	r2, [r3, #4]
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	605a      	str	r2, [r3, #4]
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	685b      	ldr	r3, [r3, #4]
 800a076:	68db      	ldr	r3, [r3, #12]
 800a078:	4a0a      	ldr	r2, [pc, #40]	@ (800a0a4 <vTaskSwitchContext+0xc0>)
 800a07a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a07c:	4b09      	ldr	r3, [pc, #36]	@ (800a0a4 <vTaskSwitchContext+0xc0>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	334c      	adds	r3, #76	@ 0x4c
 800a082:	4a09      	ldr	r2, [pc, #36]	@ (800a0a8 <vTaskSwitchContext+0xc4>)
 800a084:	6013      	str	r3, [r2, #0]
}
 800a086:	bf00      	nop
 800a088:	371c      	adds	r7, #28
 800a08a:	46bd      	mov	sp, r7
 800a08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a090:	4770      	bx	lr
 800a092:	bf00      	nop
 800a094:	20001100 	.word	0x20001100
 800a098:	200010ec 	.word	0x200010ec
 800a09c:	200010e0 	.word	0x200010e0
 800a0a0:	20000fdc 	.word	0x20000fdc
 800a0a4:	20000fd8 	.word	0x20000fd8
 800a0a8:	20000024 	.word	0x20000024

0800a0ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b084      	sub	sp, #16
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
 800a0b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d10b      	bne.n	800a0d4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a0bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c0:	f383 8811 	msr	BASEPRI, r3
 800a0c4:	f3bf 8f6f 	isb	sy
 800a0c8:	f3bf 8f4f 	dsb	sy
 800a0cc:	60fb      	str	r3, [r7, #12]
}
 800a0ce:	bf00      	nop
 800a0d0:	bf00      	nop
 800a0d2:	e7fd      	b.n	800a0d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a0d4:	4b07      	ldr	r3, [pc, #28]	@ (800a0f4 <vTaskPlaceOnEventList+0x48>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	3318      	adds	r3, #24
 800a0da:	4619      	mov	r1, r3
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f7ff f883 	bl	80091e8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a0e2:	2101      	movs	r1, #1
 800a0e4:	6838      	ldr	r0, [r7, #0]
 800a0e6:	f000 fb05 	bl	800a6f4 <prvAddCurrentTaskToDelayedList>
}
 800a0ea:	bf00      	nop
 800a0ec:	3710      	adds	r7, #16
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	20000fd8 	.word	0x20000fd8

0800a0f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b086      	sub	sp, #24
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	68db      	ldr	r3, [r3, #12]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d10b      	bne.n	800a126 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a10e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a112:	f383 8811 	msr	BASEPRI, r3
 800a116:	f3bf 8f6f 	isb	sy
 800a11a:	f3bf 8f4f 	dsb	sy
 800a11e:	60fb      	str	r3, [r7, #12]
}
 800a120:	bf00      	nop
 800a122:	bf00      	nop
 800a124:	e7fd      	b.n	800a122 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	3318      	adds	r3, #24
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7ff f895 	bl	800925a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a130:	4b1d      	ldr	r3, [pc, #116]	@ (800a1a8 <xTaskRemoveFromEventList+0xb0>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d11c      	bne.n	800a172 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	3304      	adds	r3, #4
 800a13c:	4618      	mov	r0, r3
 800a13e:	f7ff f88c 	bl	800925a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a146:	2201      	movs	r2, #1
 800a148:	409a      	lsls	r2, r3
 800a14a:	4b18      	ldr	r3, [pc, #96]	@ (800a1ac <xTaskRemoveFromEventList+0xb4>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4313      	orrs	r3, r2
 800a150:	4a16      	ldr	r2, [pc, #88]	@ (800a1ac <xTaskRemoveFromEventList+0xb4>)
 800a152:	6013      	str	r3, [r2, #0]
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a158:	4613      	mov	r3, r2
 800a15a:	009b      	lsls	r3, r3, #2
 800a15c:	4413      	add	r3, r2
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	4a13      	ldr	r2, [pc, #76]	@ (800a1b0 <xTaskRemoveFromEventList+0xb8>)
 800a162:	441a      	add	r2, r3
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	3304      	adds	r3, #4
 800a168:	4619      	mov	r1, r3
 800a16a:	4610      	mov	r0, r2
 800a16c:	f7ff f818 	bl	80091a0 <vListInsertEnd>
 800a170:	e005      	b.n	800a17e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	3318      	adds	r3, #24
 800a176:	4619      	mov	r1, r3
 800a178:	480e      	ldr	r0, [pc, #56]	@ (800a1b4 <xTaskRemoveFromEventList+0xbc>)
 800a17a:	f7ff f811 	bl	80091a0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a17e:	693b      	ldr	r3, [r7, #16]
 800a180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a182:	4b0d      	ldr	r3, [pc, #52]	@ (800a1b8 <xTaskRemoveFromEventList+0xc0>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a188:	429a      	cmp	r2, r3
 800a18a:	d905      	bls.n	800a198 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a18c:	2301      	movs	r3, #1
 800a18e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a190:	4b0a      	ldr	r3, [pc, #40]	@ (800a1bc <xTaskRemoveFromEventList+0xc4>)
 800a192:	2201      	movs	r2, #1
 800a194:	601a      	str	r2, [r3, #0]
 800a196:	e001      	b.n	800a19c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a198:	2300      	movs	r3, #0
 800a19a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a19c:	697b      	ldr	r3, [r7, #20]
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3718      	adds	r7, #24
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	20001100 	.word	0x20001100
 800a1ac:	200010e0 	.word	0x200010e0
 800a1b0:	20000fdc 	.word	0x20000fdc
 800a1b4:	20001098 	.word	0x20001098
 800a1b8:	20000fd8 	.word	0x20000fd8
 800a1bc:	200010ec 	.word	0x200010ec

0800a1c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b083      	sub	sp, #12
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a1c8:	4b06      	ldr	r3, [pc, #24]	@ (800a1e4 <vTaskInternalSetTimeOutState+0x24>)
 800a1ca:	681a      	ldr	r2, [r3, #0]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a1d0:	4b05      	ldr	r3, [pc, #20]	@ (800a1e8 <vTaskInternalSetTimeOutState+0x28>)
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	605a      	str	r2, [r3, #4]
}
 800a1d8:	bf00      	nop
 800a1da:	370c      	adds	r7, #12
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr
 800a1e4:	200010f0 	.word	0x200010f0
 800a1e8:	200010dc 	.word	0x200010dc

0800a1ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b088      	sub	sp, #32
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
 800a1f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d10b      	bne.n	800a214 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a1fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a200:	f383 8811 	msr	BASEPRI, r3
 800a204:	f3bf 8f6f 	isb	sy
 800a208:	f3bf 8f4f 	dsb	sy
 800a20c:	613b      	str	r3, [r7, #16]
}
 800a20e:	bf00      	nop
 800a210:	bf00      	nop
 800a212:	e7fd      	b.n	800a210 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d10b      	bne.n	800a232 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a21a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a21e:	f383 8811 	msr	BASEPRI, r3
 800a222:	f3bf 8f6f 	isb	sy
 800a226:	f3bf 8f4f 	dsb	sy
 800a22a:	60fb      	str	r3, [r7, #12]
}
 800a22c:	bf00      	nop
 800a22e:	bf00      	nop
 800a230:	e7fd      	b.n	800a22e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a232:	f000 fbf9 	bl	800aa28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a236:	4b1d      	ldr	r3, [pc, #116]	@ (800a2ac <xTaskCheckForTimeOut+0xc0>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	685b      	ldr	r3, [r3, #4]
 800a240:	69ba      	ldr	r2, [r7, #24]
 800a242:	1ad3      	subs	r3, r2, r3
 800a244:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a24e:	d102      	bne.n	800a256 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a250:	2300      	movs	r3, #0
 800a252:	61fb      	str	r3, [r7, #28]
 800a254:	e023      	b.n	800a29e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	4b15      	ldr	r3, [pc, #84]	@ (800a2b0 <xTaskCheckForTimeOut+0xc4>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	429a      	cmp	r2, r3
 800a260:	d007      	beq.n	800a272 <xTaskCheckForTimeOut+0x86>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	69ba      	ldr	r2, [r7, #24]
 800a268:	429a      	cmp	r2, r3
 800a26a:	d302      	bcc.n	800a272 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a26c:	2301      	movs	r3, #1
 800a26e:	61fb      	str	r3, [r7, #28]
 800a270:	e015      	b.n	800a29e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	697a      	ldr	r2, [r7, #20]
 800a278:	429a      	cmp	r2, r3
 800a27a:	d20b      	bcs.n	800a294 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	681a      	ldr	r2, [r3, #0]
 800a280:	697b      	ldr	r3, [r7, #20]
 800a282:	1ad2      	subs	r2, r2, r3
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f7ff ff99 	bl	800a1c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a28e:	2300      	movs	r3, #0
 800a290:	61fb      	str	r3, [r7, #28]
 800a292:	e004      	b.n	800a29e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	2200      	movs	r2, #0
 800a298:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a29a:	2301      	movs	r3, #1
 800a29c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a29e:	f000 fbf5 	bl	800aa8c <vPortExitCritical>

	return xReturn;
 800a2a2:	69fb      	ldr	r3, [r7, #28]
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3720      	adds	r7, #32
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}
 800a2ac:	200010dc 	.word	0x200010dc
 800a2b0:	200010f0 	.word	0x200010f0

0800a2b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a2b8:	4b03      	ldr	r3, [pc, #12]	@ (800a2c8 <vTaskMissedYield+0x14>)
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	601a      	str	r2, [r3, #0]
}
 800a2be:	bf00      	nop
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr
 800a2c8:	200010ec 	.word	0x200010ec

0800a2cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a2d4:	f000 f852 	bl	800a37c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a2d8:	4b06      	ldr	r3, [pc, #24]	@ (800a2f4 <prvIdleTask+0x28>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d9f9      	bls.n	800a2d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a2e0:	4b05      	ldr	r3, [pc, #20]	@ (800a2f8 <prvIdleTask+0x2c>)
 800a2e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2e6:	601a      	str	r2, [r3, #0]
 800a2e8:	f3bf 8f4f 	dsb	sy
 800a2ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a2f0:	e7f0      	b.n	800a2d4 <prvIdleTask+0x8>
 800a2f2:	bf00      	nop
 800a2f4:	20000fdc 	.word	0x20000fdc
 800a2f8:	e000ed04 	.word	0xe000ed04

0800a2fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b082      	sub	sp, #8
 800a300:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a302:	2300      	movs	r3, #0
 800a304:	607b      	str	r3, [r7, #4]
 800a306:	e00c      	b.n	800a322 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	4613      	mov	r3, r2
 800a30c:	009b      	lsls	r3, r3, #2
 800a30e:	4413      	add	r3, r2
 800a310:	009b      	lsls	r3, r3, #2
 800a312:	4a12      	ldr	r2, [pc, #72]	@ (800a35c <prvInitialiseTaskLists+0x60>)
 800a314:	4413      	add	r3, r2
 800a316:	4618      	mov	r0, r3
 800a318:	f7fe ff15 	bl	8009146 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	3301      	adds	r3, #1
 800a320:	607b      	str	r3, [r7, #4]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2b06      	cmp	r3, #6
 800a326:	d9ef      	bls.n	800a308 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a328:	480d      	ldr	r0, [pc, #52]	@ (800a360 <prvInitialiseTaskLists+0x64>)
 800a32a:	f7fe ff0c 	bl	8009146 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a32e:	480d      	ldr	r0, [pc, #52]	@ (800a364 <prvInitialiseTaskLists+0x68>)
 800a330:	f7fe ff09 	bl	8009146 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a334:	480c      	ldr	r0, [pc, #48]	@ (800a368 <prvInitialiseTaskLists+0x6c>)
 800a336:	f7fe ff06 	bl	8009146 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a33a:	480c      	ldr	r0, [pc, #48]	@ (800a36c <prvInitialiseTaskLists+0x70>)
 800a33c:	f7fe ff03 	bl	8009146 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a340:	480b      	ldr	r0, [pc, #44]	@ (800a370 <prvInitialiseTaskLists+0x74>)
 800a342:	f7fe ff00 	bl	8009146 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a346:	4b0b      	ldr	r3, [pc, #44]	@ (800a374 <prvInitialiseTaskLists+0x78>)
 800a348:	4a05      	ldr	r2, [pc, #20]	@ (800a360 <prvInitialiseTaskLists+0x64>)
 800a34a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a34c:	4b0a      	ldr	r3, [pc, #40]	@ (800a378 <prvInitialiseTaskLists+0x7c>)
 800a34e:	4a05      	ldr	r2, [pc, #20]	@ (800a364 <prvInitialiseTaskLists+0x68>)
 800a350:	601a      	str	r2, [r3, #0]
}
 800a352:	bf00      	nop
 800a354:	3708      	adds	r7, #8
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
 800a35a:	bf00      	nop
 800a35c:	20000fdc 	.word	0x20000fdc
 800a360:	20001068 	.word	0x20001068
 800a364:	2000107c 	.word	0x2000107c
 800a368:	20001098 	.word	0x20001098
 800a36c:	200010ac 	.word	0x200010ac
 800a370:	200010c4 	.word	0x200010c4
 800a374:	20001090 	.word	0x20001090
 800a378:	20001094 	.word	0x20001094

0800a37c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b082      	sub	sp, #8
 800a380:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a382:	e019      	b.n	800a3b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a384:	f000 fb50 	bl	800aa28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a388:	4b10      	ldr	r3, [pc, #64]	@ (800a3cc <prvCheckTasksWaitingTermination+0x50>)
 800a38a:	68db      	ldr	r3, [r3, #12]
 800a38c:	68db      	ldr	r3, [r3, #12]
 800a38e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	3304      	adds	r3, #4
 800a394:	4618      	mov	r0, r3
 800a396:	f7fe ff60 	bl	800925a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a39a:	4b0d      	ldr	r3, [pc, #52]	@ (800a3d0 <prvCheckTasksWaitingTermination+0x54>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	3b01      	subs	r3, #1
 800a3a0:	4a0b      	ldr	r2, [pc, #44]	@ (800a3d0 <prvCheckTasksWaitingTermination+0x54>)
 800a3a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a3a4:	4b0b      	ldr	r3, [pc, #44]	@ (800a3d4 <prvCheckTasksWaitingTermination+0x58>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3b01      	subs	r3, #1
 800a3aa:	4a0a      	ldr	r2, [pc, #40]	@ (800a3d4 <prvCheckTasksWaitingTermination+0x58>)
 800a3ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a3ae:	f000 fb6d 	bl	800aa8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 f810 	bl	800a3d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a3b8:	4b06      	ldr	r3, [pc, #24]	@ (800a3d4 <prvCheckTasksWaitingTermination+0x58>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d1e1      	bne.n	800a384 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a3c0:	bf00      	nop
 800a3c2:	bf00      	nop
 800a3c4:	3708      	adds	r7, #8
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
 800a3ca:	bf00      	nop
 800a3cc:	200010ac 	.word	0x200010ac
 800a3d0:	200010d8 	.word	0x200010d8
 800a3d4:	200010c0 	.word	0x200010c0

0800a3d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	334c      	adds	r3, #76	@ 0x4c
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f001 f90d 	bl	800b604 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d108      	bne.n	800a406 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f000 fd05 	bl	800ae08 <vPortFree>
				vPortFree( pxTCB );
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 fd02 	bl	800ae08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a404:	e019      	b.n	800a43a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d103      	bne.n	800a418 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 fcf9 	bl	800ae08 <vPortFree>
	}
 800a416:	e010      	b.n	800a43a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a41e:	2b02      	cmp	r3, #2
 800a420:	d00b      	beq.n	800a43a <prvDeleteTCB+0x62>
	__asm volatile
 800a422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a426:	f383 8811 	msr	BASEPRI, r3
 800a42a:	f3bf 8f6f 	isb	sy
 800a42e:	f3bf 8f4f 	dsb	sy
 800a432:	60fb      	str	r3, [r7, #12]
}
 800a434:	bf00      	nop
 800a436:	bf00      	nop
 800a438:	e7fd      	b.n	800a436 <prvDeleteTCB+0x5e>
	}
 800a43a:	bf00      	nop
 800a43c:	3710      	adds	r7, #16
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
	...

0800a444 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a444:	b480      	push	{r7}
 800a446:	b083      	sub	sp, #12
 800a448:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a44a:	4b0c      	ldr	r3, [pc, #48]	@ (800a47c <prvResetNextTaskUnblockTime+0x38>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d104      	bne.n	800a45e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a454:	4b0a      	ldr	r3, [pc, #40]	@ (800a480 <prvResetNextTaskUnblockTime+0x3c>)
 800a456:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a45a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a45c:	e008      	b.n	800a470 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a45e:	4b07      	ldr	r3, [pc, #28]	@ (800a47c <prvResetNextTaskUnblockTime+0x38>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	68db      	ldr	r3, [r3, #12]
 800a464:	68db      	ldr	r3, [r3, #12]
 800a466:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	4a04      	ldr	r2, [pc, #16]	@ (800a480 <prvResetNextTaskUnblockTime+0x3c>)
 800a46e:	6013      	str	r3, [r2, #0]
}
 800a470:	bf00      	nop
 800a472:	370c      	adds	r7, #12
 800a474:	46bd      	mov	sp, r7
 800a476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47a:	4770      	bx	lr
 800a47c:	20001090 	.word	0x20001090
 800a480:	200010f8 	.word	0x200010f8

0800a484 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a484:	b480      	push	{r7}
 800a486:	b083      	sub	sp, #12
 800a488:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a48a:	4b0b      	ldr	r3, [pc, #44]	@ (800a4b8 <xTaskGetSchedulerState+0x34>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d102      	bne.n	800a498 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a492:	2301      	movs	r3, #1
 800a494:	607b      	str	r3, [r7, #4]
 800a496:	e008      	b.n	800a4aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a498:	4b08      	ldr	r3, [pc, #32]	@ (800a4bc <xTaskGetSchedulerState+0x38>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d102      	bne.n	800a4a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a4a0:	2302      	movs	r3, #2
 800a4a2:	607b      	str	r3, [r7, #4]
 800a4a4:	e001      	b.n	800a4aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a4aa:	687b      	ldr	r3, [r7, #4]
	}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	370c      	adds	r7, #12
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr
 800a4b8:	200010e4 	.word	0x200010e4
 800a4bc:	20001100 	.word	0x20001100

0800a4c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b084      	sub	sp, #16
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d05e      	beq.n	800a594 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4da:	4b31      	ldr	r3, [pc, #196]	@ (800a5a0 <xTaskPriorityInherit+0xe0>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d24e      	bcs.n	800a582 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	699b      	ldr	r3, [r3, #24]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	db06      	blt.n	800a4fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4ec:	4b2c      	ldr	r3, [pc, #176]	@ (800a5a0 <xTaskPriorityInherit+0xe0>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4f2:	f1c3 0207 	rsb	r2, r3, #7
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	6959      	ldr	r1, [r3, #20]
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a502:	4613      	mov	r3, r2
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	4413      	add	r3, r2
 800a508:	009b      	lsls	r3, r3, #2
 800a50a:	4a26      	ldr	r2, [pc, #152]	@ (800a5a4 <xTaskPriorityInherit+0xe4>)
 800a50c:	4413      	add	r3, r2
 800a50e:	4299      	cmp	r1, r3
 800a510:	d12f      	bne.n	800a572 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	3304      	adds	r3, #4
 800a516:	4618      	mov	r0, r3
 800a518:	f7fe fe9f 	bl	800925a <uxListRemove>
 800a51c:	4603      	mov	r3, r0
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10a      	bne.n	800a538 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a526:	2201      	movs	r2, #1
 800a528:	fa02 f303 	lsl.w	r3, r2, r3
 800a52c:	43da      	mvns	r2, r3
 800a52e:	4b1e      	ldr	r3, [pc, #120]	@ (800a5a8 <xTaskPriorityInherit+0xe8>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4013      	ands	r3, r2
 800a534:	4a1c      	ldr	r2, [pc, #112]	@ (800a5a8 <xTaskPriorityInherit+0xe8>)
 800a536:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a538:	4b19      	ldr	r3, [pc, #100]	@ (800a5a0 <xTaskPriorityInherit+0xe0>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a546:	2201      	movs	r2, #1
 800a548:	409a      	lsls	r2, r3
 800a54a:	4b17      	ldr	r3, [pc, #92]	@ (800a5a8 <xTaskPriorityInherit+0xe8>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	4313      	orrs	r3, r2
 800a550:	4a15      	ldr	r2, [pc, #84]	@ (800a5a8 <xTaskPriorityInherit+0xe8>)
 800a552:	6013      	str	r3, [r2, #0]
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a558:	4613      	mov	r3, r2
 800a55a:	009b      	lsls	r3, r3, #2
 800a55c:	4413      	add	r3, r2
 800a55e:	009b      	lsls	r3, r3, #2
 800a560:	4a10      	ldr	r2, [pc, #64]	@ (800a5a4 <xTaskPriorityInherit+0xe4>)
 800a562:	441a      	add	r2, r3
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	3304      	adds	r3, #4
 800a568:	4619      	mov	r1, r3
 800a56a:	4610      	mov	r0, r2
 800a56c:	f7fe fe18 	bl	80091a0 <vListInsertEnd>
 800a570:	e004      	b.n	800a57c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a572:	4b0b      	ldr	r3, [pc, #44]	@ (800a5a0 <xTaskPriorityInherit+0xe0>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a57c:	2301      	movs	r3, #1
 800a57e:	60fb      	str	r3, [r7, #12]
 800a580:	e008      	b.n	800a594 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a586:	4b06      	ldr	r3, [pc, #24]	@ (800a5a0 <xTaskPriorityInherit+0xe0>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d201      	bcs.n	800a594 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a590:	2301      	movs	r3, #1
 800a592:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a594:	68fb      	ldr	r3, [r7, #12]
	}
 800a596:	4618      	mov	r0, r3
 800a598:	3710      	adds	r7, #16
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	20000fd8 	.word	0x20000fd8
 800a5a4:	20000fdc 	.word	0x20000fdc
 800a5a8:	200010e0 	.word	0x200010e0

0800a5ac <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b088      	sub	sp, #32
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d079      	beq.n	800a6b8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a5c4:	69bb      	ldr	r3, [r7, #24]
 800a5c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d10b      	bne.n	800a5e4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a5cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5d0:	f383 8811 	msr	BASEPRI, r3
 800a5d4:	f3bf 8f6f 	isb	sy
 800a5d8:	f3bf 8f4f 	dsb	sy
 800a5dc:	60fb      	str	r3, [r7, #12]
}
 800a5de:	bf00      	nop
 800a5e0:	bf00      	nop
 800a5e2:	e7fd      	b.n	800a5e0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a5e4:	69bb      	ldr	r3, [r7, #24]
 800a5e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5e8:	683a      	ldr	r2, [r7, #0]
 800a5ea:	429a      	cmp	r2, r3
 800a5ec:	d902      	bls.n	800a5f4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	61fb      	str	r3, [r7, #28]
 800a5f2:	e002      	b.n	800a5fa <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a5f4:	69bb      	ldr	r3, [r7, #24]
 800a5f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5f8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a5fa:	69bb      	ldr	r3, [r7, #24]
 800a5fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5fe:	69fa      	ldr	r2, [r7, #28]
 800a600:	429a      	cmp	r2, r3
 800a602:	d059      	beq.n	800a6b8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a604:	69bb      	ldr	r3, [r7, #24]
 800a606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a608:	697a      	ldr	r2, [r7, #20]
 800a60a:	429a      	cmp	r2, r3
 800a60c:	d154      	bne.n	800a6b8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a60e:	4b2c      	ldr	r3, [pc, #176]	@ (800a6c0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	69ba      	ldr	r2, [r7, #24]
 800a614:	429a      	cmp	r2, r3
 800a616:	d10b      	bne.n	800a630 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a61c:	f383 8811 	msr	BASEPRI, r3
 800a620:	f3bf 8f6f 	isb	sy
 800a624:	f3bf 8f4f 	dsb	sy
 800a628:	60bb      	str	r3, [r7, #8]
}
 800a62a:	bf00      	nop
 800a62c:	bf00      	nop
 800a62e:	e7fd      	b.n	800a62c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a630:	69bb      	ldr	r3, [r7, #24]
 800a632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a634:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a636:	69bb      	ldr	r3, [r7, #24]
 800a638:	69fa      	ldr	r2, [r7, #28]
 800a63a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a63c:	69bb      	ldr	r3, [r7, #24]
 800a63e:	699b      	ldr	r3, [r3, #24]
 800a640:	2b00      	cmp	r3, #0
 800a642:	db04      	blt.n	800a64e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a644:	69fb      	ldr	r3, [r7, #28]
 800a646:	f1c3 0207 	rsb	r2, r3, #7
 800a64a:	69bb      	ldr	r3, [r7, #24]
 800a64c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a64e:	69bb      	ldr	r3, [r7, #24]
 800a650:	6959      	ldr	r1, [r3, #20]
 800a652:	693a      	ldr	r2, [r7, #16]
 800a654:	4613      	mov	r3, r2
 800a656:	009b      	lsls	r3, r3, #2
 800a658:	4413      	add	r3, r2
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	4a19      	ldr	r2, [pc, #100]	@ (800a6c4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a65e:	4413      	add	r3, r2
 800a660:	4299      	cmp	r1, r3
 800a662:	d129      	bne.n	800a6b8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a664:	69bb      	ldr	r3, [r7, #24]
 800a666:	3304      	adds	r3, #4
 800a668:	4618      	mov	r0, r3
 800a66a:	f7fe fdf6 	bl	800925a <uxListRemove>
 800a66e:	4603      	mov	r3, r0
 800a670:	2b00      	cmp	r3, #0
 800a672:	d10a      	bne.n	800a68a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a674:	69bb      	ldr	r3, [r7, #24]
 800a676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a678:	2201      	movs	r2, #1
 800a67a:	fa02 f303 	lsl.w	r3, r2, r3
 800a67e:	43da      	mvns	r2, r3
 800a680:	4b11      	ldr	r3, [pc, #68]	@ (800a6c8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4013      	ands	r3, r2
 800a686:	4a10      	ldr	r2, [pc, #64]	@ (800a6c8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a688:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a68a:	69bb      	ldr	r3, [r7, #24]
 800a68c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a68e:	2201      	movs	r2, #1
 800a690:	409a      	lsls	r2, r3
 800a692:	4b0d      	ldr	r3, [pc, #52]	@ (800a6c8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	4313      	orrs	r3, r2
 800a698:	4a0b      	ldr	r2, [pc, #44]	@ (800a6c8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a69a:	6013      	str	r3, [r2, #0]
 800a69c:	69bb      	ldr	r3, [r7, #24]
 800a69e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6a0:	4613      	mov	r3, r2
 800a6a2:	009b      	lsls	r3, r3, #2
 800a6a4:	4413      	add	r3, r2
 800a6a6:	009b      	lsls	r3, r3, #2
 800a6a8:	4a06      	ldr	r2, [pc, #24]	@ (800a6c4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a6aa:	441a      	add	r2, r3
 800a6ac:	69bb      	ldr	r3, [r7, #24]
 800a6ae:	3304      	adds	r3, #4
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	4610      	mov	r0, r2
 800a6b4:	f7fe fd74 	bl	80091a0 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a6b8:	bf00      	nop
 800a6ba:	3720      	adds	r7, #32
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}
 800a6c0:	20000fd8 	.word	0x20000fd8
 800a6c4:	20000fdc 	.word	0x20000fdc
 800a6c8:	200010e0 	.word	0x200010e0

0800a6cc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a6cc:	b480      	push	{r7}
 800a6ce:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a6d0:	4b07      	ldr	r3, [pc, #28]	@ (800a6f0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d004      	beq.n	800a6e2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a6d8:	4b05      	ldr	r3, [pc, #20]	@ (800a6f0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a6de:	3201      	adds	r2, #1
 800a6e0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a6e2:	4b03      	ldr	r3, [pc, #12]	@ (800a6f0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
	}
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr
 800a6f0:	20000fd8 	.word	0x20000fd8

0800a6f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b084      	sub	sp, #16
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a6fe:	4b29      	ldr	r3, [pc, #164]	@ (800a7a4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a704:	4b28      	ldr	r3, [pc, #160]	@ (800a7a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	3304      	adds	r3, #4
 800a70a:	4618      	mov	r0, r3
 800a70c:	f7fe fda5 	bl	800925a <uxListRemove>
 800a710:	4603      	mov	r3, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d10b      	bne.n	800a72e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a716:	4b24      	ldr	r3, [pc, #144]	@ (800a7a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a71c:	2201      	movs	r2, #1
 800a71e:	fa02 f303 	lsl.w	r3, r2, r3
 800a722:	43da      	mvns	r2, r3
 800a724:	4b21      	ldr	r3, [pc, #132]	@ (800a7ac <prvAddCurrentTaskToDelayedList+0xb8>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	4013      	ands	r3, r2
 800a72a:	4a20      	ldr	r2, [pc, #128]	@ (800a7ac <prvAddCurrentTaskToDelayedList+0xb8>)
 800a72c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a734:	d10a      	bne.n	800a74c <prvAddCurrentTaskToDelayedList+0x58>
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d007      	beq.n	800a74c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a73c:	4b1a      	ldr	r3, [pc, #104]	@ (800a7a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	3304      	adds	r3, #4
 800a742:	4619      	mov	r1, r3
 800a744:	481a      	ldr	r0, [pc, #104]	@ (800a7b0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a746:	f7fe fd2b 	bl	80091a0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a74a:	e026      	b.n	800a79a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a74c:	68fa      	ldr	r2, [r7, #12]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	4413      	add	r3, r2
 800a752:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a754:	4b14      	ldr	r3, [pc, #80]	@ (800a7a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	68ba      	ldr	r2, [r7, #8]
 800a75a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a75c:	68ba      	ldr	r2, [r7, #8]
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	429a      	cmp	r2, r3
 800a762:	d209      	bcs.n	800a778 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a764:	4b13      	ldr	r3, [pc, #76]	@ (800a7b4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a766:	681a      	ldr	r2, [r3, #0]
 800a768:	4b0f      	ldr	r3, [pc, #60]	@ (800a7a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	3304      	adds	r3, #4
 800a76e:	4619      	mov	r1, r3
 800a770:	4610      	mov	r0, r2
 800a772:	f7fe fd39 	bl	80091e8 <vListInsert>
}
 800a776:	e010      	b.n	800a79a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a778:	4b0f      	ldr	r3, [pc, #60]	@ (800a7b8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a77a:	681a      	ldr	r2, [r3, #0]
 800a77c:	4b0a      	ldr	r3, [pc, #40]	@ (800a7a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	3304      	adds	r3, #4
 800a782:	4619      	mov	r1, r3
 800a784:	4610      	mov	r0, r2
 800a786:	f7fe fd2f 	bl	80091e8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a78a:	4b0c      	ldr	r3, [pc, #48]	@ (800a7bc <prvAddCurrentTaskToDelayedList+0xc8>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	68ba      	ldr	r2, [r7, #8]
 800a790:	429a      	cmp	r2, r3
 800a792:	d202      	bcs.n	800a79a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a794:	4a09      	ldr	r2, [pc, #36]	@ (800a7bc <prvAddCurrentTaskToDelayedList+0xc8>)
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	6013      	str	r3, [r2, #0]
}
 800a79a:	bf00      	nop
 800a79c:	3710      	adds	r7, #16
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
 800a7a2:	bf00      	nop
 800a7a4:	200010dc 	.word	0x200010dc
 800a7a8:	20000fd8 	.word	0x20000fd8
 800a7ac:	200010e0 	.word	0x200010e0
 800a7b0:	200010c4 	.word	0x200010c4
 800a7b4:	20001094 	.word	0x20001094
 800a7b8:	20001090 	.word	0x20001090
 800a7bc:	200010f8 	.word	0x200010f8

0800a7c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b085      	sub	sp, #20
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	60f8      	str	r0, [r7, #12]
 800a7c8:	60b9      	str	r1, [r7, #8]
 800a7ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	3b04      	subs	r3, #4
 800a7d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a7d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	3b04      	subs	r3, #4
 800a7de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	f023 0201 	bic.w	r2, r3, #1
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	3b04      	subs	r3, #4
 800a7ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a7f0:	4a0c      	ldr	r2, [pc, #48]	@ (800a824 <pxPortInitialiseStack+0x64>)
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	3b14      	subs	r3, #20
 800a7fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a7fc:	687a      	ldr	r2, [r7, #4]
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	3b04      	subs	r3, #4
 800a806:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f06f 0202 	mvn.w	r2, #2
 800a80e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	3b20      	subs	r3, #32
 800a814:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a816:	68fb      	ldr	r3, [r7, #12]
}
 800a818:	4618      	mov	r0, r3
 800a81a:	3714      	adds	r7, #20
 800a81c:	46bd      	mov	sp, r7
 800a81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a822:	4770      	bx	lr
 800a824:	0800a829 	.word	0x0800a829

0800a828 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a828:	b480      	push	{r7}
 800a82a:	b085      	sub	sp, #20
 800a82c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a82e:	2300      	movs	r3, #0
 800a830:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a832:	4b13      	ldr	r3, [pc, #76]	@ (800a880 <prvTaskExitError+0x58>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a83a:	d00b      	beq.n	800a854 <prvTaskExitError+0x2c>
	__asm volatile
 800a83c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a840:	f383 8811 	msr	BASEPRI, r3
 800a844:	f3bf 8f6f 	isb	sy
 800a848:	f3bf 8f4f 	dsb	sy
 800a84c:	60fb      	str	r3, [r7, #12]
}
 800a84e:	bf00      	nop
 800a850:	bf00      	nop
 800a852:	e7fd      	b.n	800a850 <prvTaskExitError+0x28>
	__asm volatile
 800a854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a858:	f383 8811 	msr	BASEPRI, r3
 800a85c:	f3bf 8f6f 	isb	sy
 800a860:	f3bf 8f4f 	dsb	sy
 800a864:	60bb      	str	r3, [r7, #8]
}
 800a866:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a868:	bf00      	nop
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d0fc      	beq.n	800a86a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a870:	bf00      	nop
 800a872:	bf00      	nop
 800a874:	3714      	adds	r7, #20
 800a876:	46bd      	mov	sp, r7
 800a878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87c:	4770      	bx	lr
 800a87e:	bf00      	nop
 800a880:	20000014 	.word	0x20000014
	...

0800a890 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a890:	4b07      	ldr	r3, [pc, #28]	@ (800a8b0 <pxCurrentTCBConst2>)
 800a892:	6819      	ldr	r1, [r3, #0]
 800a894:	6808      	ldr	r0, [r1, #0]
 800a896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a89a:	f380 8809 	msr	PSP, r0
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	f04f 0000 	mov.w	r0, #0
 800a8a6:	f380 8811 	msr	BASEPRI, r0
 800a8aa:	4770      	bx	lr
 800a8ac:	f3af 8000 	nop.w

0800a8b0 <pxCurrentTCBConst2>:
 800a8b0:	20000fd8 	.word	0x20000fd8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a8b4:	bf00      	nop
 800a8b6:	bf00      	nop

0800a8b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a8b8:	4808      	ldr	r0, [pc, #32]	@ (800a8dc <prvPortStartFirstTask+0x24>)
 800a8ba:	6800      	ldr	r0, [r0, #0]
 800a8bc:	6800      	ldr	r0, [r0, #0]
 800a8be:	f380 8808 	msr	MSP, r0
 800a8c2:	f04f 0000 	mov.w	r0, #0
 800a8c6:	f380 8814 	msr	CONTROL, r0
 800a8ca:	b662      	cpsie	i
 800a8cc:	b661      	cpsie	f
 800a8ce:	f3bf 8f4f 	dsb	sy
 800a8d2:	f3bf 8f6f 	isb	sy
 800a8d6:	df00      	svc	0
 800a8d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a8da:	bf00      	nop
 800a8dc:	e000ed08 	.word	0xe000ed08

0800a8e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b086      	sub	sp, #24
 800a8e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a8e6:	4b47      	ldr	r3, [pc, #284]	@ (800aa04 <xPortStartScheduler+0x124>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4a47      	ldr	r2, [pc, #284]	@ (800aa08 <xPortStartScheduler+0x128>)
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d10b      	bne.n	800a908 <xPortStartScheduler+0x28>
	__asm volatile
 800a8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f4:	f383 8811 	msr	BASEPRI, r3
 800a8f8:	f3bf 8f6f 	isb	sy
 800a8fc:	f3bf 8f4f 	dsb	sy
 800a900:	613b      	str	r3, [r7, #16]
}
 800a902:	bf00      	nop
 800a904:	bf00      	nop
 800a906:	e7fd      	b.n	800a904 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a908:	4b3e      	ldr	r3, [pc, #248]	@ (800aa04 <xPortStartScheduler+0x124>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4a3f      	ldr	r2, [pc, #252]	@ (800aa0c <xPortStartScheduler+0x12c>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d10b      	bne.n	800a92a <xPortStartScheduler+0x4a>
	__asm volatile
 800a912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a916:	f383 8811 	msr	BASEPRI, r3
 800a91a:	f3bf 8f6f 	isb	sy
 800a91e:	f3bf 8f4f 	dsb	sy
 800a922:	60fb      	str	r3, [r7, #12]
}
 800a924:	bf00      	nop
 800a926:	bf00      	nop
 800a928:	e7fd      	b.n	800a926 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a92a:	4b39      	ldr	r3, [pc, #228]	@ (800aa10 <xPortStartScheduler+0x130>)
 800a92c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	b2db      	uxtb	r3, r3
 800a934:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	22ff      	movs	r2, #255	@ 0xff
 800a93a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	781b      	ldrb	r3, [r3, #0]
 800a940:	b2db      	uxtb	r3, r3
 800a942:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a944:	78fb      	ldrb	r3, [r7, #3]
 800a946:	b2db      	uxtb	r3, r3
 800a948:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a94c:	b2da      	uxtb	r2, r3
 800a94e:	4b31      	ldr	r3, [pc, #196]	@ (800aa14 <xPortStartScheduler+0x134>)
 800a950:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a952:	4b31      	ldr	r3, [pc, #196]	@ (800aa18 <xPortStartScheduler+0x138>)
 800a954:	2207      	movs	r2, #7
 800a956:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a958:	e009      	b.n	800a96e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a95a:	4b2f      	ldr	r3, [pc, #188]	@ (800aa18 <xPortStartScheduler+0x138>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	3b01      	subs	r3, #1
 800a960:	4a2d      	ldr	r2, [pc, #180]	@ (800aa18 <xPortStartScheduler+0x138>)
 800a962:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a964:	78fb      	ldrb	r3, [r7, #3]
 800a966:	b2db      	uxtb	r3, r3
 800a968:	005b      	lsls	r3, r3, #1
 800a96a:	b2db      	uxtb	r3, r3
 800a96c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a96e:	78fb      	ldrb	r3, [r7, #3]
 800a970:	b2db      	uxtb	r3, r3
 800a972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a976:	2b80      	cmp	r3, #128	@ 0x80
 800a978:	d0ef      	beq.n	800a95a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a97a:	4b27      	ldr	r3, [pc, #156]	@ (800aa18 <xPortStartScheduler+0x138>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f1c3 0307 	rsb	r3, r3, #7
 800a982:	2b04      	cmp	r3, #4
 800a984:	d00b      	beq.n	800a99e <xPortStartScheduler+0xbe>
	__asm volatile
 800a986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a98a:	f383 8811 	msr	BASEPRI, r3
 800a98e:	f3bf 8f6f 	isb	sy
 800a992:	f3bf 8f4f 	dsb	sy
 800a996:	60bb      	str	r3, [r7, #8]
}
 800a998:	bf00      	nop
 800a99a:	bf00      	nop
 800a99c:	e7fd      	b.n	800a99a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a99e:	4b1e      	ldr	r3, [pc, #120]	@ (800aa18 <xPortStartScheduler+0x138>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	021b      	lsls	r3, r3, #8
 800a9a4:	4a1c      	ldr	r2, [pc, #112]	@ (800aa18 <xPortStartScheduler+0x138>)
 800a9a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a9a8:	4b1b      	ldr	r3, [pc, #108]	@ (800aa18 <xPortStartScheduler+0x138>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a9b0:	4a19      	ldr	r2, [pc, #100]	@ (800aa18 <xPortStartScheduler+0x138>)
 800a9b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	b2da      	uxtb	r2, r3
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a9bc:	4b17      	ldr	r3, [pc, #92]	@ (800aa1c <xPortStartScheduler+0x13c>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4a16      	ldr	r2, [pc, #88]	@ (800aa1c <xPortStartScheduler+0x13c>)
 800a9c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a9c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a9c8:	4b14      	ldr	r3, [pc, #80]	@ (800aa1c <xPortStartScheduler+0x13c>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	4a13      	ldr	r2, [pc, #76]	@ (800aa1c <xPortStartScheduler+0x13c>)
 800a9ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a9d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a9d4:	f000 f8da 	bl	800ab8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a9d8:	4b11      	ldr	r3, [pc, #68]	@ (800aa20 <xPortStartScheduler+0x140>)
 800a9da:	2200      	movs	r2, #0
 800a9dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a9de:	f000 f8f9 	bl	800abd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a9e2:	4b10      	ldr	r3, [pc, #64]	@ (800aa24 <xPortStartScheduler+0x144>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4a0f      	ldr	r2, [pc, #60]	@ (800aa24 <xPortStartScheduler+0x144>)
 800a9e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a9ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a9ee:	f7ff ff63 	bl	800a8b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a9f2:	f7ff faf7 	bl	8009fe4 <vTaskSwitchContext>
	prvTaskExitError();
 800a9f6:	f7ff ff17 	bl	800a828 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a9fa:	2300      	movs	r3, #0
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3718      	adds	r7, #24
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}
 800aa04:	e000ed00 	.word	0xe000ed00
 800aa08:	410fc271 	.word	0x410fc271
 800aa0c:	410fc270 	.word	0x410fc270
 800aa10:	e000e400 	.word	0xe000e400
 800aa14:	20001104 	.word	0x20001104
 800aa18:	20001108 	.word	0x20001108
 800aa1c:	e000ed20 	.word	0xe000ed20
 800aa20:	20000014 	.word	0x20000014
 800aa24:	e000ef34 	.word	0xe000ef34

0800aa28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b083      	sub	sp, #12
 800aa2c:	af00      	add	r7, sp, #0
	__asm volatile
 800aa2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa32:	f383 8811 	msr	BASEPRI, r3
 800aa36:	f3bf 8f6f 	isb	sy
 800aa3a:	f3bf 8f4f 	dsb	sy
 800aa3e:	607b      	str	r3, [r7, #4]
}
 800aa40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aa42:	4b10      	ldr	r3, [pc, #64]	@ (800aa84 <vPortEnterCritical+0x5c>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	3301      	adds	r3, #1
 800aa48:	4a0e      	ldr	r2, [pc, #56]	@ (800aa84 <vPortEnterCritical+0x5c>)
 800aa4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aa4c:	4b0d      	ldr	r3, [pc, #52]	@ (800aa84 <vPortEnterCritical+0x5c>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	2b01      	cmp	r3, #1
 800aa52:	d110      	bne.n	800aa76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aa54:	4b0c      	ldr	r3, [pc, #48]	@ (800aa88 <vPortEnterCritical+0x60>)
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	b2db      	uxtb	r3, r3
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d00b      	beq.n	800aa76 <vPortEnterCritical+0x4e>
	__asm volatile
 800aa5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa62:	f383 8811 	msr	BASEPRI, r3
 800aa66:	f3bf 8f6f 	isb	sy
 800aa6a:	f3bf 8f4f 	dsb	sy
 800aa6e:	603b      	str	r3, [r7, #0]
}
 800aa70:	bf00      	nop
 800aa72:	bf00      	nop
 800aa74:	e7fd      	b.n	800aa72 <vPortEnterCritical+0x4a>
	}
}
 800aa76:	bf00      	nop
 800aa78:	370c      	adds	r7, #12
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa80:	4770      	bx	lr
 800aa82:	bf00      	nop
 800aa84:	20000014 	.word	0x20000014
 800aa88:	e000ed04 	.word	0xe000ed04

0800aa8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aa8c:	b480      	push	{r7}
 800aa8e:	b083      	sub	sp, #12
 800aa90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aa92:	4b12      	ldr	r3, [pc, #72]	@ (800aadc <vPortExitCritical+0x50>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d10b      	bne.n	800aab2 <vPortExitCritical+0x26>
	__asm volatile
 800aa9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa9e:	f383 8811 	msr	BASEPRI, r3
 800aaa2:	f3bf 8f6f 	isb	sy
 800aaa6:	f3bf 8f4f 	dsb	sy
 800aaaa:	607b      	str	r3, [r7, #4]
}
 800aaac:	bf00      	nop
 800aaae:	bf00      	nop
 800aab0:	e7fd      	b.n	800aaae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aab2:	4b0a      	ldr	r3, [pc, #40]	@ (800aadc <vPortExitCritical+0x50>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	3b01      	subs	r3, #1
 800aab8:	4a08      	ldr	r2, [pc, #32]	@ (800aadc <vPortExitCritical+0x50>)
 800aaba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aabc:	4b07      	ldr	r3, [pc, #28]	@ (800aadc <vPortExitCritical+0x50>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d105      	bne.n	800aad0 <vPortExitCritical+0x44>
 800aac4:	2300      	movs	r3, #0
 800aac6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	f383 8811 	msr	BASEPRI, r3
}
 800aace:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aad0:	bf00      	nop
 800aad2:	370c      	adds	r7, #12
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr
 800aadc:	20000014 	.word	0x20000014

0800aae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aae0:	f3ef 8009 	mrs	r0, PSP
 800aae4:	f3bf 8f6f 	isb	sy
 800aae8:	4b15      	ldr	r3, [pc, #84]	@ (800ab40 <pxCurrentTCBConst>)
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	f01e 0f10 	tst.w	lr, #16
 800aaf0:	bf08      	it	eq
 800aaf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aaf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aafa:	6010      	str	r0, [r2, #0]
 800aafc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ab00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ab04:	f380 8811 	msr	BASEPRI, r0
 800ab08:	f3bf 8f4f 	dsb	sy
 800ab0c:	f3bf 8f6f 	isb	sy
 800ab10:	f7ff fa68 	bl	8009fe4 <vTaskSwitchContext>
 800ab14:	f04f 0000 	mov.w	r0, #0
 800ab18:	f380 8811 	msr	BASEPRI, r0
 800ab1c:	bc09      	pop	{r0, r3}
 800ab1e:	6819      	ldr	r1, [r3, #0]
 800ab20:	6808      	ldr	r0, [r1, #0]
 800ab22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab26:	f01e 0f10 	tst.w	lr, #16
 800ab2a:	bf08      	it	eq
 800ab2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ab30:	f380 8809 	msr	PSP, r0
 800ab34:	f3bf 8f6f 	isb	sy
 800ab38:	4770      	bx	lr
 800ab3a:	bf00      	nop
 800ab3c:	f3af 8000 	nop.w

0800ab40 <pxCurrentTCBConst>:
 800ab40:	20000fd8 	.word	0x20000fd8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ab44:	bf00      	nop
 800ab46:	bf00      	nop

0800ab48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b082      	sub	sp, #8
 800ab4c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab52:	f383 8811 	msr	BASEPRI, r3
 800ab56:	f3bf 8f6f 	isb	sy
 800ab5a:	f3bf 8f4f 	dsb	sy
 800ab5e:	607b      	str	r3, [r7, #4]
}
 800ab60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ab62:	f7ff f985 	bl	8009e70 <xTaskIncrementTick>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d003      	beq.n	800ab74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ab6c:	4b06      	ldr	r3, [pc, #24]	@ (800ab88 <SysTick_Handler+0x40>)
 800ab6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab72:	601a      	str	r2, [r3, #0]
 800ab74:	2300      	movs	r3, #0
 800ab76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	f383 8811 	msr	BASEPRI, r3
}
 800ab7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ab80:	bf00      	nop
 800ab82:	3708      	adds	r7, #8
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}
 800ab88:	e000ed04 	.word	0xe000ed04

0800ab8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ab90:	4b0b      	ldr	r3, [pc, #44]	@ (800abc0 <vPortSetupTimerInterrupt+0x34>)
 800ab92:	2200      	movs	r2, #0
 800ab94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ab96:	4b0b      	ldr	r3, [pc, #44]	@ (800abc4 <vPortSetupTimerInterrupt+0x38>)
 800ab98:	2200      	movs	r2, #0
 800ab9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ab9c:	4b0a      	ldr	r3, [pc, #40]	@ (800abc8 <vPortSetupTimerInterrupt+0x3c>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	4a0a      	ldr	r2, [pc, #40]	@ (800abcc <vPortSetupTimerInterrupt+0x40>)
 800aba2:	fba2 2303 	umull	r2, r3, r2, r3
 800aba6:	099b      	lsrs	r3, r3, #6
 800aba8:	4a09      	ldr	r2, [pc, #36]	@ (800abd0 <vPortSetupTimerInterrupt+0x44>)
 800abaa:	3b01      	subs	r3, #1
 800abac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800abae:	4b04      	ldr	r3, [pc, #16]	@ (800abc0 <vPortSetupTimerInterrupt+0x34>)
 800abb0:	2207      	movs	r2, #7
 800abb2:	601a      	str	r2, [r3, #0]
}
 800abb4:	bf00      	nop
 800abb6:	46bd      	mov	sp, r7
 800abb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbc:	4770      	bx	lr
 800abbe:	bf00      	nop
 800abc0:	e000e010 	.word	0xe000e010
 800abc4:	e000e018 	.word	0xe000e018
 800abc8:	20000000 	.word	0x20000000
 800abcc:	10624dd3 	.word	0x10624dd3
 800abd0:	e000e014 	.word	0xe000e014

0800abd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800abd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800abe4 <vPortEnableVFP+0x10>
 800abd8:	6801      	ldr	r1, [r0, #0]
 800abda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800abde:	6001      	str	r1, [r0, #0]
 800abe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800abe2:	bf00      	nop
 800abe4:	e000ed88 	.word	0xe000ed88

0800abe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800abe8:	b480      	push	{r7}
 800abea:	b085      	sub	sp, #20
 800abec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800abee:	f3ef 8305 	mrs	r3, IPSR
 800abf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	2b0f      	cmp	r3, #15
 800abf8:	d915      	bls.n	800ac26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800abfa:	4a18      	ldr	r2, [pc, #96]	@ (800ac5c <vPortValidateInterruptPriority+0x74>)
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	4413      	add	r3, r2
 800ac00:	781b      	ldrb	r3, [r3, #0]
 800ac02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ac04:	4b16      	ldr	r3, [pc, #88]	@ (800ac60 <vPortValidateInterruptPriority+0x78>)
 800ac06:	781b      	ldrb	r3, [r3, #0]
 800ac08:	7afa      	ldrb	r2, [r7, #11]
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	d20b      	bcs.n	800ac26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ac0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac12:	f383 8811 	msr	BASEPRI, r3
 800ac16:	f3bf 8f6f 	isb	sy
 800ac1a:	f3bf 8f4f 	dsb	sy
 800ac1e:	607b      	str	r3, [r7, #4]
}
 800ac20:	bf00      	nop
 800ac22:	bf00      	nop
 800ac24:	e7fd      	b.n	800ac22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ac26:	4b0f      	ldr	r3, [pc, #60]	@ (800ac64 <vPortValidateInterruptPriority+0x7c>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ac2e:	4b0e      	ldr	r3, [pc, #56]	@ (800ac68 <vPortValidateInterruptPriority+0x80>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d90b      	bls.n	800ac4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ac36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac3a:	f383 8811 	msr	BASEPRI, r3
 800ac3e:	f3bf 8f6f 	isb	sy
 800ac42:	f3bf 8f4f 	dsb	sy
 800ac46:	603b      	str	r3, [r7, #0]
}
 800ac48:	bf00      	nop
 800ac4a:	bf00      	nop
 800ac4c:	e7fd      	b.n	800ac4a <vPortValidateInterruptPriority+0x62>
	}
 800ac4e:	bf00      	nop
 800ac50:	3714      	adds	r7, #20
 800ac52:	46bd      	mov	sp, r7
 800ac54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac58:	4770      	bx	lr
 800ac5a:	bf00      	nop
 800ac5c:	e000e3f0 	.word	0xe000e3f0
 800ac60:	20001104 	.word	0x20001104
 800ac64:	e000ed0c 	.word	0xe000ed0c
 800ac68:	20001108 	.word	0x20001108

0800ac6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b08a      	sub	sp, #40	@ 0x28
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ac74:	2300      	movs	r3, #0
 800ac76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ac78:	f7ff f84e 	bl	8009d18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ac7c:	4b5c      	ldr	r3, [pc, #368]	@ (800adf0 <pvPortMalloc+0x184>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d101      	bne.n	800ac88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ac84:	f000 f924 	bl	800aed0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ac88:	4b5a      	ldr	r3, [pc, #360]	@ (800adf4 <pvPortMalloc+0x188>)
 800ac8a:	681a      	ldr	r2, [r3, #0]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4013      	ands	r3, r2
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	f040 8095 	bne.w	800adc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d01e      	beq.n	800acda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ac9c:	2208      	movs	r2, #8
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	4413      	add	r3, r2
 800aca2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f003 0307 	and.w	r3, r3, #7
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d015      	beq.n	800acda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f023 0307 	bic.w	r3, r3, #7
 800acb4:	3308      	adds	r3, #8
 800acb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f003 0307 	and.w	r3, r3, #7
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d00b      	beq.n	800acda <pvPortMalloc+0x6e>
	__asm volatile
 800acc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acc6:	f383 8811 	msr	BASEPRI, r3
 800acca:	f3bf 8f6f 	isb	sy
 800acce:	f3bf 8f4f 	dsb	sy
 800acd2:	617b      	str	r3, [r7, #20]
}
 800acd4:	bf00      	nop
 800acd6:	bf00      	nop
 800acd8:	e7fd      	b.n	800acd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d06f      	beq.n	800adc0 <pvPortMalloc+0x154>
 800ace0:	4b45      	ldr	r3, [pc, #276]	@ (800adf8 <pvPortMalloc+0x18c>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d86a      	bhi.n	800adc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800acea:	4b44      	ldr	r3, [pc, #272]	@ (800adfc <pvPortMalloc+0x190>)
 800acec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800acee:	4b43      	ldr	r3, [pc, #268]	@ (800adfc <pvPortMalloc+0x190>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800acf4:	e004      	b.n	800ad00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800acf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800acfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ad00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d903      	bls.n	800ad12 <pvPortMalloc+0xa6>
 800ad0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d1f1      	bne.n	800acf6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ad12:	4b37      	ldr	r3, [pc, #220]	@ (800adf0 <pvPortMalloc+0x184>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d051      	beq.n	800adc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ad1c:	6a3b      	ldr	r3, [r7, #32]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	2208      	movs	r2, #8
 800ad22:	4413      	add	r3, r2
 800ad24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ad26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad28:	681a      	ldr	r2, [r3, #0]
 800ad2a:	6a3b      	ldr	r3, [r7, #32]
 800ad2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ad2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad30:	685a      	ldr	r2, [r3, #4]
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	1ad2      	subs	r2, r2, r3
 800ad36:	2308      	movs	r3, #8
 800ad38:	005b      	lsls	r3, r3, #1
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d920      	bls.n	800ad80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ad3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	4413      	add	r3, r2
 800ad44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad46:	69bb      	ldr	r3, [r7, #24]
 800ad48:	f003 0307 	and.w	r3, r3, #7
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d00b      	beq.n	800ad68 <pvPortMalloc+0xfc>
	__asm volatile
 800ad50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad54:	f383 8811 	msr	BASEPRI, r3
 800ad58:	f3bf 8f6f 	isb	sy
 800ad5c:	f3bf 8f4f 	dsb	sy
 800ad60:	613b      	str	r3, [r7, #16]
}
 800ad62:	bf00      	nop
 800ad64:	bf00      	nop
 800ad66:	e7fd      	b.n	800ad64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ad68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad6a:	685a      	ldr	r2, [r3, #4]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	1ad2      	subs	r2, r2, r3
 800ad70:	69bb      	ldr	r3, [r7, #24]
 800ad72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ad74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad76:	687a      	ldr	r2, [r7, #4]
 800ad78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ad7a:	69b8      	ldr	r0, [r7, #24]
 800ad7c:	f000 f90a 	bl	800af94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ad80:	4b1d      	ldr	r3, [pc, #116]	@ (800adf8 <pvPortMalloc+0x18c>)
 800ad82:	681a      	ldr	r2, [r3, #0]
 800ad84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	1ad3      	subs	r3, r2, r3
 800ad8a:	4a1b      	ldr	r2, [pc, #108]	@ (800adf8 <pvPortMalloc+0x18c>)
 800ad8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ad8e:	4b1a      	ldr	r3, [pc, #104]	@ (800adf8 <pvPortMalloc+0x18c>)
 800ad90:	681a      	ldr	r2, [r3, #0]
 800ad92:	4b1b      	ldr	r3, [pc, #108]	@ (800ae00 <pvPortMalloc+0x194>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d203      	bcs.n	800ada2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ad9a:	4b17      	ldr	r3, [pc, #92]	@ (800adf8 <pvPortMalloc+0x18c>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	4a18      	ldr	r2, [pc, #96]	@ (800ae00 <pvPortMalloc+0x194>)
 800ada0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ada2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada4:	685a      	ldr	r2, [r3, #4]
 800ada6:	4b13      	ldr	r3, [pc, #76]	@ (800adf4 <pvPortMalloc+0x188>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	431a      	orrs	r2, r3
 800adac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800adb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adb2:	2200      	movs	r2, #0
 800adb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800adb6:	4b13      	ldr	r3, [pc, #76]	@ (800ae04 <pvPortMalloc+0x198>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	3301      	adds	r3, #1
 800adbc:	4a11      	ldr	r2, [pc, #68]	@ (800ae04 <pvPortMalloc+0x198>)
 800adbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800adc0:	f7fe ffb8 	bl	8009d34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800adc4:	69fb      	ldr	r3, [r7, #28]
 800adc6:	f003 0307 	and.w	r3, r3, #7
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d00b      	beq.n	800ade6 <pvPortMalloc+0x17a>
	__asm volatile
 800adce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add2:	f383 8811 	msr	BASEPRI, r3
 800add6:	f3bf 8f6f 	isb	sy
 800adda:	f3bf 8f4f 	dsb	sy
 800adde:	60fb      	str	r3, [r7, #12]
}
 800ade0:	bf00      	nop
 800ade2:	bf00      	nop
 800ade4:	e7fd      	b.n	800ade2 <pvPortMalloc+0x176>
	return pvReturn;
 800ade6:	69fb      	ldr	r3, [r7, #28]
}
 800ade8:	4618      	mov	r0, r3
 800adea:	3728      	adds	r7, #40	@ 0x28
 800adec:	46bd      	mov	sp, r7
 800adee:	bd80      	pop	{r7, pc}
 800adf0:	20005f34 	.word	0x20005f34
 800adf4:	20005f48 	.word	0x20005f48
 800adf8:	20005f38 	.word	0x20005f38
 800adfc:	20005f2c 	.word	0x20005f2c
 800ae00:	20005f3c 	.word	0x20005f3c
 800ae04:	20005f40 	.word	0x20005f40

0800ae08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b086      	sub	sp, #24
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d04f      	beq.n	800aeba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ae1a:	2308      	movs	r3, #8
 800ae1c:	425b      	negs	r3, r3
 800ae1e:	697a      	ldr	r2, [r7, #20]
 800ae20:	4413      	add	r3, r2
 800ae22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	685a      	ldr	r2, [r3, #4]
 800ae2c:	4b25      	ldr	r3, [pc, #148]	@ (800aec4 <vPortFree+0xbc>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4013      	ands	r3, r2
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d10b      	bne.n	800ae4e <vPortFree+0x46>
	__asm volatile
 800ae36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae3a:	f383 8811 	msr	BASEPRI, r3
 800ae3e:	f3bf 8f6f 	isb	sy
 800ae42:	f3bf 8f4f 	dsb	sy
 800ae46:	60fb      	str	r3, [r7, #12]
}
 800ae48:	bf00      	nop
 800ae4a:	bf00      	nop
 800ae4c:	e7fd      	b.n	800ae4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d00b      	beq.n	800ae6e <vPortFree+0x66>
	__asm volatile
 800ae56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae5a:	f383 8811 	msr	BASEPRI, r3
 800ae5e:	f3bf 8f6f 	isb	sy
 800ae62:	f3bf 8f4f 	dsb	sy
 800ae66:	60bb      	str	r3, [r7, #8]
}
 800ae68:	bf00      	nop
 800ae6a:	bf00      	nop
 800ae6c:	e7fd      	b.n	800ae6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	685a      	ldr	r2, [r3, #4]
 800ae72:	4b14      	ldr	r3, [pc, #80]	@ (800aec4 <vPortFree+0xbc>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4013      	ands	r3, r2
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d01e      	beq.n	800aeba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ae7c:	693b      	ldr	r3, [r7, #16]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d11a      	bne.n	800aeba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	685a      	ldr	r2, [r3, #4]
 800ae88:	4b0e      	ldr	r3, [pc, #56]	@ (800aec4 <vPortFree+0xbc>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	43db      	mvns	r3, r3
 800ae8e:	401a      	ands	r2, r3
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ae94:	f7fe ff40 	bl	8009d18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	685a      	ldr	r2, [r3, #4]
 800ae9c:	4b0a      	ldr	r3, [pc, #40]	@ (800aec8 <vPortFree+0xc0>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	4413      	add	r3, r2
 800aea2:	4a09      	ldr	r2, [pc, #36]	@ (800aec8 <vPortFree+0xc0>)
 800aea4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aea6:	6938      	ldr	r0, [r7, #16]
 800aea8:	f000 f874 	bl	800af94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aeac:	4b07      	ldr	r3, [pc, #28]	@ (800aecc <vPortFree+0xc4>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	3301      	adds	r3, #1
 800aeb2:	4a06      	ldr	r2, [pc, #24]	@ (800aecc <vPortFree+0xc4>)
 800aeb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aeb6:	f7fe ff3d 	bl	8009d34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aeba:	bf00      	nop
 800aebc:	3718      	adds	r7, #24
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
 800aec2:	bf00      	nop
 800aec4:	20005f48 	.word	0x20005f48
 800aec8:	20005f38 	.word	0x20005f38
 800aecc:	20005f44 	.word	0x20005f44

0800aed0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aed0:	b480      	push	{r7}
 800aed2:	b085      	sub	sp, #20
 800aed4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aed6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800aeda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aedc:	4b27      	ldr	r3, [pc, #156]	@ (800af7c <prvHeapInit+0xac>)
 800aede:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f003 0307 	and.w	r3, r3, #7
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d00c      	beq.n	800af04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	3307      	adds	r3, #7
 800aeee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f023 0307 	bic.w	r3, r3, #7
 800aef6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aef8:	68ba      	ldr	r2, [r7, #8]
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	1ad3      	subs	r3, r2, r3
 800aefe:	4a1f      	ldr	r2, [pc, #124]	@ (800af7c <prvHeapInit+0xac>)
 800af00:	4413      	add	r3, r2
 800af02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800af08:	4a1d      	ldr	r2, [pc, #116]	@ (800af80 <prvHeapInit+0xb0>)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800af0e:	4b1c      	ldr	r3, [pc, #112]	@ (800af80 <prvHeapInit+0xb0>)
 800af10:	2200      	movs	r2, #0
 800af12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	68ba      	ldr	r2, [r7, #8]
 800af18:	4413      	add	r3, r2
 800af1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800af1c:	2208      	movs	r2, #8
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	1a9b      	subs	r3, r3, r2
 800af22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	f023 0307 	bic.w	r3, r3, #7
 800af2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	4a15      	ldr	r2, [pc, #84]	@ (800af84 <prvHeapInit+0xb4>)
 800af30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800af32:	4b14      	ldr	r3, [pc, #80]	@ (800af84 <prvHeapInit+0xb4>)
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	2200      	movs	r2, #0
 800af38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800af3a:	4b12      	ldr	r3, [pc, #72]	@ (800af84 <prvHeapInit+0xb4>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	2200      	movs	r2, #0
 800af40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	68fa      	ldr	r2, [r7, #12]
 800af4a:	1ad2      	subs	r2, r2, r3
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800af50:	4b0c      	ldr	r3, [pc, #48]	@ (800af84 <prvHeapInit+0xb4>)
 800af52:	681a      	ldr	r2, [r3, #0]
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	685b      	ldr	r3, [r3, #4]
 800af5c:	4a0a      	ldr	r2, [pc, #40]	@ (800af88 <prvHeapInit+0xb8>)
 800af5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	4a09      	ldr	r2, [pc, #36]	@ (800af8c <prvHeapInit+0xbc>)
 800af66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800af68:	4b09      	ldr	r3, [pc, #36]	@ (800af90 <prvHeapInit+0xc0>)
 800af6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800af6e:	601a      	str	r2, [r3, #0]
}
 800af70:	bf00      	nop
 800af72:	3714      	adds	r7, #20
 800af74:	46bd      	mov	sp, r7
 800af76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7a:	4770      	bx	lr
 800af7c:	2000110c 	.word	0x2000110c
 800af80:	20005f2c 	.word	0x20005f2c
 800af84:	20005f34 	.word	0x20005f34
 800af88:	20005f3c 	.word	0x20005f3c
 800af8c:	20005f38 	.word	0x20005f38
 800af90:	20005f48 	.word	0x20005f48

0800af94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800af94:	b480      	push	{r7}
 800af96:	b085      	sub	sp, #20
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800af9c:	4b28      	ldr	r3, [pc, #160]	@ (800b040 <prvInsertBlockIntoFreeList+0xac>)
 800af9e:	60fb      	str	r3, [r7, #12]
 800afa0:	e002      	b.n	800afa8 <prvInsertBlockIntoFreeList+0x14>
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	60fb      	str	r3, [r7, #12]
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	429a      	cmp	r2, r3
 800afb0:	d8f7      	bhi.n	800afa2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	68ba      	ldr	r2, [r7, #8]
 800afbc:	4413      	add	r3, r2
 800afbe:	687a      	ldr	r2, [r7, #4]
 800afc0:	429a      	cmp	r2, r3
 800afc2:	d108      	bne.n	800afd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	685a      	ldr	r2, [r3, #4]
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	441a      	add	r2, r3
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	685b      	ldr	r3, [r3, #4]
 800afde:	68ba      	ldr	r2, [r7, #8]
 800afe0:	441a      	add	r2, r3
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d118      	bne.n	800b01c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681a      	ldr	r2, [r3, #0]
 800afee:	4b15      	ldr	r3, [pc, #84]	@ (800b044 <prvInsertBlockIntoFreeList+0xb0>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d00d      	beq.n	800b012 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	685a      	ldr	r2, [r3, #4]
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	441a      	add	r2, r3
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	681a      	ldr	r2, [r3, #0]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	601a      	str	r2, [r3, #0]
 800b010:	e008      	b.n	800b024 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b012:	4b0c      	ldr	r3, [pc, #48]	@ (800b044 <prvInsertBlockIntoFreeList+0xb0>)
 800b014:	681a      	ldr	r2, [r3, #0]
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	601a      	str	r2, [r3, #0]
 800b01a:	e003      	b.n	800b024 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681a      	ldr	r2, [r3, #0]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b024:	68fa      	ldr	r2, [r7, #12]
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	429a      	cmp	r2, r3
 800b02a:	d002      	beq.n	800b032 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	687a      	ldr	r2, [r7, #4]
 800b030:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b032:	bf00      	nop
 800b034:	3714      	adds	r7, #20
 800b036:	46bd      	mov	sp, r7
 800b038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03c:	4770      	bx	lr
 800b03e:	bf00      	nop
 800b040:	20005f2c 	.word	0x20005f2c
 800b044:	20005f34 	.word	0x20005f34

0800b048 <atoi>:
 800b048:	220a      	movs	r2, #10
 800b04a:	2100      	movs	r1, #0
 800b04c:	f000 b87a 	b.w	800b144 <strtol>

0800b050 <_strtol_l.constprop.0>:
 800b050:	2b24      	cmp	r3, #36	@ 0x24
 800b052:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b056:	4686      	mov	lr, r0
 800b058:	4690      	mov	r8, r2
 800b05a:	d801      	bhi.n	800b060 <_strtol_l.constprop.0+0x10>
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	d106      	bne.n	800b06e <_strtol_l.constprop.0+0x1e>
 800b060:	f000 fb5c 	bl	800b71c <__errno>
 800b064:	2316      	movs	r3, #22
 800b066:	6003      	str	r3, [r0, #0]
 800b068:	2000      	movs	r0, #0
 800b06a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b06e:	4834      	ldr	r0, [pc, #208]	@ (800b140 <_strtol_l.constprop.0+0xf0>)
 800b070:	460d      	mov	r5, r1
 800b072:	462a      	mov	r2, r5
 800b074:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b078:	5d06      	ldrb	r6, [r0, r4]
 800b07a:	f016 0608 	ands.w	r6, r6, #8
 800b07e:	d1f8      	bne.n	800b072 <_strtol_l.constprop.0+0x22>
 800b080:	2c2d      	cmp	r4, #45	@ 0x2d
 800b082:	d12d      	bne.n	800b0e0 <_strtol_l.constprop.0+0x90>
 800b084:	782c      	ldrb	r4, [r5, #0]
 800b086:	2601      	movs	r6, #1
 800b088:	1c95      	adds	r5, r2, #2
 800b08a:	f033 0210 	bics.w	r2, r3, #16
 800b08e:	d109      	bne.n	800b0a4 <_strtol_l.constprop.0+0x54>
 800b090:	2c30      	cmp	r4, #48	@ 0x30
 800b092:	d12a      	bne.n	800b0ea <_strtol_l.constprop.0+0x9a>
 800b094:	782a      	ldrb	r2, [r5, #0]
 800b096:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b09a:	2a58      	cmp	r2, #88	@ 0x58
 800b09c:	d125      	bne.n	800b0ea <_strtol_l.constprop.0+0x9a>
 800b09e:	786c      	ldrb	r4, [r5, #1]
 800b0a0:	2310      	movs	r3, #16
 800b0a2:	3502      	adds	r5, #2
 800b0a4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b0a8:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	fbbc f9f3 	udiv	r9, ip, r3
 800b0b2:	4610      	mov	r0, r2
 800b0b4:	fb03 ca19 	mls	sl, r3, r9, ip
 800b0b8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b0bc:	2f09      	cmp	r7, #9
 800b0be:	d81b      	bhi.n	800b0f8 <_strtol_l.constprop.0+0xa8>
 800b0c0:	463c      	mov	r4, r7
 800b0c2:	42a3      	cmp	r3, r4
 800b0c4:	dd27      	ble.n	800b116 <_strtol_l.constprop.0+0xc6>
 800b0c6:	1c57      	adds	r7, r2, #1
 800b0c8:	d007      	beq.n	800b0da <_strtol_l.constprop.0+0x8a>
 800b0ca:	4581      	cmp	r9, r0
 800b0cc:	d320      	bcc.n	800b110 <_strtol_l.constprop.0+0xc0>
 800b0ce:	d101      	bne.n	800b0d4 <_strtol_l.constprop.0+0x84>
 800b0d0:	45a2      	cmp	sl, r4
 800b0d2:	db1d      	blt.n	800b110 <_strtol_l.constprop.0+0xc0>
 800b0d4:	fb00 4003 	mla	r0, r0, r3, r4
 800b0d8:	2201      	movs	r2, #1
 800b0da:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b0de:	e7eb      	b.n	800b0b8 <_strtol_l.constprop.0+0x68>
 800b0e0:	2c2b      	cmp	r4, #43	@ 0x2b
 800b0e2:	bf04      	itt	eq
 800b0e4:	782c      	ldrbeq	r4, [r5, #0]
 800b0e6:	1c95      	addeq	r5, r2, #2
 800b0e8:	e7cf      	b.n	800b08a <_strtol_l.constprop.0+0x3a>
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d1da      	bne.n	800b0a4 <_strtol_l.constprop.0+0x54>
 800b0ee:	2c30      	cmp	r4, #48	@ 0x30
 800b0f0:	bf0c      	ite	eq
 800b0f2:	2308      	moveq	r3, #8
 800b0f4:	230a      	movne	r3, #10
 800b0f6:	e7d5      	b.n	800b0a4 <_strtol_l.constprop.0+0x54>
 800b0f8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b0fc:	2f19      	cmp	r7, #25
 800b0fe:	d801      	bhi.n	800b104 <_strtol_l.constprop.0+0xb4>
 800b100:	3c37      	subs	r4, #55	@ 0x37
 800b102:	e7de      	b.n	800b0c2 <_strtol_l.constprop.0+0x72>
 800b104:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b108:	2f19      	cmp	r7, #25
 800b10a:	d804      	bhi.n	800b116 <_strtol_l.constprop.0+0xc6>
 800b10c:	3c57      	subs	r4, #87	@ 0x57
 800b10e:	e7d8      	b.n	800b0c2 <_strtol_l.constprop.0+0x72>
 800b110:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b114:	e7e1      	b.n	800b0da <_strtol_l.constprop.0+0x8a>
 800b116:	1c53      	adds	r3, r2, #1
 800b118:	d108      	bne.n	800b12c <_strtol_l.constprop.0+0xdc>
 800b11a:	2322      	movs	r3, #34	@ 0x22
 800b11c:	f8ce 3000 	str.w	r3, [lr]
 800b120:	4660      	mov	r0, ip
 800b122:	f1b8 0f00 	cmp.w	r8, #0
 800b126:	d0a0      	beq.n	800b06a <_strtol_l.constprop.0+0x1a>
 800b128:	1e69      	subs	r1, r5, #1
 800b12a:	e006      	b.n	800b13a <_strtol_l.constprop.0+0xea>
 800b12c:	b106      	cbz	r6, 800b130 <_strtol_l.constprop.0+0xe0>
 800b12e:	4240      	negs	r0, r0
 800b130:	f1b8 0f00 	cmp.w	r8, #0
 800b134:	d099      	beq.n	800b06a <_strtol_l.constprop.0+0x1a>
 800b136:	2a00      	cmp	r2, #0
 800b138:	d1f6      	bne.n	800b128 <_strtol_l.constprop.0+0xd8>
 800b13a:	f8c8 1000 	str.w	r1, [r8]
 800b13e:	e794      	b.n	800b06a <_strtol_l.constprop.0+0x1a>
 800b140:	0800c9b5 	.word	0x0800c9b5

0800b144 <strtol>:
 800b144:	4613      	mov	r3, r2
 800b146:	460a      	mov	r2, r1
 800b148:	4601      	mov	r1, r0
 800b14a:	4802      	ldr	r0, [pc, #8]	@ (800b154 <strtol+0x10>)
 800b14c:	6800      	ldr	r0, [r0, #0]
 800b14e:	f7ff bf7f 	b.w	800b050 <_strtol_l.constprop.0>
 800b152:	bf00      	nop
 800b154:	20000024 	.word	0x20000024

0800b158 <std>:
 800b158:	2300      	movs	r3, #0
 800b15a:	b510      	push	{r4, lr}
 800b15c:	4604      	mov	r4, r0
 800b15e:	e9c0 3300 	strd	r3, r3, [r0]
 800b162:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b166:	6083      	str	r3, [r0, #8]
 800b168:	8181      	strh	r1, [r0, #12]
 800b16a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b16c:	81c2      	strh	r2, [r0, #14]
 800b16e:	6183      	str	r3, [r0, #24]
 800b170:	4619      	mov	r1, r3
 800b172:	2208      	movs	r2, #8
 800b174:	305c      	adds	r0, #92	@ 0x5c
 800b176:	f000 fa2d 	bl	800b5d4 <memset>
 800b17a:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b0 <std+0x58>)
 800b17c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b17e:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b4 <std+0x5c>)
 800b180:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b182:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b8 <std+0x60>)
 800b184:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b186:	4b0d      	ldr	r3, [pc, #52]	@ (800b1bc <std+0x64>)
 800b188:	6323      	str	r3, [r4, #48]	@ 0x30
 800b18a:	4b0d      	ldr	r3, [pc, #52]	@ (800b1c0 <std+0x68>)
 800b18c:	6224      	str	r4, [r4, #32]
 800b18e:	429c      	cmp	r4, r3
 800b190:	d006      	beq.n	800b1a0 <std+0x48>
 800b192:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b196:	4294      	cmp	r4, r2
 800b198:	d002      	beq.n	800b1a0 <std+0x48>
 800b19a:	33d0      	adds	r3, #208	@ 0xd0
 800b19c:	429c      	cmp	r4, r3
 800b19e:	d105      	bne.n	800b1ac <std+0x54>
 800b1a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b1a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1a8:	f000 bae2 	b.w	800b770 <__retarget_lock_init_recursive>
 800b1ac:	bd10      	pop	{r4, pc}
 800b1ae:	bf00      	nop
 800b1b0:	0800b425 	.word	0x0800b425
 800b1b4:	0800b447 	.word	0x0800b447
 800b1b8:	0800b47f 	.word	0x0800b47f
 800b1bc:	0800b4a3 	.word	0x0800b4a3
 800b1c0:	20005f4c 	.word	0x20005f4c

0800b1c4 <stdio_exit_handler>:
 800b1c4:	4a02      	ldr	r2, [pc, #8]	@ (800b1d0 <stdio_exit_handler+0xc>)
 800b1c6:	4903      	ldr	r1, [pc, #12]	@ (800b1d4 <stdio_exit_handler+0x10>)
 800b1c8:	4803      	ldr	r0, [pc, #12]	@ (800b1d8 <stdio_exit_handler+0x14>)
 800b1ca:	f000 b869 	b.w	800b2a0 <_fwalk_sglue>
 800b1ce:	bf00      	nop
 800b1d0:	20000018 	.word	0x20000018
 800b1d4:	0800c2dd 	.word	0x0800c2dd
 800b1d8:	20000028 	.word	0x20000028

0800b1dc <cleanup_stdio>:
 800b1dc:	6841      	ldr	r1, [r0, #4]
 800b1de:	4b0c      	ldr	r3, [pc, #48]	@ (800b210 <cleanup_stdio+0x34>)
 800b1e0:	4299      	cmp	r1, r3
 800b1e2:	b510      	push	{r4, lr}
 800b1e4:	4604      	mov	r4, r0
 800b1e6:	d001      	beq.n	800b1ec <cleanup_stdio+0x10>
 800b1e8:	f001 f878 	bl	800c2dc <_fflush_r>
 800b1ec:	68a1      	ldr	r1, [r4, #8]
 800b1ee:	4b09      	ldr	r3, [pc, #36]	@ (800b214 <cleanup_stdio+0x38>)
 800b1f0:	4299      	cmp	r1, r3
 800b1f2:	d002      	beq.n	800b1fa <cleanup_stdio+0x1e>
 800b1f4:	4620      	mov	r0, r4
 800b1f6:	f001 f871 	bl	800c2dc <_fflush_r>
 800b1fa:	68e1      	ldr	r1, [r4, #12]
 800b1fc:	4b06      	ldr	r3, [pc, #24]	@ (800b218 <cleanup_stdio+0x3c>)
 800b1fe:	4299      	cmp	r1, r3
 800b200:	d004      	beq.n	800b20c <cleanup_stdio+0x30>
 800b202:	4620      	mov	r0, r4
 800b204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b208:	f001 b868 	b.w	800c2dc <_fflush_r>
 800b20c:	bd10      	pop	{r4, pc}
 800b20e:	bf00      	nop
 800b210:	20005f4c 	.word	0x20005f4c
 800b214:	20005fb4 	.word	0x20005fb4
 800b218:	2000601c 	.word	0x2000601c

0800b21c <global_stdio_init.part.0>:
 800b21c:	b510      	push	{r4, lr}
 800b21e:	4b0b      	ldr	r3, [pc, #44]	@ (800b24c <global_stdio_init.part.0+0x30>)
 800b220:	4c0b      	ldr	r4, [pc, #44]	@ (800b250 <global_stdio_init.part.0+0x34>)
 800b222:	4a0c      	ldr	r2, [pc, #48]	@ (800b254 <global_stdio_init.part.0+0x38>)
 800b224:	601a      	str	r2, [r3, #0]
 800b226:	4620      	mov	r0, r4
 800b228:	2200      	movs	r2, #0
 800b22a:	2104      	movs	r1, #4
 800b22c:	f7ff ff94 	bl	800b158 <std>
 800b230:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b234:	2201      	movs	r2, #1
 800b236:	2109      	movs	r1, #9
 800b238:	f7ff ff8e 	bl	800b158 <std>
 800b23c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b240:	2202      	movs	r2, #2
 800b242:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b246:	2112      	movs	r1, #18
 800b248:	f7ff bf86 	b.w	800b158 <std>
 800b24c:	20006084 	.word	0x20006084
 800b250:	20005f4c 	.word	0x20005f4c
 800b254:	0800b1c5 	.word	0x0800b1c5

0800b258 <__sfp_lock_acquire>:
 800b258:	4801      	ldr	r0, [pc, #4]	@ (800b260 <__sfp_lock_acquire+0x8>)
 800b25a:	f000 ba8a 	b.w	800b772 <__retarget_lock_acquire_recursive>
 800b25e:	bf00      	nop
 800b260:	2000608d 	.word	0x2000608d

0800b264 <__sfp_lock_release>:
 800b264:	4801      	ldr	r0, [pc, #4]	@ (800b26c <__sfp_lock_release+0x8>)
 800b266:	f000 ba85 	b.w	800b774 <__retarget_lock_release_recursive>
 800b26a:	bf00      	nop
 800b26c:	2000608d 	.word	0x2000608d

0800b270 <__sinit>:
 800b270:	b510      	push	{r4, lr}
 800b272:	4604      	mov	r4, r0
 800b274:	f7ff fff0 	bl	800b258 <__sfp_lock_acquire>
 800b278:	6a23      	ldr	r3, [r4, #32]
 800b27a:	b11b      	cbz	r3, 800b284 <__sinit+0x14>
 800b27c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b280:	f7ff bff0 	b.w	800b264 <__sfp_lock_release>
 800b284:	4b04      	ldr	r3, [pc, #16]	@ (800b298 <__sinit+0x28>)
 800b286:	6223      	str	r3, [r4, #32]
 800b288:	4b04      	ldr	r3, [pc, #16]	@ (800b29c <__sinit+0x2c>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d1f5      	bne.n	800b27c <__sinit+0xc>
 800b290:	f7ff ffc4 	bl	800b21c <global_stdio_init.part.0>
 800b294:	e7f2      	b.n	800b27c <__sinit+0xc>
 800b296:	bf00      	nop
 800b298:	0800b1dd 	.word	0x0800b1dd
 800b29c:	20006084 	.word	0x20006084

0800b2a0 <_fwalk_sglue>:
 800b2a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2a4:	4607      	mov	r7, r0
 800b2a6:	4688      	mov	r8, r1
 800b2a8:	4614      	mov	r4, r2
 800b2aa:	2600      	movs	r6, #0
 800b2ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b2b0:	f1b9 0901 	subs.w	r9, r9, #1
 800b2b4:	d505      	bpl.n	800b2c2 <_fwalk_sglue+0x22>
 800b2b6:	6824      	ldr	r4, [r4, #0]
 800b2b8:	2c00      	cmp	r4, #0
 800b2ba:	d1f7      	bne.n	800b2ac <_fwalk_sglue+0xc>
 800b2bc:	4630      	mov	r0, r6
 800b2be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2c2:	89ab      	ldrh	r3, [r5, #12]
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d907      	bls.n	800b2d8 <_fwalk_sglue+0x38>
 800b2c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b2cc:	3301      	adds	r3, #1
 800b2ce:	d003      	beq.n	800b2d8 <_fwalk_sglue+0x38>
 800b2d0:	4629      	mov	r1, r5
 800b2d2:	4638      	mov	r0, r7
 800b2d4:	47c0      	blx	r8
 800b2d6:	4306      	orrs	r6, r0
 800b2d8:	3568      	adds	r5, #104	@ 0x68
 800b2da:	e7e9      	b.n	800b2b0 <_fwalk_sglue+0x10>

0800b2dc <iprintf>:
 800b2dc:	b40f      	push	{r0, r1, r2, r3}
 800b2de:	b507      	push	{r0, r1, r2, lr}
 800b2e0:	4906      	ldr	r1, [pc, #24]	@ (800b2fc <iprintf+0x20>)
 800b2e2:	ab04      	add	r3, sp, #16
 800b2e4:	6808      	ldr	r0, [r1, #0]
 800b2e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2ea:	6881      	ldr	r1, [r0, #8]
 800b2ec:	9301      	str	r3, [sp, #4]
 800b2ee:	f000 fccb 	bl	800bc88 <_vfiprintf_r>
 800b2f2:	b003      	add	sp, #12
 800b2f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2f8:	b004      	add	sp, #16
 800b2fa:	4770      	bx	lr
 800b2fc:	20000024 	.word	0x20000024

0800b300 <_puts_r>:
 800b300:	6a03      	ldr	r3, [r0, #32]
 800b302:	b570      	push	{r4, r5, r6, lr}
 800b304:	6884      	ldr	r4, [r0, #8]
 800b306:	4605      	mov	r5, r0
 800b308:	460e      	mov	r6, r1
 800b30a:	b90b      	cbnz	r3, 800b310 <_puts_r+0x10>
 800b30c:	f7ff ffb0 	bl	800b270 <__sinit>
 800b310:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b312:	07db      	lsls	r3, r3, #31
 800b314:	d405      	bmi.n	800b322 <_puts_r+0x22>
 800b316:	89a3      	ldrh	r3, [r4, #12]
 800b318:	0598      	lsls	r0, r3, #22
 800b31a:	d402      	bmi.n	800b322 <_puts_r+0x22>
 800b31c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b31e:	f000 fa28 	bl	800b772 <__retarget_lock_acquire_recursive>
 800b322:	89a3      	ldrh	r3, [r4, #12]
 800b324:	0719      	lsls	r1, r3, #28
 800b326:	d502      	bpl.n	800b32e <_puts_r+0x2e>
 800b328:	6923      	ldr	r3, [r4, #16]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d135      	bne.n	800b39a <_puts_r+0x9a>
 800b32e:	4621      	mov	r1, r4
 800b330:	4628      	mov	r0, r5
 800b332:	f000 f8f9 	bl	800b528 <__swsetup_r>
 800b336:	b380      	cbz	r0, 800b39a <_puts_r+0x9a>
 800b338:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b33c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b33e:	07da      	lsls	r2, r3, #31
 800b340:	d405      	bmi.n	800b34e <_puts_r+0x4e>
 800b342:	89a3      	ldrh	r3, [r4, #12]
 800b344:	059b      	lsls	r3, r3, #22
 800b346:	d402      	bmi.n	800b34e <_puts_r+0x4e>
 800b348:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b34a:	f000 fa13 	bl	800b774 <__retarget_lock_release_recursive>
 800b34e:	4628      	mov	r0, r5
 800b350:	bd70      	pop	{r4, r5, r6, pc}
 800b352:	2b00      	cmp	r3, #0
 800b354:	da04      	bge.n	800b360 <_puts_r+0x60>
 800b356:	69a2      	ldr	r2, [r4, #24]
 800b358:	429a      	cmp	r2, r3
 800b35a:	dc17      	bgt.n	800b38c <_puts_r+0x8c>
 800b35c:	290a      	cmp	r1, #10
 800b35e:	d015      	beq.n	800b38c <_puts_r+0x8c>
 800b360:	6823      	ldr	r3, [r4, #0]
 800b362:	1c5a      	adds	r2, r3, #1
 800b364:	6022      	str	r2, [r4, #0]
 800b366:	7019      	strb	r1, [r3, #0]
 800b368:	68a3      	ldr	r3, [r4, #8]
 800b36a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b36e:	3b01      	subs	r3, #1
 800b370:	60a3      	str	r3, [r4, #8]
 800b372:	2900      	cmp	r1, #0
 800b374:	d1ed      	bne.n	800b352 <_puts_r+0x52>
 800b376:	2b00      	cmp	r3, #0
 800b378:	da11      	bge.n	800b39e <_puts_r+0x9e>
 800b37a:	4622      	mov	r2, r4
 800b37c:	210a      	movs	r1, #10
 800b37e:	4628      	mov	r0, r5
 800b380:	f000 f893 	bl	800b4aa <__swbuf_r>
 800b384:	3001      	adds	r0, #1
 800b386:	d0d7      	beq.n	800b338 <_puts_r+0x38>
 800b388:	250a      	movs	r5, #10
 800b38a:	e7d7      	b.n	800b33c <_puts_r+0x3c>
 800b38c:	4622      	mov	r2, r4
 800b38e:	4628      	mov	r0, r5
 800b390:	f000 f88b 	bl	800b4aa <__swbuf_r>
 800b394:	3001      	adds	r0, #1
 800b396:	d1e7      	bne.n	800b368 <_puts_r+0x68>
 800b398:	e7ce      	b.n	800b338 <_puts_r+0x38>
 800b39a:	3e01      	subs	r6, #1
 800b39c:	e7e4      	b.n	800b368 <_puts_r+0x68>
 800b39e:	6823      	ldr	r3, [r4, #0]
 800b3a0:	1c5a      	adds	r2, r3, #1
 800b3a2:	6022      	str	r2, [r4, #0]
 800b3a4:	220a      	movs	r2, #10
 800b3a6:	701a      	strb	r2, [r3, #0]
 800b3a8:	e7ee      	b.n	800b388 <_puts_r+0x88>
	...

0800b3ac <puts>:
 800b3ac:	4b02      	ldr	r3, [pc, #8]	@ (800b3b8 <puts+0xc>)
 800b3ae:	4601      	mov	r1, r0
 800b3b0:	6818      	ldr	r0, [r3, #0]
 800b3b2:	f7ff bfa5 	b.w	800b300 <_puts_r>
 800b3b6:	bf00      	nop
 800b3b8:	20000024 	.word	0x20000024

0800b3bc <sniprintf>:
 800b3bc:	b40c      	push	{r2, r3}
 800b3be:	b530      	push	{r4, r5, lr}
 800b3c0:	4b17      	ldr	r3, [pc, #92]	@ (800b420 <sniprintf+0x64>)
 800b3c2:	1e0c      	subs	r4, r1, #0
 800b3c4:	681d      	ldr	r5, [r3, #0]
 800b3c6:	b09d      	sub	sp, #116	@ 0x74
 800b3c8:	da08      	bge.n	800b3dc <sniprintf+0x20>
 800b3ca:	238b      	movs	r3, #139	@ 0x8b
 800b3cc:	602b      	str	r3, [r5, #0]
 800b3ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b3d2:	b01d      	add	sp, #116	@ 0x74
 800b3d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b3d8:	b002      	add	sp, #8
 800b3da:	4770      	bx	lr
 800b3dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b3e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b3e4:	bf14      	ite	ne
 800b3e6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b3ea:	4623      	moveq	r3, r4
 800b3ec:	9304      	str	r3, [sp, #16]
 800b3ee:	9307      	str	r3, [sp, #28]
 800b3f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b3f4:	9002      	str	r0, [sp, #8]
 800b3f6:	9006      	str	r0, [sp, #24]
 800b3f8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b3fc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b3fe:	ab21      	add	r3, sp, #132	@ 0x84
 800b400:	a902      	add	r1, sp, #8
 800b402:	4628      	mov	r0, r5
 800b404:	9301      	str	r3, [sp, #4]
 800b406:	f000 fb19 	bl	800ba3c <_svfiprintf_r>
 800b40a:	1c43      	adds	r3, r0, #1
 800b40c:	bfbc      	itt	lt
 800b40e:	238b      	movlt	r3, #139	@ 0x8b
 800b410:	602b      	strlt	r3, [r5, #0]
 800b412:	2c00      	cmp	r4, #0
 800b414:	d0dd      	beq.n	800b3d2 <sniprintf+0x16>
 800b416:	9b02      	ldr	r3, [sp, #8]
 800b418:	2200      	movs	r2, #0
 800b41a:	701a      	strb	r2, [r3, #0]
 800b41c:	e7d9      	b.n	800b3d2 <sniprintf+0x16>
 800b41e:	bf00      	nop
 800b420:	20000024 	.word	0x20000024

0800b424 <__sread>:
 800b424:	b510      	push	{r4, lr}
 800b426:	460c      	mov	r4, r1
 800b428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b42c:	f000 f952 	bl	800b6d4 <_read_r>
 800b430:	2800      	cmp	r0, #0
 800b432:	bfab      	itete	ge
 800b434:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b436:	89a3      	ldrhlt	r3, [r4, #12]
 800b438:	181b      	addge	r3, r3, r0
 800b43a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b43e:	bfac      	ite	ge
 800b440:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b442:	81a3      	strhlt	r3, [r4, #12]
 800b444:	bd10      	pop	{r4, pc}

0800b446 <__swrite>:
 800b446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b44a:	461f      	mov	r7, r3
 800b44c:	898b      	ldrh	r3, [r1, #12]
 800b44e:	05db      	lsls	r3, r3, #23
 800b450:	4605      	mov	r5, r0
 800b452:	460c      	mov	r4, r1
 800b454:	4616      	mov	r6, r2
 800b456:	d505      	bpl.n	800b464 <__swrite+0x1e>
 800b458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b45c:	2302      	movs	r3, #2
 800b45e:	2200      	movs	r2, #0
 800b460:	f000 f926 	bl	800b6b0 <_lseek_r>
 800b464:	89a3      	ldrh	r3, [r4, #12]
 800b466:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b46a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b46e:	81a3      	strh	r3, [r4, #12]
 800b470:	4632      	mov	r2, r6
 800b472:	463b      	mov	r3, r7
 800b474:	4628      	mov	r0, r5
 800b476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b47a:	f000 b93d 	b.w	800b6f8 <_write_r>

0800b47e <__sseek>:
 800b47e:	b510      	push	{r4, lr}
 800b480:	460c      	mov	r4, r1
 800b482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b486:	f000 f913 	bl	800b6b0 <_lseek_r>
 800b48a:	1c43      	adds	r3, r0, #1
 800b48c:	89a3      	ldrh	r3, [r4, #12]
 800b48e:	bf15      	itete	ne
 800b490:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b492:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b496:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b49a:	81a3      	strheq	r3, [r4, #12]
 800b49c:	bf18      	it	ne
 800b49e:	81a3      	strhne	r3, [r4, #12]
 800b4a0:	bd10      	pop	{r4, pc}

0800b4a2 <__sclose>:
 800b4a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4a6:	f000 b89d 	b.w	800b5e4 <_close_r>

0800b4aa <__swbuf_r>:
 800b4aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ac:	460e      	mov	r6, r1
 800b4ae:	4614      	mov	r4, r2
 800b4b0:	4605      	mov	r5, r0
 800b4b2:	b118      	cbz	r0, 800b4bc <__swbuf_r+0x12>
 800b4b4:	6a03      	ldr	r3, [r0, #32]
 800b4b6:	b90b      	cbnz	r3, 800b4bc <__swbuf_r+0x12>
 800b4b8:	f7ff feda 	bl	800b270 <__sinit>
 800b4bc:	69a3      	ldr	r3, [r4, #24]
 800b4be:	60a3      	str	r3, [r4, #8]
 800b4c0:	89a3      	ldrh	r3, [r4, #12]
 800b4c2:	071a      	lsls	r2, r3, #28
 800b4c4:	d501      	bpl.n	800b4ca <__swbuf_r+0x20>
 800b4c6:	6923      	ldr	r3, [r4, #16]
 800b4c8:	b943      	cbnz	r3, 800b4dc <__swbuf_r+0x32>
 800b4ca:	4621      	mov	r1, r4
 800b4cc:	4628      	mov	r0, r5
 800b4ce:	f000 f82b 	bl	800b528 <__swsetup_r>
 800b4d2:	b118      	cbz	r0, 800b4dc <__swbuf_r+0x32>
 800b4d4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b4d8:	4638      	mov	r0, r7
 800b4da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4dc:	6823      	ldr	r3, [r4, #0]
 800b4de:	6922      	ldr	r2, [r4, #16]
 800b4e0:	1a98      	subs	r0, r3, r2
 800b4e2:	6963      	ldr	r3, [r4, #20]
 800b4e4:	b2f6      	uxtb	r6, r6
 800b4e6:	4283      	cmp	r3, r0
 800b4e8:	4637      	mov	r7, r6
 800b4ea:	dc05      	bgt.n	800b4f8 <__swbuf_r+0x4e>
 800b4ec:	4621      	mov	r1, r4
 800b4ee:	4628      	mov	r0, r5
 800b4f0:	f000 fef4 	bl	800c2dc <_fflush_r>
 800b4f4:	2800      	cmp	r0, #0
 800b4f6:	d1ed      	bne.n	800b4d4 <__swbuf_r+0x2a>
 800b4f8:	68a3      	ldr	r3, [r4, #8]
 800b4fa:	3b01      	subs	r3, #1
 800b4fc:	60a3      	str	r3, [r4, #8]
 800b4fe:	6823      	ldr	r3, [r4, #0]
 800b500:	1c5a      	adds	r2, r3, #1
 800b502:	6022      	str	r2, [r4, #0]
 800b504:	701e      	strb	r6, [r3, #0]
 800b506:	6962      	ldr	r2, [r4, #20]
 800b508:	1c43      	adds	r3, r0, #1
 800b50a:	429a      	cmp	r2, r3
 800b50c:	d004      	beq.n	800b518 <__swbuf_r+0x6e>
 800b50e:	89a3      	ldrh	r3, [r4, #12]
 800b510:	07db      	lsls	r3, r3, #31
 800b512:	d5e1      	bpl.n	800b4d8 <__swbuf_r+0x2e>
 800b514:	2e0a      	cmp	r6, #10
 800b516:	d1df      	bne.n	800b4d8 <__swbuf_r+0x2e>
 800b518:	4621      	mov	r1, r4
 800b51a:	4628      	mov	r0, r5
 800b51c:	f000 fede 	bl	800c2dc <_fflush_r>
 800b520:	2800      	cmp	r0, #0
 800b522:	d0d9      	beq.n	800b4d8 <__swbuf_r+0x2e>
 800b524:	e7d6      	b.n	800b4d4 <__swbuf_r+0x2a>
	...

0800b528 <__swsetup_r>:
 800b528:	b538      	push	{r3, r4, r5, lr}
 800b52a:	4b29      	ldr	r3, [pc, #164]	@ (800b5d0 <__swsetup_r+0xa8>)
 800b52c:	4605      	mov	r5, r0
 800b52e:	6818      	ldr	r0, [r3, #0]
 800b530:	460c      	mov	r4, r1
 800b532:	b118      	cbz	r0, 800b53c <__swsetup_r+0x14>
 800b534:	6a03      	ldr	r3, [r0, #32]
 800b536:	b90b      	cbnz	r3, 800b53c <__swsetup_r+0x14>
 800b538:	f7ff fe9a 	bl	800b270 <__sinit>
 800b53c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b540:	0719      	lsls	r1, r3, #28
 800b542:	d422      	bmi.n	800b58a <__swsetup_r+0x62>
 800b544:	06da      	lsls	r2, r3, #27
 800b546:	d407      	bmi.n	800b558 <__swsetup_r+0x30>
 800b548:	2209      	movs	r2, #9
 800b54a:	602a      	str	r2, [r5, #0]
 800b54c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b550:	81a3      	strh	r3, [r4, #12]
 800b552:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b556:	e033      	b.n	800b5c0 <__swsetup_r+0x98>
 800b558:	0758      	lsls	r0, r3, #29
 800b55a:	d512      	bpl.n	800b582 <__swsetup_r+0x5a>
 800b55c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b55e:	b141      	cbz	r1, 800b572 <__swsetup_r+0x4a>
 800b560:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b564:	4299      	cmp	r1, r3
 800b566:	d002      	beq.n	800b56e <__swsetup_r+0x46>
 800b568:	4628      	mov	r0, r5
 800b56a:	f000 f913 	bl	800b794 <_free_r>
 800b56e:	2300      	movs	r3, #0
 800b570:	6363      	str	r3, [r4, #52]	@ 0x34
 800b572:	89a3      	ldrh	r3, [r4, #12]
 800b574:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b578:	81a3      	strh	r3, [r4, #12]
 800b57a:	2300      	movs	r3, #0
 800b57c:	6063      	str	r3, [r4, #4]
 800b57e:	6923      	ldr	r3, [r4, #16]
 800b580:	6023      	str	r3, [r4, #0]
 800b582:	89a3      	ldrh	r3, [r4, #12]
 800b584:	f043 0308 	orr.w	r3, r3, #8
 800b588:	81a3      	strh	r3, [r4, #12]
 800b58a:	6923      	ldr	r3, [r4, #16]
 800b58c:	b94b      	cbnz	r3, 800b5a2 <__swsetup_r+0x7a>
 800b58e:	89a3      	ldrh	r3, [r4, #12]
 800b590:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b598:	d003      	beq.n	800b5a2 <__swsetup_r+0x7a>
 800b59a:	4621      	mov	r1, r4
 800b59c:	4628      	mov	r0, r5
 800b59e:	f000 feeb 	bl	800c378 <__smakebuf_r>
 800b5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5a6:	f013 0201 	ands.w	r2, r3, #1
 800b5aa:	d00a      	beq.n	800b5c2 <__swsetup_r+0x9a>
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	60a2      	str	r2, [r4, #8]
 800b5b0:	6962      	ldr	r2, [r4, #20]
 800b5b2:	4252      	negs	r2, r2
 800b5b4:	61a2      	str	r2, [r4, #24]
 800b5b6:	6922      	ldr	r2, [r4, #16]
 800b5b8:	b942      	cbnz	r2, 800b5cc <__swsetup_r+0xa4>
 800b5ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b5be:	d1c5      	bne.n	800b54c <__swsetup_r+0x24>
 800b5c0:	bd38      	pop	{r3, r4, r5, pc}
 800b5c2:	0799      	lsls	r1, r3, #30
 800b5c4:	bf58      	it	pl
 800b5c6:	6962      	ldrpl	r2, [r4, #20]
 800b5c8:	60a2      	str	r2, [r4, #8]
 800b5ca:	e7f4      	b.n	800b5b6 <__swsetup_r+0x8e>
 800b5cc:	2000      	movs	r0, #0
 800b5ce:	e7f7      	b.n	800b5c0 <__swsetup_r+0x98>
 800b5d0:	20000024 	.word	0x20000024

0800b5d4 <memset>:
 800b5d4:	4402      	add	r2, r0
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	4293      	cmp	r3, r2
 800b5da:	d100      	bne.n	800b5de <memset+0xa>
 800b5dc:	4770      	bx	lr
 800b5de:	f803 1b01 	strb.w	r1, [r3], #1
 800b5e2:	e7f9      	b.n	800b5d8 <memset+0x4>

0800b5e4 <_close_r>:
 800b5e4:	b538      	push	{r3, r4, r5, lr}
 800b5e6:	4d06      	ldr	r5, [pc, #24]	@ (800b600 <_close_r+0x1c>)
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	4604      	mov	r4, r0
 800b5ec:	4608      	mov	r0, r1
 800b5ee:	602b      	str	r3, [r5, #0]
 800b5f0:	f7f5 fecd 	bl	800138e <_close>
 800b5f4:	1c43      	adds	r3, r0, #1
 800b5f6:	d102      	bne.n	800b5fe <_close_r+0x1a>
 800b5f8:	682b      	ldr	r3, [r5, #0]
 800b5fa:	b103      	cbz	r3, 800b5fe <_close_r+0x1a>
 800b5fc:	6023      	str	r3, [r4, #0]
 800b5fe:	bd38      	pop	{r3, r4, r5, pc}
 800b600:	20006088 	.word	0x20006088

0800b604 <_reclaim_reent>:
 800b604:	4b29      	ldr	r3, [pc, #164]	@ (800b6ac <_reclaim_reent+0xa8>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	4283      	cmp	r3, r0
 800b60a:	b570      	push	{r4, r5, r6, lr}
 800b60c:	4604      	mov	r4, r0
 800b60e:	d04b      	beq.n	800b6a8 <_reclaim_reent+0xa4>
 800b610:	69c3      	ldr	r3, [r0, #28]
 800b612:	b1ab      	cbz	r3, 800b640 <_reclaim_reent+0x3c>
 800b614:	68db      	ldr	r3, [r3, #12]
 800b616:	b16b      	cbz	r3, 800b634 <_reclaim_reent+0x30>
 800b618:	2500      	movs	r5, #0
 800b61a:	69e3      	ldr	r3, [r4, #28]
 800b61c:	68db      	ldr	r3, [r3, #12]
 800b61e:	5959      	ldr	r1, [r3, r5]
 800b620:	2900      	cmp	r1, #0
 800b622:	d13b      	bne.n	800b69c <_reclaim_reent+0x98>
 800b624:	3504      	adds	r5, #4
 800b626:	2d80      	cmp	r5, #128	@ 0x80
 800b628:	d1f7      	bne.n	800b61a <_reclaim_reent+0x16>
 800b62a:	69e3      	ldr	r3, [r4, #28]
 800b62c:	4620      	mov	r0, r4
 800b62e:	68d9      	ldr	r1, [r3, #12]
 800b630:	f000 f8b0 	bl	800b794 <_free_r>
 800b634:	69e3      	ldr	r3, [r4, #28]
 800b636:	6819      	ldr	r1, [r3, #0]
 800b638:	b111      	cbz	r1, 800b640 <_reclaim_reent+0x3c>
 800b63a:	4620      	mov	r0, r4
 800b63c:	f000 f8aa 	bl	800b794 <_free_r>
 800b640:	6961      	ldr	r1, [r4, #20]
 800b642:	b111      	cbz	r1, 800b64a <_reclaim_reent+0x46>
 800b644:	4620      	mov	r0, r4
 800b646:	f000 f8a5 	bl	800b794 <_free_r>
 800b64a:	69e1      	ldr	r1, [r4, #28]
 800b64c:	b111      	cbz	r1, 800b654 <_reclaim_reent+0x50>
 800b64e:	4620      	mov	r0, r4
 800b650:	f000 f8a0 	bl	800b794 <_free_r>
 800b654:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b656:	b111      	cbz	r1, 800b65e <_reclaim_reent+0x5a>
 800b658:	4620      	mov	r0, r4
 800b65a:	f000 f89b 	bl	800b794 <_free_r>
 800b65e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b660:	b111      	cbz	r1, 800b668 <_reclaim_reent+0x64>
 800b662:	4620      	mov	r0, r4
 800b664:	f000 f896 	bl	800b794 <_free_r>
 800b668:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b66a:	b111      	cbz	r1, 800b672 <_reclaim_reent+0x6e>
 800b66c:	4620      	mov	r0, r4
 800b66e:	f000 f891 	bl	800b794 <_free_r>
 800b672:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b674:	b111      	cbz	r1, 800b67c <_reclaim_reent+0x78>
 800b676:	4620      	mov	r0, r4
 800b678:	f000 f88c 	bl	800b794 <_free_r>
 800b67c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b67e:	b111      	cbz	r1, 800b686 <_reclaim_reent+0x82>
 800b680:	4620      	mov	r0, r4
 800b682:	f000 f887 	bl	800b794 <_free_r>
 800b686:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b688:	b111      	cbz	r1, 800b690 <_reclaim_reent+0x8c>
 800b68a:	4620      	mov	r0, r4
 800b68c:	f000 f882 	bl	800b794 <_free_r>
 800b690:	6a23      	ldr	r3, [r4, #32]
 800b692:	b14b      	cbz	r3, 800b6a8 <_reclaim_reent+0xa4>
 800b694:	4620      	mov	r0, r4
 800b696:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b69a:	4718      	bx	r3
 800b69c:	680e      	ldr	r6, [r1, #0]
 800b69e:	4620      	mov	r0, r4
 800b6a0:	f000 f878 	bl	800b794 <_free_r>
 800b6a4:	4631      	mov	r1, r6
 800b6a6:	e7bb      	b.n	800b620 <_reclaim_reent+0x1c>
 800b6a8:	bd70      	pop	{r4, r5, r6, pc}
 800b6aa:	bf00      	nop
 800b6ac:	20000024 	.word	0x20000024

0800b6b0 <_lseek_r>:
 800b6b0:	b538      	push	{r3, r4, r5, lr}
 800b6b2:	4d07      	ldr	r5, [pc, #28]	@ (800b6d0 <_lseek_r+0x20>)
 800b6b4:	4604      	mov	r4, r0
 800b6b6:	4608      	mov	r0, r1
 800b6b8:	4611      	mov	r1, r2
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	602a      	str	r2, [r5, #0]
 800b6be:	461a      	mov	r2, r3
 800b6c0:	f7f5 fe8c 	bl	80013dc <_lseek>
 800b6c4:	1c43      	adds	r3, r0, #1
 800b6c6:	d102      	bne.n	800b6ce <_lseek_r+0x1e>
 800b6c8:	682b      	ldr	r3, [r5, #0]
 800b6ca:	b103      	cbz	r3, 800b6ce <_lseek_r+0x1e>
 800b6cc:	6023      	str	r3, [r4, #0]
 800b6ce:	bd38      	pop	{r3, r4, r5, pc}
 800b6d0:	20006088 	.word	0x20006088

0800b6d4 <_read_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	4d07      	ldr	r5, [pc, #28]	@ (800b6f4 <_read_r+0x20>)
 800b6d8:	4604      	mov	r4, r0
 800b6da:	4608      	mov	r0, r1
 800b6dc:	4611      	mov	r1, r2
 800b6de:	2200      	movs	r2, #0
 800b6e0:	602a      	str	r2, [r5, #0]
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	f7f5 fe1a 	bl	800131c <_read>
 800b6e8:	1c43      	adds	r3, r0, #1
 800b6ea:	d102      	bne.n	800b6f2 <_read_r+0x1e>
 800b6ec:	682b      	ldr	r3, [r5, #0]
 800b6ee:	b103      	cbz	r3, 800b6f2 <_read_r+0x1e>
 800b6f0:	6023      	str	r3, [r4, #0]
 800b6f2:	bd38      	pop	{r3, r4, r5, pc}
 800b6f4:	20006088 	.word	0x20006088

0800b6f8 <_write_r>:
 800b6f8:	b538      	push	{r3, r4, r5, lr}
 800b6fa:	4d07      	ldr	r5, [pc, #28]	@ (800b718 <_write_r+0x20>)
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	4608      	mov	r0, r1
 800b700:	4611      	mov	r1, r2
 800b702:	2200      	movs	r2, #0
 800b704:	602a      	str	r2, [r5, #0]
 800b706:	461a      	mov	r2, r3
 800b708:	f7f5 fe25 	bl	8001356 <_write>
 800b70c:	1c43      	adds	r3, r0, #1
 800b70e:	d102      	bne.n	800b716 <_write_r+0x1e>
 800b710:	682b      	ldr	r3, [r5, #0]
 800b712:	b103      	cbz	r3, 800b716 <_write_r+0x1e>
 800b714:	6023      	str	r3, [r4, #0]
 800b716:	bd38      	pop	{r3, r4, r5, pc}
 800b718:	20006088 	.word	0x20006088

0800b71c <__errno>:
 800b71c:	4b01      	ldr	r3, [pc, #4]	@ (800b724 <__errno+0x8>)
 800b71e:	6818      	ldr	r0, [r3, #0]
 800b720:	4770      	bx	lr
 800b722:	bf00      	nop
 800b724:	20000024 	.word	0x20000024

0800b728 <__libc_init_array>:
 800b728:	b570      	push	{r4, r5, r6, lr}
 800b72a:	4d0d      	ldr	r5, [pc, #52]	@ (800b760 <__libc_init_array+0x38>)
 800b72c:	4c0d      	ldr	r4, [pc, #52]	@ (800b764 <__libc_init_array+0x3c>)
 800b72e:	1b64      	subs	r4, r4, r5
 800b730:	10a4      	asrs	r4, r4, #2
 800b732:	2600      	movs	r6, #0
 800b734:	42a6      	cmp	r6, r4
 800b736:	d109      	bne.n	800b74c <__libc_init_array+0x24>
 800b738:	4d0b      	ldr	r5, [pc, #44]	@ (800b768 <__libc_init_array+0x40>)
 800b73a:	4c0c      	ldr	r4, [pc, #48]	@ (800b76c <__libc_init_array+0x44>)
 800b73c:	f000 feda 	bl	800c4f4 <_init>
 800b740:	1b64      	subs	r4, r4, r5
 800b742:	10a4      	asrs	r4, r4, #2
 800b744:	2600      	movs	r6, #0
 800b746:	42a6      	cmp	r6, r4
 800b748:	d105      	bne.n	800b756 <__libc_init_array+0x2e>
 800b74a:	bd70      	pop	{r4, r5, r6, pc}
 800b74c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b750:	4798      	blx	r3
 800b752:	3601      	adds	r6, #1
 800b754:	e7ee      	b.n	800b734 <__libc_init_array+0xc>
 800b756:	f855 3b04 	ldr.w	r3, [r5], #4
 800b75a:	4798      	blx	r3
 800b75c:	3601      	adds	r6, #1
 800b75e:	e7f2      	b.n	800b746 <__libc_init_array+0x1e>
 800b760:	0800caf0 	.word	0x0800caf0
 800b764:	0800caf0 	.word	0x0800caf0
 800b768:	0800caf0 	.word	0x0800caf0
 800b76c:	0800caf4 	.word	0x0800caf4

0800b770 <__retarget_lock_init_recursive>:
 800b770:	4770      	bx	lr

0800b772 <__retarget_lock_acquire_recursive>:
 800b772:	4770      	bx	lr

0800b774 <__retarget_lock_release_recursive>:
 800b774:	4770      	bx	lr

0800b776 <memcpy>:
 800b776:	440a      	add	r2, r1
 800b778:	4291      	cmp	r1, r2
 800b77a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b77e:	d100      	bne.n	800b782 <memcpy+0xc>
 800b780:	4770      	bx	lr
 800b782:	b510      	push	{r4, lr}
 800b784:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b788:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b78c:	4291      	cmp	r1, r2
 800b78e:	d1f9      	bne.n	800b784 <memcpy+0xe>
 800b790:	bd10      	pop	{r4, pc}
	...

0800b794 <_free_r>:
 800b794:	b538      	push	{r3, r4, r5, lr}
 800b796:	4605      	mov	r5, r0
 800b798:	2900      	cmp	r1, #0
 800b79a:	d041      	beq.n	800b820 <_free_r+0x8c>
 800b79c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7a0:	1f0c      	subs	r4, r1, #4
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	bfb8      	it	lt
 800b7a6:	18e4      	addlt	r4, r4, r3
 800b7a8:	f000 f8e0 	bl	800b96c <__malloc_lock>
 800b7ac:	4a1d      	ldr	r2, [pc, #116]	@ (800b824 <_free_r+0x90>)
 800b7ae:	6813      	ldr	r3, [r2, #0]
 800b7b0:	b933      	cbnz	r3, 800b7c0 <_free_r+0x2c>
 800b7b2:	6063      	str	r3, [r4, #4]
 800b7b4:	6014      	str	r4, [r2, #0]
 800b7b6:	4628      	mov	r0, r5
 800b7b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7bc:	f000 b8dc 	b.w	800b978 <__malloc_unlock>
 800b7c0:	42a3      	cmp	r3, r4
 800b7c2:	d908      	bls.n	800b7d6 <_free_r+0x42>
 800b7c4:	6820      	ldr	r0, [r4, #0]
 800b7c6:	1821      	adds	r1, r4, r0
 800b7c8:	428b      	cmp	r3, r1
 800b7ca:	bf01      	itttt	eq
 800b7cc:	6819      	ldreq	r1, [r3, #0]
 800b7ce:	685b      	ldreq	r3, [r3, #4]
 800b7d0:	1809      	addeq	r1, r1, r0
 800b7d2:	6021      	streq	r1, [r4, #0]
 800b7d4:	e7ed      	b.n	800b7b2 <_free_r+0x1e>
 800b7d6:	461a      	mov	r2, r3
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	b10b      	cbz	r3, 800b7e0 <_free_r+0x4c>
 800b7dc:	42a3      	cmp	r3, r4
 800b7de:	d9fa      	bls.n	800b7d6 <_free_r+0x42>
 800b7e0:	6811      	ldr	r1, [r2, #0]
 800b7e2:	1850      	adds	r0, r2, r1
 800b7e4:	42a0      	cmp	r0, r4
 800b7e6:	d10b      	bne.n	800b800 <_free_r+0x6c>
 800b7e8:	6820      	ldr	r0, [r4, #0]
 800b7ea:	4401      	add	r1, r0
 800b7ec:	1850      	adds	r0, r2, r1
 800b7ee:	4283      	cmp	r3, r0
 800b7f0:	6011      	str	r1, [r2, #0]
 800b7f2:	d1e0      	bne.n	800b7b6 <_free_r+0x22>
 800b7f4:	6818      	ldr	r0, [r3, #0]
 800b7f6:	685b      	ldr	r3, [r3, #4]
 800b7f8:	6053      	str	r3, [r2, #4]
 800b7fa:	4408      	add	r0, r1
 800b7fc:	6010      	str	r0, [r2, #0]
 800b7fe:	e7da      	b.n	800b7b6 <_free_r+0x22>
 800b800:	d902      	bls.n	800b808 <_free_r+0x74>
 800b802:	230c      	movs	r3, #12
 800b804:	602b      	str	r3, [r5, #0]
 800b806:	e7d6      	b.n	800b7b6 <_free_r+0x22>
 800b808:	6820      	ldr	r0, [r4, #0]
 800b80a:	1821      	adds	r1, r4, r0
 800b80c:	428b      	cmp	r3, r1
 800b80e:	bf04      	itt	eq
 800b810:	6819      	ldreq	r1, [r3, #0]
 800b812:	685b      	ldreq	r3, [r3, #4]
 800b814:	6063      	str	r3, [r4, #4]
 800b816:	bf04      	itt	eq
 800b818:	1809      	addeq	r1, r1, r0
 800b81a:	6021      	streq	r1, [r4, #0]
 800b81c:	6054      	str	r4, [r2, #4]
 800b81e:	e7ca      	b.n	800b7b6 <_free_r+0x22>
 800b820:	bd38      	pop	{r3, r4, r5, pc}
 800b822:	bf00      	nop
 800b824:	20006094 	.word	0x20006094

0800b828 <sbrk_aligned>:
 800b828:	b570      	push	{r4, r5, r6, lr}
 800b82a:	4e0f      	ldr	r6, [pc, #60]	@ (800b868 <sbrk_aligned+0x40>)
 800b82c:	460c      	mov	r4, r1
 800b82e:	6831      	ldr	r1, [r6, #0]
 800b830:	4605      	mov	r5, r0
 800b832:	b911      	cbnz	r1, 800b83a <sbrk_aligned+0x12>
 800b834:	f000 fe18 	bl	800c468 <_sbrk_r>
 800b838:	6030      	str	r0, [r6, #0]
 800b83a:	4621      	mov	r1, r4
 800b83c:	4628      	mov	r0, r5
 800b83e:	f000 fe13 	bl	800c468 <_sbrk_r>
 800b842:	1c43      	adds	r3, r0, #1
 800b844:	d103      	bne.n	800b84e <sbrk_aligned+0x26>
 800b846:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b84a:	4620      	mov	r0, r4
 800b84c:	bd70      	pop	{r4, r5, r6, pc}
 800b84e:	1cc4      	adds	r4, r0, #3
 800b850:	f024 0403 	bic.w	r4, r4, #3
 800b854:	42a0      	cmp	r0, r4
 800b856:	d0f8      	beq.n	800b84a <sbrk_aligned+0x22>
 800b858:	1a21      	subs	r1, r4, r0
 800b85a:	4628      	mov	r0, r5
 800b85c:	f000 fe04 	bl	800c468 <_sbrk_r>
 800b860:	3001      	adds	r0, #1
 800b862:	d1f2      	bne.n	800b84a <sbrk_aligned+0x22>
 800b864:	e7ef      	b.n	800b846 <sbrk_aligned+0x1e>
 800b866:	bf00      	nop
 800b868:	20006090 	.word	0x20006090

0800b86c <_malloc_r>:
 800b86c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b870:	1ccd      	adds	r5, r1, #3
 800b872:	f025 0503 	bic.w	r5, r5, #3
 800b876:	3508      	adds	r5, #8
 800b878:	2d0c      	cmp	r5, #12
 800b87a:	bf38      	it	cc
 800b87c:	250c      	movcc	r5, #12
 800b87e:	2d00      	cmp	r5, #0
 800b880:	4606      	mov	r6, r0
 800b882:	db01      	blt.n	800b888 <_malloc_r+0x1c>
 800b884:	42a9      	cmp	r1, r5
 800b886:	d904      	bls.n	800b892 <_malloc_r+0x26>
 800b888:	230c      	movs	r3, #12
 800b88a:	6033      	str	r3, [r6, #0]
 800b88c:	2000      	movs	r0, #0
 800b88e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b892:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b968 <_malloc_r+0xfc>
 800b896:	f000 f869 	bl	800b96c <__malloc_lock>
 800b89a:	f8d8 3000 	ldr.w	r3, [r8]
 800b89e:	461c      	mov	r4, r3
 800b8a0:	bb44      	cbnz	r4, 800b8f4 <_malloc_r+0x88>
 800b8a2:	4629      	mov	r1, r5
 800b8a4:	4630      	mov	r0, r6
 800b8a6:	f7ff ffbf 	bl	800b828 <sbrk_aligned>
 800b8aa:	1c43      	adds	r3, r0, #1
 800b8ac:	4604      	mov	r4, r0
 800b8ae:	d158      	bne.n	800b962 <_malloc_r+0xf6>
 800b8b0:	f8d8 4000 	ldr.w	r4, [r8]
 800b8b4:	4627      	mov	r7, r4
 800b8b6:	2f00      	cmp	r7, #0
 800b8b8:	d143      	bne.n	800b942 <_malloc_r+0xd6>
 800b8ba:	2c00      	cmp	r4, #0
 800b8bc:	d04b      	beq.n	800b956 <_malloc_r+0xea>
 800b8be:	6823      	ldr	r3, [r4, #0]
 800b8c0:	4639      	mov	r1, r7
 800b8c2:	4630      	mov	r0, r6
 800b8c4:	eb04 0903 	add.w	r9, r4, r3
 800b8c8:	f000 fdce 	bl	800c468 <_sbrk_r>
 800b8cc:	4581      	cmp	r9, r0
 800b8ce:	d142      	bne.n	800b956 <_malloc_r+0xea>
 800b8d0:	6821      	ldr	r1, [r4, #0]
 800b8d2:	1a6d      	subs	r5, r5, r1
 800b8d4:	4629      	mov	r1, r5
 800b8d6:	4630      	mov	r0, r6
 800b8d8:	f7ff ffa6 	bl	800b828 <sbrk_aligned>
 800b8dc:	3001      	adds	r0, #1
 800b8de:	d03a      	beq.n	800b956 <_malloc_r+0xea>
 800b8e0:	6823      	ldr	r3, [r4, #0]
 800b8e2:	442b      	add	r3, r5
 800b8e4:	6023      	str	r3, [r4, #0]
 800b8e6:	f8d8 3000 	ldr.w	r3, [r8]
 800b8ea:	685a      	ldr	r2, [r3, #4]
 800b8ec:	bb62      	cbnz	r2, 800b948 <_malloc_r+0xdc>
 800b8ee:	f8c8 7000 	str.w	r7, [r8]
 800b8f2:	e00f      	b.n	800b914 <_malloc_r+0xa8>
 800b8f4:	6822      	ldr	r2, [r4, #0]
 800b8f6:	1b52      	subs	r2, r2, r5
 800b8f8:	d420      	bmi.n	800b93c <_malloc_r+0xd0>
 800b8fa:	2a0b      	cmp	r2, #11
 800b8fc:	d917      	bls.n	800b92e <_malloc_r+0xc2>
 800b8fe:	1961      	adds	r1, r4, r5
 800b900:	42a3      	cmp	r3, r4
 800b902:	6025      	str	r5, [r4, #0]
 800b904:	bf18      	it	ne
 800b906:	6059      	strne	r1, [r3, #4]
 800b908:	6863      	ldr	r3, [r4, #4]
 800b90a:	bf08      	it	eq
 800b90c:	f8c8 1000 	streq.w	r1, [r8]
 800b910:	5162      	str	r2, [r4, r5]
 800b912:	604b      	str	r3, [r1, #4]
 800b914:	4630      	mov	r0, r6
 800b916:	f000 f82f 	bl	800b978 <__malloc_unlock>
 800b91a:	f104 000b 	add.w	r0, r4, #11
 800b91e:	1d23      	adds	r3, r4, #4
 800b920:	f020 0007 	bic.w	r0, r0, #7
 800b924:	1ac2      	subs	r2, r0, r3
 800b926:	bf1c      	itt	ne
 800b928:	1a1b      	subne	r3, r3, r0
 800b92a:	50a3      	strne	r3, [r4, r2]
 800b92c:	e7af      	b.n	800b88e <_malloc_r+0x22>
 800b92e:	6862      	ldr	r2, [r4, #4]
 800b930:	42a3      	cmp	r3, r4
 800b932:	bf0c      	ite	eq
 800b934:	f8c8 2000 	streq.w	r2, [r8]
 800b938:	605a      	strne	r2, [r3, #4]
 800b93a:	e7eb      	b.n	800b914 <_malloc_r+0xa8>
 800b93c:	4623      	mov	r3, r4
 800b93e:	6864      	ldr	r4, [r4, #4]
 800b940:	e7ae      	b.n	800b8a0 <_malloc_r+0x34>
 800b942:	463c      	mov	r4, r7
 800b944:	687f      	ldr	r7, [r7, #4]
 800b946:	e7b6      	b.n	800b8b6 <_malloc_r+0x4a>
 800b948:	461a      	mov	r2, r3
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	42a3      	cmp	r3, r4
 800b94e:	d1fb      	bne.n	800b948 <_malloc_r+0xdc>
 800b950:	2300      	movs	r3, #0
 800b952:	6053      	str	r3, [r2, #4]
 800b954:	e7de      	b.n	800b914 <_malloc_r+0xa8>
 800b956:	230c      	movs	r3, #12
 800b958:	6033      	str	r3, [r6, #0]
 800b95a:	4630      	mov	r0, r6
 800b95c:	f000 f80c 	bl	800b978 <__malloc_unlock>
 800b960:	e794      	b.n	800b88c <_malloc_r+0x20>
 800b962:	6005      	str	r5, [r0, #0]
 800b964:	e7d6      	b.n	800b914 <_malloc_r+0xa8>
 800b966:	bf00      	nop
 800b968:	20006094 	.word	0x20006094

0800b96c <__malloc_lock>:
 800b96c:	4801      	ldr	r0, [pc, #4]	@ (800b974 <__malloc_lock+0x8>)
 800b96e:	f7ff bf00 	b.w	800b772 <__retarget_lock_acquire_recursive>
 800b972:	bf00      	nop
 800b974:	2000608c 	.word	0x2000608c

0800b978 <__malloc_unlock>:
 800b978:	4801      	ldr	r0, [pc, #4]	@ (800b980 <__malloc_unlock+0x8>)
 800b97a:	f7ff befb 	b.w	800b774 <__retarget_lock_release_recursive>
 800b97e:	bf00      	nop
 800b980:	2000608c 	.word	0x2000608c

0800b984 <__ssputs_r>:
 800b984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b988:	688e      	ldr	r6, [r1, #8]
 800b98a:	461f      	mov	r7, r3
 800b98c:	42be      	cmp	r6, r7
 800b98e:	680b      	ldr	r3, [r1, #0]
 800b990:	4682      	mov	sl, r0
 800b992:	460c      	mov	r4, r1
 800b994:	4690      	mov	r8, r2
 800b996:	d82d      	bhi.n	800b9f4 <__ssputs_r+0x70>
 800b998:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b99c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b9a0:	d026      	beq.n	800b9f0 <__ssputs_r+0x6c>
 800b9a2:	6965      	ldr	r5, [r4, #20]
 800b9a4:	6909      	ldr	r1, [r1, #16]
 800b9a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9aa:	eba3 0901 	sub.w	r9, r3, r1
 800b9ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b9b2:	1c7b      	adds	r3, r7, #1
 800b9b4:	444b      	add	r3, r9
 800b9b6:	106d      	asrs	r5, r5, #1
 800b9b8:	429d      	cmp	r5, r3
 800b9ba:	bf38      	it	cc
 800b9bc:	461d      	movcc	r5, r3
 800b9be:	0553      	lsls	r3, r2, #21
 800b9c0:	d527      	bpl.n	800ba12 <__ssputs_r+0x8e>
 800b9c2:	4629      	mov	r1, r5
 800b9c4:	f7ff ff52 	bl	800b86c <_malloc_r>
 800b9c8:	4606      	mov	r6, r0
 800b9ca:	b360      	cbz	r0, 800ba26 <__ssputs_r+0xa2>
 800b9cc:	6921      	ldr	r1, [r4, #16]
 800b9ce:	464a      	mov	r2, r9
 800b9d0:	f7ff fed1 	bl	800b776 <memcpy>
 800b9d4:	89a3      	ldrh	r3, [r4, #12]
 800b9d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b9da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9de:	81a3      	strh	r3, [r4, #12]
 800b9e0:	6126      	str	r6, [r4, #16]
 800b9e2:	6165      	str	r5, [r4, #20]
 800b9e4:	444e      	add	r6, r9
 800b9e6:	eba5 0509 	sub.w	r5, r5, r9
 800b9ea:	6026      	str	r6, [r4, #0]
 800b9ec:	60a5      	str	r5, [r4, #8]
 800b9ee:	463e      	mov	r6, r7
 800b9f0:	42be      	cmp	r6, r7
 800b9f2:	d900      	bls.n	800b9f6 <__ssputs_r+0x72>
 800b9f4:	463e      	mov	r6, r7
 800b9f6:	6820      	ldr	r0, [r4, #0]
 800b9f8:	4632      	mov	r2, r6
 800b9fa:	4641      	mov	r1, r8
 800b9fc:	f000 fcf8 	bl	800c3f0 <memmove>
 800ba00:	68a3      	ldr	r3, [r4, #8]
 800ba02:	1b9b      	subs	r3, r3, r6
 800ba04:	60a3      	str	r3, [r4, #8]
 800ba06:	6823      	ldr	r3, [r4, #0]
 800ba08:	4433      	add	r3, r6
 800ba0a:	6023      	str	r3, [r4, #0]
 800ba0c:	2000      	movs	r0, #0
 800ba0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba12:	462a      	mov	r2, r5
 800ba14:	f000 fd38 	bl	800c488 <_realloc_r>
 800ba18:	4606      	mov	r6, r0
 800ba1a:	2800      	cmp	r0, #0
 800ba1c:	d1e0      	bne.n	800b9e0 <__ssputs_r+0x5c>
 800ba1e:	6921      	ldr	r1, [r4, #16]
 800ba20:	4650      	mov	r0, sl
 800ba22:	f7ff feb7 	bl	800b794 <_free_r>
 800ba26:	230c      	movs	r3, #12
 800ba28:	f8ca 3000 	str.w	r3, [sl]
 800ba2c:	89a3      	ldrh	r3, [r4, #12]
 800ba2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba32:	81a3      	strh	r3, [r4, #12]
 800ba34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba38:	e7e9      	b.n	800ba0e <__ssputs_r+0x8a>
	...

0800ba3c <_svfiprintf_r>:
 800ba3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba40:	4698      	mov	r8, r3
 800ba42:	898b      	ldrh	r3, [r1, #12]
 800ba44:	061b      	lsls	r3, r3, #24
 800ba46:	b09d      	sub	sp, #116	@ 0x74
 800ba48:	4607      	mov	r7, r0
 800ba4a:	460d      	mov	r5, r1
 800ba4c:	4614      	mov	r4, r2
 800ba4e:	d510      	bpl.n	800ba72 <_svfiprintf_r+0x36>
 800ba50:	690b      	ldr	r3, [r1, #16]
 800ba52:	b973      	cbnz	r3, 800ba72 <_svfiprintf_r+0x36>
 800ba54:	2140      	movs	r1, #64	@ 0x40
 800ba56:	f7ff ff09 	bl	800b86c <_malloc_r>
 800ba5a:	6028      	str	r0, [r5, #0]
 800ba5c:	6128      	str	r0, [r5, #16]
 800ba5e:	b930      	cbnz	r0, 800ba6e <_svfiprintf_r+0x32>
 800ba60:	230c      	movs	r3, #12
 800ba62:	603b      	str	r3, [r7, #0]
 800ba64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba68:	b01d      	add	sp, #116	@ 0x74
 800ba6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba6e:	2340      	movs	r3, #64	@ 0x40
 800ba70:	616b      	str	r3, [r5, #20]
 800ba72:	2300      	movs	r3, #0
 800ba74:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba76:	2320      	movs	r3, #32
 800ba78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ba7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba80:	2330      	movs	r3, #48	@ 0x30
 800ba82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bc20 <_svfiprintf_r+0x1e4>
 800ba86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ba8a:	f04f 0901 	mov.w	r9, #1
 800ba8e:	4623      	mov	r3, r4
 800ba90:	469a      	mov	sl, r3
 800ba92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba96:	b10a      	cbz	r2, 800ba9c <_svfiprintf_r+0x60>
 800ba98:	2a25      	cmp	r2, #37	@ 0x25
 800ba9a:	d1f9      	bne.n	800ba90 <_svfiprintf_r+0x54>
 800ba9c:	ebba 0b04 	subs.w	fp, sl, r4
 800baa0:	d00b      	beq.n	800baba <_svfiprintf_r+0x7e>
 800baa2:	465b      	mov	r3, fp
 800baa4:	4622      	mov	r2, r4
 800baa6:	4629      	mov	r1, r5
 800baa8:	4638      	mov	r0, r7
 800baaa:	f7ff ff6b 	bl	800b984 <__ssputs_r>
 800baae:	3001      	adds	r0, #1
 800bab0:	f000 80a7 	beq.w	800bc02 <_svfiprintf_r+0x1c6>
 800bab4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bab6:	445a      	add	r2, fp
 800bab8:	9209      	str	r2, [sp, #36]	@ 0x24
 800baba:	f89a 3000 	ldrb.w	r3, [sl]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	f000 809f 	beq.w	800bc02 <_svfiprintf_r+0x1c6>
 800bac4:	2300      	movs	r3, #0
 800bac6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800baca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bace:	f10a 0a01 	add.w	sl, sl, #1
 800bad2:	9304      	str	r3, [sp, #16]
 800bad4:	9307      	str	r3, [sp, #28]
 800bad6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bada:	931a      	str	r3, [sp, #104]	@ 0x68
 800badc:	4654      	mov	r4, sl
 800bade:	2205      	movs	r2, #5
 800bae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bae4:	484e      	ldr	r0, [pc, #312]	@ (800bc20 <_svfiprintf_r+0x1e4>)
 800bae6:	f7f4 fb73 	bl	80001d0 <memchr>
 800baea:	9a04      	ldr	r2, [sp, #16]
 800baec:	b9d8      	cbnz	r0, 800bb26 <_svfiprintf_r+0xea>
 800baee:	06d0      	lsls	r0, r2, #27
 800baf0:	bf44      	itt	mi
 800baf2:	2320      	movmi	r3, #32
 800baf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800baf8:	0711      	lsls	r1, r2, #28
 800bafa:	bf44      	itt	mi
 800bafc:	232b      	movmi	r3, #43	@ 0x2b
 800bafe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb02:	f89a 3000 	ldrb.w	r3, [sl]
 800bb06:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb08:	d015      	beq.n	800bb36 <_svfiprintf_r+0xfa>
 800bb0a:	9a07      	ldr	r2, [sp, #28]
 800bb0c:	4654      	mov	r4, sl
 800bb0e:	2000      	movs	r0, #0
 800bb10:	f04f 0c0a 	mov.w	ip, #10
 800bb14:	4621      	mov	r1, r4
 800bb16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb1a:	3b30      	subs	r3, #48	@ 0x30
 800bb1c:	2b09      	cmp	r3, #9
 800bb1e:	d94b      	bls.n	800bbb8 <_svfiprintf_r+0x17c>
 800bb20:	b1b0      	cbz	r0, 800bb50 <_svfiprintf_r+0x114>
 800bb22:	9207      	str	r2, [sp, #28]
 800bb24:	e014      	b.n	800bb50 <_svfiprintf_r+0x114>
 800bb26:	eba0 0308 	sub.w	r3, r0, r8
 800bb2a:	fa09 f303 	lsl.w	r3, r9, r3
 800bb2e:	4313      	orrs	r3, r2
 800bb30:	9304      	str	r3, [sp, #16]
 800bb32:	46a2      	mov	sl, r4
 800bb34:	e7d2      	b.n	800badc <_svfiprintf_r+0xa0>
 800bb36:	9b03      	ldr	r3, [sp, #12]
 800bb38:	1d19      	adds	r1, r3, #4
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	9103      	str	r1, [sp, #12]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	bfbb      	ittet	lt
 800bb42:	425b      	neglt	r3, r3
 800bb44:	f042 0202 	orrlt.w	r2, r2, #2
 800bb48:	9307      	strge	r3, [sp, #28]
 800bb4a:	9307      	strlt	r3, [sp, #28]
 800bb4c:	bfb8      	it	lt
 800bb4e:	9204      	strlt	r2, [sp, #16]
 800bb50:	7823      	ldrb	r3, [r4, #0]
 800bb52:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb54:	d10a      	bne.n	800bb6c <_svfiprintf_r+0x130>
 800bb56:	7863      	ldrb	r3, [r4, #1]
 800bb58:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb5a:	d132      	bne.n	800bbc2 <_svfiprintf_r+0x186>
 800bb5c:	9b03      	ldr	r3, [sp, #12]
 800bb5e:	1d1a      	adds	r2, r3, #4
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	9203      	str	r2, [sp, #12]
 800bb64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bb68:	3402      	adds	r4, #2
 800bb6a:	9305      	str	r3, [sp, #20]
 800bb6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bc30 <_svfiprintf_r+0x1f4>
 800bb70:	7821      	ldrb	r1, [r4, #0]
 800bb72:	2203      	movs	r2, #3
 800bb74:	4650      	mov	r0, sl
 800bb76:	f7f4 fb2b 	bl	80001d0 <memchr>
 800bb7a:	b138      	cbz	r0, 800bb8c <_svfiprintf_r+0x150>
 800bb7c:	9b04      	ldr	r3, [sp, #16]
 800bb7e:	eba0 000a 	sub.w	r0, r0, sl
 800bb82:	2240      	movs	r2, #64	@ 0x40
 800bb84:	4082      	lsls	r2, r0
 800bb86:	4313      	orrs	r3, r2
 800bb88:	3401      	adds	r4, #1
 800bb8a:	9304      	str	r3, [sp, #16]
 800bb8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb90:	4824      	ldr	r0, [pc, #144]	@ (800bc24 <_svfiprintf_r+0x1e8>)
 800bb92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bb96:	2206      	movs	r2, #6
 800bb98:	f7f4 fb1a 	bl	80001d0 <memchr>
 800bb9c:	2800      	cmp	r0, #0
 800bb9e:	d036      	beq.n	800bc0e <_svfiprintf_r+0x1d2>
 800bba0:	4b21      	ldr	r3, [pc, #132]	@ (800bc28 <_svfiprintf_r+0x1ec>)
 800bba2:	bb1b      	cbnz	r3, 800bbec <_svfiprintf_r+0x1b0>
 800bba4:	9b03      	ldr	r3, [sp, #12]
 800bba6:	3307      	adds	r3, #7
 800bba8:	f023 0307 	bic.w	r3, r3, #7
 800bbac:	3308      	adds	r3, #8
 800bbae:	9303      	str	r3, [sp, #12]
 800bbb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbb2:	4433      	add	r3, r6
 800bbb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbb6:	e76a      	b.n	800ba8e <_svfiprintf_r+0x52>
 800bbb8:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbbc:	460c      	mov	r4, r1
 800bbbe:	2001      	movs	r0, #1
 800bbc0:	e7a8      	b.n	800bb14 <_svfiprintf_r+0xd8>
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	3401      	adds	r4, #1
 800bbc6:	9305      	str	r3, [sp, #20]
 800bbc8:	4619      	mov	r1, r3
 800bbca:	f04f 0c0a 	mov.w	ip, #10
 800bbce:	4620      	mov	r0, r4
 800bbd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbd4:	3a30      	subs	r2, #48	@ 0x30
 800bbd6:	2a09      	cmp	r2, #9
 800bbd8:	d903      	bls.n	800bbe2 <_svfiprintf_r+0x1a6>
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d0c6      	beq.n	800bb6c <_svfiprintf_r+0x130>
 800bbde:	9105      	str	r1, [sp, #20]
 800bbe0:	e7c4      	b.n	800bb6c <_svfiprintf_r+0x130>
 800bbe2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbe6:	4604      	mov	r4, r0
 800bbe8:	2301      	movs	r3, #1
 800bbea:	e7f0      	b.n	800bbce <_svfiprintf_r+0x192>
 800bbec:	ab03      	add	r3, sp, #12
 800bbee:	9300      	str	r3, [sp, #0]
 800bbf0:	462a      	mov	r2, r5
 800bbf2:	4b0e      	ldr	r3, [pc, #56]	@ (800bc2c <_svfiprintf_r+0x1f0>)
 800bbf4:	a904      	add	r1, sp, #16
 800bbf6:	4638      	mov	r0, r7
 800bbf8:	f3af 8000 	nop.w
 800bbfc:	1c42      	adds	r2, r0, #1
 800bbfe:	4606      	mov	r6, r0
 800bc00:	d1d6      	bne.n	800bbb0 <_svfiprintf_r+0x174>
 800bc02:	89ab      	ldrh	r3, [r5, #12]
 800bc04:	065b      	lsls	r3, r3, #25
 800bc06:	f53f af2d 	bmi.w	800ba64 <_svfiprintf_r+0x28>
 800bc0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc0c:	e72c      	b.n	800ba68 <_svfiprintf_r+0x2c>
 800bc0e:	ab03      	add	r3, sp, #12
 800bc10:	9300      	str	r3, [sp, #0]
 800bc12:	462a      	mov	r2, r5
 800bc14:	4b05      	ldr	r3, [pc, #20]	@ (800bc2c <_svfiprintf_r+0x1f0>)
 800bc16:	a904      	add	r1, sp, #16
 800bc18:	4638      	mov	r0, r7
 800bc1a:	f000 f9bb 	bl	800bf94 <_printf_i>
 800bc1e:	e7ed      	b.n	800bbfc <_svfiprintf_r+0x1c0>
 800bc20:	0800cab5 	.word	0x0800cab5
 800bc24:	0800cabf 	.word	0x0800cabf
 800bc28:	00000000 	.word	0x00000000
 800bc2c:	0800b985 	.word	0x0800b985
 800bc30:	0800cabb 	.word	0x0800cabb

0800bc34 <__sfputc_r>:
 800bc34:	6893      	ldr	r3, [r2, #8]
 800bc36:	3b01      	subs	r3, #1
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	b410      	push	{r4}
 800bc3c:	6093      	str	r3, [r2, #8]
 800bc3e:	da08      	bge.n	800bc52 <__sfputc_r+0x1e>
 800bc40:	6994      	ldr	r4, [r2, #24]
 800bc42:	42a3      	cmp	r3, r4
 800bc44:	db01      	blt.n	800bc4a <__sfputc_r+0x16>
 800bc46:	290a      	cmp	r1, #10
 800bc48:	d103      	bne.n	800bc52 <__sfputc_r+0x1e>
 800bc4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc4e:	f7ff bc2c 	b.w	800b4aa <__swbuf_r>
 800bc52:	6813      	ldr	r3, [r2, #0]
 800bc54:	1c58      	adds	r0, r3, #1
 800bc56:	6010      	str	r0, [r2, #0]
 800bc58:	7019      	strb	r1, [r3, #0]
 800bc5a:	4608      	mov	r0, r1
 800bc5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc60:	4770      	bx	lr

0800bc62 <__sfputs_r>:
 800bc62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc64:	4606      	mov	r6, r0
 800bc66:	460f      	mov	r7, r1
 800bc68:	4614      	mov	r4, r2
 800bc6a:	18d5      	adds	r5, r2, r3
 800bc6c:	42ac      	cmp	r4, r5
 800bc6e:	d101      	bne.n	800bc74 <__sfputs_r+0x12>
 800bc70:	2000      	movs	r0, #0
 800bc72:	e007      	b.n	800bc84 <__sfputs_r+0x22>
 800bc74:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc78:	463a      	mov	r2, r7
 800bc7a:	4630      	mov	r0, r6
 800bc7c:	f7ff ffda 	bl	800bc34 <__sfputc_r>
 800bc80:	1c43      	adds	r3, r0, #1
 800bc82:	d1f3      	bne.n	800bc6c <__sfputs_r+0xa>
 800bc84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bc88 <_vfiprintf_r>:
 800bc88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc8c:	460d      	mov	r5, r1
 800bc8e:	b09d      	sub	sp, #116	@ 0x74
 800bc90:	4614      	mov	r4, r2
 800bc92:	4698      	mov	r8, r3
 800bc94:	4606      	mov	r6, r0
 800bc96:	b118      	cbz	r0, 800bca0 <_vfiprintf_r+0x18>
 800bc98:	6a03      	ldr	r3, [r0, #32]
 800bc9a:	b90b      	cbnz	r3, 800bca0 <_vfiprintf_r+0x18>
 800bc9c:	f7ff fae8 	bl	800b270 <__sinit>
 800bca0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bca2:	07d9      	lsls	r1, r3, #31
 800bca4:	d405      	bmi.n	800bcb2 <_vfiprintf_r+0x2a>
 800bca6:	89ab      	ldrh	r3, [r5, #12]
 800bca8:	059a      	lsls	r2, r3, #22
 800bcaa:	d402      	bmi.n	800bcb2 <_vfiprintf_r+0x2a>
 800bcac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bcae:	f7ff fd60 	bl	800b772 <__retarget_lock_acquire_recursive>
 800bcb2:	89ab      	ldrh	r3, [r5, #12]
 800bcb4:	071b      	lsls	r3, r3, #28
 800bcb6:	d501      	bpl.n	800bcbc <_vfiprintf_r+0x34>
 800bcb8:	692b      	ldr	r3, [r5, #16]
 800bcba:	b99b      	cbnz	r3, 800bce4 <_vfiprintf_r+0x5c>
 800bcbc:	4629      	mov	r1, r5
 800bcbe:	4630      	mov	r0, r6
 800bcc0:	f7ff fc32 	bl	800b528 <__swsetup_r>
 800bcc4:	b170      	cbz	r0, 800bce4 <_vfiprintf_r+0x5c>
 800bcc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bcc8:	07dc      	lsls	r4, r3, #31
 800bcca:	d504      	bpl.n	800bcd6 <_vfiprintf_r+0x4e>
 800bccc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bcd0:	b01d      	add	sp, #116	@ 0x74
 800bcd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcd6:	89ab      	ldrh	r3, [r5, #12]
 800bcd8:	0598      	lsls	r0, r3, #22
 800bcda:	d4f7      	bmi.n	800bccc <_vfiprintf_r+0x44>
 800bcdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bcde:	f7ff fd49 	bl	800b774 <__retarget_lock_release_recursive>
 800bce2:	e7f3      	b.n	800bccc <_vfiprintf_r+0x44>
 800bce4:	2300      	movs	r3, #0
 800bce6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bce8:	2320      	movs	r3, #32
 800bcea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bcee:	f8cd 800c 	str.w	r8, [sp, #12]
 800bcf2:	2330      	movs	r3, #48	@ 0x30
 800bcf4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bea4 <_vfiprintf_r+0x21c>
 800bcf8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bcfc:	f04f 0901 	mov.w	r9, #1
 800bd00:	4623      	mov	r3, r4
 800bd02:	469a      	mov	sl, r3
 800bd04:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd08:	b10a      	cbz	r2, 800bd0e <_vfiprintf_r+0x86>
 800bd0a:	2a25      	cmp	r2, #37	@ 0x25
 800bd0c:	d1f9      	bne.n	800bd02 <_vfiprintf_r+0x7a>
 800bd0e:	ebba 0b04 	subs.w	fp, sl, r4
 800bd12:	d00b      	beq.n	800bd2c <_vfiprintf_r+0xa4>
 800bd14:	465b      	mov	r3, fp
 800bd16:	4622      	mov	r2, r4
 800bd18:	4629      	mov	r1, r5
 800bd1a:	4630      	mov	r0, r6
 800bd1c:	f7ff ffa1 	bl	800bc62 <__sfputs_r>
 800bd20:	3001      	adds	r0, #1
 800bd22:	f000 80a7 	beq.w	800be74 <_vfiprintf_r+0x1ec>
 800bd26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd28:	445a      	add	r2, fp
 800bd2a:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd2c:	f89a 3000 	ldrb.w	r3, [sl]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	f000 809f 	beq.w	800be74 <_vfiprintf_r+0x1ec>
 800bd36:	2300      	movs	r3, #0
 800bd38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bd3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd40:	f10a 0a01 	add.w	sl, sl, #1
 800bd44:	9304      	str	r3, [sp, #16]
 800bd46:	9307      	str	r3, [sp, #28]
 800bd48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd4c:	931a      	str	r3, [sp, #104]	@ 0x68
 800bd4e:	4654      	mov	r4, sl
 800bd50:	2205      	movs	r2, #5
 800bd52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd56:	4853      	ldr	r0, [pc, #332]	@ (800bea4 <_vfiprintf_r+0x21c>)
 800bd58:	f7f4 fa3a 	bl	80001d0 <memchr>
 800bd5c:	9a04      	ldr	r2, [sp, #16]
 800bd5e:	b9d8      	cbnz	r0, 800bd98 <_vfiprintf_r+0x110>
 800bd60:	06d1      	lsls	r1, r2, #27
 800bd62:	bf44      	itt	mi
 800bd64:	2320      	movmi	r3, #32
 800bd66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd6a:	0713      	lsls	r3, r2, #28
 800bd6c:	bf44      	itt	mi
 800bd6e:	232b      	movmi	r3, #43	@ 0x2b
 800bd70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd74:	f89a 3000 	ldrb.w	r3, [sl]
 800bd78:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd7a:	d015      	beq.n	800bda8 <_vfiprintf_r+0x120>
 800bd7c:	9a07      	ldr	r2, [sp, #28]
 800bd7e:	4654      	mov	r4, sl
 800bd80:	2000      	movs	r0, #0
 800bd82:	f04f 0c0a 	mov.w	ip, #10
 800bd86:	4621      	mov	r1, r4
 800bd88:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd8c:	3b30      	subs	r3, #48	@ 0x30
 800bd8e:	2b09      	cmp	r3, #9
 800bd90:	d94b      	bls.n	800be2a <_vfiprintf_r+0x1a2>
 800bd92:	b1b0      	cbz	r0, 800bdc2 <_vfiprintf_r+0x13a>
 800bd94:	9207      	str	r2, [sp, #28]
 800bd96:	e014      	b.n	800bdc2 <_vfiprintf_r+0x13a>
 800bd98:	eba0 0308 	sub.w	r3, r0, r8
 800bd9c:	fa09 f303 	lsl.w	r3, r9, r3
 800bda0:	4313      	orrs	r3, r2
 800bda2:	9304      	str	r3, [sp, #16]
 800bda4:	46a2      	mov	sl, r4
 800bda6:	e7d2      	b.n	800bd4e <_vfiprintf_r+0xc6>
 800bda8:	9b03      	ldr	r3, [sp, #12]
 800bdaa:	1d19      	adds	r1, r3, #4
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	9103      	str	r1, [sp, #12]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	bfbb      	ittet	lt
 800bdb4:	425b      	neglt	r3, r3
 800bdb6:	f042 0202 	orrlt.w	r2, r2, #2
 800bdba:	9307      	strge	r3, [sp, #28]
 800bdbc:	9307      	strlt	r3, [sp, #28]
 800bdbe:	bfb8      	it	lt
 800bdc0:	9204      	strlt	r2, [sp, #16]
 800bdc2:	7823      	ldrb	r3, [r4, #0]
 800bdc4:	2b2e      	cmp	r3, #46	@ 0x2e
 800bdc6:	d10a      	bne.n	800bdde <_vfiprintf_r+0x156>
 800bdc8:	7863      	ldrb	r3, [r4, #1]
 800bdca:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdcc:	d132      	bne.n	800be34 <_vfiprintf_r+0x1ac>
 800bdce:	9b03      	ldr	r3, [sp, #12]
 800bdd0:	1d1a      	adds	r2, r3, #4
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	9203      	str	r2, [sp, #12]
 800bdd6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bdda:	3402      	adds	r4, #2
 800bddc:	9305      	str	r3, [sp, #20]
 800bdde:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800beb4 <_vfiprintf_r+0x22c>
 800bde2:	7821      	ldrb	r1, [r4, #0]
 800bde4:	2203      	movs	r2, #3
 800bde6:	4650      	mov	r0, sl
 800bde8:	f7f4 f9f2 	bl	80001d0 <memchr>
 800bdec:	b138      	cbz	r0, 800bdfe <_vfiprintf_r+0x176>
 800bdee:	9b04      	ldr	r3, [sp, #16]
 800bdf0:	eba0 000a 	sub.w	r0, r0, sl
 800bdf4:	2240      	movs	r2, #64	@ 0x40
 800bdf6:	4082      	lsls	r2, r0
 800bdf8:	4313      	orrs	r3, r2
 800bdfa:	3401      	adds	r4, #1
 800bdfc:	9304      	str	r3, [sp, #16]
 800bdfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be02:	4829      	ldr	r0, [pc, #164]	@ (800bea8 <_vfiprintf_r+0x220>)
 800be04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be08:	2206      	movs	r2, #6
 800be0a:	f7f4 f9e1 	bl	80001d0 <memchr>
 800be0e:	2800      	cmp	r0, #0
 800be10:	d03f      	beq.n	800be92 <_vfiprintf_r+0x20a>
 800be12:	4b26      	ldr	r3, [pc, #152]	@ (800beac <_vfiprintf_r+0x224>)
 800be14:	bb1b      	cbnz	r3, 800be5e <_vfiprintf_r+0x1d6>
 800be16:	9b03      	ldr	r3, [sp, #12]
 800be18:	3307      	adds	r3, #7
 800be1a:	f023 0307 	bic.w	r3, r3, #7
 800be1e:	3308      	adds	r3, #8
 800be20:	9303      	str	r3, [sp, #12]
 800be22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be24:	443b      	add	r3, r7
 800be26:	9309      	str	r3, [sp, #36]	@ 0x24
 800be28:	e76a      	b.n	800bd00 <_vfiprintf_r+0x78>
 800be2a:	fb0c 3202 	mla	r2, ip, r2, r3
 800be2e:	460c      	mov	r4, r1
 800be30:	2001      	movs	r0, #1
 800be32:	e7a8      	b.n	800bd86 <_vfiprintf_r+0xfe>
 800be34:	2300      	movs	r3, #0
 800be36:	3401      	adds	r4, #1
 800be38:	9305      	str	r3, [sp, #20]
 800be3a:	4619      	mov	r1, r3
 800be3c:	f04f 0c0a 	mov.w	ip, #10
 800be40:	4620      	mov	r0, r4
 800be42:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be46:	3a30      	subs	r2, #48	@ 0x30
 800be48:	2a09      	cmp	r2, #9
 800be4a:	d903      	bls.n	800be54 <_vfiprintf_r+0x1cc>
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d0c6      	beq.n	800bdde <_vfiprintf_r+0x156>
 800be50:	9105      	str	r1, [sp, #20]
 800be52:	e7c4      	b.n	800bdde <_vfiprintf_r+0x156>
 800be54:	fb0c 2101 	mla	r1, ip, r1, r2
 800be58:	4604      	mov	r4, r0
 800be5a:	2301      	movs	r3, #1
 800be5c:	e7f0      	b.n	800be40 <_vfiprintf_r+0x1b8>
 800be5e:	ab03      	add	r3, sp, #12
 800be60:	9300      	str	r3, [sp, #0]
 800be62:	462a      	mov	r2, r5
 800be64:	4b12      	ldr	r3, [pc, #72]	@ (800beb0 <_vfiprintf_r+0x228>)
 800be66:	a904      	add	r1, sp, #16
 800be68:	4630      	mov	r0, r6
 800be6a:	f3af 8000 	nop.w
 800be6e:	4607      	mov	r7, r0
 800be70:	1c78      	adds	r0, r7, #1
 800be72:	d1d6      	bne.n	800be22 <_vfiprintf_r+0x19a>
 800be74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be76:	07d9      	lsls	r1, r3, #31
 800be78:	d405      	bmi.n	800be86 <_vfiprintf_r+0x1fe>
 800be7a:	89ab      	ldrh	r3, [r5, #12]
 800be7c:	059a      	lsls	r2, r3, #22
 800be7e:	d402      	bmi.n	800be86 <_vfiprintf_r+0x1fe>
 800be80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be82:	f7ff fc77 	bl	800b774 <__retarget_lock_release_recursive>
 800be86:	89ab      	ldrh	r3, [r5, #12]
 800be88:	065b      	lsls	r3, r3, #25
 800be8a:	f53f af1f 	bmi.w	800bccc <_vfiprintf_r+0x44>
 800be8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be90:	e71e      	b.n	800bcd0 <_vfiprintf_r+0x48>
 800be92:	ab03      	add	r3, sp, #12
 800be94:	9300      	str	r3, [sp, #0]
 800be96:	462a      	mov	r2, r5
 800be98:	4b05      	ldr	r3, [pc, #20]	@ (800beb0 <_vfiprintf_r+0x228>)
 800be9a:	a904      	add	r1, sp, #16
 800be9c:	4630      	mov	r0, r6
 800be9e:	f000 f879 	bl	800bf94 <_printf_i>
 800bea2:	e7e4      	b.n	800be6e <_vfiprintf_r+0x1e6>
 800bea4:	0800cab5 	.word	0x0800cab5
 800bea8:	0800cabf 	.word	0x0800cabf
 800beac:	00000000 	.word	0x00000000
 800beb0:	0800bc63 	.word	0x0800bc63
 800beb4:	0800cabb 	.word	0x0800cabb

0800beb8 <_printf_common>:
 800beb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bebc:	4616      	mov	r6, r2
 800bebe:	4698      	mov	r8, r3
 800bec0:	688a      	ldr	r2, [r1, #8]
 800bec2:	690b      	ldr	r3, [r1, #16]
 800bec4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bec8:	4293      	cmp	r3, r2
 800beca:	bfb8      	it	lt
 800becc:	4613      	movlt	r3, r2
 800bece:	6033      	str	r3, [r6, #0]
 800bed0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bed4:	4607      	mov	r7, r0
 800bed6:	460c      	mov	r4, r1
 800bed8:	b10a      	cbz	r2, 800bede <_printf_common+0x26>
 800beda:	3301      	adds	r3, #1
 800bedc:	6033      	str	r3, [r6, #0]
 800bede:	6823      	ldr	r3, [r4, #0]
 800bee0:	0699      	lsls	r1, r3, #26
 800bee2:	bf42      	ittt	mi
 800bee4:	6833      	ldrmi	r3, [r6, #0]
 800bee6:	3302      	addmi	r3, #2
 800bee8:	6033      	strmi	r3, [r6, #0]
 800beea:	6825      	ldr	r5, [r4, #0]
 800beec:	f015 0506 	ands.w	r5, r5, #6
 800bef0:	d106      	bne.n	800bf00 <_printf_common+0x48>
 800bef2:	f104 0a19 	add.w	sl, r4, #25
 800bef6:	68e3      	ldr	r3, [r4, #12]
 800bef8:	6832      	ldr	r2, [r6, #0]
 800befa:	1a9b      	subs	r3, r3, r2
 800befc:	42ab      	cmp	r3, r5
 800befe:	dc26      	bgt.n	800bf4e <_printf_common+0x96>
 800bf00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bf04:	6822      	ldr	r2, [r4, #0]
 800bf06:	3b00      	subs	r3, #0
 800bf08:	bf18      	it	ne
 800bf0a:	2301      	movne	r3, #1
 800bf0c:	0692      	lsls	r2, r2, #26
 800bf0e:	d42b      	bmi.n	800bf68 <_printf_common+0xb0>
 800bf10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bf14:	4641      	mov	r1, r8
 800bf16:	4638      	mov	r0, r7
 800bf18:	47c8      	blx	r9
 800bf1a:	3001      	adds	r0, #1
 800bf1c:	d01e      	beq.n	800bf5c <_printf_common+0xa4>
 800bf1e:	6823      	ldr	r3, [r4, #0]
 800bf20:	6922      	ldr	r2, [r4, #16]
 800bf22:	f003 0306 	and.w	r3, r3, #6
 800bf26:	2b04      	cmp	r3, #4
 800bf28:	bf02      	ittt	eq
 800bf2a:	68e5      	ldreq	r5, [r4, #12]
 800bf2c:	6833      	ldreq	r3, [r6, #0]
 800bf2e:	1aed      	subeq	r5, r5, r3
 800bf30:	68a3      	ldr	r3, [r4, #8]
 800bf32:	bf0c      	ite	eq
 800bf34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf38:	2500      	movne	r5, #0
 800bf3a:	4293      	cmp	r3, r2
 800bf3c:	bfc4      	itt	gt
 800bf3e:	1a9b      	subgt	r3, r3, r2
 800bf40:	18ed      	addgt	r5, r5, r3
 800bf42:	2600      	movs	r6, #0
 800bf44:	341a      	adds	r4, #26
 800bf46:	42b5      	cmp	r5, r6
 800bf48:	d11a      	bne.n	800bf80 <_printf_common+0xc8>
 800bf4a:	2000      	movs	r0, #0
 800bf4c:	e008      	b.n	800bf60 <_printf_common+0xa8>
 800bf4e:	2301      	movs	r3, #1
 800bf50:	4652      	mov	r2, sl
 800bf52:	4641      	mov	r1, r8
 800bf54:	4638      	mov	r0, r7
 800bf56:	47c8      	blx	r9
 800bf58:	3001      	adds	r0, #1
 800bf5a:	d103      	bne.n	800bf64 <_printf_common+0xac>
 800bf5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf64:	3501      	adds	r5, #1
 800bf66:	e7c6      	b.n	800bef6 <_printf_common+0x3e>
 800bf68:	18e1      	adds	r1, r4, r3
 800bf6a:	1c5a      	adds	r2, r3, #1
 800bf6c:	2030      	movs	r0, #48	@ 0x30
 800bf6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bf72:	4422      	add	r2, r4
 800bf74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bf78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bf7c:	3302      	adds	r3, #2
 800bf7e:	e7c7      	b.n	800bf10 <_printf_common+0x58>
 800bf80:	2301      	movs	r3, #1
 800bf82:	4622      	mov	r2, r4
 800bf84:	4641      	mov	r1, r8
 800bf86:	4638      	mov	r0, r7
 800bf88:	47c8      	blx	r9
 800bf8a:	3001      	adds	r0, #1
 800bf8c:	d0e6      	beq.n	800bf5c <_printf_common+0xa4>
 800bf8e:	3601      	adds	r6, #1
 800bf90:	e7d9      	b.n	800bf46 <_printf_common+0x8e>
	...

0800bf94 <_printf_i>:
 800bf94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf98:	7e0f      	ldrb	r7, [r1, #24]
 800bf9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf9c:	2f78      	cmp	r7, #120	@ 0x78
 800bf9e:	4691      	mov	r9, r2
 800bfa0:	4680      	mov	r8, r0
 800bfa2:	460c      	mov	r4, r1
 800bfa4:	469a      	mov	sl, r3
 800bfa6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bfaa:	d807      	bhi.n	800bfbc <_printf_i+0x28>
 800bfac:	2f62      	cmp	r7, #98	@ 0x62
 800bfae:	d80a      	bhi.n	800bfc6 <_printf_i+0x32>
 800bfb0:	2f00      	cmp	r7, #0
 800bfb2:	f000 80d2 	beq.w	800c15a <_printf_i+0x1c6>
 800bfb6:	2f58      	cmp	r7, #88	@ 0x58
 800bfb8:	f000 80b9 	beq.w	800c12e <_printf_i+0x19a>
 800bfbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bfc4:	e03a      	b.n	800c03c <_printf_i+0xa8>
 800bfc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bfca:	2b15      	cmp	r3, #21
 800bfcc:	d8f6      	bhi.n	800bfbc <_printf_i+0x28>
 800bfce:	a101      	add	r1, pc, #4	@ (adr r1, 800bfd4 <_printf_i+0x40>)
 800bfd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bfd4:	0800c02d 	.word	0x0800c02d
 800bfd8:	0800c041 	.word	0x0800c041
 800bfdc:	0800bfbd 	.word	0x0800bfbd
 800bfe0:	0800bfbd 	.word	0x0800bfbd
 800bfe4:	0800bfbd 	.word	0x0800bfbd
 800bfe8:	0800bfbd 	.word	0x0800bfbd
 800bfec:	0800c041 	.word	0x0800c041
 800bff0:	0800bfbd 	.word	0x0800bfbd
 800bff4:	0800bfbd 	.word	0x0800bfbd
 800bff8:	0800bfbd 	.word	0x0800bfbd
 800bffc:	0800bfbd 	.word	0x0800bfbd
 800c000:	0800c141 	.word	0x0800c141
 800c004:	0800c06b 	.word	0x0800c06b
 800c008:	0800c0fb 	.word	0x0800c0fb
 800c00c:	0800bfbd 	.word	0x0800bfbd
 800c010:	0800bfbd 	.word	0x0800bfbd
 800c014:	0800c163 	.word	0x0800c163
 800c018:	0800bfbd 	.word	0x0800bfbd
 800c01c:	0800c06b 	.word	0x0800c06b
 800c020:	0800bfbd 	.word	0x0800bfbd
 800c024:	0800bfbd 	.word	0x0800bfbd
 800c028:	0800c103 	.word	0x0800c103
 800c02c:	6833      	ldr	r3, [r6, #0]
 800c02e:	1d1a      	adds	r2, r3, #4
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	6032      	str	r2, [r6, #0]
 800c034:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c038:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c03c:	2301      	movs	r3, #1
 800c03e:	e09d      	b.n	800c17c <_printf_i+0x1e8>
 800c040:	6833      	ldr	r3, [r6, #0]
 800c042:	6820      	ldr	r0, [r4, #0]
 800c044:	1d19      	adds	r1, r3, #4
 800c046:	6031      	str	r1, [r6, #0]
 800c048:	0606      	lsls	r6, r0, #24
 800c04a:	d501      	bpl.n	800c050 <_printf_i+0xbc>
 800c04c:	681d      	ldr	r5, [r3, #0]
 800c04e:	e003      	b.n	800c058 <_printf_i+0xc4>
 800c050:	0645      	lsls	r5, r0, #25
 800c052:	d5fb      	bpl.n	800c04c <_printf_i+0xb8>
 800c054:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c058:	2d00      	cmp	r5, #0
 800c05a:	da03      	bge.n	800c064 <_printf_i+0xd0>
 800c05c:	232d      	movs	r3, #45	@ 0x2d
 800c05e:	426d      	negs	r5, r5
 800c060:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c064:	4859      	ldr	r0, [pc, #356]	@ (800c1cc <_printf_i+0x238>)
 800c066:	230a      	movs	r3, #10
 800c068:	e011      	b.n	800c08e <_printf_i+0xfa>
 800c06a:	6821      	ldr	r1, [r4, #0]
 800c06c:	6833      	ldr	r3, [r6, #0]
 800c06e:	0608      	lsls	r0, r1, #24
 800c070:	f853 5b04 	ldr.w	r5, [r3], #4
 800c074:	d402      	bmi.n	800c07c <_printf_i+0xe8>
 800c076:	0649      	lsls	r1, r1, #25
 800c078:	bf48      	it	mi
 800c07a:	b2ad      	uxthmi	r5, r5
 800c07c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c07e:	4853      	ldr	r0, [pc, #332]	@ (800c1cc <_printf_i+0x238>)
 800c080:	6033      	str	r3, [r6, #0]
 800c082:	bf14      	ite	ne
 800c084:	230a      	movne	r3, #10
 800c086:	2308      	moveq	r3, #8
 800c088:	2100      	movs	r1, #0
 800c08a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c08e:	6866      	ldr	r6, [r4, #4]
 800c090:	60a6      	str	r6, [r4, #8]
 800c092:	2e00      	cmp	r6, #0
 800c094:	bfa2      	ittt	ge
 800c096:	6821      	ldrge	r1, [r4, #0]
 800c098:	f021 0104 	bicge.w	r1, r1, #4
 800c09c:	6021      	strge	r1, [r4, #0]
 800c09e:	b90d      	cbnz	r5, 800c0a4 <_printf_i+0x110>
 800c0a0:	2e00      	cmp	r6, #0
 800c0a2:	d04b      	beq.n	800c13c <_printf_i+0x1a8>
 800c0a4:	4616      	mov	r6, r2
 800c0a6:	fbb5 f1f3 	udiv	r1, r5, r3
 800c0aa:	fb03 5711 	mls	r7, r3, r1, r5
 800c0ae:	5dc7      	ldrb	r7, [r0, r7]
 800c0b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c0b4:	462f      	mov	r7, r5
 800c0b6:	42bb      	cmp	r3, r7
 800c0b8:	460d      	mov	r5, r1
 800c0ba:	d9f4      	bls.n	800c0a6 <_printf_i+0x112>
 800c0bc:	2b08      	cmp	r3, #8
 800c0be:	d10b      	bne.n	800c0d8 <_printf_i+0x144>
 800c0c0:	6823      	ldr	r3, [r4, #0]
 800c0c2:	07df      	lsls	r7, r3, #31
 800c0c4:	d508      	bpl.n	800c0d8 <_printf_i+0x144>
 800c0c6:	6923      	ldr	r3, [r4, #16]
 800c0c8:	6861      	ldr	r1, [r4, #4]
 800c0ca:	4299      	cmp	r1, r3
 800c0cc:	bfde      	ittt	le
 800c0ce:	2330      	movle	r3, #48	@ 0x30
 800c0d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c0d4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c0d8:	1b92      	subs	r2, r2, r6
 800c0da:	6122      	str	r2, [r4, #16]
 800c0dc:	f8cd a000 	str.w	sl, [sp]
 800c0e0:	464b      	mov	r3, r9
 800c0e2:	aa03      	add	r2, sp, #12
 800c0e4:	4621      	mov	r1, r4
 800c0e6:	4640      	mov	r0, r8
 800c0e8:	f7ff fee6 	bl	800beb8 <_printf_common>
 800c0ec:	3001      	adds	r0, #1
 800c0ee:	d14a      	bne.n	800c186 <_printf_i+0x1f2>
 800c0f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c0f4:	b004      	add	sp, #16
 800c0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0fa:	6823      	ldr	r3, [r4, #0]
 800c0fc:	f043 0320 	orr.w	r3, r3, #32
 800c100:	6023      	str	r3, [r4, #0]
 800c102:	4833      	ldr	r0, [pc, #204]	@ (800c1d0 <_printf_i+0x23c>)
 800c104:	2778      	movs	r7, #120	@ 0x78
 800c106:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c10a:	6823      	ldr	r3, [r4, #0]
 800c10c:	6831      	ldr	r1, [r6, #0]
 800c10e:	061f      	lsls	r7, r3, #24
 800c110:	f851 5b04 	ldr.w	r5, [r1], #4
 800c114:	d402      	bmi.n	800c11c <_printf_i+0x188>
 800c116:	065f      	lsls	r7, r3, #25
 800c118:	bf48      	it	mi
 800c11a:	b2ad      	uxthmi	r5, r5
 800c11c:	6031      	str	r1, [r6, #0]
 800c11e:	07d9      	lsls	r1, r3, #31
 800c120:	bf44      	itt	mi
 800c122:	f043 0320 	orrmi.w	r3, r3, #32
 800c126:	6023      	strmi	r3, [r4, #0]
 800c128:	b11d      	cbz	r5, 800c132 <_printf_i+0x19e>
 800c12a:	2310      	movs	r3, #16
 800c12c:	e7ac      	b.n	800c088 <_printf_i+0xf4>
 800c12e:	4827      	ldr	r0, [pc, #156]	@ (800c1cc <_printf_i+0x238>)
 800c130:	e7e9      	b.n	800c106 <_printf_i+0x172>
 800c132:	6823      	ldr	r3, [r4, #0]
 800c134:	f023 0320 	bic.w	r3, r3, #32
 800c138:	6023      	str	r3, [r4, #0]
 800c13a:	e7f6      	b.n	800c12a <_printf_i+0x196>
 800c13c:	4616      	mov	r6, r2
 800c13e:	e7bd      	b.n	800c0bc <_printf_i+0x128>
 800c140:	6833      	ldr	r3, [r6, #0]
 800c142:	6825      	ldr	r5, [r4, #0]
 800c144:	6961      	ldr	r1, [r4, #20]
 800c146:	1d18      	adds	r0, r3, #4
 800c148:	6030      	str	r0, [r6, #0]
 800c14a:	062e      	lsls	r6, r5, #24
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	d501      	bpl.n	800c154 <_printf_i+0x1c0>
 800c150:	6019      	str	r1, [r3, #0]
 800c152:	e002      	b.n	800c15a <_printf_i+0x1c6>
 800c154:	0668      	lsls	r0, r5, #25
 800c156:	d5fb      	bpl.n	800c150 <_printf_i+0x1bc>
 800c158:	8019      	strh	r1, [r3, #0]
 800c15a:	2300      	movs	r3, #0
 800c15c:	6123      	str	r3, [r4, #16]
 800c15e:	4616      	mov	r6, r2
 800c160:	e7bc      	b.n	800c0dc <_printf_i+0x148>
 800c162:	6833      	ldr	r3, [r6, #0]
 800c164:	1d1a      	adds	r2, r3, #4
 800c166:	6032      	str	r2, [r6, #0]
 800c168:	681e      	ldr	r6, [r3, #0]
 800c16a:	6862      	ldr	r2, [r4, #4]
 800c16c:	2100      	movs	r1, #0
 800c16e:	4630      	mov	r0, r6
 800c170:	f7f4 f82e 	bl	80001d0 <memchr>
 800c174:	b108      	cbz	r0, 800c17a <_printf_i+0x1e6>
 800c176:	1b80      	subs	r0, r0, r6
 800c178:	6060      	str	r0, [r4, #4]
 800c17a:	6863      	ldr	r3, [r4, #4]
 800c17c:	6123      	str	r3, [r4, #16]
 800c17e:	2300      	movs	r3, #0
 800c180:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c184:	e7aa      	b.n	800c0dc <_printf_i+0x148>
 800c186:	6923      	ldr	r3, [r4, #16]
 800c188:	4632      	mov	r2, r6
 800c18a:	4649      	mov	r1, r9
 800c18c:	4640      	mov	r0, r8
 800c18e:	47d0      	blx	sl
 800c190:	3001      	adds	r0, #1
 800c192:	d0ad      	beq.n	800c0f0 <_printf_i+0x15c>
 800c194:	6823      	ldr	r3, [r4, #0]
 800c196:	079b      	lsls	r3, r3, #30
 800c198:	d413      	bmi.n	800c1c2 <_printf_i+0x22e>
 800c19a:	68e0      	ldr	r0, [r4, #12]
 800c19c:	9b03      	ldr	r3, [sp, #12]
 800c19e:	4298      	cmp	r0, r3
 800c1a0:	bfb8      	it	lt
 800c1a2:	4618      	movlt	r0, r3
 800c1a4:	e7a6      	b.n	800c0f4 <_printf_i+0x160>
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	4632      	mov	r2, r6
 800c1aa:	4649      	mov	r1, r9
 800c1ac:	4640      	mov	r0, r8
 800c1ae:	47d0      	blx	sl
 800c1b0:	3001      	adds	r0, #1
 800c1b2:	d09d      	beq.n	800c0f0 <_printf_i+0x15c>
 800c1b4:	3501      	adds	r5, #1
 800c1b6:	68e3      	ldr	r3, [r4, #12]
 800c1b8:	9903      	ldr	r1, [sp, #12]
 800c1ba:	1a5b      	subs	r3, r3, r1
 800c1bc:	42ab      	cmp	r3, r5
 800c1be:	dcf2      	bgt.n	800c1a6 <_printf_i+0x212>
 800c1c0:	e7eb      	b.n	800c19a <_printf_i+0x206>
 800c1c2:	2500      	movs	r5, #0
 800c1c4:	f104 0619 	add.w	r6, r4, #25
 800c1c8:	e7f5      	b.n	800c1b6 <_printf_i+0x222>
 800c1ca:	bf00      	nop
 800c1cc:	0800cac6 	.word	0x0800cac6
 800c1d0:	0800cad7 	.word	0x0800cad7

0800c1d4 <__sflush_r>:
 800c1d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c1d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1dc:	0716      	lsls	r6, r2, #28
 800c1de:	4605      	mov	r5, r0
 800c1e0:	460c      	mov	r4, r1
 800c1e2:	d454      	bmi.n	800c28e <__sflush_r+0xba>
 800c1e4:	684b      	ldr	r3, [r1, #4]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	dc02      	bgt.n	800c1f0 <__sflush_r+0x1c>
 800c1ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	dd48      	ble.n	800c282 <__sflush_r+0xae>
 800c1f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c1f2:	2e00      	cmp	r6, #0
 800c1f4:	d045      	beq.n	800c282 <__sflush_r+0xae>
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c1fc:	682f      	ldr	r7, [r5, #0]
 800c1fe:	6a21      	ldr	r1, [r4, #32]
 800c200:	602b      	str	r3, [r5, #0]
 800c202:	d030      	beq.n	800c266 <__sflush_r+0x92>
 800c204:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c206:	89a3      	ldrh	r3, [r4, #12]
 800c208:	0759      	lsls	r1, r3, #29
 800c20a:	d505      	bpl.n	800c218 <__sflush_r+0x44>
 800c20c:	6863      	ldr	r3, [r4, #4]
 800c20e:	1ad2      	subs	r2, r2, r3
 800c210:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c212:	b10b      	cbz	r3, 800c218 <__sflush_r+0x44>
 800c214:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c216:	1ad2      	subs	r2, r2, r3
 800c218:	2300      	movs	r3, #0
 800c21a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c21c:	6a21      	ldr	r1, [r4, #32]
 800c21e:	4628      	mov	r0, r5
 800c220:	47b0      	blx	r6
 800c222:	1c43      	adds	r3, r0, #1
 800c224:	89a3      	ldrh	r3, [r4, #12]
 800c226:	d106      	bne.n	800c236 <__sflush_r+0x62>
 800c228:	6829      	ldr	r1, [r5, #0]
 800c22a:	291d      	cmp	r1, #29
 800c22c:	d82b      	bhi.n	800c286 <__sflush_r+0xb2>
 800c22e:	4a2a      	ldr	r2, [pc, #168]	@ (800c2d8 <__sflush_r+0x104>)
 800c230:	410a      	asrs	r2, r1
 800c232:	07d6      	lsls	r6, r2, #31
 800c234:	d427      	bmi.n	800c286 <__sflush_r+0xb2>
 800c236:	2200      	movs	r2, #0
 800c238:	6062      	str	r2, [r4, #4]
 800c23a:	04d9      	lsls	r1, r3, #19
 800c23c:	6922      	ldr	r2, [r4, #16]
 800c23e:	6022      	str	r2, [r4, #0]
 800c240:	d504      	bpl.n	800c24c <__sflush_r+0x78>
 800c242:	1c42      	adds	r2, r0, #1
 800c244:	d101      	bne.n	800c24a <__sflush_r+0x76>
 800c246:	682b      	ldr	r3, [r5, #0]
 800c248:	b903      	cbnz	r3, 800c24c <__sflush_r+0x78>
 800c24a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c24c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c24e:	602f      	str	r7, [r5, #0]
 800c250:	b1b9      	cbz	r1, 800c282 <__sflush_r+0xae>
 800c252:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c256:	4299      	cmp	r1, r3
 800c258:	d002      	beq.n	800c260 <__sflush_r+0x8c>
 800c25a:	4628      	mov	r0, r5
 800c25c:	f7ff fa9a 	bl	800b794 <_free_r>
 800c260:	2300      	movs	r3, #0
 800c262:	6363      	str	r3, [r4, #52]	@ 0x34
 800c264:	e00d      	b.n	800c282 <__sflush_r+0xae>
 800c266:	2301      	movs	r3, #1
 800c268:	4628      	mov	r0, r5
 800c26a:	47b0      	blx	r6
 800c26c:	4602      	mov	r2, r0
 800c26e:	1c50      	adds	r0, r2, #1
 800c270:	d1c9      	bne.n	800c206 <__sflush_r+0x32>
 800c272:	682b      	ldr	r3, [r5, #0]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d0c6      	beq.n	800c206 <__sflush_r+0x32>
 800c278:	2b1d      	cmp	r3, #29
 800c27a:	d001      	beq.n	800c280 <__sflush_r+0xac>
 800c27c:	2b16      	cmp	r3, #22
 800c27e:	d11e      	bne.n	800c2be <__sflush_r+0xea>
 800c280:	602f      	str	r7, [r5, #0]
 800c282:	2000      	movs	r0, #0
 800c284:	e022      	b.n	800c2cc <__sflush_r+0xf8>
 800c286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c28a:	b21b      	sxth	r3, r3
 800c28c:	e01b      	b.n	800c2c6 <__sflush_r+0xf2>
 800c28e:	690f      	ldr	r7, [r1, #16]
 800c290:	2f00      	cmp	r7, #0
 800c292:	d0f6      	beq.n	800c282 <__sflush_r+0xae>
 800c294:	0793      	lsls	r3, r2, #30
 800c296:	680e      	ldr	r6, [r1, #0]
 800c298:	bf08      	it	eq
 800c29a:	694b      	ldreq	r3, [r1, #20]
 800c29c:	600f      	str	r7, [r1, #0]
 800c29e:	bf18      	it	ne
 800c2a0:	2300      	movne	r3, #0
 800c2a2:	eba6 0807 	sub.w	r8, r6, r7
 800c2a6:	608b      	str	r3, [r1, #8]
 800c2a8:	f1b8 0f00 	cmp.w	r8, #0
 800c2ac:	dde9      	ble.n	800c282 <__sflush_r+0xae>
 800c2ae:	6a21      	ldr	r1, [r4, #32]
 800c2b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c2b2:	4643      	mov	r3, r8
 800c2b4:	463a      	mov	r2, r7
 800c2b6:	4628      	mov	r0, r5
 800c2b8:	47b0      	blx	r6
 800c2ba:	2800      	cmp	r0, #0
 800c2bc:	dc08      	bgt.n	800c2d0 <__sflush_r+0xfc>
 800c2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2c6:	81a3      	strh	r3, [r4, #12]
 800c2c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2d0:	4407      	add	r7, r0
 800c2d2:	eba8 0800 	sub.w	r8, r8, r0
 800c2d6:	e7e7      	b.n	800c2a8 <__sflush_r+0xd4>
 800c2d8:	dfbffffe 	.word	0xdfbffffe

0800c2dc <_fflush_r>:
 800c2dc:	b538      	push	{r3, r4, r5, lr}
 800c2de:	690b      	ldr	r3, [r1, #16]
 800c2e0:	4605      	mov	r5, r0
 800c2e2:	460c      	mov	r4, r1
 800c2e4:	b913      	cbnz	r3, 800c2ec <_fflush_r+0x10>
 800c2e6:	2500      	movs	r5, #0
 800c2e8:	4628      	mov	r0, r5
 800c2ea:	bd38      	pop	{r3, r4, r5, pc}
 800c2ec:	b118      	cbz	r0, 800c2f6 <_fflush_r+0x1a>
 800c2ee:	6a03      	ldr	r3, [r0, #32]
 800c2f0:	b90b      	cbnz	r3, 800c2f6 <_fflush_r+0x1a>
 800c2f2:	f7fe ffbd 	bl	800b270 <__sinit>
 800c2f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d0f3      	beq.n	800c2e6 <_fflush_r+0xa>
 800c2fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c300:	07d0      	lsls	r0, r2, #31
 800c302:	d404      	bmi.n	800c30e <_fflush_r+0x32>
 800c304:	0599      	lsls	r1, r3, #22
 800c306:	d402      	bmi.n	800c30e <_fflush_r+0x32>
 800c308:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c30a:	f7ff fa32 	bl	800b772 <__retarget_lock_acquire_recursive>
 800c30e:	4628      	mov	r0, r5
 800c310:	4621      	mov	r1, r4
 800c312:	f7ff ff5f 	bl	800c1d4 <__sflush_r>
 800c316:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c318:	07da      	lsls	r2, r3, #31
 800c31a:	4605      	mov	r5, r0
 800c31c:	d4e4      	bmi.n	800c2e8 <_fflush_r+0xc>
 800c31e:	89a3      	ldrh	r3, [r4, #12]
 800c320:	059b      	lsls	r3, r3, #22
 800c322:	d4e1      	bmi.n	800c2e8 <_fflush_r+0xc>
 800c324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c326:	f7ff fa25 	bl	800b774 <__retarget_lock_release_recursive>
 800c32a:	e7dd      	b.n	800c2e8 <_fflush_r+0xc>

0800c32c <__swhatbuf_r>:
 800c32c:	b570      	push	{r4, r5, r6, lr}
 800c32e:	460c      	mov	r4, r1
 800c330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c334:	2900      	cmp	r1, #0
 800c336:	b096      	sub	sp, #88	@ 0x58
 800c338:	4615      	mov	r5, r2
 800c33a:	461e      	mov	r6, r3
 800c33c:	da0d      	bge.n	800c35a <__swhatbuf_r+0x2e>
 800c33e:	89a3      	ldrh	r3, [r4, #12]
 800c340:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c344:	f04f 0100 	mov.w	r1, #0
 800c348:	bf14      	ite	ne
 800c34a:	2340      	movne	r3, #64	@ 0x40
 800c34c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c350:	2000      	movs	r0, #0
 800c352:	6031      	str	r1, [r6, #0]
 800c354:	602b      	str	r3, [r5, #0]
 800c356:	b016      	add	sp, #88	@ 0x58
 800c358:	bd70      	pop	{r4, r5, r6, pc}
 800c35a:	466a      	mov	r2, sp
 800c35c:	f000 f862 	bl	800c424 <_fstat_r>
 800c360:	2800      	cmp	r0, #0
 800c362:	dbec      	blt.n	800c33e <__swhatbuf_r+0x12>
 800c364:	9901      	ldr	r1, [sp, #4]
 800c366:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c36a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c36e:	4259      	negs	r1, r3
 800c370:	4159      	adcs	r1, r3
 800c372:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c376:	e7eb      	b.n	800c350 <__swhatbuf_r+0x24>

0800c378 <__smakebuf_r>:
 800c378:	898b      	ldrh	r3, [r1, #12]
 800c37a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c37c:	079d      	lsls	r5, r3, #30
 800c37e:	4606      	mov	r6, r0
 800c380:	460c      	mov	r4, r1
 800c382:	d507      	bpl.n	800c394 <__smakebuf_r+0x1c>
 800c384:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c388:	6023      	str	r3, [r4, #0]
 800c38a:	6123      	str	r3, [r4, #16]
 800c38c:	2301      	movs	r3, #1
 800c38e:	6163      	str	r3, [r4, #20]
 800c390:	b003      	add	sp, #12
 800c392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c394:	ab01      	add	r3, sp, #4
 800c396:	466a      	mov	r2, sp
 800c398:	f7ff ffc8 	bl	800c32c <__swhatbuf_r>
 800c39c:	9f00      	ldr	r7, [sp, #0]
 800c39e:	4605      	mov	r5, r0
 800c3a0:	4639      	mov	r1, r7
 800c3a2:	4630      	mov	r0, r6
 800c3a4:	f7ff fa62 	bl	800b86c <_malloc_r>
 800c3a8:	b948      	cbnz	r0, 800c3be <__smakebuf_r+0x46>
 800c3aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3ae:	059a      	lsls	r2, r3, #22
 800c3b0:	d4ee      	bmi.n	800c390 <__smakebuf_r+0x18>
 800c3b2:	f023 0303 	bic.w	r3, r3, #3
 800c3b6:	f043 0302 	orr.w	r3, r3, #2
 800c3ba:	81a3      	strh	r3, [r4, #12]
 800c3bc:	e7e2      	b.n	800c384 <__smakebuf_r+0xc>
 800c3be:	89a3      	ldrh	r3, [r4, #12]
 800c3c0:	6020      	str	r0, [r4, #0]
 800c3c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3c6:	81a3      	strh	r3, [r4, #12]
 800c3c8:	9b01      	ldr	r3, [sp, #4]
 800c3ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c3ce:	b15b      	cbz	r3, 800c3e8 <__smakebuf_r+0x70>
 800c3d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c3d4:	4630      	mov	r0, r6
 800c3d6:	f000 f837 	bl	800c448 <_isatty_r>
 800c3da:	b128      	cbz	r0, 800c3e8 <__smakebuf_r+0x70>
 800c3dc:	89a3      	ldrh	r3, [r4, #12]
 800c3de:	f023 0303 	bic.w	r3, r3, #3
 800c3e2:	f043 0301 	orr.w	r3, r3, #1
 800c3e6:	81a3      	strh	r3, [r4, #12]
 800c3e8:	89a3      	ldrh	r3, [r4, #12]
 800c3ea:	431d      	orrs	r5, r3
 800c3ec:	81a5      	strh	r5, [r4, #12]
 800c3ee:	e7cf      	b.n	800c390 <__smakebuf_r+0x18>

0800c3f0 <memmove>:
 800c3f0:	4288      	cmp	r0, r1
 800c3f2:	b510      	push	{r4, lr}
 800c3f4:	eb01 0402 	add.w	r4, r1, r2
 800c3f8:	d902      	bls.n	800c400 <memmove+0x10>
 800c3fa:	4284      	cmp	r4, r0
 800c3fc:	4623      	mov	r3, r4
 800c3fe:	d807      	bhi.n	800c410 <memmove+0x20>
 800c400:	1e43      	subs	r3, r0, #1
 800c402:	42a1      	cmp	r1, r4
 800c404:	d008      	beq.n	800c418 <memmove+0x28>
 800c406:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c40a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c40e:	e7f8      	b.n	800c402 <memmove+0x12>
 800c410:	4402      	add	r2, r0
 800c412:	4601      	mov	r1, r0
 800c414:	428a      	cmp	r2, r1
 800c416:	d100      	bne.n	800c41a <memmove+0x2a>
 800c418:	bd10      	pop	{r4, pc}
 800c41a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c41e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c422:	e7f7      	b.n	800c414 <memmove+0x24>

0800c424 <_fstat_r>:
 800c424:	b538      	push	{r3, r4, r5, lr}
 800c426:	4d07      	ldr	r5, [pc, #28]	@ (800c444 <_fstat_r+0x20>)
 800c428:	2300      	movs	r3, #0
 800c42a:	4604      	mov	r4, r0
 800c42c:	4608      	mov	r0, r1
 800c42e:	4611      	mov	r1, r2
 800c430:	602b      	str	r3, [r5, #0]
 800c432:	f7f4 ffb8 	bl	80013a6 <_fstat>
 800c436:	1c43      	adds	r3, r0, #1
 800c438:	d102      	bne.n	800c440 <_fstat_r+0x1c>
 800c43a:	682b      	ldr	r3, [r5, #0]
 800c43c:	b103      	cbz	r3, 800c440 <_fstat_r+0x1c>
 800c43e:	6023      	str	r3, [r4, #0]
 800c440:	bd38      	pop	{r3, r4, r5, pc}
 800c442:	bf00      	nop
 800c444:	20006088 	.word	0x20006088

0800c448 <_isatty_r>:
 800c448:	b538      	push	{r3, r4, r5, lr}
 800c44a:	4d06      	ldr	r5, [pc, #24]	@ (800c464 <_isatty_r+0x1c>)
 800c44c:	2300      	movs	r3, #0
 800c44e:	4604      	mov	r4, r0
 800c450:	4608      	mov	r0, r1
 800c452:	602b      	str	r3, [r5, #0]
 800c454:	f7f4 ffb7 	bl	80013c6 <_isatty>
 800c458:	1c43      	adds	r3, r0, #1
 800c45a:	d102      	bne.n	800c462 <_isatty_r+0x1a>
 800c45c:	682b      	ldr	r3, [r5, #0]
 800c45e:	b103      	cbz	r3, 800c462 <_isatty_r+0x1a>
 800c460:	6023      	str	r3, [r4, #0]
 800c462:	bd38      	pop	{r3, r4, r5, pc}
 800c464:	20006088 	.word	0x20006088

0800c468 <_sbrk_r>:
 800c468:	b538      	push	{r3, r4, r5, lr}
 800c46a:	4d06      	ldr	r5, [pc, #24]	@ (800c484 <_sbrk_r+0x1c>)
 800c46c:	2300      	movs	r3, #0
 800c46e:	4604      	mov	r4, r0
 800c470:	4608      	mov	r0, r1
 800c472:	602b      	str	r3, [r5, #0]
 800c474:	f7f4 ffc0 	bl	80013f8 <_sbrk>
 800c478:	1c43      	adds	r3, r0, #1
 800c47a:	d102      	bne.n	800c482 <_sbrk_r+0x1a>
 800c47c:	682b      	ldr	r3, [r5, #0]
 800c47e:	b103      	cbz	r3, 800c482 <_sbrk_r+0x1a>
 800c480:	6023      	str	r3, [r4, #0]
 800c482:	bd38      	pop	{r3, r4, r5, pc}
 800c484:	20006088 	.word	0x20006088

0800c488 <_realloc_r>:
 800c488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c48c:	4680      	mov	r8, r0
 800c48e:	4615      	mov	r5, r2
 800c490:	460c      	mov	r4, r1
 800c492:	b921      	cbnz	r1, 800c49e <_realloc_r+0x16>
 800c494:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c498:	4611      	mov	r1, r2
 800c49a:	f7ff b9e7 	b.w	800b86c <_malloc_r>
 800c49e:	b92a      	cbnz	r2, 800c4ac <_realloc_r+0x24>
 800c4a0:	f7ff f978 	bl	800b794 <_free_r>
 800c4a4:	2400      	movs	r4, #0
 800c4a6:	4620      	mov	r0, r4
 800c4a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4ac:	f000 f81a 	bl	800c4e4 <_malloc_usable_size_r>
 800c4b0:	4285      	cmp	r5, r0
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	d802      	bhi.n	800c4bc <_realloc_r+0x34>
 800c4b6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c4ba:	d8f4      	bhi.n	800c4a6 <_realloc_r+0x1e>
 800c4bc:	4629      	mov	r1, r5
 800c4be:	4640      	mov	r0, r8
 800c4c0:	f7ff f9d4 	bl	800b86c <_malloc_r>
 800c4c4:	4607      	mov	r7, r0
 800c4c6:	2800      	cmp	r0, #0
 800c4c8:	d0ec      	beq.n	800c4a4 <_realloc_r+0x1c>
 800c4ca:	42b5      	cmp	r5, r6
 800c4cc:	462a      	mov	r2, r5
 800c4ce:	4621      	mov	r1, r4
 800c4d0:	bf28      	it	cs
 800c4d2:	4632      	movcs	r2, r6
 800c4d4:	f7ff f94f 	bl	800b776 <memcpy>
 800c4d8:	4621      	mov	r1, r4
 800c4da:	4640      	mov	r0, r8
 800c4dc:	f7ff f95a 	bl	800b794 <_free_r>
 800c4e0:	463c      	mov	r4, r7
 800c4e2:	e7e0      	b.n	800c4a6 <_realloc_r+0x1e>

0800c4e4 <_malloc_usable_size_r>:
 800c4e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4e8:	1f18      	subs	r0, r3, #4
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	bfbc      	itt	lt
 800c4ee:	580b      	ldrlt	r3, [r1, r0]
 800c4f0:	18c0      	addlt	r0, r0, r3
 800c4f2:	4770      	bx	lr

0800c4f4 <_init>:
 800c4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4f6:	bf00      	nop
 800c4f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4fa:	bc08      	pop	{r3}
 800c4fc:	469e      	mov	lr, r3
 800c4fe:	4770      	bx	lr

0800c500 <_fini>:
 800c500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c502:	bf00      	nop
 800c504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c506:	bc08      	pop	{r3}
 800c508:	469e      	mov	lr, r3
 800c50a:	4770      	bx	lr
