# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project 1BitProcessor_rtl
# Compile of OneBitProcessor_tb.v failed with 2 errors.
# Compile of OneBitProcessor_tb.v failed with 3 errors.
# Compile of OneBitProcessor_tb.v failed with 2 errors.
# Compile of OneBitProcessor_tb.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
huinjkbj
# invalid command name "huinjkbj"
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 20:25:08 on Oct 26,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
add wave -position insertpoint sim:/OneBitProcessor_tb/*
run
#                    0 << Starting the Simulation
# End time: 20:26:09 on Oct 26,2022, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
