Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Ducument/ISE code/computer architecture/bonus/cpuX/test_mem_isim_beh.exe -prj D:/Ducument/ISE code/computer architecture/bonus/cpuX/test_mem_beh.prj work.test_mem work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Ducument/ISE code/computer architecture/bonus/cpuX/ipcore_dir/DataMemory.v" into library work
Analyzing Verilog file "D:/Ducument/ISE code/computer architecture/bonus/cpuX/memory.v" into library work
Analyzing Verilog file "D:/Ducument/ISE code/computer architecture/bonus/cpuX/cache.v" into library work
Analyzing Verilog file "D:/Ducument/ISE code/computer architecture/bonus/cpuX/MemStage.v" into library work
Analyzing Verilog file "D:/Ducument/ISE code/computer architecture/bonus/cpuX/test_mem.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module DataMemory
Compiling module memory
Compiling module cache
Compiling module MemStage
Compiling module test_mem
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable D:/Ducument/ISE code/computer architecture/bonus/cpuX/test_mem_isim_beh.exe
Fuse Memory Usage: 32884 KB
Fuse CPU Usage: 453 ms
