Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1987
design__instance__area,13728.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,6
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000942451530136168
power__switching__total,0.001390088931657374
power__leakage__total,1.7277093533607513E-8
power__total,0.0023325576912611723
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2584390274934527
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2568816065904617
timing__hold__ws__corner:nom_tt_025C_1v80,0.3271816243873373
timing__setup__ws__corner:nom_tt_025C_1v80,13.79415642976246
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.327182
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.794156
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,41
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,6
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2609823264701934
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25807498535338236
timing__hold__ws__corner:nom_ss_100C_1v60,0.8638859871975738
timing__setup__ws__corner:nom_ss_100C_1v60,7.619913804502376
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.863886
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.619914
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,6
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2572605812306356
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25597313881929334
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11261186746290384
timing__setup__ws__corner:nom_ff_n40C_1v95,14.903284361764406
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112612
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.759350
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,81
design__max_fanout_violation__count,6
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2559544038052229
clock__skew__worst_setup,0.2550545680183151
timing__hold__ws,0.11071432972669971
timing__setup__ws,7.436932169479102
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110714
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.436932
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,1987
design__instance__area__stdcell,13728.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.40076
design__instance__utilization__stdcell,0.40076
design__instance__count__class:buffer,2
design__instance__count__class:inverter,27
design__instance__count__class:sequential_cell,92
design__instance__count__class:multi_input_combinational_cell,1194
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2644
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,51554.1
design__violations,0
design__instance__count__class:timing_repair_buffer,196
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,56
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
route__net,1539
route__net__special,2
route__drc_errors__iter:1,836
route__wirelength__iter:1,64850
route__drc_errors__iter:2,560
route__wirelength__iter:2,64434
route__drc_errors__iter:3,509
route__wirelength__iter:3,64206
route__drc_errors__iter:4,81
route__wirelength__iter:4,64213
route__drc_errors__iter:5,0
route__wirelength__iter:5,64200
route__drc_errors,0
route__wirelength,64200
route__vias,12891
route__vias__singlecut,12891
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,407.285
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,6
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2574079633413229
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2559078854591755
timing__hold__ws__corner:min_tt_025C_1v80,0.3230004688471966
timing__setup__ws__corner:min_tt_025C_1v80,13.897325461555807
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.323000
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,13.897326
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,23
design__max_fanout_violation__count__corner:min_ss_100C_1v60,6
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2597738486737109
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25687788734322403
timing__hold__ws__corner:min_ss_100C_1v60,0.8561069873109276
timing__setup__ws__corner:min_ss_100C_1v60,7.7905266665030934
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.856107
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.790527
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,6
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2559544038052229
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2550545680183151
timing__hold__ws__corner:min_ff_n40C_1v95,0.11071432972669971
timing__setup__ws__corner:min_ff_n40C_1v95,14.915706425493653
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110714
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.769093
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,6
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26093508647915964
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25880290310006476
timing__hold__ws__corner:max_tt_025C_1v80,0.3306234268833185
timing__setup__ws__corner:max_tt_025C_1v80,13.680578834774273
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.330623
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.680579
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,81
design__max_fanout_violation__count__corner:max_ss_100C_1v60,6
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2630214731571935
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2597656330230963
timing__hold__ws__corner:max_ss_100C_1v60,0.8738766624341263
timing__setup__ws__corner:max_ss_100C_1v60,7.436932169479102
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.873877
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.436932
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,6
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2600084388054488
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.258569506458112
timing__hold__ws__corner:max_ff_n40C_1v95,0.115039425686054
timing__setup__ws__corner:max_ff_n40C_1v95,14.892874022212677
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115039
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.748837
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000698168
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000827639
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000197251
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000827639
design_powergrid__voltage__worst,0.0000827639
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000827639
design_powergrid__drop__worst__net:VPWR,0.0000698168
design_powergrid__voltage__worst__net:VGND,0.0000827639
design_powergrid__drop__worst__net:VGND,0.0000827639
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001900000000000000104603825601401467793039046227931976318359375
ir__drop__worst,0.000069800000000000002558890599413388144967029802501201629638671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
