###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:27:55 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.937
= Slack Time                   -1.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RDATA [25] ^         |         | 0.403 |       |   0.861 |   -0.177 | 
     | \tx_core/axi_master /U1012 | A ^ -> Y v                    | INVX2   | 0.357 | 0.265 |   1.126 |    0.089 | 
     | \tx_core/axi_master /U259  | A v -> Y ^                    | INVX1   | 0.364 | 0.336 |   1.461 |    0.424 | 
     | \tx_core/axi_master /U795  | B ^ -> Y v                    | AOI21X1 | 0.252 | 0.112 |   1.574 |    0.537 | 
     | \tx_core/axi_master /U308  | A v -> Y v                    | BUFX2   | 0.089 | 0.084 |   1.658 |    0.620 | 
     | \tx_core/axi_master /U775  | A v -> Y v                    | AND2X2  | 0.052 | 0.084 |   1.742 |    0.704 | 
     | \tx_core/axi_master /U564  | A v -> Y ^                    | INVX1   | 0.180 | 0.145 |   1.886 |    0.849 | 
     | \tx_core/axi_master /U185  | A ^ -> Y v                    | NOR2X1  | 0.046 | 0.092 |   1.978 |    0.941 | 
     | \tx_core/axi_master /U135  | C v -> Y ^                    | NAND3X1 | 0.550 | 0.356 |   2.334 |    1.297 | 
     | \tx_core/axi_master /U64   | A ^ -> Y v                    | INVX1   | 0.136 | 0.179 |   2.514 |    1.476 | 
     | \tx_core/axi_master /U59   | A v -> Y ^                    | INVX1   | 0.874 | 0.592 |   3.105 |    2.068 | 
     | \tx_core/axi_master /U870  | B ^ -> Y v                    | AOI21X1 | 0.429 | 0.314 |   3.419 |    2.382 | 
     | \tx_core/axi_master /U477  | A v -> Y ^                    | INVX1   | 0.125 | 0.183 |   3.602 |    2.565 | 
     | \tx_core/axi_master /U501  | B ^ -> Y v                    | NOR3X1  | 0.111 | 0.119 |   3.721 |    2.683 | 
     | \tx_core/axi_master /U94   | B v -> Y ^                    | NAND2X1 | 0.282 | 0.211 |   3.931 |    2.894 | 
     |                            | \memif_pcfifo0.f0_wdata [1] ^ |         | 0.282 | 0.006 |   3.937 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [46] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.908
= Slack Time                   -1.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.092 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.379 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.479 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.548 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.582 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.653 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.720 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.748 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.892 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.543 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.684 | 
     | \tx_core/axi_master /U3254 | S v -> Y ^                     | MUX2X1  | 0.454 | 1.211 |   3.903 |    2.894 | 
     |                            | \memif_pdfifo0.f0_wdata [46] ^ |         | 0.454 | 0.006 |   3.908 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [49] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.895
= Slack Time                   -0.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.105 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.392 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.492 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.561 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.595 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.666 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.734 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.761 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.905 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.556 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.697 | 
     | \tx_core/axi_master /U3260 | S v -> Y ^                     | MUX2X1  | 0.443 | 1.198 |   3.890 |    2.895 | 
     |                            | \memif_pdfifo0.f0_wdata [49] ^ |         | 0.443 | 0.005 |   3.895 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [32] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.889
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.111 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.398 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.498 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.568 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.602 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.672 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.740 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.767 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.912 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.562 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.703 | 
     | \tx_core/axi_master /U3226 | S v -> Y ^                     | MUX2X1  | 0.435 | 1.193 |   3.884 |    2.895 | 
     |                            | \memif_pdfifo0.f0_wdata [32] ^ |         | 0.435 | 0.005 |   3.889 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [43] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.883
= Slack Time                   -0.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.117 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.404 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.504 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.573 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.607 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.678 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.745 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.773 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.917 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.568 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.708 | 
     | \tx_core/axi_master /U3248 | S v -> Y ^                     | MUX2X1  | 0.405 | 1.188 |   3.880 |    2.897 | 
     |                            | \memif_pdfifo0.f0_wdata [43] ^ |         | 0.405 | 0.003 |   3.883 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [42] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.882
= Slack Time                   -0.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.117 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.404 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.504 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.574 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.608 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.678 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.746 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.774 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.918 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.569 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.709 | 
     | \tx_core/axi_master /U3246 | S v -> Y ^                     | MUX2X1  | 0.390 | 1.188 |   3.880 |    2.897 | 
     |                            | \memif_pdfifo0.f0_wdata [42] ^ |         | 0.390 | 0.003 |   3.882 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [40] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.879
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.121 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.408 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.508 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.578 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.612 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.682 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.750 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.777 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.922 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.572 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.713 | 
     | \tx_core/axi_master /U3242 | S v -> Y ^                     | MUX2X1  | 0.425 | 1.183 |   3.874 |    2.896 | 
     |                            | \memif_pdfifo0.f0_wdata [40] ^ |         | 0.425 | 0.004 |   3.879 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [58] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.867
= Slack Time                   -0.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.133 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.420 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.520 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.590 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.624 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.694 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.762 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.789 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.934 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.584 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.725 | 
     | \tx_core/axi_master /U3278 | S v -> Y ^                     | MUX2X1  | 0.373 | 1.173 |   3.865 |    2.898 | 
     |                            | \memif_pdfifo0.f0_wdata [58] ^ |         | 0.373 | 0.002 |   3.867 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [45] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.860
= Slack Time                   -0.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.139 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.426 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.526 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.596 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.630 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.700 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.768 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.796 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.940 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.590 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.731 | 
     | \tx_core/axi_master /U3252 | S v -> Y ^                     | MUX2X1  | 0.372 | 1.167 |   3.858 |    2.898 | 
     |                            | \memif_pdfifo0.f0_wdata [45] ^ |         | 0.372 | 0.002 |   3.860 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.860
= Slack Time                   -0.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RDATA [25] ^         |         | 0.403 |       |   0.861 |   -0.099 | 
     | \tx_core/axi_master /U1012 | A ^ -> Y v                    | INVX2   | 0.357 | 0.265 |   1.126 |    0.166 | 
     | \tx_core/axi_master /U259  | A v -> Y ^                    | INVX1   | 0.364 | 0.336 |   1.461 |    0.502 | 
     | \tx_core/axi_master /U795  | B ^ -> Y v                    | AOI21X1 | 0.252 | 0.112 |   1.574 |    0.614 | 
     | \tx_core/axi_master /U308  | A v -> Y v                    | BUFX2   | 0.089 | 0.084 |   1.658 |    0.698 | 
     | \tx_core/axi_master /U775  | A v -> Y v                    | AND2X2  | 0.052 | 0.084 |   1.742 |    0.782 | 
     | \tx_core/axi_master /U564  | A v -> Y ^                    | INVX1   | 0.180 | 0.145 |   1.886 |    0.927 | 
     | \tx_core/axi_master /U185  | A ^ -> Y v                    | NOR2X1  | 0.046 | 0.092 |   1.978 |    1.018 | 
     | \tx_core/axi_master /U135  | C v -> Y ^                    | NAND3X1 | 0.550 | 0.356 |   2.334 |    1.375 | 
     | \tx_core/axi_master /U64   | A ^ -> Y v                    | INVX1   | 0.136 | 0.179 |   2.514 |    1.554 | 
     | \tx_core/axi_master /U59   | A v -> Y ^                    | INVX1   | 0.874 | 0.592 |   3.105 |    2.146 | 
     | \tx_core/axi_master /U736  | D ^ -> Y v                    | AOI22X1 | 0.343 | 0.228 |   3.334 |    2.374 | 
     | \tx_core/axi_master /U149  | A v -> Y ^                    | INVX2   | 0.255 | 0.214 |   3.548 |    2.588 | 
     | \tx_core/axi_master /U1119 | A ^ -> Y v                    | NOR3X1  | 0.128 | 0.176 |   3.724 |    2.764 | 
     | \tx_core/axi_master /U834  | B v -> Y v                    | AND2X2  | 0.093 | 0.128 |   3.852 |    2.892 | 
     |                            | \memif_pcfifo0.f0_wdata [2] v |         | 0.093 | 0.008 |   3.860 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [47] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.856
= Slack Time                   -0.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.143 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.430 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.530 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.600 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.634 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.704 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.772 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.800 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.944 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.595 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.735 | 
     | \tx_core/axi_master /U3256 | S v -> Y ^                     | MUX2X1  | 0.366 | 1.163 |   3.854 |    2.898 | 
     |                            | \memif_pdfifo0.f0_wdata [47] ^ |         | 0.366 | 0.002 |   3.856 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [48] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.856
= Slack Time                   -0.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.144 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.431 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.531 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.600 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.634 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.705 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.773 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.800 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.944 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.595 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.736 | 
     | \tx_core/axi_master /U3258 | S v -> Y ^                     | MUX2X1  | 0.356 | 1.163 |   3.855 |    2.898 | 
     |                            | \memif_pdfifo0.f0_wdata [48] ^ |         | 0.356 | 0.002 |   3.856 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [63] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.856
= Slack Time                   -0.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.144 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.431 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.531 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.601 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.634 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.705 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.773 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.800 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.944 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.595 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.736 | 
     | \tx_core/axi_master /U3288 | S v -> Y ^                     | MUX2X1  | 0.401 | 1.161 |   3.853 |    2.897 | 
     |                            | \memif_pdfifo0.f0_wdata [63] ^ |         | 0.401 | 0.003 |   3.856 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [39] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.852
= Slack Time                   -0.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.148 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.435 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.535 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.605 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.638 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.709 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.777 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.804 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.948 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.599 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.740 | 
     | \tx_core/axi_master /U3240 | S v -> Y ^                     | MUX2X1  | 0.357 | 1.159 |   3.850 |    2.898 | 
     |                            | \memif_pdfifo0.f0_wdata [39] ^ |         | 0.357 | 0.002 |   3.852 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [51] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.850
= Slack Time                   -0.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.149 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.436 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.536 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.606 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.640 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.710 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.778 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.806 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.950 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.601 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.741 | 
     | \tx_core/axi_master /U3264 | S v -> Y ^                     | MUX2X1  | 0.356 | 1.157 |   3.849 |    2.898 | 
     |                            | \memif_pdfifo0.f0_wdata [51] ^ |         | 0.356 | 0.002 |   3.850 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [38] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.848
= Slack Time                   -0.948
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.151 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.438 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.538 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.608 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.642 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.712 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.780 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.808 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.952 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.603 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.743 | 
     | \tx_core/axi_master /U3238 | S v -> Y ^                     | MUX2X1  | 0.346 | 1.155 |   3.847 |    2.899 | 
     |                            | \memif_pdfifo0.f0_wdata [38] ^ |         | 0.346 | 0.001 |   3.848 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [37] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.845
= Slack Time                   -0.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.155 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.442 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.542 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.612 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.645 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.716 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.784 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.811 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.955 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.606 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.747 | 
     | \tx_core/axi_master /U3236 | S v -> Y ^                     | MUX2X1  | 0.344 | 1.152 |   3.844 |    2.899 | 
     |                            | \memif_pdfifo0.f0_wdata [37] ^ |         | 0.344 | 0.001 |   3.845 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [60] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.841
= Slack Time                   -0.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.159 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.446 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.546 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.616 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.649 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.720 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.788 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.815 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.959 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.610 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.751 | 
     | \tx_core/axi_master /U3282 | S v -> Y ^                     | MUX2X1  | 0.412 | 1.146 |   3.837 |    2.896 | 
     |                            | \memif_pdfifo0.f0_wdata [60] ^ |         | 0.412 | 0.004 |   3.841 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [55] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.841
= Slack Time                   -0.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.159 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.446 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.546 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.616 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.650 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.720 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.788 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.815 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.960 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.610 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.751 | 
     | \tx_core/axi_master /U3272 | S v -> Y ^                     | MUX2X1  | 0.388 | 1.147 |   3.838 |    2.897 | 
     |                            | \memif_pdfifo0.f0_wdata [55] ^ |         | 0.388 | 0.003 |   3.841 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [41] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.841
= Slack Time                   -0.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.159 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.446 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.546 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.616 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.650 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.720 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.788 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.815 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.960 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.610 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.751 | 
     | \tx_core/axi_master /U3244 | S v -> Y ^                     | MUX2X1  | 0.335 | 1.148 |   3.839 |    2.899 | 
     |                            | \memif_pdfifo0.f0_wdata [41] ^ |         | 0.335 | 0.001 |   3.841 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [36] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.839
= Slack Time                   -0.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.161 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.448 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.548 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.618 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.652 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.722 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.790 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.817 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.962 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.612 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.753 | 
     | \tx_core/axi_master /U3234 | S v -> Y ^                     | MUX2X1  | 0.336 | 1.146 |   3.838 |    2.899 | 
     |                            | \memif_pdfifo0.f0_wdata [36] ^ |         | 0.336 | 0.001 |   3.839 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [44] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.831
= Slack Time                   -0.931
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.168 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.455 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.555 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.625 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.659 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.729 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.797 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.825 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.969 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.620 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.760 | 
     | \tx_core/axi_master /U3250 | S v -> Y ^                     | MUX2X1  | 0.395 | 1.137 |   3.828 |    2.897 | 
     |                            | \memif_pdfifo0.f0_wdata [44] ^ |         | 0.395 | 0.003 |   3.831 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [35] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.809
= Slack Time                   -0.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.190 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.477 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.577 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.647 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.681 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.751 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.819 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.847 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.991 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.641 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.782 | 
     | \tx_core/axi_master /U3232 | S v -> Y ^                     | MUX2X1  | 0.366 | 1.116 |   3.808 |    2.898 | 
     |                            | \memif_pdfifo0.f0_wdata [35] ^ |         | 0.366 | 0.002 |   3.809 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.806
= Slack Time                   -0.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.194 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.481 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.581 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.651 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.685 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.755 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.823 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.850 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    0.995 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.645 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.786 | 
     | \tx_core/axi_master /U3286 | S v -> Y ^                     | MUX2X1  | 0.349 | 1.113 |   3.804 |    2.899 | 
     |                            | \memif_pdfifo0.f0_wdata [62] ^ |         | 0.349 | 0.001 |   3.806 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [52] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.794
= Slack Time                   -0.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.206 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.493 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.593 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.663 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.696 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.767 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.835 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    0.862 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    1.006 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.657 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.798 | 
     | \tx_core/axi_master /U3266 | S v -> Y ^                     | MUX2X1  | 0.336 | 1.101 |   3.793 |    2.899 | 
     |                            | \memif_pdfifo0.f0_wdata [52] ^ |         | 0.336 | 0.001 |   3.794 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.651
= Slack Time                   -0.751
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.349 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.636 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.819 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.878 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.955 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.208 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.354 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.486 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.547 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.765 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    1.972 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2978                         | S ^ -> Y ^                     | MUX2X1  | 0.353 | 0.925 |   3.649 |    2.898 | 
     |                                                    | \memif_pdfifo2.f0_wdata [22] ^ |         | 0.353 | 0.002 |   3.651 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.640
= Slack Time                   -0.740
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.360 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.647 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.830 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.889 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.966 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.219 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.365 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.498 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.559 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.776 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    1.984 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2989                         | S ^ -> Y ^                     | MUX2X1  | 0.337 | 0.915 |   3.638 |    2.898 | 
     |                                                    | \memif_pdfifo2.f0_wdata [31] ^ |         | 0.337 | 0.002 |   3.640 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.639
= Slack Time                   -0.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.360 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.647 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.831 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.889 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.966 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.219 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.366 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.498 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.559 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.776 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    1.984 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2981                         | S ^ -> Y ^                     | MUX2X1  | 0.337 | 0.914 |   3.638 |    2.898 | 
     |                                                    | \memif_pdfifo2.f0_wdata [24] ^ |         | 0.337 | 0.002 |   3.639 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [8] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.639
= Slack Time                   -0.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^            |         | 0.838 |       |   1.100 |    0.361 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                    | INVX1   | 0.272 | 0.287 |   1.387 |    0.648 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                    | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.832 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                    | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.890 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                    | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.967 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                    | AND2X2  | 0.415 | 0.253 |   1.959 |    1.220 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                    | INVX8   | 0.197 | 0.146 |   2.105 |    1.366 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                    | INVX4   | 0.132 | 0.132 |   2.237 |    1.499 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                    | BUFX2   | 0.037 | 0.061 |   2.298 |    1.560 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                    | BUFX2   | 0.344 | 0.217 |   2.516 |    1.777 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                    | BUFX4   | 0.556 | 0.208 |   2.723 |    1.985 | 
     | te                                                 |                               |         |       |       |         |          | 
     | \tx_core/axi_master /U2962                         | S ^ -> Y ^                    | MUX2X1  | 0.336 | 0.914 |   3.637 |    2.898 | 
     |                                                    | \memif_pdfifo2.f0_wdata [8] ^ |         | 0.336 | 0.002 |   3.639 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [19] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.639
= Slack Time                   -0.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.361 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.648 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.832 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.890 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.967 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.220 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.366 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.499 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.560 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.777 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    1.985 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2973                         | S ^ -> Y ^                     | MUX2X1  | 0.336 | 0.914 |   3.637 |    2.898 | 
     |                                                    | \memif_pdfifo2.f0_wdata [19] ^ |         | 0.336 | 0.002 |   3.639 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [11] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.633
= Slack Time                   -0.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.367 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.654 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.754 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.824 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.858 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.928 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.996 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    1.023 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    1.168 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.818 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.959 | 
     | \tx_core/axi_master /U1145 | S v -> Y ^                     | MUX2X1  | 0.424 | 0.937 |   3.628 |    2.896 | 
     |                            | \memif_pdfifo0.f0_wdata [11] ^ |         | 0.424 | 0.004 |   3.633 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.631
= Slack Time                   -0.731
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.368 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.655 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.755 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.825 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.859 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.929 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    0.997 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    1.025 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    1.169 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.820 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    1.960 | 
     | \tx_core/axi_master /U3217 | S v -> Y ^                     | MUX2X1  | 0.390 | 0.937 |   3.629 |    2.897 | 
     |                            | \memif_pdfifo0.f0_wdata [25] ^ |         | 0.390 | 0.003 |   3.631 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [26] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.628
= Slack Time                   -0.728
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.371 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.658 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.842 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.901 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.977 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.231 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.377 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.509 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.570 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.787 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    1.995 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2983                         | S ^ -> Y ^                     | MUX2X1  | 0.324 | 0.904 |   3.627 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [26] ^ |         | 0.324 | 0.001 |   3.628 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [5] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.622
= Slack Time                   -0.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.838 |       |   1.100 |    0.378 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                    | INVX1   | 0.272 | 0.287 |   1.387 |    0.665 | 
     | \tx_core/axi_master /U370  | A v -> Y v                    | OR2X2   | 0.119 | 0.100 |   1.487 |    0.765 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                    | INVX1   | 0.040 | 0.070 |   1.557 |    0.835 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                    | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.868 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                    | INVX1   | 0.074 | 0.070 |   1.661 |    0.939 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                    | OR2X2   | 0.038 | 0.068 |   1.729 |    1.007 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                    | INVX1   | 0.015 | 0.027 |   1.756 |    1.034 | 
     | \tx_core/axi_master /U75   | A v -> Y v                    | AND2X2  | 0.329 | 0.144 |   1.900 |    1.178 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                    | INVX1   | 0.774 | 0.650 |   2.551 |    1.829 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                    | INVX8   | 0.467 | 0.141 |   2.692 |    1.970 | 
     | \tx_core/axi_master /U3193 | S v -> Y ^                    | MUX2X1  | 0.381 | 0.928 |   3.619 |    2.897 | 
     |                            | \memif_pdfifo0.f0_wdata [5] ^ |         | 0.381 | 0.003 |   3.622 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [5] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.617
= Slack Time                   -0.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^            |         | 0.838 |       |   1.100 |    0.383 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                    | INVX1   | 0.272 | 0.287 |   1.387 |    0.670 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                    | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.854 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                    | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.912 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                    | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.989 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                    | AND2X2  | 0.415 | 0.253 |   1.959 |    1.242 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                    | INVX8   | 0.197 | 0.146 |   2.105 |    1.388 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                    | INVX4   | 0.132 | 0.132 |   2.237 |    1.521 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                    | BUFX2   | 0.037 | 0.061 |   2.298 |    1.582 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                    | BUFX2   | 0.344 | 0.217 |   2.516 |    1.799 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                    | BUFX4   | 0.556 | 0.208 |   2.723 |    2.007 | 
     | te                                                 |                               |         |       |       |         |          | 
     | \tx_core/axi_master /U2958                         | S ^ -> Y ^                    | MUX2X1  | 0.416 | 0.888 |   3.612 |    2.895 | 
     |                                                    | \memif_pdfifo2.f0_wdata [5] ^ |         | 0.416 | 0.005 |   3.617 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.616
= Slack Time                   -0.716
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.384 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.671 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.854 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.913 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.990 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.243 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.389 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.522 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.583 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.800 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.008 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2987                         | S ^ -> Y ^                     | MUX2X1  | 0.309 | 0.891 |   3.615 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [29] ^ |         | 0.309 | 0.001 |   3.616 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.615
= Slack Time                   -0.715
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.384 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.671 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.855 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.913 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.990 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.244 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.390 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.522 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.583 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.800 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.008 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2980                         | S ^ -> Y ^                     | MUX2X1  | 0.308 | 0.891 |   3.614 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [23] ^ |         | 0.308 | 0.001 |   3.615 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [18] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.615
= Slack Time                   -0.715
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.385 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.672 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.856 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.914 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.991 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.244 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.391 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.523 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.584 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.801 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.009 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2971                         | S ^ -> Y ^                     | MUX2X1  | 0.305 | 0.890 |   3.613 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [18] ^ |         | 0.305 | 0.001 |   3.615 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.606
= Slack Time                   -0.706
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^            |         | 0.838 |       |   1.100 |    0.393 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                    | INVX1   | 0.272 | 0.287 |   1.387 |    0.680 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                    | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.864 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                    | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.923 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                    | AOI21X1 | 0.087 | 0.077 |   1.706 |    0.999 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                    | AND2X2  | 0.415 | 0.253 |   1.959 |    1.253 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                    | INVX8   | 0.197 | 0.146 |   2.105 |    1.399 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                    | INVX4   | 0.132 | 0.132 |   2.237 |    1.531 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                    | BUFX2   | 0.037 | 0.061 |   2.298 |    1.592 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                    | BUFX2   | 0.344 | 0.217 |   2.516 |    1.809 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                    | BUFX4   | 0.556 | 0.208 |   2.723 |    2.017 | 
     | te                                                 |                               |         |       |       |         |          | 
     | \tx_core/axi_master /U2963                         | S ^ -> Y ^                    | MUX2X1  | 0.310 | 0.882 |   3.605 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [9] ^ |         | 0.310 | 0.001 |   3.606 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.605
= Slack Time                   -0.705
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.394 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.681 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.865 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.924 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.000 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.254 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.400 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.532 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.593 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.810 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.018 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2985                         | S ^ -> Y ^                     | MUX2X1  | 0.369 | 0.879 |   3.602 |    2.897 | 
     |                                                    | \memif_pdfifo2.f0_wdata [28] ^ |         | 0.369 | 0.003 |   3.605 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.605
= Slack Time                   -0.705
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.395 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.682 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.865 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.924 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.001 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.254 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.400 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.533 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.594 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.811 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.019 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U811                          | S ^ -> Y ^                     | MUX2X1  | 0.294 | 0.881 |   3.604 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [17] ^ |         | 0.294 | 0.001 |   3.605 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.604
= Slack Time                   -0.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^            |         | 0.838 |       |   1.100 |    0.396 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                    | INVX1   | 0.272 | 0.287 |   1.387 |    0.683 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                    | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.866 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                    | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.925 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                    | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.002 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                    | AND2X2  | 0.415 | 0.253 |   1.959 |    1.255 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                    | INVX8   | 0.197 | 0.146 |   2.105 |    1.401 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                    | INVX4   | 0.132 | 0.132 |   2.237 |    1.534 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                    | BUFX2   | 0.037 | 0.061 |   2.298 |    1.595 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                    | BUFX2   | 0.344 | 0.217 |   2.516 |    1.812 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                    | BUFX4   | 0.556 | 0.208 |   2.723 |    2.020 | 
     | te                                                 |                               |         |       |       |         |          | 
     | \tx_core/axi_master /U2950                         | S ^ -> Y ^                    | MUX2X1  | 0.355 | 0.878 |   3.601 |    2.897 | 
     |                                                    | \memif_pdfifo2.f0_wdata [1] ^ |         | 0.355 | 0.003 |   3.604 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.604
= Slack Time                   -0.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.396 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.683 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.867 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.925 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.002 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.255 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.402 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.534 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.595 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.812 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.020 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2984                         | S ^ -> Y ^                     | MUX2X1  | 0.353 | 0.878 |   3.601 |    2.898 | 
     |                                                    | \memif_pdfifo2.f0_wdata [27] ^ |         | 0.353 | 0.002 |   3.604 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.603
= Slack Time                   -0.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.396 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.683 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.867 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.926 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.002 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.256 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.402 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.534 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.595 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.812 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.020 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U808                          | S ^ -> Y ^                     | MUX2X1  | 0.292 | 0.879 |   3.603 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [15] ^ |         | 0.292 | 0.001 |   3.603 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [10] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.601
= Slack Time                   -0.701
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.399 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.686 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.870 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.928 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.005 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.258 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.405 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.537 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.598 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.815 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.023 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U874                          | S ^ -> Y ^                     | MUX2X1  | 0.286 | 0.877 |   3.600 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [10] ^ |         | 0.286 | 0.001 |   3.601 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [4] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.595
= Slack Time                   -0.695
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^            |         | 0.838 |       |   1.100 |    0.405 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                    | INVX1   | 0.272 | 0.287 |   1.387 |    0.692 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                    | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.875 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                    | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.934 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                    | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.011 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                    | AND2X2  | 0.415 | 0.253 |   1.959 |    1.264 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                    | INVX8   | 0.197 | 0.146 |   2.105 |    1.410 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                    | INVX4   | 0.132 | 0.132 |   2.237 |    1.543 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                    | BUFX2   | 0.037 | 0.061 |   2.298 |    1.604 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                    | BUFX2   | 0.344 | 0.217 |   2.516 |    1.821 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                    | BUFX4   | 0.556 | 0.208 |   2.723 |    2.029 | 
     | te                                                 |                               |         |       |       |         |          | 
     | \tx_core/axi_master /U2956                         | S ^ -> Y ^                    | MUX2X1  | 0.342 | 0.869 |   3.593 |    2.898 | 
     |                                                    | \memif_pdfifo2.f0_wdata [4] ^ |         | 0.342 | 0.002 |   3.595 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.591
= Slack Time                   -0.691
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.409 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.696 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.879 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.938 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.015 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.268 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.414 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.547 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.608 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.825 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.033 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2965                         | S ^ -> Y ^                     | MUX2X1  | 0.294 | 0.867 |   3.590 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [12] ^ |         | 0.294 | 0.001 |   3.591 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [21] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.589
= Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.411 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.698 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.881 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.940 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.017 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.270 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.416 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.548 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.609 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.827 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.034 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U794                          | S ^ -> Y ^                     | MUX2X1  | 0.339 | 0.864 |   3.587 |    2.898 | 
     |                                                    | \memif_pdfifo2.f0_wdata [21] ^ |         | 0.339 | 0.002 |   3.589 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.586
= Slack Time                   -0.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.413 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.700 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^                     | NAND2X1 | 0.147 | 0.184 |   1.570 |    0.884 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v                     | NAND2X1 | 0.041 | 0.059 |   1.629 |    0.943 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^                     | AOI21X1 | 0.087 | 0.077 |   1.706 |    1.020 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^                     | AND2X2  | 0.415 | 0.253 |   1.959 |    1.273 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v                     | INVX8   | 0.197 | 0.146 |   2.105 |    1.419 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^                     | INVX4   | 0.132 | 0.132 |   2.237 |    1.551 | 
     | \tx_core/axi_master /U741                          | A ^ -> Y ^                     | BUFX2   | 0.037 | 0.061 |   2.298 |    1.612 | 
     | \tx_core/axi_master /U742                          | A ^ -> Y ^                     | BUFX2   | 0.344 | 0.217 |   2.516 |    1.829 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A ^ -> Y ^                     | BUFX4   | 0.556 | 0.208 |   2.723 |    2.037 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2975                         | S ^ -> Y ^                     | MUX2X1  | 0.294 | 0.862 |   3.586 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [20] ^ |         | 0.294 | 0.001 |   3.586 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.573
= Slack Time                   -0.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.838 |       |   1.100 |    0.427 | 
     | \tx_core/axi_master /U852  | A ^ -> Y v                     | INVX1   | 0.272 | 0.287 |   1.387 |    0.714 | 
     | \tx_core/axi_master /U370  | A v -> Y v                     | OR2X2   | 0.119 | 0.100 |   1.487 |    0.814 | 
     | \tx_core/axi_master /U372  | A v -> Y ^                     | INVX1   | 0.040 | 0.070 |   1.557 |    0.884 | 
     | \tx_core/axi_master /U122  | B ^ -> Y v                     | NAND2X1 | 0.036 | 0.034 |   1.590 |    0.918 | 
     | \tx_core/axi_master /U562  | A v -> Y ^                     | INVX1   | 0.074 | 0.070 |   1.661 |    0.988 | 
     | \tx_core/axi_master /U182  | B ^ -> Y ^                     | OR2X2   | 0.038 | 0.068 |   1.729 |    1.056 | 
     | \tx_core/axi_master /U74   | A ^ -> Y v                     | INVX1   | 0.015 | 0.027 |   1.756 |    1.083 | 
     | \tx_core/axi_master /U75   | A v -> Y v                     | AND2X2  | 0.329 | 0.144 |   1.900 |    1.228 | 
     | \tx_core/axi_master /U36   | A v -> Y ^                     | INVX1   | 0.774 | 0.650 |   2.551 |    1.878 | 
     | \tx_core/axi_master /U1161 | A ^ -> Y v                     | INVX8   | 0.467 | 0.141 |   2.692 |    2.019 | 
     | \tx_core/axi_master /U3220 | S v -> Y ^                     | MUX2X1  | 0.387 | 0.878 |   3.570 |    2.897 | 
     |                            | \memif_pdfifo0.f0_wdata [28] ^ |         | 0.387 | 0.003 |   3.573 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------+ 

