<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.19"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CASPER R2SDF Pipelined FFT: ip_cmult_infer Entity Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CASPER R2SDF Pipelined FFT
   &#160;<span id="projectnumber">0.1</span>
   </div>
   <div id="projectbrief">This HDL project is a modified version of the ASTRON r2sdf FFT found on OpenCores. This source code is the back-end to the CASPER r2sdf FFT in mlib_devel.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.19 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">ip_cmult_infer Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><div class="dotgraph">
<iframe scrolling="no" frameborder="0" src="../../dot_inline_dotgraph_12.svg" width="364" height="491"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
  
 <a href="../../d9/d82/classip__cmult__infer.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for ip_cmult_infer:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../d4/d39/classip__cmult__infer__inherit__graph.svg" width="134" height="115"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
<center><span class="legend">[<a href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/db4/classip__cmult__infer_1_1rtl.html">rtl</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Library IEEE.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a08f0b76cd788c1c08ef60858dd3810de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">18</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a08f0b76cd788c1c08ef60858dd3810de"><td class="mdescLeft">&#160;</td><td class="mdescRight">A input bit width.  <a href="#a08f0b76cd788c1c08ef60858dd3810de"></a><br /></td></tr>
<tr class="memitem:a9771368efcec1062d597573242022d5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">18</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a9771368efcec1062d597573242022d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">B input bit width.  <a href="#a9771368efcec1062d597573242022d5a"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a50da91b765765ac486df1b41692e962f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a50da91b765765ac486df1b41692e962f">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50da91b765765ac486df1b41692e962f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock input.  <a href="#a50da91b765765ac486df1b41692e962f"></a><br /></td></tr>
<tr class="memitem:ac5cc44b92063f026edcbd2d6d6b54234"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#ac5cc44b92063f026edcbd2d6d6b54234">ar</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac5cc44b92063f026edcbd2d6d6b54234"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Real and imaginary A inputs.  <a href="#ac5cc44b92063f026edcbd2d6d6b54234"></a><br /></td></tr>
<tr class="memitem:a0fa28043b00e65dc13c399ecb97f2d35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a0fa28043b00e65dc13c399ecb97f2d35">ai</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0fa28043b00e65dc13c399ecb97f2d35"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Real and imaginary A inputs.  <a href="#a0fa28043b00e65dc13c399ecb97f2d35"></a><br /></td></tr>
<tr class="memitem:a399cedb48a588a5227cc13c28a63337a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a399cedb48a588a5227cc13c28a63337a">br</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a399cedb48a588a5227cc13c28a63337a"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Real and imaginary B inputs.  <a href="#a399cedb48a588a5227cc13c28a63337a"></a><br /></td></tr>
<tr class="memitem:a15f6d70968625aeb7c9511d5682e92b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a15f6d70968625aeb7c9511d5682e92b9">bi</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a15f6d70968625aeb7c9511d5682e92b9"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Real and imaginary B inputs.  <a href="#a15f6d70968625aeb7c9511d5682e92b9"></a><br /></td></tr>
<tr class="memitem:ae106f17a2b73445119c8eb039d3e102e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae106f17a2b73445119c8eb039d3e102e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset signal.  <a href="#ae106f17a2b73445119c8eb039d3e102e"></a><br /></td></tr>
<tr class="memitem:a2b0d65fc2347e418d3100b9ade0eb4e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a2b0d65fc2347e418d3100b9ade0eb4e8">clken</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2b0d65fc2347e418d3100b9ade0eb4e8"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable signal.  <a href="#a2b0d65fc2347e418d3100b9ade0eb4e8"></a><br /></td></tr>
<tr class="memitem:aeef512c8f0138574ae7b0df85c37b469"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#aeef512c8f0138574ae7b0df85c37b469">pr</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a></b> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aeef512c8f0138574ae7b0df85c37b469"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Real and imaginary Outputs.  <a href="#aeef512c8f0138574ae7b0df85c37b469"></a><br /></td></tr>
<tr class="memitem:af21255e38bab3578e429d14cdd9f306d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d82/classip__cmult__infer.html#af21255e38bab3578e429d14cdd9f306d">pi</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a></b> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="dotgraph">
<iframe scrolling="no" frameborder="0" src="../../dot_inline_dotgraph_13.svg" width="364" height="491"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
 <p>Complex Multiplier: (pr+i.pi) = (ar+i.ai)*(br+i.bi) This inference module is likely to be implemented in DSP48 elements in Xilinx chips. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a0fa28043b00e65dc13c399ecb97f2d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa28043b00e65dc13c399ecb97f2d35">&#9670;&nbsp;</a></span>ai</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a0fa28043b00e65dc13c399ecb97f2d35">ai</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Real and imaginary A inputs. </p>

</div>
</div>
<a id="ac5cc44b92063f026edcbd2d6d6b54234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5cc44b92063f026edcbd2d6d6b54234">&#9670;&nbsp;</a></span>ar</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#ac5cc44b92063f026edcbd2d6d6b54234">ar</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Real and imaginary A inputs. </p>

</div>
</div>
<a id="a08f0b76cd788c1c08ef60858dd3810de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f0b76cd788c1c08ef60858dd3810de">&#9670;&nbsp;</a></span>AWIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">18</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A input bit width. </p>

</div>
</div>
<a id="a15f6d70968625aeb7c9511d5682e92b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f6d70968625aeb7c9511d5682e92b9">&#9670;&nbsp;</a></span>bi</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a15f6d70968625aeb7c9511d5682e92b9">bi</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Real and imaginary B inputs. </p>

</div>
</div>
<a id="a399cedb48a588a5227cc13c28a63337a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399cedb48a588a5227cc13c28a63337a">&#9670;&nbsp;</a></span>br</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a399cedb48a588a5227cc13c28a63337a">br</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Real and imaginary B inputs. </p>

</div>
</div>
<a id="a9771368efcec1062d597573242022d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9771368efcec1062d597573242022d5a">&#9670;&nbsp;</a></span>BWIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">18</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>B input bit width. </p>

</div>
</div>
<a id="a50da91b765765ac486df1b41692e962f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50da91b765765ac486df1b41692e962f">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a50da91b765765ac486df1b41692e962f">clk</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock input. </p>

</div>
</div>
<a id="a2b0d65fc2347e418d3100b9ade0eb4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b0d65fc2347e418d3100b9ade0eb4e8">&#9670;&nbsp;</a></span>clken</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a2b0d65fc2347e418d3100b9ade0eb4e8">clken</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock enable signal. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&nbsp;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Library IEEE. </p>

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&nbsp;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af21255e38bab3578e429d14cdd9f306d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21255e38bab3578e429d14cdd9f306d">&#9670;&nbsp;</a></span>pi</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#af21255e38bab3578e429d14cdd9f306d">pi</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a></b> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aeef512c8f0138574ae7b0df85c37b469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef512c8f0138574ae7b0df85c37b469">&#9670;&nbsp;</a></span>pr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#aeef512c8f0138574ae7b0df85c37b469">pr</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a08f0b76cd788c1c08ef60858dd3810de">AWIDTH</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d82/classip__cmult__infer.html#a9771368efcec1062d597573242022d5a">BWIDTH</a></b> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Real and imaginary Outputs. </p>

</div>
</div>
<a id="ae106f17a2b73445119c8eb039d3e102e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae106f17a2b73445119c8eb039d3e102e">&#9670;&nbsp;</a></span>rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reset signal. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&nbsp;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d82/classip__cmult__infer.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="../../db/d4b/ip__cmult__infer_8vhd.html">ip_cmult_infer.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.19
</small></address>
</body>
</html>
