// Seed: 4231296436
`timescale 1ps / 1ps
module module_0;
  reg id_0 = 1, id_1;
  initial id_0 = 1;
  always @(id_1)
    while (1) begin
      id_0 <= 1;
    end
endmodule
