vsim Project.testbench
add wave sim:/testbench/clk
add wave sim:/testbench/rst
add wave sim:/testbench/src1
add wave sim:/testbench/src2
add wave sim:/testbench/dst
mem load -i {D:/Uni/3rd/Second Term/VLSI/Project/MemFiles/ID.mem} /testbench/u1/dec/instdecoder/addarray
mem load -i {D:/Uni/3rd/Second Term/VLSI/Project/MemFiles/Rom.mem} /testbench/u1/dec/rom1/rom
mem load -i {D:/Uni/3rd/Second Term/VLSI/Project/MemFiles/Ram.mem} /testbench/u1/mem/ram/ram
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run